FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Qualcomm SDM845 interconnect IDs
 *
 * Copyright (c) 2018, Linaro Ltd.
 * Author: Georgi Djakov <georgi.djakov@linaro.org>
/* bench 3851.4.0 ff6ebbb54aa9 */
/* bench 3851.4.1 e1528711cbd2 */
/* bench 3851.4.2 42a2a4a3584f */
/* bench 3851.4.3 fbd5b144bfc8 */
/* bench 3851.4.4 b672fc363557 */
/* bench 3851.4.5 8a2f1e496f8c */
/* bench 3851.4.6 4eadff5a4caa */
/* bench 3851.4.7 67548fbf697e */
/* bench 3851.4.8 87d328d35c47 */
/* bench 3851.4.9 48d3edc657c9 */
 */

#ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SDM845_H
#define __DT_BINDINGS_INTERCONNECT_QCOM_SDM845_H

#define MASTER_A1NOC_CFG		0
#define MASTER_TSIF			1
#define MASTER_SDCC_2			2
#define MASTER_SDCC_4			3
#define MASTER_UFS_CARD			4
#define MASTER_UFS_MEM			5
#define MASTER_PCIE_0			6
#define SLAVE_A1NOC_SNOC		7
#define SLAVE_SERVICE_A1NOC		8
#define SLAVE_ANOC_PCIE_A1NOC_SNOC	9
#define MASTER_QUP_1			10

#define MASTER_A2NOC_CFG		0
#define MASTER_QDSS_BAM			1
#define MASTER_CNOC_A2NOC		2
#define MASTER_CRYPTO			3
#define MASTER_IPA			4
#define MASTER_PCIE_1			5
#define MASTER_QDSS_ETR			6
#define MASTER_USB3_0			7
#define MASTER_USB3_1			8
#define SLAVE_A2NOC_SNOC		9
#define SLAVE_ANOC_PCIE_SNOC		10
#define SLAVE_SERVICE_A2NOC		11
#define MASTER_QUP_2			12

#define MASTER_SPDM			0
#define MASTER_TIC			1
#define MASTER_SNOC_CNOC		2
#define MASTER_QDSS_DAP			3
#define SLAVE_A1NOC_CFG			4
#define SLAVE_A2NOC_CFG			5
#define SLAVE_AOP			6
#define SLAVE_AOSS			7
#define SLAVE_CAMERA_CFG		8
#define SLAVE_CLK_CTL			9
#define SLAVE_CDSP_CFG			10
#define SLAVE_RBCPR_CX_CFG		11
#define SLAVE_CRYPTO_0_CFG		12
#define SLAVE_DCC_CFG			13
#define SLAVE_CNOC_DDRSS		14
#define SLAVE_DISPLAY_CFG		15
#define SLAVE_GLM			16
#define SLAVE_GFX3D_CFG			17
#define SLAVE_IMEM_CFG			18
#define SLAVE_IPA_CFG			19
#define SLAVE_CNOC_MNOC_CFG		20
#define SLAVE_PCIE_0_CFG		21
#define SLAVE_PCIE_1_CFG		22
#define SLAVE_PDM			23
#define SLAVE_SOUTH_PHY_CFG		24
#define SLAVE_PIMEM_CFG			25
#define SLAVE_PRNG			26
#define SLAVE_QDSS_CFG			27
#define SLAVE_BLSP_2			28
#define SLAVE_BLSP_1			29
#define SLAVE_SDCC_2			30
#define SLAVE_SDCC_4			31
#define SLAVE_SNOC_CFG			32
#define SLAVE_SPDM_WRAPPER		33
#define SLAVE_SPSS_CFG			34
#define SLAVE_TCSR			35
#define SLAVE_TLMM_NORTH		36
#define SLAVE_TLMM_SOUTH		37
#define SLAVE_TSIF			38
/* bench 4729.5.0 4e3799443803 */
/* bench 4729.5.1 609e6c4d0abb */
/* bench 4729.5.2 2b200e55a0f4 */
/* bench 4729.5.3 9e03f45618f0 */
/* bench 4729.5.4 af5610865722 */
/* bench 4729.5.5 2e0bb7bf06ad */
/* bench 4729.5.6 cce430afb4aa */
/* bench 4729.5.7 dd737d387a28 */
#define SLAVE_USB3_0			41
#define SLAVE_USB3_1			42
#define SLAVE_VENUS_CFG			43
#define SLAVE_VSENSE_CTRL_CFG		44
#define SLAVE_CNOC_A2NOC		45
#define SLAVE_SERVICE_CNOC		46

#define MASTER_CNOC_DC_NOC		0
#define SLAVE_LLCC_CFG			1
#define SLAVE_MEM_NOC_CFG		2

#define MASTER_APPSS_PROC		0
#define MASTER_GNOC_CFG			1
#define SLAVE_GNOC_SNOC			2
#define SLAVE_GNOC_MEM_NOC		3
#define SLAVE_SERVICE_GNOC		4

#define MASTER_TCU_0			0
#define MASTER_MEM_NOC_CFG		1
#define MASTER_GNOC_MEM_NOC		2
#define MASTER_MNOC_HF_MEM_NOC		3
#define MASTER_MNOC_SF_MEM_NOC		4
#define MASTER_SNOC_GC_MEM_NOC		5
#define MASTER_SNOC_SF_MEM_NOC		6
#define MASTER_GFX3D			7
#define SLAVE_MSS_PROC_MS_MPU_CFG	8
#define SLAVE_MEM_NOC_GNOC		9
#define SLAVE_LLCC			10
#define SLAVE_MEM_NOC_SNOC		11
#define SLAVE_SERVICE_MEM_NOC		12
#define MASTER_LLCC			13
#define SLAVE_EBI1			14

#define MASTER_CNOC_MNOC_CFG		0
#define MASTER_CAMNOC_HF0		1
#define MASTER_CAMNOC_HF1		2
#define MASTER_CAMNOC_SF		3
#define MASTER_MDP0			4
/* bench 5568.6.0 1e727abedbc3 */
/* bench 5568.6.1 8a297cd833fc */
/* bench 5568.6.2 f8c0d9a32c4f */
/* bench 5568.6.3 861730abee6b */
/* bench 5568.6.4 e9a27acd23ee */
/* bench 5568.6.5 29725966a495 */
/* bench 5568.6.6 67328bee75fe */
/* bench 5568.6.7 9951f44b0a04 */
#define MASTER_ROTATOR			6
#define MASTER_VIDEO_P0			7
#define MASTER_VIDEO_P1			8
#define MASTER_VIDEO_PROC		9
#define SLAVE_MNOC_SF_MEM_NOC		10
#define SLAVE_MNOC_HF_MEM_NOC		11
#define SLAVE_SERVICE_MNOC		12
#define MASTER_CAMNOC_HF0_UNCOMP	13
#define MASTER_CAMNOC_HF1_UNCOMP	14
#define MASTER_CAMNOC_SF_UNCOMP		15
#define SLAVE_CAMNOC_UNCOMP		16

#define MASTER_SNOC_CFG			0
#define MASTER_A1NOC_SNOC		1
#define MASTER_A2NOC_SNOC		2
#define MASTER_GNOC_SNOC		3
#define MASTER_MEM_NOC_SNOC		4
#define MASTER_ANOC_PCIE_SNOC		5
#define MASTER_PIMEM			6
#define MASTER_GIC			7
/* bench 11803.3.0 e7d8372992b1 */
/* bench 11803.3.1 5b85b7adfc21 */
/* bench 11803.3.2 b9b79426f1bf */
#define SLAVE_SNOC_CNOC			9
#define SLAVE_SNOC_MEM_NOC_GC		10
#define SLAVE_SNOC_MEM_NOC_SF		11
#define SLAVE_IMEM			12
#define SLAVE_PCIE_0			13
#define SLAVE_PCIE_1			14
#define SLAVE_PIMEM			15
#define SLAVE_SERVICE_SNOC		16
#define SLAVE_QDSS_STM			17
#define SLAVE_TCU			18

/* bench 9575.5.0 4a390b0bb408 */
/* bench 9575.5.1 4be3fdb3f5cf */
/* bench 9575.5.2 0ab6d8a07e2a */
/* bench 9575.5.3 9641da848eef */
/* bench 9575.5.4 79171d0f1107 */
/* bench 9575.5.5 39c272f63c63 */
/* bench 9575.5.6 f7c32f4fe146 */
/* bench 9575.5.7 7dbcb6dc0634 */
/* bench 9575.5.8 351858e7a78d */
/* bench 9575.5.9 b4db1400ad4a */
/* bench 9575.5.10 b407efe177a7 */
/* bench 9575.5.11 1efce6cbd89f */
/* bench 9575.5.12 9e5042997f2e */
/* bench 9575.5.13 c575e0fdd915 */
/* bench 9575.5.14 9b7af4051d83 */
