{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562361676958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "MIF/HEX Update Quartus Prime " "Running Quartus Prime MIF/HEX Update" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562361676967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 05 17:21:16 2019 " "Processing started: Fri Jul 05 17:21:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562361676967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1562361676967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb R32V2020 -c R32V2020 --update_mif " "Command: quartus_cdb R32V2020 -c R32V2020 --update_mif" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1562361676967 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 206 C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX " "Memory depth (1024) in the design file differs from memory depth (206) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1562361677476 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SansFontBoldReduced.HEX 32 10 " "Width of data items in \"SansFontBoldReduced.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SansFontBoldReduced.HEX " "Data at line (1) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SansFontBoldReduced.HEX " "Data at line (2) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SansFontBoldReduced.HEX " "Data at line (3) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SansFontBoldReduced.HEX " "Data at line (4) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SansFontBoldReduced.HEX " "Data at line (5) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SansFontBoldReduced.HEX " "Data at line (6) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SansFontBoldReduced.HEX " "Data at line (7) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SansFontBoldReduced.HEX " "Data at line (8) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SansFontBoldReduced.HEX " "Data at line (9) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SansFontBoldReduced.HEX " "Data at line (10) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1562361677509 ""}  } { { "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Design Software" 0 -1 1562361677509 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 7 C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX " "Memory depth (256) in the design file differs from memory depth (7) in the Memory Initialization File \"C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Design Software" 0 -1 1562361677538 ""}
{ "Info" "IQATM_MIFS_PROCESSED" "" "Processed the following Memory Initialization File(s)" { { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX " "Processed Memory Initialization File C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" {  } { { "../../Components/TERMINAL/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/SansFontBoldReduced.HEX" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1562361678163 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX " "Processed Memory Initialization File C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX" {  } { { "../../../Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_dat.HEX" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1562361678163 ""} { "Info" "IQATM_PROCESSED_MIF_CONTENT" "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX " "Processed Memory Initialization File C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX" {  } { { "../../../Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Programs/C064-I2C_Test/C064-I2C_Test_ins.HEX" 0 0 0 } }  } 0 39025 "Processed Memory Initialization File %1!s!" 0 0 "Design Software" 0 -1 1562361678163 ""}  } {  } 0 39024 "Processed the following Memory Initialization File(s)" 0 0 "Design Software" 0 -1 1562361678163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "MIF/HEX Update 0 s 13 s Quartus Prime " "Quartus Prime MIF/HEX Update was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562361678258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 05 17:21:18 2019 " "Processing ended: Fri Jul 05 17:21:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562361678258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562361678258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562361678258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1562361678258 ""}
