#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56140c4f14a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56140c5b7f20 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x56140c5e2530_0 .net "active", 0 0, L_0x56140c5fd080;  1 drivers
v0x56140c5e25f0_0 .var "clk", 0 0;
v0x56140c5e2690_0 .var "clk_enable", 0 0;
v0x56140c5e2780_0 .net "data_address", 31 0, L_0x56140c5fac50;  1 drivers
v0x56140c5e2820_0 .net "data_read", 0 0, L_0x56140c5f87d0;  1 drivers
v0x56140c5e2910_0 .var "data_readdata", 31 0;
v0x56140c5e29e0_0 .net "data_write", 0 0, L_0x56140c5f85f0;  1 drivers
v0x56140c5e2ab0_0 .net "data_writedata", 31 0, L_0x56140c5fa940;  1 drivers
v0x56140c5e2b80_0 .net "instr_address", 31 0, L_0x56140c5fbfb0;  1 drivers
v0x56140c5e2ce0_0 .var "instr_readdata", 31 0;
v0x56140c5e2d80_0 .net "register_v0", 31 0, L_0x56140c5fa8d0;  1 drivers
v0x56140c5e2e70_0 .var "reset", 0 0;
S_0x56140c5a53a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x56140c5b7f20;
 .timescale 0 0;
v0x56140c5b3ab0_0 .var "imm", 15 0;
v0x56140c5b4570_0 .var "imm_instr", 31 0;
v0x56140c5b8ca0_0 .var "opcode", 5 0;
v0x56140c5bdf30_0 .var "rs", 4 0;
v0x56140c5be290_0 .var "rt", 4 0;
E_0x56140c4f0750 .event posedge, v0x56140c5d69d0_0;
S_0x56140c5a57d0 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x56140c5b7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56140c5b3990 .functor OR 1, L_0x56140c5f3fd0, L_0x56140c5f4250, C4<0>, C4<0>;
L_0x56140c5b8b80 .functor BUFZ 1, L_0x56140c5f3a30, C4<0>, C4<0>, C4<0>;
L_0x56140c525e60 .functor BUFZ 1, L_0x56140c5f3bd0, C4<0>, C4<0>, C4<0>;
L_0x56140c5be170 .functor BUFZ 1, L_0x56140c5f3bd0, C4<0>, C4<0>, C4<0>;
L_0x56140c5f4790 .functor AND 1, L_0x56140c5f3a30, L_0x56140c5f4a90, C4<1>, C4<1>;
L_0x56140c5bed80 .functor OR 1, L_0x56140c5f4790, L_0x56140c5f4670, C4<0>, C4<0>;
L_0x56140c563c20 .functor OR 1, L_0x56140c5bed80, L_0x56140c5f48a0, C4<0>, C4<0>;
L_0x56140c5f4d30 .functor OR 1, L_0x56140c563c20, L_0x56140c5f6390, C4<0>, C4<0>;
L_0x56140c5f4e40 .functor OR 1, L_0x56140c5f4d30, L_0x56140c5f5af0, C4<0>, C4<0>;
L_0x56140c5f4f00 .functor BUFZ 1, L_0x56140c5f3cf0, C4<0>, C4<0>, C4<0>;
L_0x56140c5f59e0 .functor AND 1, L_0x56140c5f5450, L_0x56140c5f57b0, C4<1>, C4<1>;
L_0x56140c5f5af0 .functor OR 1, L_0x56140c5f5150, L_0x56140c5f59e0, C4<0>, C4<0>;
L_0x56140c5f6390 .functor AND 1, L_0x56140c5f5ec0, L_0x56140c5f6170, C4<1>, C4<1>;
L_0x56140c5f6b40 .functor OR 1, L_0x56140c5f65e0, L_0x56140c5f6900, C4<0>, C4<0>;
L_0x56140c5f5c50 .functor OR 1, L_0x56140c5f70b0, L_0x56140c5f73b0, C4<0>, C4<0>;
L_0x56140c5f7290 .functor AND 1, L_0x56140c5f6dc0, L_0x56140c5f5c50, C4<1>, C4<1>;
L_0x56140c5f7bb0 .functor OR 1, L_0x56140c5f7840, L_0x56140c5f7ac0, C4<0>, C4<0>;
L_0x56140c5f7eb0 .functor OR 1, L_0x56140c5f7bb0, L_0x56140c5f7cc0, C4<0>, C4<0>;
L_0x56140c5f8060 .functor AND 1, L_0x56140c5f3a30, L_0x56140c5f7eb0, C4<1>, C4<1>;
L_0x56140c5f8210 .functor AND 1, L_0x56140c5f3a30, L_0x56140c5f8120, C4<1>, C4<1>;
L_0x56140c5f8530 .functor AND 1, L_0x56140c5f3a30, L_0x56140c5f7fc0, C4<1>, C4<1>;
L_0x56140c5f87d0 .functor BUFZ 1, L_0x56140c525e60, C4<0>, C4<0>, C4<0>;
L_0x56140c5f9460 .functor AND 1, L_0x56140c5fd080, L_0x56140c5f4e40, C4<1>, C4<1>;
L_0x56140c5f9570 .functor OR 1, L_0x56140c5f5af0, L_0x56140c5f6390, C4<0>, C4<0>;
L_0x56140c5fa940 .functor BUFZ 32, L_0x56140c5fa7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5faa00 .functor BUFZ 32, L_0x56140c5f9750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5fab50 .functor BUFZ 32, L_0x56140c5fa7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5fac50 .functor BUFZ 32, v0x56140c5d5a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5fbc50 .functor AND 1, v0x56140c5e2690_0, L_0x56140c5f8060, C4<1>, C4<1>;
L_0x56140c5fbcc0 .functor AND 1, L_0x56140c5fbc50, v0x56140c5df6c0_0, C4<1>, C4<1>;
L_0x56140c5fbfb0 .functor BUFZ 32, v0x56140c5d6a90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5fd080 .functor BUFZ 1, v0x56140c5df6c0_0, C4<0>, C4<0>, C4<0>;
L_0x56140c5fd200 .functor AND 1, v0x56140c5e2690_0, v0x56140c5df6c0_0, C4<1>, C4<1>;
v0x56140c5d97b0_0 .net *"_ivl_100", 31 0, L_0x56140c5f5cc0;  1 drivers
L_0x7fd18118f498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5d98b0_0 .net *"_ivl_103", 25 0, L_0x7fd18118f498;  1 drivers
L_0x7fd18118f4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5d9990_0 .net/2u *"_ivl_104", 31 0, L_0x7fd18118f4e0;  1 drivers
v0x56140c5d9a50_0 .net *"_ivl_106", 0 0, L_0x56140c5f5ec0;  1 drivers
v0x56140c5d9b10_0 .net *"_ivl_109", 5 0, L_0x56140c5f60d0;  1 drivers
L_0x7fd18118f528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56140c5d9bf0_0 .net/2u *"_ivl_110", 5 0, L_0x7fd18118f528;  1 drivers
v0x56140c5d9cd0_0 .net *"_ivl_112", 0 0, L_0x56140c5f6170;  1 drivers
v0x56140c5d9d90_0 .net *"_ivl_116", 31 0, L_0x56140c5f64f0;  1 drivers
L_0x7fd18118f570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5d9e70_0 .net *"_ivl_119", 25 0, L_0x7fd18118f570;  1 drivers
L_0x7fd18118f0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56140c5d9f50_0 .net/2u *"_ivl_12", 5 0, L_0x7fd18118f0a8;  1 drivers
L_0x7fd18118f5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56140c5da030_0 .net/2u *"_ivl_120", 31 0, L_0x7fd18118f5b8;  1 drivers
v0x56140c5da110_0 .net *"_ivl_122", 0 0, L_0x56140c5f65e0;  1 drivers
v0x56140c5da1d0_0 .net *"_ivl_124", 31 0, L_0x56140c5f6810;  1 drivers
L_0x7fd18118f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5da2b0_0 .net *"_ivl_127", 25 0, L_0x7fd18118f600;  1 drivers
L_0x7fd18118f648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56140c5da390_0 .net/2u *"_ivl_128", 31 0, L_0x7fd18118f648;  1 drivers
v0x56140c5da470_0 .net *"_ivl_130", 0 0, L_0x56140c5f6900;  1 drivers
v0x56140c5da530_0 .net *"_ivl_134", 31 0, L_0x56140c5f6cd0;  1 drivers
L_0x7fd18118f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5da720_0 .net *"_ivl_137", 25 0, L_0x7fd18118f690;  1 drivers
L_0x7fd18118f6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5da800_0 .net/2u *"_ivl_138", 31 0, L_0x7fd18118f6d8;  1 drivers
v0x56140c5da8e0_0 .net *"_ivl_140", 0 0, L_0x56140c5f6dc0;  1 drivers
v0x56140c5da9a0_0 .net *"_ivl_143", 5 0, L_0x56140c5f7010;  1 drivers
L_0x7fd18118f720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56140c5daa80_0 .net/2u *"_ivl_144", 5 0, L_0x7fd18118f720;  1 drivers
v0x56140c5dab60_0 .net *"_ivl_146", 0 0, L_0x56140c5f70b0;  1 drivers
v0x56140c5dac20_0 .net *"_ivl_149", 5 0, L_0x56140c5f7310;  1 drivers
L_0x7fd18118f768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56140c5dad00_0 .net/2u *"_ivl_150", 5 0, L_0x7fd18118f768;  1 drivers
v0x56140c5dade0_0 .net *"_ivl_152", 0 0, L_0x56140c5f73b0;  1 drivers
v0x56140c5daea0_0 .net *"_ivl_155", 0 0, L_0x56140c5f5c50;  1 drivers
v0x56140c5daf60_0 .net *"_ivl_159", 1 0, L_0x56140c5f7750;  1 drivers
L_0x7fd18118f0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56140c5db040_0 .net/2u *"_ivl_16", 5 0, L_0x7fd18118f0f0;  1 drivers
L_0x7fd18118f7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56140c5db120_0 .net/2u *"_ivl_160", 1 0, L_0x7fd18118f7b0;  1 drivers
v0x56140c5db200_0 .net *"_ivl_162", 0 0, L_0x56140c5f7840;  1 drivers
L_0x7fd18118f7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56140c5db2c0_0 .net/2u *"_ivl_164", 5 0, L_0x7fd18118f7f8;  1 drivers
v0x56140c5db3a0_0 .net *"_ivl_166", 0 0, L_0x56140c5f7ac0;  1 drivers
v0x56140c5db670_0 .net *"_ivl_169", 0 0, L_0x56140c5f7bb0;  1 drivers
L_0x7fd18118f840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56140c5db730_0 .net/2u *"_ivl_170", 5 0, L_0x7fd18118f840;  1 drivers
v0x56140c5db810_0 .net *"_ivl_172", 0 0, L_0x56140c5f7cc0;  1 drivers
v0x56140c5db8d0_0 .net *"_ivl_175", 0 0, L_0x56140c5f7eb0;  1 drivers
L_0x7fd18118f888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56140c5db990_0 .net/2u *"_ivl_178", 5 0, L_0x7fd18118f888;  1 drivers
v0x56140c5dba70_0 .net *"_ivl_180", 0 0, L_0x56140c5f8120;  1 drivers
L_0x7fd18118f8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56140c5dbb30_0 .net/2u *"_ivl_184", 5 0, L_0x7fd18118f8d0;  1 drivers
v0x56140c5dbc10_0 .net *"_ivl_186", 0 0, L_0x56140c5f7fc0;  1 drivers
L_0x7fd18118f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56140c5dbcd0_0 .net/2u *"_ivl_190", 0 0, L_0x7fd18118f918;  1 drivers
v0x56140c5dbdb0_0 .net *"_ivl_20", 31 0, L_0x56140c5f3e90;  1 drivers
L_0x7fd18118f960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56140c5dbe90_0 .net/2u *"_ivl_200", 4 0, L_0x7fd18118f960;  1 drivers
v0x56140c5dbf70_0 .net *"_ivl_203", 4 0, L_0x56140c5f8cf0;  1 drivers
v0x56140c5dc050_0 .net *"_ivl_205", 4 0, L_0x56140c5f8f10;  1 drivers
v0x56140c5dc130_0 .net *"_ivl_206", 4 0, L_0x56140c5f8fb0;  1 drivers
v0x56140c5dc210_0 .net *"_ivl_213", 0 0, L_0x56140c5f9570;  1 drivers
L_0x7fd18118f9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56140c5dc2d0_0 .net/2u *"_ivl_214", 31 0, L_0x7fd18118f9a8;  1 drivers
v0x56140c5dc3b0_0 .net *"_ivl_216", 31 0, L_0x56140c5f96b0;  1 drivers
v0x56140c5dc490_0 .net *"_ivl_218", 31 0, L_0x56140c5f9960;  1 drivers
v0x56140c5dc570_0 .net *"_ivl_220", 31 0, L_0x56140c5f9af0;  1 drivers
v0x56140c5dc650_0 .net *"_ivl_222", 31 0, L_0x56140c5f9e30;  1 drivers
L_0x7fd18118f138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5dc730_0 .net *"_ivl_23", 25 0, L_0x7fd18118f138;  1 drivers
v0x56140c5dc810_0 .net *"_ivl_235", 0 0, L_0x56140c5fbc50;  1 drivers
L_0x7fd18118fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56140c5dc8d0_0 .net/2u *"_ivl_238", 31 0, L_0x7fd18118fac8;  1 drivers
L_0x7fd18118f180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56140c5dc9b0_0 .net/2u *"_ivl_24", 31 0, L_0x7fd18118f180;  1 drivers
v0x56140c5dca90_0 .net *"_ivl_243", 15 0, L_0x56140c5fc110;  1 drivers
v0x56140c5dcb70_0 .net *"_ivl_244", 17 0, L_0x56140c5fc380;  1 drivers
L_0x7fd18118fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56140c5dcc50_0 .net *"_ivl_247", 1 0, L_0x7fd18118fb10;  1 drivers
v0x56140c5dcd30_0 .net *"_ivl_250", 15 0, L_0x56140c5fc4c0;  1 drivers
L_0x7fd18118fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56140c5dce10_0 .net *"_ivl_252", 1 0, L_0x7fd18118fb58;  1 drivers
v0x56140c5dcef0_0 .net *"_ivl_255", 0 0, L_0x56140c5fc8d0;  1 drivers
L_0x7fd18118fba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56140c5dcfd0_0 .net/2u *"_ivl_256", 13 0, L_0x7fd18118fba0;  1 drivers
L_0x7fd18118fbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5dd0b0_0 .net/2u *"_ivl_258", 13 0, L_0x7fd18118fbe8;  1 drivers
v0x56140c5dd5a0_0 .net *"_ivl_26", 0 0, L_0x56140c5f3fd0;  1 drivers
v0x56140c5dd660_0 .net *"_ivl_260", 13 0, L_0x56140c5fcbb0;  1 drivers
v0x56140c5dd740_0 .net *"_ivl_28", 31 0, L_0x56140c5f4160;  1 drivers
L_0x7fd18118f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5dd820_0 .net *"_ivl_31", 25 0, L_0x7fd18118f1c8;  1 drivers
L_0x7fd18118f210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56140c5dd900_0 .net/2u *"_ivl_32", 31 0, L_0x7fd18118f210;  1 drivers
v0x56140c5dd9e0_0 .net *"_ivl_34", 0 0, L_0x56140c5f4250;  1 drivers
v0x56140c5ddaa0_0 .net *"_ivl_4", 31 0, L_0x56140c5e38d0;  1 drivers
v0x56140c5ddb80_0 .net *"_ivl_45", 2 0, L_0x56140c5f4540;  1 drivers
L_0x7fd18118f258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56140c5ddc60_0 .net/2u *"_ivl_46", 2 0, L_0x7fd18118f258;  1 drivers
v0x56140c5ddd40_0 .net *"_ivl_51", 2 0, L_0x56140c5f4800;  1 drivers
L_0x7fd18118f2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56140c5dde20_0 .net/2u *"_ivl_52", 2 0, L_0x7fd18118f2a0;  1 drivers
v0x56140c5ddf00_0 .net *"_ivl_57", 0 0, L_0x56140c5f4a90;  1 drivers
v0x56140c5ddfc0_0 .net *"_ivl_59", 0 0, L_0x56140c5f4790;  1 drivers
v0x56140c5de080_0 .net *"_ivl_61", 0 0, L_0x56140c5bed80;  1 drivers
v0x56140c5de140_0 .net *"_ivl_63", 0 0, L_0x56140c563c20;  1 drivers
v0x56140c5de200_0 .net *"_ivl_65", 0 0, L_0x56140c5f4d30;  1 drivers
L_0x7fd18118f018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5de2c0_0 .net *"_ivl_7", 25 0, L_0x7fd18118f018;  1 drivers
v0x56140c5de3a0_0 .net *"_ivl_70", 31 0, L_0x56140c5f5020;  1 drivers
L_0x7fd18118f2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5de480_0 .net *"_ivl_73", 25 0, L_0x7fd18118f2e8;  1 drivers
L_0x7fd18118f330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56140c5de560_0 .net/2u *"_ivl_74", 31 0, L_0x7fd18118f330;  1 drivers
v0x56140c5de640_0 .net *"_ivl_76", 0 0, L_0x56140c5f5150;  1 drivers
v0x56140c5de700_0 .net *"_ivl_78", 31 0, L_0x56140c5f52c0;  1 drivers
L_0x7fd18118f060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5de7e0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd18118f060;  1 drivers
L_0x7fd18118f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5de8c0_0 .net *"_ivl_81", 25 0, L_0x7fd18118f378;  1 drivers
L_0x7fd18118f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56140c5de9a0_0 .net/2u *"_ivl_82", 31 0, L_0x7fd18118f3c0;  1 drivers
v0x56140c5dea80_0 .net *"_ivl_84", 0 0, L_0x56140c5f5450;  1 drivers
v0x56140c5deb40_0 .net *"_ivl_87", 0 0, L_0x56140c5f55c0;  1 drivers
v0x56140c5dec20_0 .net *"_ivl_88", 31 0, L_0x56140c5f5360;  1 drivers
L_0x7fd18118f408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5ded00_0 .net *"_ivl_91", 30 0, L_0x7fd18118f408;  1 drivers
L_0x7fd18118f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56140c5dede0_0 .net/2u *"_ivl_92", 31 0, L_0x7fd18118f450;  1 drivers
v0x56140c5deec0_0 .net *"_ivl_94", 0 0, L_0x56140c5f57b0;  1 drivers
v0x56140c5def80_0 .net *"_ivl_97", 0 0, L_0x56140c5f59e0;  1 drivers
v0x56140c5df040_0 .net "active", 0 0, L_0x56140c5fd080;  alias, 1 drivers
v0x56140c5df100_0 .net "alu_op1", 31 0, L_0x56140c5faa00;  1 drivers
v0x56140c5df1c0_0 .net "alu_op2", 31 0, L_0x56140c5fab50;  1 drivers
v0x56140c5df280_0 .net "alui_instr", 0 0, L_0x56140c5f4670;  1 drivers
v0x56140c5df340_0 .net "b_flag", 0 0, v0x56140c5d5620_0;  1 drivers
v0x56140c5df3e0_0 .net "b_imm", 17 0, L_0x56140c5fc790;  1 drivers
v0x56140c5df4a0_0 .net "b_offset", 31 0, L_0x56140c5fcd40;  1 drivers
v0x56140c5df580_0 .net "clk", 0 0, v0x56140c5e25f0_0;  1 drivers
v0x56140c5df620_0 .net "clk_enable", 0 0, v0x56140c5e2690_0;  1 drivers
v0x56140c5df6c0_0 .var "cpu_active", 0 0;
v0x56140c5df760_0 .net "curr_addr", 31 0, v0x56140c5d6a90_0;  1 drivers
v0x56140c5df850_0 .net "curr_addr_p4", 31 0, L_0x56140c5fbf10;  1 drivers
v0x56140c5df910_0 .net "data_address", 31 0, L_0x56140c5fac50;  alias, 1 drivers
v0x56140c5df9f0_0 .net "data_read", 0 0, L_0x56140c5f87d0;  alias, 1 drivers
v0x56140c5dfab0_0 .net "data_readdata", 31 0, v0x56140c5e2910_0;  1 drivers
v0x56140c5dfb90_0 .net "data_write", 0 0, L_0x56140c5f85f0;  alias, 1 drivers
v0x56140c5dfc50_0 .net "data_writedata", 31 0, L_0x56140c5fa940;  alias, 1 drivers
v0x56140c5dfd30_0 .net "funct_code", 5 0, L_0x56140c5e37a0;  1 drivers
v0x56140c5dfe10_0 .net "hi_out", 31 0, v0x56140c5d7150_0;  1 drivers
v0x56140c5dff00_0 .net "hl_reg_enable", 0 0, L_0x56140c5fbcc0;  1 drivers
v0x56140c5dffa0_0 .net "instr_address", 31 0, L_0x56140c5fbfb0;  alias, 1 drivers
v0x56140c5e0060_0 .net "instr_opcode", 5 0, L_0x56140c5e3700;  1 drivers
v0x56140c5e0140_0 .net "instr_readdata", 31 0, v0x56140c5e2ce0_0;  1 drivers
v0x56140c5e0200_0 .net "j_imm", 0 0, L_0x56140c5f6b40;  1 drivers
v0x56140c5e02a0_0 .net "j_reg", 0 0, L_0x56140c5f7290;  1 drivers
v0x56140c5e0360_0 .net "l_type", 0 0, L_0x56140c5f48a0;  1 drivers
v0x56140c5e0420_0 .net "link_const", 0 0, L_0x56140c5f5af0;  1 drivers
v0x56140c5e04e0_0 .net "link_reg", 0 0, L_0x56140c5f6390;  1 drivers
v0x56140c5e05a0_0 .net "lo_out", 31 0, v0x56140c5d79a0_0;  1 drivers
v0x56140c5e0690_0 .net "lw", 0 0, L_0x56140c5f3bd0;  1 drivers
v0x56140c5e0730_0 .net "mem_read", 0 0, L_0x56140c525e60;  1 drivers
v0x56140c5e07f0_0 .net "mem_to_reg", 0 0, L_0x56140c5be170;  1 drivers
v0x56140c5e10c0_0 .net "mem_write", 0 0, L_0x56140c5f4f00;  1 drivers
v0x56140c5e1180_0 .net "memaddroffset", 31 0, v0x56140c5d5a60_0;  1 drivers
v0x56140c5e1270_0 .net "mfhi", 0 0, L_0x56140c5f8210;  1 drivers
v0x56140c5e1310_0 .net "mflo", 0 0, L_0x56140c5f8530;  1 drivers
v0x56140c5e13d0_0 .net "movefrom", 0 0, L_0x56140c5b3990;  1 drivers
v0x56140c5e1490_0 .net "muldiv", 0 0, L_0x56140c5f8060;  1 drivers
v0x56140c5e1550_0 .var "next_instr_addr", 31 0;
v0x56140c5e1640_0 .net "pc_enable", 0 0, L_0x56140c5fd200;  1 drivers
v0x56140c5e1710_0 .net "r_format", 0 0, L_0x56140c5f3a30;  1 drivers
v0x56140c5e17b0_0 .net "reg_a_read_data", 31 0, L_0x56140c5f9750;  1 drivers
v0x56140c5e1880_0 .net "reg_a_read_index", 4 0, L_0x56140c5f89a0;  1 drivers
v0x56140c5e1950_0 .net "reg_b_read_data", 31 0, L_0x56140c5fa7c0;  1 drivers
v0x56140c5e1a20_0 .net "reg_b_read_index", 4 0, L_0x56140c5f8c00;  1 drivers
v0x56140c5e1af0_0 .net "reg_dst", 0 0, L_0x56140c5b8b80;  1 drivers
v0x56140c5e1b90_0 .net "reg_write", 0 0, L_0x56140c5f4e40;  1 drivers
v0x56140c5e1c50_0 .net "reg_write_data", 31 0, L_0x56140c5f9fc0;  1 drivers
v0x56140c5e1d40_0 .net "reg_write_enable", 0 0, L_0x56140c5f9460;  1 drivers
v0x56140c5e1e10_0 .net "reg_write_index", 4 0, L_0x56140c5f92d0;  1 drivers
v0x56140c5e1ee0_0 .net "register_v0", 31 0, L_0x56140c5fa8d0;  alias, 1 drivers
v0x56140c5e1fb0_0 .net "reset", 0 0, v0x56140c5e2e70_0;  1 drivers
v0x56140c5e20e0_0 .net "result", 31 0, v0x56140c5d5ec0_0;  1 drivers
v0x56140c5e21b0_0 .net "result_hi", 31 0, v0x56140c5d57c0_0;  1 drivers
v0x56140c5e2250_0 .net "result_lo", 31 0, v0x56140c5d5980_0;  1 drivers
v0x56140c5e22f0_0 .net "sw", 0 0, L_0x56140c5f3cf0;  1 drivers
E_0x56140c4f02d0/0 .event anyedge, v0x56140c5d5620_0, v0x56140c5df850_0, v0x56140c5df4a0_0, v0x56140c5e0200_0;
E_0x56140c4f02d0/1 .event anyedge, v0x56140c5d58a0_0, v0x56140c5e02a0_0, v0x56140c5d8790_0;
E_0x56140c4f02d0 .event/or E_0x56140c4f02d0/0, E_0x56140c4f02d0/1;
L_0x56140c5e3700 .part v0x56140c5e2ce0_0, 26, 6;
L_0x56140c5e37a0 .part v0x56140c5e2ce0_0, 0, 6;
L_0x56140c5e38d0 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f018;
L_0x56140c5f3a30 .cmp/eq 32, L_0x56140c5e38d0, L_0x7fd18118f060;
L_0x56140c5f3bd0 .cmp/eq 6, L_0x56140c5e3700, L_0x7fd18118f0a8;
L_0x56140c5f3cf0 .cmp/eq 6, L_0x56140c5e3700, L_0x7fd18118f0f0;
L_0x56140c5f3e90 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f138;
L_0x56140c5f3fd0 .cmp/eq 32, L_0x56140c5f3e90, L_0x7fd18118f180;
L_0x56140c5f4160 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f1c8;
L_0x56140c5f4250 .cmp/eq 32, L_0x56140c5f4160, L_0x7fd18118f210;
L_0x56140c5f4540 .part L_0x56140c5e3700, 3, 3;
L_0x56140c5f4670 .cmp/eq 3, L_0x56140c5f4540, L_0x7fd18118f258;
L_0x56140c5f4800 .part L_0x56140c5e3700, 3, 3;
L_0x56140c5f48a0 .cmp/eq 3, L_0x56140c5f4800, L_0x7fd18118f2a0;
L_0x56140c5f4a90 .reduce/nor L_0x56140c5f8060;
L_0x56140c5f5020 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f2e8;
L_0x56140c5f5150 .cmp/eq 32, L_0x56140c5f5020, L_0x7fd18118f330;
L_0x56140c5f52c0 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f378;
L_0x56140c5f5450 .cmp/eq 32, L_0x56140c5f52c0, L_0x7fd18118f3c0;
L_0x56140c5f55c0 .part v0x56140c5e2ce0_0, 20, 1;
L_0x56140c5f5360 .concat [ 1 31 0 0], L_0x56140c5f55c0, L_0x7fd18118f408;
L_0x56140c5f57b0 .cmp/eq 32, L_0x56140c5f5360, L_0x7fd18118f450;
L_0x56140c5f5cc0 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f498;
L_0x56140c5f5ec0 .cmp/eq 32, L_0x56140c5f5cc0, L_0x7fd18118f4e0;
L_0x56140c5f60d0 .part v0x56140c5e2ce0_0, 0, 6;
L_0x56140c5f6170 .cmp/eq 6, L_0x56140c5f60d0, L_0x7fd18118f528;
L_0x56140c5f64f0 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f570;
L_0x56140c5f65e0 .cmp/eq 32, L_0x56140c5f64f0, L_0x7fd18118f5b8;
L_0x56140c5f6810 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f600;
L_0x56140c5f6900 .cmp/eq 32, L_0x56140c5f6810, L_0x7fd18118f648;
L_0x56140c5f6cd0 .concat [ 6 26 0 0], L_0x56140c5e3700, L_0x7fd18118f690;
L_0x56140c5f6dc0 .cmp/eq 32, L_0x56140c5f6cd0, L_0x7fd18118f6d8;
L_0x56140c5f7010 .part v0x56140c5e2ce0_0, 0, 6;
L_0x56140c5f70b0 .cmp/eq 6, L_0x56140c5f7010, L_0x7fd18118f720;
L_0x56140c5f7310 .part v0x56140c5e2ce0_0, 0, 6;
L_0x56140c5f73b0 .cmp/eq 6, L_0x56140c5f7310, L_0x7fd18118f768;
L_0x56140c5f7750 .part L_0x56140c5e37a0, 3, 2;
L_0x56140c5f7840 .cmp/eq 2, L_0x56140c5f7750, L_0x7fd18118f7b0;
L_0x56140c5f7ac0 .cmp/eq 6, L_0x56140c5e37a0, L_0x7fd18118f7f8;
L_0x56140c5f7cc0 .cmp/eq 6, L_0x56140c5e37a0, L_0x7fd18118f840;
L_0x56140c5f8120 .cmp/eq 6, L_0x56140c5e37a0, L_0x7fd18118f888;
L_0x56140c5f7fc0 .cmp/eq 6, L_0x56140c5e37a0, L_0x7fd18118f8d0;
L_0x56140c5f85f0 .functor MUXZ 1, L_0x7fd18118f918, L_0x56140c5f4f00, L_0x56140c5fd080, C4<>;
L_0x56140c5f89a0 .part v0x56140c5e2ce0_0, 21, 5;
L_0x56140c5f8c00 .part v0x56140c5e2ce0_0, 16, 5;
L_0x56140c5f8cf0 .part v0x56140c5e2ce0_0, 11, 5;
L_0x56140c5f8f10 .part v0x56140c5e2ce0_0, 16, 5;
L_0x56140c5f8fb0 .functor MUXZ 5, L_0x56140c5f8f10, L_0x56140c5f8cf0, L_0x56140c5b8b80, C4<>;
L_0x56140c5f92d0 .functor MUXZ 5, L_0x56140c5f8fb0, L_0x7fd18118f960, L_0x56140c5f5af0, C4<>;
L_0x56140c5f96b0 .arith/sum 32, L_0x56140c5fbf10, L_0x7fd18118f9a8;
L_0x56140c5f9960 .functor MUXZ 32, v0x56140c5d5ec0_0, v0x56140c5e2910_0, L_0x56140c5be170, C4<>;
L_0x56140c5f9af0 .functor MUXZ 32, L_0x56140c5f9960, v0x56140c5d79a0_0, L_0x56140c5f8530, C4<>;
L_0x56140c5f9e30 .functor MUXZ 32, L_0x56140c5f9af0, v0x56140c5d7150_0, L_0x56140c5f8210, C4<>;
L_0x56140c5f9fc0 .functor MUXZ 32, L_0x56140c5f9e30, L_0x56140c5f96b0, L_0x56140c5f9570, C4<>;
L_0x56140c5fbf10 .arith/sum 32, v0x56140c5d6a90_0, L_0x7fd18118fac8;
L_0x56140c5fc110 .part v0x56140c5e2ce0_0, 0, 16;
L_0x56140c5fc380 .concat [ 16 2 0 0], L_0x56140c5fc110, L_0x7fd18118fb10;
L_0x56140c5fc4c0 .part L_0x56140c5fc380, 0, 16;
L_0x56140c5fc790 .concat [ 2 16 0 0], L_0x7fd18118fb58, L_0x56140c5fc4c0;
L_0x56140c5fc8d0 .part L_0x56140c5fc790, 17, 1;
L_0x56140c5fcbb0 .functor MUXZ 14, L_0x7fd18118fbe8, L_0x7fd18118fba0, L_0x56140c5fc8d0, C4<>;
L_0x56140c5fcd40 .concat [ 18 14 0 0], L_0x56140c5fc790, L_0x56140c5fcbb0;
S_0x56140c5b7b50 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x56140c5a57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56140c5beea0_0 .net *"_ivl_10", 15 0, L_0x56140c5fb610;  1 drivers
L_0x7fd18118fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56140c5d50b0_0 .net/2u *"_ivl_14", 15 0, L_0x7fd18118fa80;  1 drivers
v0x56140c5d5190_0 .net *"_ivl_17", 15 0, L_0x56140c5fb880;  1 drivers
v0x56140c5d5250_0 .net *"_ivl_5", 0 0, L_0x56140c5faef0;  1 drivers
v0x56140c5d5330_0 .net *"_ivl_6", 15 0, L_0x56140c5faf90;  1 drivers
v0x56140c5d5460_0 .net *"_ivl_9", 15 0, L_0x56140c5fb360;  1 drivers
v0x56140c5d5540_0 .net "addr_rt", 4 0, L_0x56140c5fbbb0;  1 drivers
v0x56140c5d5620_0 .var "b_flag", 0 0;
v0x56140c5d56e0_0 .net "funct", 5 0, L_0x56140c5fae50;  1 drivers
v0x56140c5d57c0_0 .var "hi", 31 0;
v0x56140c5d58a0_0 .net "instructionword", 31 0, v0x56140c5e2ce0_0;  alias, 1 drivers
v0x56140c5d5980_0 .var "lo", 31 0;
v0x56140c5d5a60_0 .var "memaddroffset", 31 0;
v0x56140c5d5b40_0 .var "multresult", 63 0;
v0x56140c5d5c20_0 .net "op1", 31 0, L_0x56140c5faa00;  alias, 1 drivers
v0x56140c5d5d00_0 .net "op2", 31 0, L_0x56140c5fab50;  alias, 1 drivers
v0x56140c5d5de0_0 .net "opcode", 5 0, L_0x56140c5fadb0;  1 drivers
v0x56140c5d5ec0_0 .var "result", 31 0;
v0x56140c5d5fa0_0 .net "shamt", 4 0, L_0x56140c5fbab0;  1 drivers
v0x56140c5d6080_0 .net/s "sign_op1", 31 0, L_0x56140c5faa00;  alias, 1 drivers
v0x56140c5d6140_0 .net/s "sign_op2", 31 0, L_0x56140c5fab50;  alias, 1 drivers
v0x56140c5d61e0_0 .net "simmediatedata", 31 0, L_0x56140c5fb6f0;  1 drivers
v0x56140c5d62a0_0 .net "simmediatedatas", 31 0, L_0x56140c5fb6f0;  alias, 1 drivers
v0x56140c5d6360_0 .net "uimmediatedata", 31 0, L_0x56140c5fb970;  1 drivers
v0x56140c5d6420_0 .net "unsign_op1", 31 0, L_0x56140c5faa00;  alias, 1 drivers
v0x56140c5d64e0_0 .net "unsign_op2", 31 0, L_0x56140c5fab50;  alias, 1 drivers
v0x56140c5d65f0_0 .var "unsigned_result", 31 0;
E_0x56140c5136f0/0 .event anyedge, v0x56140c5d5de0_0, v0x56140c5d56e0_0, v0x56140c5d5d00_0, v0x56140c5d5fa0_0;
E_0x56140c5136f0/1 .event anyedge, v0x56140c5d5c20_0, v0x56140c5d5b40_0, v0x56140c5d5540_0, v0x56140c5d61e0_0;
E_0x56140c5136f0/2 .event anyedge, v0x56140c5d6360_0, v0x56140c5d65f0_0;
E_0x56140c5136f0 .event/or E_0x56140c5136f0/0, E_0x56140c5136f0/1, E_0x56140c5136f0/2;
L_0x56140c5fadb0 .part v0x56140c5e2ce0_0, 26, 6;
L_0x56140c5fae50 .part v0x56140c5e2ce0_0, 0, 6;
L_0x56140c5faef0 .part v0x56140c5e2ce0_0, 15, 1;
LS_0x56140c5faf90_0_0 .concat [ 1 1 1 1], L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0;
LS_0x56140c5faf90_0_4 .concat [ 1 1 1 1], L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0;
LS_0x56140c5faf90_0_8 .concat [ 1 1 1 1], L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0;
LS_0x56140c5faf90_0_12 .concat [ 1 1 1 1], L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0, L_0x56140c5faef0;
L_0x56140c5faf90 .concat [ 4 4 4 4], LS_0x56140c5faf90_0_0, LS_0x56140c5faf90_0_4, LS_0x56140c5faf90_0_8, LS_0x56140c5faf90_0_12;
L_0x56140c5fb360 .part v0x56140c5e2ce0_0, 0, 16;
L_0x56140c5fb610 .concat [ 16 0 0 0], L_0x56140c5fb360;
L_0x56140c5fb6f0 .concat [ 16 16 0 0], L_0x56140c5fb610, L_0x56140c5faf90;
L_0x56140c5fb880 .part v0x56140c5e2ce0_0, 0, 16;
L_0x56140c5fb970 .concat [ 16 16 0 0], L_0x56140c5fb880, L_0x7fd18118fa80;
L_0x56140c5fbab0 .part v0x56140c5e2ce0_0, 6, 5;
L_0x56140c5fbbb0 .part v0x56140c5e2ce0_0, 16, 5;
S_0x56140c5d6820 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x56140c5a57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56140c5d69d0_0 .net "clk", 0 0, v0x56140c5e25f0_0;  alias, 1 drivers
v0x56140c5d6a90_0 .var "curr_addr", 31 0;
v0x56140c5d6b70_0 .net "enable", 0 0, L_0x56140c5fd200;  alias, 1 drivers
v0x56140c5d6c10_0 .net "next_addr", 31 0, v0x56140c5e1550_0;  1 drivers
v0x56140c5d6cf0_0 .net "reset", 0 0, v0x56140c5e2e70_0;  alias, 1 drivers
S_0x56140c5d6ea0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x56140c5a57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56140c5d7080_0 .net "clk", 0 0, v0x56140c5e25f0_0;  alias, 1 drivers
v0x56140c5d7150_0 .var "data", 31 0;
v0x56140c5d7210_0 .net "data_in", 31 0, v0x56140c5d57c0_0;  alias, 1 drivers
v0x56140c5d7310_0 .net "data_out", 31 0, v0x56140c5d7150_0;  alias, 1 drivers
v0x56140c5d73d0_0 .net "enable", 0 0, L_0x56140c5fbcc0;  alias, 1 drivers
v0x56140c5d74e0_0 .net "reset", 0 0, v0x56140c5e2e70_0;  alias, 1 drivers
S_0x56140c5d7630 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x56140c5a57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56140c5d7890_0 .net "clk", 0 0, v0x56140c5e25f0_0;  alias, 1 drivers
v0x56140c5d79a0_0 .var "data", 31 0;
v0x56140c5d7a80_0 .net "data_in", 31 0, v0x56140c5d5980_0;  alias, 1 drivers
v0x56140c5d7b50_0 .net "data_out", 31 0, v0x56140c5d79a0_0;  alias, 1 drivers
v0x56140c5d7c10_0 .net "enable", 0 0, L_0x56140c5fbcc0;  alias, 1 drivers
v0x56140c5d7d00_0 .net "reset", 0 0, v0x56140c5e2e70_0;  alias, 1 drivers
S_0x56140c5d7e70 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x56140c5a57d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56140c5f9750 .functor BUFZ 32, L_0x56140c5fa360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56140c5fa7c0 .functor BUFZ 32, L_0x56140c5fa5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56140c5d8bf0_2 .array/port v0x56140c5d8bf0, 2;
L_0x56140c5fa8d0 .functor BUFZ 32, v0x56140c5d8bf0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56140c5d80a0_0 .net *"_ivl_0", 31 0, L_0x56140c5fa360;  1 drivers
v0x56140c5d81a0_0 .net *"_ivl_10", 6 0, L_0x56140c5fa680;  1 drivers
L_0x7fd18118fa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56140c5d8280_0 .net *"_ivl_13", 1 0, L_0x7fd18118fa38;  1 drivers
v0x56140c5d8340_0 .net *"_ivl_2", 6 0, L_0x56140c5fa400;  1 drivers
L_0x7fd18118f9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56140c5d8420_0 .net *"_ivl_5", 1 0, L_0x7fd18118f9f0;  1 drivers
v0x56140c5d8550_0 .net *"_ivl_8", 31 0, L_0x56140c5fa5e0;  1 drivers
v0x56140c5d8630_0 .net "r_clk", 0 0, v0x56140c5e25f0_0;  alias, 1 drivers
v0x56140c5d86d0_0 .net "r_clk_enable", 0 0, v0x56140c5e2690_0;  alias, 1 drivers
v0x56140c5d8790_0 .net "read_data1", 31 0, L_0x56140c5f9750;  alias, 1 drivers
v0x56140c5d8870_0 .net "read_data2", 31 0, L_0x56140c5fa7c0;  alias, 1 drivers
v0x56140c5d8950_0 .net "read_reg1", 4 0, L_0x56140c5f89a0;  alias, 1 drivers
v0x56140c5d8a30_0 .net "read_reg2", 4 0, L_0x56140c5f8c00;  alias, 1 drivers
v0x56140c5d8b10_0 .net "register_v0", 31 0, L_0x56140c5fa8d0;  alias, 1 drivers
v0x56140c5d8bf0 .array "registers", 0 31, 31 0;
v0x56140c5d91c0_0 .net "reset", 0 0, v0x56140c5e2e70_0;  alias, 1 drivers
v0x56140c5d9260_0 .net "write_control", 0 0, L_0x56140c5f9460;  alias, 1 drivers
v0x56140c5d9320_0 .net "write_data", 31 0, L_0x56140c5f9fc0;  alias, 1 drivers
v0x56140c5d9510_0 .net "write_reg", 4 0, L_0x56140c5f92d0;  alias, 1 drivers
L_0x56140c5fa360 .array/port v0x56140c5d8bf0, L_0x56140c5fa400;
L_0x56140c5fa400 .concat [ 5 2 0 0], L_0x56140c5f89a0, L_0x7fd18118f9f0;
L_0x56140c5fa5e0 .array/port v0x56140c5d8bf0, L_0x56140c5fa680;
L_0x56140c5fa680 .concat [ 5 2 0 0], L_0x56140c5f8c00, L_0x7fd18118fa38;
S_0x56140c5926e0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fd1811db078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56140c5e2f10_0 .net "clk", 0 0, o0x7fd1811db078;  0 drivers
o0x7fd1811db0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56140c5e2fb0_0 .net "data_address", 31 0, o0x7fd1811db0a8;  0 drivers
o0x7fd1811db0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56140c5e3090_0 .net "data_read", 0 0, o0x7fd1811db0d8;  0 drivers
v0x56140c5e3130_0 .var "data_readdata", 31 0;
o0x7fd1811db138 .functor BUFZ 1, C4<z>; HiZ drive
v0x56140c5e3210_0 .net "data_write", 0 0, o0x7fd1811db138;  0 drivers
o0x7fd1811db168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56140c5e3320_0 .net "data_writedata", 31 0, o0x7fd1811db168;  0 drivers
S_0x56140c5a4fd0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fd1811db2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56140c5e34c0_0 .net "instr_address", 31 0, o0x7fd1811db2b8;  0 drivers
v0x56140c5e35c0_0 .var "instr_readdata", 31 0;
    .scope S_0x56140c5d7e70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56140c5d8bf0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56140c5d7e70;
T_1 ;
    %wait E_0x56140c4f0750;
    %load/vec4 v0x56140c5d91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56140c5d86d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56140c5d9260_0;
    %load/vec4 v0x56140c5d9510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56140c5d9320_0;
    %load/vec4 v0x56140c5d9510_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56140c5d8bf0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56140c5b7b50;
T_2 ;
    %wait E_0x56140c5136f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %load/vec4 v0x56140c5d5de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56140c5d56e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x56140c5d6140_0;
    %ix/getv 4, v0x56140c5d5fa0_0;
    %shiftl 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x56140c5d6140_0;
    %ix/getv 4, v0x56140c5d5fa0_0;
    %shiftr 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x56140c5d6140_0;
    %ix/getv 4, v0x56140c5d5fa0_0;
    %shiftr/s 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x56140c5d6140_0;
    %load/vec4 v0x56140c5d6420_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x56140c5d6140_0;
    %load/vec4 v0x56140c5d6420_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x56140c5d6140_0;
    %load/vec4 v0x56140c5d6420_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x56140c5d6080_0;
    %pad/s 64;
    %load/vec4 v0x56140c5d6140_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56140c5d5b40_0, 0, 64;
    %load/vec4 v0x56140c5d5b40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56140c5d57c0_0, 0, 32;
    %load/vec4 v0x56140c5d5b40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56140c5d5980_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x56140c5d6420_0;
    %pad/u 64;
    %load/vec4 v0x56140c5d64e0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56140c5d5b40_0, 0, 64;
    %load/vec4 v0x56140c5d5b40_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56140c5d57c0_0, 0, 32;
    %load/vec4 v0x56140c5d5b40_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56140c5d5980_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d6140_0;
    %mod/s;
    %store/vec4 v0x56140c5d57c0_0, 0, 32;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d6140_0;
    %div/s;
    %store/vec4 v0x56140c5d5980_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %mod;
    %store/vec4 v0x56140c5d57c0_0, 0, 32;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %div;
    %store/vec4 v0x56140c5d5980_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x56140c5d5c20_0;
    %store/vec4 v0x56140c5d57c0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x56140c5d5c20_0;
    %store/vec4 v0x56140c5d5980_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d6140_0;
    %add;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %add;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %sub;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %and;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %or;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %xor;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %or;
    %inv;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d6140_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d64e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56140c5d5540_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d6140_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d5d00_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56140c5d6080_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5d5620_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d62a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d6360_0;
    %and;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d6360_0;
    %or;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56140c5d6420_0;
    %load/vec4 v0x56140c5d6360_0;
    %xor;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56140c5d6360_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56140c5d65f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56140c5d6080_0;
    %load/vec4 v0x56140c5d61e0_0;
    %add;
    %store/vec4 v0x56140c5d5a60_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56140c5d65f0_0;
    %store/vec4 v0x56140c5d5ec0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56140c5d7630;
T_3 ;
    %wait E_0x56140c4f0750;
    %load/vec4 v0x56140c5d7d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56140c5d79a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56140c5d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56140c5d7a80_0;
    %assign/vec4 v0x56140c5d79a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56140c5d6ea0;
T_4 ;
    %wait E_0x56140c4f0750;
    %load/vec4 v0x56140c5d74e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56140c5d7150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56140c5d73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56140c5d7210_0;
    %assign/vec4 v0x56140c5d7150_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56140c5d6820;
T_5 ;
    %wait E_0x56140c4f0750;
    %load/vec4 v0x56140c5d6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56140c5d6a90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56140c5d6b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56140c5d6c10_0;
    %assign/vec4 v0x56140c5d6a90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56140c5a57d0;
T_6 ;
    %wait E_0x56140c4f0750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x56140c5e1fb0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56140c5e0140_0, v0x56140c5df040_0, v0x56140c5e1b90_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56140c5e1880_0, v0x56140c5e1a20_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56140c5e17b0_0, v0x56140c5e1950_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56140c5e1c50_0, v0x56140c5e20e0_0, v0x56140c5e1e10_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56140c5e1490_0, v0x56140c5e2250_0, v0x56140c5e21b0_0, v0x56140c5e05a0_0, v0x56140c5dfe10_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x56140c5df760_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56140c5a57d0;
T_7 ;
    %wait E_0x56140c4f02d0;
    %load/vec4 v0x56140c5df340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56140c5df850_0;
    %load/vec4 v0x56140c5df4a0_0;
    %add;
    %store/vec4 v0x56140c5e1550_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56140c5e0200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56140c5df850_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56140c5e0140_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56140c5e1550_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56140c5e02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56140c5e17b0_0;
    %store/vec4 v0x56140c5e1550_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56140c5df850_0;
    %store/vec4 v0x56140c5e1550_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56140c5a57d0;
T_8 ;
    %wait E_0x56140c4f0750;
    %load/vec4 v0x56140c5e1fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5df6c0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56140c5df760_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56140c5df6c0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56140c5b7f20;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5e25f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56140c5e25f0_0;
    %inv;
    %store/vec4 v0x56140c5e25f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56140c5b7f20;
T_10 ;
    %fork t_1, S_0x56140c5a53a0;
    %jmp t_0;
    .scope S_0x56140c5a53a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5e2e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56140c5e2690_0, 0, 1;
    %wait E_0x56140c4f0750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56140c5e2e70_0, 0, 1;
    %wait E_0x56140c4f0750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56140c5b8ca0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56140c5bdf30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56140c5be290_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56140c5b3ab0_0, 0, 16;
    %load/vec4 v0x56140c5b8ca0_0;
    %load/vec4 v0x56140c5bdf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56140c5be290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56140c5b3ab0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56140c5b4570_0, 0, 32;
    %load/vec4 v0x56140c5b4570_0;
    %store/vec4 v0x56140c5e2ce0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x56140c5e2910_0, 0, 32;
    %delay 2, 0;
    %wait E_0x56140c4f0750;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x56140c5e2ce0_0, 0, 32;
    %wait E_0x56140c4f0750;
    %delay 2, 0;
    %load/vec4 v0x56140c5e2b80_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x56140c5b7f20;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
