
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00008000 <_vector_table>:
    8000:	50 30 03 20 bd 08 01 00 43 5c 02 00 91 08 01 00     P0. ....C\......
    8010:	91 08 01 00 91 08 01 00 91 08 01 00 91 08 01 00     ................
	...
    802c:	75 01 01 00 91 08 01 00 00 00 00 00 15 01 01 00     u...............
    803c:	91 08 01 00                                         ....

00008040 <_irq_vector_table>:
    8040:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8050:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8060:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8070:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8080:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8090:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80a0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80b0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80c0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80d0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80e0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    80f0:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8100:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8110:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8120:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8130:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8140:	fd 01 01 00 fd 01 01 00 fd 01 01 00 fd 01 01 00     ................
    8150:	fd 01 01 00                                         ....

Disassembly of section text:

00008158 <__aeabi_drsub>:
    8158:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    815c:	e002      	b.n	8164 <__adddf3>
    815e:	bf00      	nop

00008160 <__aeabi_dsub>:
    8160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008164 <__adddf3>:
    8164:	b530      	push	{r4, r5, lr}
    8166:	ea4f 0441 	mov.w	r4, r1, lsl #1
    816a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    816e:	ea94 0f05 	teq	r4, r5
    8172:	bf08      	it	eq
    8174:	ea90 0f02 	teqeq	r0, r2
    8178:	bf1f      	itttt	ne
    817a:	ea54 0c00 	orrsne.w	ip, r4, r0
    817e:	ea55 0c02 	orrsne.w	ip, r5, r2
    8182:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    8186:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    818a:	f000 80e2 	beq.w	8352 <__adddf3+0x1ee>
    818e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8192:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    8196:	bfb8      	it	lt
    8198:	426d      	neglt	r5, r5
    819a:	dd0c      	ble.n	81b6 <__adddf3+0x52>
    819c:	442c      	add	r4, r5
    819e:	ea80 0202 	eor.w	r2, r0, r2
    81a2:	ea81 0303 	eor.w	r3, r1, r3
    81a6:	ea82 0000 	eor.w	r0, r2, r0
    81aa:	ea83 0101 	eor.w	r1, r3, r1
    81ae:	ea80 0202 	eor.w	r2, r0, r2
    81b2:	ea81 0303 	eor.w	r3, r1, r3
    81b6:	2d36      	cmp	r5, #54	; 0x36
    81b8:	bf88      	it	hi
    81ba:	bd30      	pophi	{r4, r5, pc}
    81bc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    81c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
    81c4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    81c8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    81cc:	d002      	beq.n	81d4 <__adddf3+0x70>
    81ce:	4240      	negs	r0, r0
    81d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    81d4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    81d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
    81dc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    81e0:	d002      	beq.n	81e8 <__adddf3+0x84>
    81e2:	4252      	negs	r2, r2
    81e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    81e8:	ea94 0f05 	teq	r4, r5
    81ec:	f000 80a7 	beq.w	833e <__adddf3+0x1da>
    81f0:	f1a4 0401 	sub.w	r4, r4, #1
    81f4:	f1d5 0e20 	rsbs	lr, r5, #32
    81f8:	db0d      	blt.n	8216 <__adddf3+0xb2>
    81fa:	fa02 fc0e 	lsl.w	ip, r2, lr
    81fe:	fa22 f205 	lsr.w	r2, r2, r5
    8202:	1880      	adds	r0, r0, r2
    8204:	f141 0100 	adc.w	r1, r1, #0
    8208:	fa03 f20e 	lsl.w	r2, r3, lr
    820c:	1880      	adds	r0, r0, r2
    820e:	fa43 f305 	asr.w	r3, r3, r5
    8212:	4159      	adcs	r1, r3
    8214:	e00e      	b.n	8234 <__adddf3+0xd0>
    8216:	f1a5 0520 	sub.w	r5, r5, #32
    821a:	f10e 0e20 	add.w	lr, lr, #32
    821e:	2a01      	cmp	r2, #1
    8220:	fa03 fc0e 	lsl.w	ip, r3, lr
    8224:	bf28      	it	cs
    8226:	f04c 0c02 	orrcs.w	ip, ip, #2
    822a:	fa43 f305 	asr.w	r3, r3, r5
    822e:	18c0      	adds	r0, r0, r3
    8230:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    8234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8238:	d507      	bpl.n	824a <__adddf3+0xe6>
    823a:	f04f 0e00 	mov.w	lr, #0
    823e:	f1dc 0c00 	rsbs	ip, ip, #0
    8242:	eb7e 0000 	sbcs.w	r0, lr, r0
    8246:	eb6e 0101 	sbc.w	r1, lr, r1
    824a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    824e:	d31b      	bcc.n	8288 <__adddf3+0x124>
    8250:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    8254:	d30c      	bcc.n	8270 <__adddf3+0x10c>
    8256:	0849      	lsrs	r1, r1, #1
    8258:	ea5f 0030 	movs.w	r0, r0, rrx
    825c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    8260:	f104 0401 	add.w	r4, r4, #1
    8264:	ea4f 5244 	mov.w	r2, r4, lsl #21
    8268:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    826c:	f080 809a 	bcs.w	83a4 <__adddf3+0x240>
    8270:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8274:	bf08      	it	eq
    8276:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    827a:	f150 0000 	adcs.w	r0, r0, #0
    827e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8282:	ea41 0105 	orr.w	r1, r1, r5
    8286:	bd30      	pop	{r4, r5, pc}
    8288:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    828c:	4140      	adcs	r0, r0
    828e:	eb41 0101 	adc.w	r1, r1, r1
    8292:	3c01      	subs	r4, #1
    8294:	bf28      	it	cs
    8296:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
    829a:	d2e9      	bcs.n	8270 <__adddf3+0x10c>
    829c:	f091 0f00 	teq	r1, #0
    82a0:	bf04      	itt	eq
    82a2:	4601      	moveq	r1, r0
    82a4:	2000      	moveq	r0, #0
    82a6:	fab1 f381 	clz	r3, r1
    82aa:	bf08      	it	eq
    82ac:	3320      	addeq	r3, #32
    82ae:	f1a3 030b 	sub.w	r3, r3, #11
    82b2:	f1b3 0220 	subs.w	r2, r3, #32
    82b6:	da0c      	bge.n	82d2 <__adddf3+0x16e>
    82b8:	320c      	adds	r2, #12
    82ba:	dd08      	ble.n	82ce <__adddf3+0x16a>
    82bc:	f102 0c14 	add.w	ip, r2, #20
    82c0:	f1c2 020c 	rsb	r2, r2, #12
    82c4:	fa01 f00c 	lsl.w	r0, r1, ip
    82c8:	fa21 f102 	lsr.w	r1, r1, r2
    82cc:	e00c      	b.n	82e8 <__adddf3+0x184>
    82ce:	f102 0214 	add.w	r2, r2, #20
    82d2:	bfd8      	it	le
    82d4:	f1c2 0c20 	rsble	ip, r2, #32
    82d8:	fa01 f102 	lsl.w	r1, r1, r2
    82dc:	fa20 fc0c 	lsr.w	ip, r0, ip
    82e0:	bfdc      	itt	le
    82e2:	ea41 010c 	orrle.w	r1, r1, ip
    82e6:	4090      	lslle	r0, r2
    82e8:	1ae4      	subs	r4, r4, r3
    82ea:	bfa2      	ittt	ge
    82ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    82f0:	4329      	orrge	r1, r5
    82f2:	bd30      	popge	{r4, r5, pc}
    82f4:	ea6f 0404 	mvn.w	r4, r4
    82f8:	3c1f      	subs	r4, #31
    82fa:	da1c      	bge.n	8336 <__adddf3+0x1d2>
    82fc:	340c      	adds	r4, #12
    82fe:	dc0e      	bgt.n	831e <__adddf3+0x1ba>
    8300:	f104 0414 	add.w	r4, r4, #20
    8304:	f1c4 0220 	rsb	r2, r4, #32
    8308:	fa20 f004 	lsr.w	r0, r0, r4
    830c:	fa01 f302 	lsl.w	r3, r1, r2
    8310:	ea40 0003 	orr.w	r0, r0, r3
    8314:	fa21 f304 	lsr.w	r3, r1, r4
    8318:	ea45 0103 	orr.w	r1, r5, r3
    831c:	bd30      	pop	{r4, r5, pc}
    831e:	f1c4 040c 	rsb	r4, r4, #12
    8322:	f1c4 0220 	rsb	r2, r4, #32
    8326:	fa20 f002 	lsr.w	r0, r0, r2
    832a:	fa01 f304 	lsl.w	r3, r1, r4
    832e:	ea40 0003 	orr.w	r0, r0, r3
    8332:	4629      	mov	r1, r5
    8334:	bd30      	pop	{r4, r5, pc}
    8336:	fa21 f004 	lsr.w	r0, r1, r4
    833a:	4629      	mov	r1, r5
    833c:	bd30      	pop	{r4, r5, pc}
    833e:	f094 0f00 	teq	r4, #0
    8342:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    8346:	bf06      	itte	eq
    8348:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    834c:	3401      	addeq	r4, #1
    834e:	3d01      	subne	r5, #1
    8350:	e74e      	b.n	81f0 <__adddf3+0x8c>
    8352:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    8356:	bf18      	it	ne
    8358:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    835c:	d029      	beq.n	83b2 <__adddf3+0x24e>
    835e:	ea94 0f05 	teq	r4, r5
    8362:	bf08      	it	eq
    8364:	ea90 0f02 	teqeq	r0, r2
    8368:	d005      	beq.n	8376 <__adddf3+0x212>
    836a:	ea54 0c00 	orrs.w	ip, r4, r0
    836e:	bf04      	itt	eq
    8370:	4619      	moveq	r1, r3
    8372:	4610      	moveq	r0, r2
    8374:	bd30      	pop	{r4, r5, pc}
    8376:	ea91 0f03 	teq	r1, r3
    837a:	bf1e      	ittt	ne
    837c:	2100      	movne	r1, #0
    837e:	2000      	movne	r0, #0
    8380:	bd30      	popne	{r4, r5, pc}
    8382:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    8386:	d105      	bne.n	8394 <__adddf3+0x230>
    8388:	0040      	lsls	r0, r0, #1
    838a:	4149      	adcs	r1, r1
    838c:	bf28      	it	cs
    838e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    8392:	bd30      	pop	{r4, r5, pc}
    8394:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    8398:	bf3c      	itt	cc
    839a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    839e:	bd30      	popcc	{r4, r5, pc}
    83a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    83a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    83a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    83ac:	f04f 0000 	mov.w	r0, #0
    83b0:	bd30      	pop	{r4, r5, pc}
    83b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    83b6:	bf1a      	itte	ne
    83b8:	4619      	movne	r1, r3
    83ba:	4610      	movne	r0, r2
    83bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    83c0:	bf1c      	itt	ne
    83c2:	460b      	movne	r3, r1
    83c4:	4602      	movne	r2, r0
    83c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    83ca:	bf06      	itte	eq
    83cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    83d0:	ea91 0f03 	teqeq	r1, r3
    83d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    83d8:	bd30      	pop	{r4, r5, pc}
    83da:	bf00      	nop

000083dc <__aeabi_ui2d>:
    83dc:	f090 0f00 	teq	r0, #0
    83e0:	bf04      	itt	eq
    83e2:	2100      	moveq	r1, #0
    83e4:	4770      	bxeq	lr
    83e6:	b530      	push	{r4, r5, lr}
    83e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    83ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
    83f0:	f04f 0500 	mov.w	r5, #0
    83f4:	f04f 0100 	mov.w	r1, #0
    83f8:	e750      	b.n	829c <__adddf3+0x138>
    83fa:	bf00      	nop

000083fc <__aeabi_i2d>:
    83fc:	f090 0f00 	teq	r0, #0
    8400:	bf04      	itt	eq
    8402:	2100      	moveq	r1, #0
    8404:	4770      	bxeq	lr
    8406:	b530      	push	{r4, r5, lr}
    8408:	f44f 6480 	mov.w	r4, #1024	; 0x400
    840c:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8410:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    8414:	bf48      	it	mi
    8416:	4240      	negmi	r0, r0
    8418:	f04f 0100 	mov.w	r1, #0
    841c:	e73e      	b.n	829c <__adddf3+0x138>
    841e:	bf00      	nop

00008420 <__aeabi_f2d>:
    8420:	0042      	lsls	r2, r0, #1
    8422:	ea4f 01e2 	mov.w	r1, r2, asr #3
    8426:	ea4f 0131 	mov.w	r1, r1, rrx
    842a:	ea4f 7002 	mov.w	r0, r2, lsl #28
    842e:	bf1f      	itttt	ne
    8430:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    8434:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    8438:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    843c:	4770      	bxne	lr
    843e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
    8442:	bf08      	it	eq
    8444:	4770      	bxeq	lr
    8446:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
    844a:	bf04      	itt	eq
    844c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
    8450:	4770      	bxeq	lr
    8452:	b530      	push	{r4, r5, lr}
    8454:	f44f 7460 	mov.w	r4, #896	; 0x380
    8458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    845c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    8460:	e71c      	b.n	829c <__adddf3+0x138>
    8462:	bf00      	nop

00008464 <__aeabi_ul2d>:
    8464:	ea50 0201 	orrs.w	r2, r0, r1
    8468:	bf08      	it	eq
    846a:	4770      	bxeq	lr
    846c:	b530      	push	{r4, r5, lr}
    846e:	f04f 0500 	mov.w	r5, #0
    8472:	e00a      	b.n	848a <__aeabi_l2d+0x16>

00008474 <__aeabi_l2d>:
    8474:	ea50 0201 	orrs.w	r2, r0, r1
    8478:	bf08      	it	eq
    847a:	4770      	bxeq	lr
    847c:	b530      	push	{r4, r5, lr}
    847e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    8482:	d502      	bpl.n	848a <__aeabi_l2d+0x16>
    8484:	4240      	negs	r0, r0
    8486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    848a:	f44f 6480 	mov.w	r4, #1024	; 0x400
    848e:	f104 0432 	add.w	r4, r4, #50	; 0x32
    8492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    8496:	f43f aed8 	beq.w	824a <__adddf3+0xe6>
    849a:	f04f 0203 	mov.w	r2, #3
    849e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84a2:	bf18      	it	ne
    84a4:	3203      	addne	r2, #3
    84a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    84aa:	bf18      	it	ne
    84ac:	3203      	addne	r2, #3
    84ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    84b2:	f1c2 0320 	rsb	r3, r2, #32
    84b6:	fa00 fc03 	lsl.w	ip, r0, r3
    84ba:	fa20 f002 	lsr.w	r0, r0, r2
    84be:	fa01 fe03 	lsl.w	lr, r1, r3
    84c2:	ea40 000e 	orr.w	r0, r0, lr
    84c6:	fa21 f102 	lsr.w	r1, r1, r2
    84ca:	4414      	add	r4, r2
    84cc:	e6bd      	b.n	824a <__adddf3+0xe6>
    84ce:	bf00      	nop

000084d0 <__aeabi_dmul>:
    84d0:	b570      	push	{r4, r5, r6, lr}
    84d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    84d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    84da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    84de:	bf1d      	ittte	ne
    84e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    84e4:	ea94 0f0c 	teqne	r4, ip
    84e8:	ea95 0f0c 	teqne	r5, ip
    84ec:	f000 f8de 	bleq	86ac <__aeabi_dmul+0x1dc>
    84f0:	442c      	add	r4, r5
    84f2:	ea81 0603 	eor.w	r6, r1, r3
    84f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    84fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    84fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    8502:	bf18      	it	ne
    8504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    8508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    850c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    8510:	d038      	beq.n	8584 <__aeabi_dmul+0xb4>
    8512:	fba0 ce02 	umull	ip, lr, r0, r2
    8516:	f04f 0500 	mov.w	r5, #0
    851a:	fbe1 e502 	umlal	lr, r5, r1, r2
    851e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    8522:	fbe0 e503 	umlal	lr, r5, r0, r3
    8526:	f04f 0600 	mov.w	r6, #0
    852a:	fbe1 5603 	umlal	r5, r6, r1, r3
    852e:	f09c 0f00 	teq	ip, #0
    8532:	bf18      	it	ne
    8534:	f04e 0e01 	orrne.w	lr, lr, #1
    8538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    853c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    8540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    8544:	d204      	bcs.n	8550 <__aeabi_dmul+0x80>
    8546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    854a:	416d      	adcs	r5, r5
    854c:	eb46 0606 	adc.w	r6, r6, r6
    8550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    8554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    8558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    855c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    8560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    8564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8568:	bf88      	it	hi
    856a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    856e:	d81e      	bhi.n	85ae <__aeabi_dmul+0xde>
    8570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    8574:	bf08      	it	eq
    8576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    857a:	f150 0000 	adcs.w	r0, r0, #0
    857e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8582:	bd70      	pop	{r4, r5, r6, pc}
    8584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    8588:	ea46 0101 	orr.w	r1, r6, r1
    858c:	ea40 0002 	orr.w	r0, r0, r2
    8590:	ea81 0103 	eor.w	r1, r1, r3
    8594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    8598:	bfc2      	ittt	gt
    859a:	ebd4 050c 	rsbsgt	r5, r4, ip
    859e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    85a2:	bd70      	popgt	{r4, r5, r6, pc}
    85a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    85a8:	f04f 0e00 	mov.w	lr, #0
    85ac:	3c01      	subs	r4, #1
    85ae:	f300 80ab 	bgt.w	8708 <__aeabi_dmul+0x238>
    85b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    85b6:	bfde      	ittt	le
    85b8:	2000      	movle	r0, #0
    85ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    85be:	bd70      	pople	{r4, r5, r6, pc}
    85c0:	f1c4 0400 	rsb	r4, r4, #0
    85c4:	3c20      	subs	r4, #32
    85c6:	da35      	bge.n	8634 <__aeabi_dmul+0x164>
    85c8:	340c      	adds	r4, #12
    85ca:	dc1b      	bgt.n	8604 <__aeabi_dmul+0x134>
    85cc:	f104 0414 	add.w	r4, r4, #20
    85d0:	f1c4 0520 	rsb	r5, r4, #32
    85d4:	fa00 f305 	lsl.w	r3, r0, r5
    85d8:	fa20 f004 	lsr.w	r0, r0, r4
    85dc:	fa01 f205 	lsl.w	r2, r1, r5
    85e0:	ea40 0002 	orr.w	r0, r0, r2
    85e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    85e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    85ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    85f0:	fa21 f604 	lsr.w	r6, r1, r4
    85f4:	eb42 0106 	adc.w	r1, r2, r6
    85f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    85fc:	bf08      	it	eq
    85fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8602:	bd70      	pop	{r4, r5, r6, pc}
    8604:	f1c4 040c 	rsb	r4, r4, #12
    8608:	f1c4 0520 	rsb	r5, r4, #32
    860c:	fa00 f304 	lsl.w	r3, r0, r4
    8610:	fa20 f005 	lsr.w	r0, r0, r5
    8614:	fa01 f204 	lsl.w	r2, r1, r4
    8618:	ea40 0002 	orr.w	r0, r0, r2
    861c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    8624:	f141 0100 	adc.w	r1, r1, #0
    8628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    862c:	bf08      	it	eq
    862e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    8632:	bd70      	pop	{r4, r5, r6, pc}
    8634:	f1c4 0520 	rsb	r5, r4, #32
    8638:	fa00 f205 	lsl.w	r2, r0, r5
    863c:	ea4e 0e02 	orr.w	lr, lr, r2
    8640:	fa20 f304 	lsr.w	r3, r0, r4
    8644:	fa01 f205 	lsl.w	r2, r1, r5
    8648:	ea43 0302 	orr.w	r3, r3, r2
    864c:	fa21 f004 	lsr.w	r0, r1, r4
    8650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    8654:	fa21 f204 	lsr.w	r2, r1, r4
    8658:	ea20 0002 	bic.w	r0, r0, r2
    865c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    8660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    8664:	bf08      	it	eq
    8666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    866a:	bd70      	pop	{r4, r5, r6, pc}
    866c:	f094 0f00 	teq	r4, #0
    8670:	d10f      	bne.n	8692 <__aeabi_dmul+0x1c2>
    8672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    8676:	0040      	lsls	r0, r0, #1
    8678:	eb41 0101 	adc.w	r1, r1, r1
    867c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8680:	bf08      	it	eq
    8682:	3c01      	subeq	r4, #1
    8684:	d0f7      	beq.n	8676 <__aeabi_dmul+0x1a6>
    8686:	ea41 0106 	orr.w	r1, r1, r6
    868a:	f095 0f00 	teq	r5, #0
    868e:	bf18      	it	ne
    8690:	4770      	bxne	lr
    8692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    8696:	0052      	lsls	r2, r2, #1
    8698:	eb43 0303 	adc.w	r3, r3, r3
    869c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    86a0:	bf08      	it	eq
    86a2:	3d01      	subeq	r5, #1
    86a4:	d0f7      	beq.n	8696 <__aeabi_dmul+0x1c6>
    86a6:	ea43 0306 	orr.w	r3, r3, r6
    86aa:	4770      	bx	lr
    86ac:	ea94 0f0c 	teq	r4, ip
    86b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    86b4:	bf18      	it	ne
    86b6:	ea95 0f0c 	teqne	r5, ip
    86ba:	d00c      	beq.n	86d6 <__aeabi_dmul+0x206>
    86bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86c0:	bf18      	it	ne
    86c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86c6:	d1d1      	bne.n	866c <__aeabi_dmul+0x19c>
    86c8:	ea81 0103 	eor.w	r1, r1, r3
    86cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    86d0:	f04f 0000 	mov.w	r0, #0
    86d4:	bd70      	pop	{r4, r5, r6, pc}
    86d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    86da:	bf06      	itte	eq
    86dc:	4610      	moveq	r0, r2
    86de:	4619      	moveq	r1, r3
    86e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    86e4:	d019      	beq.n	871a <__aeabi_dmul+0x24a>
    86e6:	ea94 0f0c 	teq	r4, ip
    86ea:	d102      	bne.n	86f2 <__aeabi_dmul+0x222>
    86ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    86f0:	d113      	bne.n	871a <__aeabi_dmul+0x24a>
    86f2:	ea95 0f0c 	teq	r5, ip
    86f6:	d105      	bne.n	8704 <__aeabi_dmul+0x234>
    86f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    86fc:	bf1c      	itt	ne
    86fe:	4610      	movne	r0, r2
    8700:	4619      	movne	r1, r3
    8702:	d10a      	bne.n	871a <__aeabi_dmul+0x24a>
    8704:	ea81 0103 	eor.w	r1, r1, r3
    8708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    870c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    8710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    8714:	f04f 0000 	mov.w	r0, #0
    8718:	bd70      	pop	{r4, r5, r6, pc}
    871a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    871e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    8722:	bd70      	pop	{r4, r5, r6, pc}

00008724 <__aeabi_ddiv>:
    8724:	b570      	push	{r4, r5, r6, lr}
    8726:	f04f 0cff 	mov.w	ip, #255	; 0xff
    872a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    872e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    8732:	bf1d      	ittte	ne
    8734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    8738:	ea94 0f0c 	teqne	r4, ip
    873c:	ea95 0f0c 	teqne	r5, ip
    8740:	f000 f8a7 	bleq	8892 <__aeabi_ddiv+0x16e>
    8744:	eba4 0405 	sub.w	r4, r4, r5
    8748:	ea81 0e03 	eor.w	lr, r1, r3
    874c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    8750:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8754:	f000 8088 	beq.w	8868 <__aeabi_ddiv+0x144>
    8758:	ea4f 3303 	mov.w	r3, r3, lsl #12
    875c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    8760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    8764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    8768:	ea4f 2202 	mov.w	r2, r2, lsl #8
    876c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    8770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    8774:	ea4f 2600 	mov.w	r6, r0, lsl #8
    8778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    877c:	429d      	cmp	r5, r3
    877e:	bf08      	it	eq
    8780:	4296      	cmpeq	r6, r2
    8782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    8786:	f504 7440 	add.w	r4, r4, #768	; 0x300
    878a:	d202      	bcs.n	8792 <__aeabi_ddiv+0x6e>
    878c:	085b      	lsrs	r3, r3, #1
    878e:	ea4f 0232 	mov.w	r2, r2, rrx
    8792:	1ab6      	subs	r6, r6, r2
    8794:	eb65 0503 	sbc.w	r5, r5, r3
    8798:	085b      	lsrs	r3, r3, #1
    879a:	ea4f 0232 	mov.w	r2, r2, rrx
    879e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    87a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    87a6:	ebb6 0e02 	subs.w	lr, r6, r2
    87aa:	eb75 0e03 	sbcs.w	lr, r5, r3
    87ae:	bf22      	ittt	cs
    87b0:	1ab6      	subcs	r6, r6, r2
    87b2:	4675      	movcs	r5, lr
    87b4:	ea40 000c 	orrcs.w	r0, r0, ip
    87b8:	085b      	lsrs	r3, r3, #1
    87ba:	ea4f 0232 	mov.w	r2, r2, rrx
    87be:	ebb6 0e02 	subs.w	lr, r6, r2
    87c2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87c6:	bf22      	ittt	cs
    87c8:	1ab6      	subcs	r6, r6, r2
    87ca:	4675      	movcs	r5, lr
    87cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    87d0:	085b      	lsrs	r3, r3, #1
    87d2:	ea4f 0232 	mov.w	r2, r2, rrx
    87d6:	ebb6 0e02 	subs.w	lr, r6, r2
    87da:	eb75 0e03 	sbcs.w	lr, r5, r3
    87de:	bf22      	ittt	cs
    87e0:	1ab6      	subcs	r6, r6, r2
    87e2:	4675      	movcs	r5, lr
    87e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    87e8:	085b      	lsrs	r3, r3, #1
    87ea:	ea4f 0232 	mov.w	r2, r2, rrx
    87ee:	ebb6 0e02 	subs.w	lr, r6, r2
    87f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    87f6:	bf22      	ittt	cs
    87f8:	1ab6      	subcs	r6, r6, r2
    87fa:	4675      	movcs	r5, lr
    87fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8800:	ea55 0e06 	orrs.w	lr, r5, r6
    8804:	d018      	beq.n	8838 <__aeabi_ddiv+0x114>
    8806:	ea4f 1505 	mov.w	r5, r5, lsl #4
    880a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    880e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    8812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    881a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    881e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    8822:	d1c0      	bne.n	87a6 <__aeabi_ddiv+0x82>
    8824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    8828:	d10b      	bne.n	8842 <__aeabi_ddiv+0x11e>
    882a:	ea41 0100 	orr.w	r1, r1, r0
    882e:	f04f 0000 	mov.w	r0, #0
    8832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    8836:	e7b6      	b.n	87a6 <__aeabi_ddiv+0x82>
    8838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    883c:	bf04      	itt	eq
    883e:	4301      	orreq	r1, r0
    8840:	2000      	moveq	r0, #0
    8842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    8846:	bf88      	it	hi
    8848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    884c:	f63f aeaf 	bhi.w	85ae <__aeabi_dmul+0xde>
    8850:	ebb5 0c03 	subs.w	ip, r5, r3
    8854:	bf04      	itt	eq
    8856:	ebb6 0c02 	subseq.w	ip, r6, r2
    885a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    885e:	f150 0000 	adcs.w	r0, r0, #0
    8862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    8866:	bd70      	pop	{r4, r5, r6, pc}
    8868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    886c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    8870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    8874:	bfc2      	ittt	gt
    8876:	ebd4 050c 	rsbsgt	r5, r4, ip
    887a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    887e:	bd70      	popgt	{r4, r5, r6, pc}
    8880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    8884:	f04f 0e00 	mov.w	lr, #0
    8888:	3c01      	subs	r4, #1
    888a:	e690      	b.n	85ae <__aeabi_dmul+0xde>
    888c:	ea45 0e06 	orr.w	lr, r5, r6
    8890:	e68d      	b.n	85ae <__aeabi_dmul+0xde>
    8892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    8896:	ea94 0f0c 	teq	r4, ip
    889a:	bf08      	it	eq
    889c:	ea95 0f0c 	teqeq	r5, ip
    88a0:	f43f af3b 	beq.w	871a <__aeabi_dmul+0x24a>
    88a4:	ea94 0f0c 	teq	r4, ip
    88a8:	d10a      	bne.n	88c0 <__aeabi_ddiv+0x19c>
    88aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    88ae:	f47f af34 	bne.w	871a <__aeabi_dmul+0x24a>
    88b2:	ea95 0f0c 	teq	r5, ip
    88b6:	f47f af25 	bne.w	8704 <__aeabi_dmul+0x234>
    88ba:	4610      	mov	r0, r2
    88bc:	4619      	mov	r1, r3
    88be:	e72c      	b.n	871a <__aeabi_dmul+0x24a>
    88c0:	ea95 0f0c 	teq	r5, ip
    88c4:	d106      	bne.n	88d4 <__aeabi_ddiv+0x1b0>
    88c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    88ca:	f43f aefd 	beq.w	86c8 <__aeabi_dmul+0x1f8>
    88ce:	4610      	mov	r0, r2
    88d0:	4619      	mov	r1, r3
    88d2:	e722      	b.n	871a <__aeabi_dmul+0x24a>
    88d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    88d8:	bf18      	it	ne
    88da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    88de:	f47f aec5 	bne.w	866c <__aeabi_dmul+0x19c>
    88e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    88e6:	f47f af0d 	bne.w	8704 <__aeabi_dmul+0x234>
    88ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    88ee:	f47f aeeb 	bne.w	86c8 <__aeabi_dmul+0x1f8>
    88f2:	e712      	b.n	871a <__aeabi_dmul+0x24a>

000088f4 <__aeabi_d2f>:
    88f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
    88f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    88fc:	bf24      	itt	cs
    88fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    8902:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    8906:	d90d      	bls.n	8924 <__aeabi_d2f+0x30>
    8908:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    890c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    8910:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    8914:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    8918:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    891c:	bf08      	it	eq
    891e:	f020 0001 	biceq.w	r0, r0, #1
    8922:	4770      	bx	lr
    8924:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    8928:	d121      	bne.n	896e <__aeabi_d2f+0x7a>
    892a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    892e:	bfbc      	itt	lt
    8930:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    8934:	4770      	bxlt	lr
    8936:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    893a:	ea4f 5252 	mov.w	r2, r2, lsr #21
    893e:	f1c2 0218 	rsb	r2, r2, #24
    8942:	f1c2 0c20 	rsb	ip, r2, #32
    8946:	fa10 f30c 	lsls.w	r3, r0, ip
    894a:	fa20 f002 	lsr.w	r0, r0, r2
    894e:	bf18      	it	ne
    8950:	f040 0001 	orrne.w	r0, r0, #1
    8954:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    8958:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    895c:	fa03 fc0c 	lsl.w	ip, r3, ip
    8960:	ea40 000c 	orr.w	r0, r0, ip
    8964:	fa23 f302 	lsr.w	r3, r3, r2
    8968:	ea4f 0343 	mov.w	r3, r3, lsl #1
    896c:	e7cc      	b.n	8908 <__aeabi_d2f+0x14>
    896e:	ea7f 5362 	mvns.w	r3, r2, asr #21
    8972:	d107      	bne.n	8984 <__aeabi_d2f+0x90>
    8974:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    8978:	bf1e      	ittt	ne
    897a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    897e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    8982:	4770      	bxne	lr
    8984:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    8988:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    898c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8990:	4770      	bx	lr
    8992:	bf00      	nop

00008994 <__aeabi_frsub>:
    8994:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    8998:	e002      	b.n	89a0 <__addsf3>
    899a:	bf00      	nop

0000899c <__aeabi_fsub>:
    899c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

000089a0 <__addsf3>:
    89a0:	0042      	lsls	r2, r0, #1
    89a2:	bf1f      	itttt	ne
    89a4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    89a8:	ea92 0f03 	teqne	r2, r3
    89ac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    89b0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    89b4:	d06a      	beq.n	8a8c <__addsf3+0xec>
    89b6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    89ba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    89be:	bfc1      	itttt	gt
    89c0:	18d2      	addgt	r2, r2, r3
    89c2:	4041      	eorgt	r1, r0
    89c4:	4048      	eorgt	r0, r1
    89c6:	4041      	eorgt	r1, r0
    89c8:	bfb8      	it	lt
    89ca:	425b      	neglt	r3, r3
    89cc:	2b19      	cmp	r3, #25
    89ce:	bf88      	it	hi
    89d0:	4770      	bxhi	lr
    89d2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    89d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    89da:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    89de:	bf18      	it	ne
    89e0:	4240      	negne	r0, r0
    89e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    89e6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    89ea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    89ee:	bf18      	it	ne
    89f0:	4249      	negne	r1, r1
    89f2:	ea92 0f03 	teq	r2, r3
    89f6:	d03f      	beq.n	8a78 <__addsf3+0xd8>
    89f8:	f1a2 0201 	sub.w	r2, r2, #1
    89fc:	fa41 fc03 	asr.w	ip, r1, r3
    8a00:	eb10 000c 	adds.w	r0, r0, ip
    8a04:	f1c3 0320 	rsb	r3, r3, #32
    8a08:	fa01 f103 	lsl.w	r1, r1, r3
    8a0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8a10:	d502      	bpl.n	8a18 <__addsf3+0x78>
    8a12:	4249      	negs	r1, r1
    8a14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    8a18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    8a1c:	d313      	bcc.n	8a46 <__addsf3+0xa6>
    8a1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    8a22:	d306      	bcc.n	8a32 <__addsf3+0x92>
    8a24:	0840      	lsrs	r0, r0, #1
    8a26:	ea4f 0131 	mov.w	r1, r1, rrx
    8a2a:	f102 0201 	add.w	r2, r2, #1
    8a2e:	2afe      	cmp	r2, #254	; 0xfe
    8a30:	d251      	bcs.n	8ad6 <__addsf3+0x136>
    8a32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    8a36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8a3a:	bf08      	it	eq
    8a3c:	f020 0001 	biceq.w	r0, r0, #1
    8a40:	ea40 0003 	orr.w	r0, r0, r3
    8a44:	4770      	bx	lr
    8a46:	0049      	lsls	r1, r1, #1
    8a48:	eb40 0000 	adc.w	r0, r0, r0
    8a4c:	3a01      	subs	r2, #1
    8a4e:	bf28      	it	cs
    8a50:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
    8a54:	d2ed      	bcs.n	8a32 <__addsf3+0x92>
    8a56:	fab0 fc80 	clz	ip, r0
    8a5a:	f1ac 0c08 	sub.w	ip, ip, #8
    8a5e:	ebb2 020c 	subs.w	r2, r2, ip
    8a62:	fa00 f00c 	lsl.w	r0, r0, ip
    8a66:	bfaa      	itet	ge
    8a68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    8a6c:	4252      	neglt	r2, r2
    8a6e:	4318      	orrge	r0, r3
    8a70:	bfbc      	itt	lt
    8a72:	40d0      	lsrlt	r0, r2
    8a74:	4318      	orrlt	r0, r3
    8a76:	4770      	bx	lr
    8a78:	f092 0f00 	teq	r2, #0
    8a7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    8a80:	bf06      	itte	eq
    8a82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    8a86:	3201      	addeq	r2, #1
    8a88:	3b01      	subne	r3, #1
    8a8a:	e7b5      	b.n	89f8 <__addsf3+0x58>
    8a8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
    8a90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    8a94:	bf18      	it	ne
    8a96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    8a9a:	d021      	beq.n	8ae0 <__addsf3+0x140>
    8a9c:	ea92 0f03 	teq	r2, r3
    8aa0:	d004      	beq.n	8aac <__addsf3+0x10c>
    8aa2:	f092 0f00 	teq	r2, #0
    8aa6:	bf08      	it	eq
    8aa8:	4608      	moveq	r0, r1
    8aaa:	4770      	bx	lr
    8aac:	ea90 0f01 	teq	r0, r1
    8ab0:	bf1c      	itt	ne
    8ab2:	2000      	movne	r0, #0
    8ab4:	4770      	bxne	lr
    8ab6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    8aba:	d104      	bne.n	8ac6 <__addsf3+0x126>
    8abc:	0040      	lsls	r0, r0, #1
    8abe:	bf28      	it	cs
    8ac0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    8ac4:	4770      	bx	lr
    8ac6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    8aca:	bf3c      	itt	cc
    8acc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    8ad0:	4770      	bxcc	lr
    8ad2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    8ad6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    8ada:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8ade:	4770      	bx	lr
    8ae0:	ea7f 6222 	mvns.w	r2, r2, asr #24
    8ae4:	bf16      	itet	ne
    8ae6:	4608      	movne	r0, r1
    8ae8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    8aec:	4601      	movne	r1, r0
    8aee:	0242      	lsls	r2, r0, #9
    8af0:	bf06      	itte	eq
    8af2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    8af6:	ea90 0f01 	teqeq	r0, r1
    8afa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    8afe:	4770      	bx	lr

00008b00 <__aeabi_ui2f>:
    8b00:	f04f 0300 	mov.w	r3, #0
    8b04:	e004      	b.n	8b10 <__aeabi_i2f+0x8>
    8b06:	bf00      	nop

00008b08 <__aeabi_i2f>:
    8b08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    8b0c:	bf48      	it	mi
    8b0e:	4240      	negmi	r0, r0
    8b10:	ea5f 0c00 	movs.w	ip, r0
    8b14:	bf08      	it	eq
    8b16:	4770      	bxeq	lr
    8b18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    8b1c:	4601      	mov	r1, r0
    8b1e:	f04f 0000 	mov.w	r0, #0
    8b22:	e01c      	b.n	8b5e <__aeabi_l2f+0x2a>

00008b24 <__aeabi_ul2f>:
    8b24:	ea50 0201 	orrs.w	r2, r0, r1
    8b28:	bf08      	it	eq
    8b2a:	4770      	bxeq	lr
    8b2c:	f04f 0300 	mov.w	r3, #0
    8b30:	e00a      	b.n	8b48 <__aeabi_l2f+0x14>
    8b32:	bf00      	nop

00008b34 <__aeabi_l2f>:
    8b34:	ea50 0201 	orrs.w	r2, r0, r1
    8b38:	bf08      	it	eq
    8b3a:	4770      	bxeq	lr
    8b3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    8b40:	d502      	bpl.n	8b48 <__aeabi_l2f+0x14>
    8b42:	4240      	negs	r0, r0
    8b44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8b48:	ea5f 0c01 	movs.w	ip, r1
    8b4c:	bf02      	ittt	eq
    8b4e:	4684      	moveq	ip, r0
    8b50:	4601      	moveq	r1, r0
    8b52:	2000      	moveq	r0, #0
    8b54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    8b58:	bf08      	it	eq
    8b5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    8b5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    8b62:	fabc f28c 	clz	r2, ip
    8b66:	3a08      	subs	r2, #8
    8b68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    8b6c:	db10      	blt.n	8b90 <__aeabi_l2f+0x5c>
    8b6e:	fa01 fc02 	lsl.w	ip, r1, r2
    8b72:	4463      	add	r3, ip
    8b74:	fa00 fc02 	lsl.w	ip, r0, r2
    8b78:	f1c2 0220 	rsb	r2, r2, #32
    8b7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    8b80:	fa20 f202 	lsr.w	r2, r0, r2
    8b84:	eb43 0002 	adc.w	r0, r3, r2
    8b88:	bf08      	it	eq
    8b8a:	f020 0001 	biceq.w	r0, r0, #1
    8b8e:	4770      	bx	lr
    8b90:	f102 0220 	add.w	r2, r2, #32
    8b94:	fa01 fc02 	lsl.w	ip, r1, r2
    8b98:	f1c2 0220 	rsb	r2, r2, #32
    8b9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    8ba0:	fa21 f202 	lsr.w	r2, r1, r2
    8ba4:	eb43 0002 	adc.w	r0, r3, r2
    8ba8:	bf08      	it	eq
    8baa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8bae:	4770      	bx	lr

00008bb0 <__aeabi_fmul>:
    8bb0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8bb4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8bb8:	bf1e      	ittt	ne
    8bba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8bbe:	ea92 0f0c 	teqne	r2, ip
    8bc2:	ea93 0f0c 	teqne	r3, ip
    8bc6:	d06f      	beq.n	8ca8 <__aeabi_fmul+0xf8>
    8bc8:	441a      	add	r2, r3
    8bca:	ea80 0c01 	eor.w	ip, r0, r1
    8bce:	0240      	lsls	r0, r0, #9
    8bd0:	bf18      	it	ne
    8bd2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    8bd6:	d01e      	beq.n	8c16 <__aeabi_fmul+0x66>
    8bd8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    8bdc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    8be0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    8be4:	fba0 3101 	umull	r3, r1, r0, r1
    8be8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8bec:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    8bf0:	bf3e      	ittt	cc
    8bf2:	0049      	lslcc	r1, r1, #1
    8bf4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    8bf8:	005b      	lslcc	r3, r3, #1
    8bfa:	ea40 0001 	orr.w	r0, r0, r1
    8bfe:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    8c02:	2afd      	cmp	r2, #253	; 0xfd
    8c04:	d81d      	bhi.n	8c42 <__aeabi_fmul+0x92>
    8c06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    8c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8c0e:	bf08      	it	eq
    8c10:	f020 0001 	biceq.w	r0, r0, #1
    8c14:	4770      	bx	lr
    8c16:	f090 0f00 	teq	r0, #0
    8c1a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8c1e:	bf08      	it	eq
    8c20:	0249      	lsleq	r1, r1, #9
    8c22:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8c26:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    8c2a:	3a7f      	subs	r2, #127	; 0x7f
    8c2c:	bfc2      	ittt	gt
    8c2e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8c32:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8c36:	4770      	bxgt	lr
    8c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8c3c:	f04f 0300 	mov.w	r3, #0
    8c40:	3a01      	subs	r2, #1
    8c42:	dc5d      	bgt.n	8d00 <__aeabi_fmul+0x150>
    8c44:	f112 0f19 	cmn.w	r2, #25
    8c48:	bfdc      	itt	le
    8c4a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    8c4e:	4770      	bxle	lr
    8c50:	f1c2 0200 	rsb	r2, r2, #0
    8c54:	0041      	lsls	r1, r0, #1
    8c56:	fa21 f102 	lsr.w	r1, r1, r2
    8c5a:	f1c2 0220 	rsb	r2, r2, #32
    8c5e:	fa00 fc02 	lsl.w	ip, r0, r2
    8c62:	ea5f 0031 	movs.w	r0, r1, rrx
    8c66:	f140 0000 	adc.w	r0, r0, #0
    8c6a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    8c6e:	bf08      	it	eq
    8c70:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    8c74:	4770      	bx	lr
    8c76:	f092 0f00 	teq	r2, #0
    8c7a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8c7e:	bf02      	ittt	eq
    8c80:	0040      	lsleq	r0, r0, #1
    8c82:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8c86:	3a01      	subeq	r2, #1
    8c88:	d0f9      	beq.n	8c7e <__aeabi_fmul+0xce>
    8c8a:	ea40 000c 	orr.w	r0, r0, ip
    8c8e:	f093 0f00 	teq	r3, #0
    8c92:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8c96:	bf02      	ittt	eq
    8c98:	0049      	lsleq	r1, r1, #1
    8c9a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8c9e:	3b01      	subeq	r3, #1
    8ca0:	d0f9      	beq.n	8c96 <__aeabi_fmul+0xe6>
    8ca2:	ea41 010c 	orr.w	r1, r1, ip
    8ca6:	e78f      	b.n	8bc8 <__aeabi_fmul+0x18>
    8ca8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8cac:	ea92 0f0c 	teq	r2, ip
    8cb0:	bf18      	it	ne
    8cb2:	ea93 0f0c 	teqne	r3, ip
    8cb6:	d00a      	beq.n	8cce <__aeabi_fmul+0x11e>
    8cb8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8cbc:	bf18      	it	ne
    8cbe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8cc2:	d1d8      	bne.n	8c76 <__aeabi_fmul+0xc6>
    8cc4:	ea80 0001 	eor.w	r0, r0, r1
    8cc8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8ccc:	4770      	bx	lr
    8cce:	f090 0f00 	teq	r0, #0
    8cd2:	bf17      	itett	ne
    8cd4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    8cd8:	4608      	moveq	r0, r1
    8cda:	f091 0f00 	teqne	r1, #0
    8cde:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    8ce2:	d014      	beq.n	8d0e <__aeabi_fmul+0x15e>
    8ce4:	ea92 0f0c 	teq	r2, ip
    8ce8:	d101      	bne.n	8cee <__aeabi_fmul+0x13e>
    8cea:	0242      	lsls	r2, r0, #9
    8cec:	d10f      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cee:	ea93 0f0c 	teq	r3, ip
    8cf2:	d103      	bne.n	8cfc <__aeabi_fmul+0x14c>
    8cf4:	024b      	lsls	r3, r1, #9
    8cf6:	bf18      	it	ne
    8cf8:	4608      	movne	r0, r1
    8cfa:	d108      	bne.n	8d0e <__aeabi_fmul+0x15e>
    8cfc:	ea80 0001 	eor.w	r0, r0, r1
    8d00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    8d04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8d0c:	4770      	bx	lr
    8d0e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    8d12:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    8d16:	4770      	bx	lr

00008d18 <__aeabi_fdiv>:
    8d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
    8d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    8d20:	bf1e      	ittt	ne
    8d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    8d26:	ea92 0f0c 	teqne	r2, ip
    8d2a:	ea93 0f0c 	teqne	r3, ip
    8d2e:	d069      	beq.n	8e04 <__aeabi_fdiv+0xec>
    8d30:	eba2 0203 	sub.w	r2, r2, r3
    8d34:	ea80 0c01 	eor.w	ip, r0, r1
    8d38:	0249      	lsls	r1, r1, #9
    8d3a:	ea4f 2040 	mov.w	r0, r0, lsl #9
    8d3e:	d037      	beq.n	8db0 <__aeabi_fdiv+0x98>
    8d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    8d44:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    8d48:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    8d4c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    8d50:	428b      	cmp	r3, r1
    8d52:	bf38      	it	cc
    8d54:	005b      	lslcc	r3, r3, #1
    8d56:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    8d5a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    8d5e:	428b      	cmp	r3, r1
    8d60:	bf24      	itt	cs
    8d62:	1a5b      	subcs	r3, r3, r1
    8d64:	ea40 000c 	orrcs.w	r0, r0, ip
    8d68:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    8d6c:	bf24      	itt	cs
    8d6e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    8d72:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    8d76:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    8d7a:	bf24      	itt	cs
    8d7c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    8d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    8d84:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    8d88:	bf24      	itt	cs
    8d8a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    8d8e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    8d92:	011b      	lsls	r3, r3, #4
    8d94:	bf18      	it	ne
    8d96:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    8d9a:	d1e0      	bne.n	8d5e <__aeabi_fdiv+0x46>
    8d9c:	2afd      	cmp	r2, #253	; 0xfd
    8d9e:	f63f af50 	bhi.w	8c42 <__aeabi_fmul+0x92>
    8da2:	428b      	cmp	r3, r1
    8da4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    8da8:	bf08      	it	eq
    8daa:	f020 0001 	biceq.w	r0, r0, #1
    8dae:	4770      	bx	lr
    8db0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    8db4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    8db8:	327f      	adds	r2, #127	; 0x7f
    8dba:	bfc2      	ittt	gt
    8dbc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    8dc0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    8dc4:	4770      	bxgt	lr
    8dc6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    8dca:	f04f 0300 	mov.w	r3, #0
    8dce:	3a01      	subs	r2, #1
    8dd0:	e737      	b.n	8c42 <__aeabi_fmul+0x92>
    8dd2:	f092 0f00 	teq	r2, #0
    8dd6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    8dda:	bf02      	ittt	eq
    8ddc:	0040      	lsleq	r0, r0, #1
    8dde:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    8de2:	3a01      	subeq	r2, #1
    8de4:	d0f9      	beq.n	8dda <__aeabi_fdiv+0xc2>
    8de6:	ea40 000c 	orr.w	r0, r0, ip
    8dea:	f093 0f00 	teq	r3, #0
    8dee:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    8df2:	bf02      	ittt	eq
    8df4:	0049      	lsleq	r1, r1, #1
    8df6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    8dfa:	3b01      	subeq	r3, #1
    8dfc:	d0f9      	beq.n	8df2 <__aeabi_fdiv+0xda>
    8dfe:	ea41 010c 	orr.w	r1, r1, ip
    8e02:	e795      	b.n	8d30 <__aeabi_fdiv+0x18>
    8e04:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    8e08:	ea92 0f0c 	teq	r2, ip
    8e0c:	d108      	bne.n	8e20 <__aeabi_fdiv+0x108>
    8e0e:	0242      	lsls	r2, r0, #9
    8e10:	f47f af7d 	bne.w	8d0e <__aeabi_fmul+0x15e>
    8e14:	ea93 0f0c 	teq	r3, ip
    8e18:	f47f af70 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e1c:	4608      	mov	r0, r1
    8e1e:	e776      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e20:	ea93 0f0c 	teq	r3, ip
    8e24:	d104      	bne.n	8e30 <__aeabi_fdiv+0x118>
    8e26:	024b      	lsls	r3, r1, #9
    8e28:	f43f af4c 	beq.w	8cc4 <__aeabi_fmul+0x114>
    8e2c:	4608      	mov	r0, r1
    8e2e:	e76e      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e30:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    8e34:	bf18      	it	ne
    8e36:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    8e3a:	d1ca      	bne.n	8dd2 <__aeabi_fdiv+0xba>
    8e3c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    8e40:	f47f af5c 	bne.w	8cfc <__aeabi_fmul+0x14c>
    8e44:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    8e48:	f47f af3c 	bne.w	8cc4 <__aeabi_fmul+0x114>
    8e4c:	e75f      	b.n	8d0e <__aeabi_fmul+0x15e>
    8e4e:	bf00      	nop

00008e50 <__aeabi_ldivmod>:
    8e50:	b97b      	cbnz	r3, 8e72 <__aeabi_ldivmod+0x22>
    8e52:	b972      	cbnz	r2, 8e72 <__aeabi_ldivmod+0x22>
    8e54:	2900      	cmp	r1, #0
    8e56:	bfbe      	ittt	lt
    8e58:	2000      	movlt	r0, #0
    8e5a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
    8e5e:	e006      	blt.n	8e6e <__aeabi_ldivmod+0x1e>
    8e60:	bf08      	it	eq
    8e62:	2800      	cmpeq	r0, #0
    8e64:	bf1c      	itt	ne
    8e66:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
    8e6a:	f04f 30ff 	movne.w	r0, #4294967295
    8e6e:	f000 b857 	b.w	8f20 <__aeabi_idiv0>
    8e72:	f1ad 0c08 	sub.w	ip, sp, #8
    8e76:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8e7a:	2900      	cmp	r1, #0
    8e7c:	db09      	blt.n	8e92 <__aeabi_ldivmod+0x42>
    8e7e:	2b00      	cmp	r3, #0
    8e80:	db1a      	blt.n	8eb8 <__aeabi_ldivmod+0x68>
    8e82:	f000 f915 	bl	90b0 <__udivmoddi4>
    8e86:	f8dd e004 	ldr.w	lr, [sp, #4]
    8e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8e8e:	b004      	add	sp, #16
    8e90:	4770      	bx	lr
    8e92:	4240      	negs	r0, r0
    8e94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8e98:	2b00      	cmp	r3, #0
    8e9a:	db1b      	blt.n	8ed4 <__aeabi_ldivmod+0x84>
    8e9c:	f000 f908 	bl	90b0 <__udivmoddi4>
    8ea0:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ea8:	b004      	add	sp, #16
    8eaa:	4240      	negs	r0, r0
    8eac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8eb0:	4252      	negs	r2, r2
    8eb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eb6:	4770      	bx	lr
    8eb8:	4252      	negs	r2, r2
    8eba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8ebe:	f000 f8f7 	bl	90b0 <__udivmoddi4>
    8ec2:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ec6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8eca:	b004      	add	sp, #16
    8ecc:	4240      	negs	r0, r0
    8ece:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8ed2:	4770      	bx	lr
    8ed4:	4252      	negs	r2, r2
    8ed6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eda:	f000 f8e9 	bl	90b0 <__udivmoddi4>
    8ede:	f8dd e004 	ldr.w	lr, [sp, #4]
    8ee2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8ee6:	b004      	add	sp, #16
    8ee8:	4252      	negs	r2, r2
    8eea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8eee:	4770      	bx	lr

00008ef0 <__aeabi_uldivmod>:
    8ef0:	b953      	cbnz	r3, 8f08 <__aeabi_uldivmod+0x18>
    8ef2:	b94a      	cbnz	r2, 8f08 <__aeabi_uldivmod+0x18>
    8ef4:	2900      	cmp	r1, #0
    8ef6:	bf08      	it	eq
    8ef8:	2800      	cmpeq	r0, #0
    8efa:	bf1c      	itt	ne
    8efc:	f04f 31ff 	movne.w	r1, #4294967295
    8f00:	f04f 30ff 	movne.w	r0, #4294967295
    8f04:	f000 b80c 	b.w	8f20 <__aeabi_idiv0>
    8f08:	f1ad 0c08 	sub.w	ip, sp, #8
    8f0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    8f10:	f000 f8ce 	bl	90b0 <__udivmoddi4>
    8f14:	f8dd e004 	ldr.w	lr, [sp, #4]
    8f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8f1c:	b004      	add	sp, #16
    8f1e:	4770      	bx	lr

00008f20 <__aeabi_idiv0>:
    8f20:	4770      	bx	lr
    8f22:	bf00      	nop

00008f24 <__gedf2>:
    8f24:	f04f 3cff 	mov.w	ip, #4294967295
    8f28:	e006      	b.n	8f38 <__cmpdf2+0x4>
    8f2a:	bf00      	nop

00008f2c <__ledf2>:
    8f2c:	f04f 0c01 	mov.w	ip, #1
    8f30:	e002      	b.n	8f38 <__cmpdf2+0x4>
    8f32:	bf00      	nop

00008f34 <__cmpdf2>:
    8f34:	f04f 0c01 	mov.w	ip, #1
    8f38:	f84d cd04 	str.w	ip, [sp, #-4]!
    8f3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f48:	bf18      	it	ne
    8f4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    8f4e:	d01b      	beq.n	8f88 <__cmpdf2+0x54>
    8f50:	b001      	add	sp, #4
    8f52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    8f56:	bf0c      	ite	eq
    8f58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    8f5c:	ea91 0f03 	teqne	r1, r3
    8f60:	bf02      	ittt	eq
    8f62:	ea90 0f02 	teqeq	r0, r2
    8f66:	2000      	moveq	r0, #0
    8f68:	4770      	bxeq	lr
    8f6a:	f110 0f00 	cmn.w	r0, #0
    8f6e:	ea91 0f03 	teq	r1, r3
    8f72:	bf58      	it	pl
    8f74:	4299      	cmppl	r1, r3
    8f76:	bf08      	it	eq
    8f78:	4290      	cmpeq	r0, r2
    8f7a:	bf2c      	ite	cs
    8f7c:	17d8      	asrcs	r0, r3, #31
    8f7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    8f82:	f040 0001 	orr.w	r0, r0, #1
    8f86:	4770      	bx	lr
    8f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8f90:	d102      	bne.n	8f98 <__cmpdf2+0x64>
    8f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    8f96:	d107      	bne.n	8fa8 <__cmpdf2+0x74>
    8f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8fa0:	d1d6      	bne.n	8f50 <__cmpdf2+0x1c>
    8fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    8fa6:	d0d3      	beq.n	8f50 <__cmpdf2+0x1c>
    8fa8:	f85d 0b04 	ldr.w	r0, [sp], #4
    8fac:	4770      	bx	lr
    8fae:	bf00      	nop

00008fb0 <__aeabi_cdrcmple>:
    8fb0:	4684      	mov	ip, r0
    8fb2:	4610      	mov	r0, r2
    8fb4:	4662      	mov	r2, ip
    8fb6:	468c      	mov	ip, r1
    8fb8:	4619      	mov	r1, r3
    8fba:	4663      	mov	r3, ip
    8fbc:	e000      	b.n	8fc0 <__aeabi_cdcmpeq>
    8fbe:	bf00      	nop

00008fc0 <__aeabi_cdcmpeq>:
    8fc0:	b501      	push	{r0, lr}
    8fc2:	f7ff ffb7 	bl	8f34 <__cmpdf2>
    8fc6:	2800      	cmp	r0, #0
    8fc8:	bf48      	it	mi
    8fca:	f110 0f00 	cmnmi.w	r0, #0
    8fce:	bd01      	pop	{r0, pc}

00008fd0 <__aeabi_dcmpeq>:
    8fd0:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fd4:	f7ff fff4 	bl	8fc0 <__aeabi_cdcmpeq>
    8fd8:	bf0c      	ite	eq
    8fda:	2001      	moveq	r0, #1
    8fdc:	2000      	movne	r0, #0
    8fde:	f85d fb08 	ldr.w	pc, [sp], #8
    8fe2:	bf00      	nop

00008fe4 <__aeabi_dcmplt>:
    8fe4:	f84d ed08 	str.w	lr, [sp, #-8]!
    8fe8:	f7ff ffea 	bl	8fc0 <__aeabi_cdcmpeq>
    8fec:	bf34      	ite	cc
    8fee:	2001      	movcc	r0, #1
    8ff0:	2000      	movcs	r0, #0
    8ff2:	f85d fb08 	ldr.w	pc, [sp], #8
    8ff6:	bf00      	nop

00008ff8 <__aeabi_dcmple>:
    8ff8:	f84d ed08 	str.w	lr, [sp, #-8]!
    8ffc:	f7ff ffe0 	bl	8fc0 <__aeabi_cdcmpeq>
    9000:	bf94      	ite	ls
    9002:	2001      	movls	r0, #1
    9004:	2000      	movhi	r0, #0
    9006:	f85d fb08 	ldr.w	pc, [sp], #8
    900a:	bf00      	nop

0000900c <__aeabi_dcmpge>:
    900c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9010:	f7ff ffce 	bl	8fb0 <__aeabi_cdrcmple>
    9014:	bf94      	ite	ls
    9016:	2001      	movls	r0, #1
    9018:	2000      	movhi	r0, #0
    901a:	f85d fb08 	ldr.w	pc, [sp], #8
    901e:	bf00      	nop

00009020 <__aeabi_dcmpgt>:
    9020:	f84d ed08 	str.w	lr, [sp, #-8]!
    9024:	f7ff ffc4 	bl	8fb0 <__aeabi_cdrcmple>
    9028:	bf34      	ite	cc
    902a:	2001      	movcc	r0, #1
    902c:	2000      	movcs	r0, #0
    902e:	f85d fb08 	ldr.w	pc, [sp], #8
    9032:	bf00      	nop

00009034 <__aeabi_dcmpun>:
    9034:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9038:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    903c:	d102      	bne.n	9044 <__aeabi_dcmpun+0x10>
    903e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9042:	d10a      	bne.n	905a <__aeabi_dcmpun+0x26>
    9044:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9048:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    904c:	d102      	bne.n	9054 <__aeabi_dcmpun+0x20>
    904e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9052:	d102      	bne.n	905a <__aeabi_dcmpun+0x26>
    9054:	f04f 0000 	mov.w	r0, #0
    9058:	4770      	bx	lr
    905a:	f04f 0001 	mov.w	r0, #1
    905e:	4770      	bx	lr

00009060 <__aeabi_d2iz>:
    9060:	ea4f 0241 	mov.w	r2, r1, lsl #1
    9064:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    9068:	d215      	bcs.n	9096 <__aeabi_d2iz+0x36>
    906a:	d511      	bpl.n	9090 <__aeabi_d2iz+0x30>
    906c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    9070:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    9074:	d912      	bls.n	909c <__aeabi_d2iz+0x3c>
    9076:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    907a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    907e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    9082:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    9086:	fa23 f002 	lsr.w	r0, r3, r2
    908a:	bf18      	it	ne
    908c:	4240      	negne	r0, r0
    908e:	4770      	bx	lr
    9090:	f04f 0000 	mov.w	r0, #0
    9094:	4770      	bx	lr
    9096:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    909a:	d105      	bne.n	90a8 <__aeabi_d2iz+0x48>
    909c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    90a0:	bf08      	it	eq
    90a2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    90a6:	4770      	bx	lr
    90a8:	f04f 0000 	mov.w	r0, #0
    90ac:	4770      	bx	lr
    90ae:	bf00      	nop

000090b0 <__udivmoddi4>:
    90b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    90b4:	4686      	mov	lr, r0
    90b6:	468c      	mov	ip, r1
    90b8:	4608      	mov	r0, r1
    90ba:	9e08      	ldr	r6, [sp, #32]
    90bc:	4615      	mov	r5, r2
    90be:	4674      	mov	r4, lr
    90c0:	4619      	mov	r1, r3
    90c2:	2b00      	cmp	r3, #0
    90c4:	f040 80c1 	bne.w	924a <__udivmoddi4+0x19a>
    90c8:	4285      	cmp	r5, r0
    90ca:	fab2 f282 	clz	r2, r2
    90ce:	d945      	bls.n	915c <__udivmoddi4+0xac>
    90d0:	b14a      	cbz	r2, 90e6 <__udivmoddi4+0x36>
    90d2:	f1c2 0320 	rsb	r3, r2, #32
    90d6:	fa00 fc02 	lsl.w	ip, r0, r2
    90da:	4095      	lsls	r5, r2
    90dc:	4094      	lsls	r4, r2
    90de:	fa2e f303 	lsr.w	r3, lr, r3
    90e2:	ea43 0c0c 	orr.w	ip, r3, ip
    90e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    90ea:	b2a8      	uxth	r0, r5
    90ec:	0c23      	lsrs	r3, r4, #16
    90ee:	fbbc f8fe 	udiv	r8, ip, lr
    90f2:	fb0e cc18 	mls	ip, lr, r8, ip
    90f6:	fb08 f900 	mul.w	r9, r8, r0
    90fa:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
    90fe:	4599      	cmp	r9, r3
    9100:	d928      	bls.n	9154 <__udivmoddi4+0xa4>
    9102:	18eb      	adds	r3, r5, r3
    9104:	f108 37ff 	add.w	r7, r8, #4294967295
    9108:	d204      	bcs.n	9114 <__udivmoddi4+0x64>
    910a:	4599      	cmp	r9, r3
    910c:	d902      	bls.n	9114 <__udivmoddi4+0x64>
    910e:	f1a8 0702 	sub.w	r7, r8, #2
    9112:	442b      	add	r3, r5
    9114:	eba3 0309 	sub.w	r3, r3, r9
    9118:	b2a4      	uxth	r4, r4
    911a:	fbb3 fcfe 	udiv	ip, r3, lr
    911e:	fb0e 331c 	mls	r3, lr, ip, r3
    9122:	fb0c f000 	mul.w	r0, ip, r0
    9126:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    912a:	42a0      	cmp	r0, r4
    912c:	d914      	bls.n	9158 <__udivmoddi4+0xa8>
    912e:	192c      	adds	r4, r5, r4
    9130:	f10c 33ff 	add.w	r3, ip, #4294967295
    9134:	d204      	bcs.n	9140 <__udivmoddi4+0x90>
    9136:	42a0      	cmp	r0, r4
    9138:	d902      	bls.n	9140 <__udivmoddi4+0x90>
    913a:	f1ac 0302 	sub.w	r3, ip, #2
    913e:	442c      	add	r4, r5
    9140:	1a24      	subs	r4, r4, r0
    9142:	ea43 4007 	orr.w	r0, r3, r7, lsl #16
    9146:	b11e      	cbz	r6, 9150 <__udivmoddi4+0xa0>
    9148:	40d4      	lsrs	r4, r2
    914a:	2300      	movs	r3, #0
    914c:	6034      	str	r4, [r6, #0]
    914e:	6073      	str	r3, [r6, #4]
    9150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    9154:	4647      	mov	r7, r8
    9156:	e7dd      	b.n	9114 <__udivmoddi4+0x64>
    9158:	4663      	mov	r3, ip
    915a:	e7f1      	b.n	9140 <__udivmoddi4+0x90>
    915c:	bb92      	cbnz	r2, 91c4 <__udivmoddi4+0x114>
    915e:	1b43      	subs	r3, r0, r5
    9160:	2101      	movs	r1, #1
    9162:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    9166:	b2af      	uxth	r7, r5
    9168:	0c20      	lsrs	r0, r4, #16
    916a:	fbb3 fcfe 	udiv	ip, r3, lr
    916e:	fb0e 331c 	mls	r3, lr, ip, r3
    9172:	fb0c f807 	mul.w	r8, ip, r7
    9176:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    917a:	4598      	cmp	r8, r3
    917c:	d961      	bls.n	9242 <__udivmoddi4+0x192>
    917e:	18eb      	adds	r3, r5, r3
    9180:	f10c 30ff 	add.w	r0, ip, #4294967295
    9184:	d204      	bcs.n	9190 <__udivmoddi4+0xe0>
    9186:	4598      	cmp	r8, r3
    9188:	d902      	bls.n	9190 <__udivmoddi4+0xe0>
    918a:	f1ac 0002 	sub.w	r0, ip, #2
    918e:	442b      	add	r3, r5
    9190:	eba3 0308 	sub.w	r3, r3, r8
    9194:	b2a4      	uxth	r4, r4
    9196:	fbb3 fcfe 	udiv	ip, r3, lr
    919a:	fb0e 331c 	mls	r3, lr, ip, r3
    919e:	fb0c f707 	mul.w	r7, ip, r7
    91a2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    91a6:	42a7      	cmp	r7, r4
    91a8:	d94d      	bls.n	9246 <__udivmoddi4+0x196>
    91aa:	192c      	adds	r4, r5, r4
    91ac:	f10c 33ff 	add.w	r3, ip, #4294967295
    91b0:	d204      	bcs.n	91bc <__udivmoddi4+0x10c>
    91b2:	42a7      	cmp	r7, r4
    91b4:	d902      	bls.n	91bc <__udivmoddi4+0x10c>
    91b6:	f1ac 0302 	sub.w	r3, ip, #2
    91ba:	442c      	add	r4, r5
    91bc:	1be4      	subs	r4, r4, r7
    91be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    91c2:	e7c0      	b.n	9146 <__udivmoddi4+0x96>
    91c4:	f1c2 0320 	rsb	r3, r2, #32
    91c8:	4095      	lsls	r5, r2
    91ca:	4094      	lsls	r4, r2
    91cc:	fa20 f103 	lsr.w	r1, r0, r3
    91d0:	fa2e f303 	lsr.w	r3, lr, r3
    91d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
    91d8:	4090      	lsls	r0, r2
    91da:	b2af      	uxth	r7, r5
    91dc:	4303      	orrs	r3, r0
    91de:	fbb1 fcfe 	udiv	ip, r1, lr
    91e2:	fb0e 101c 	mls	r0, lr, ip, r1
    91e6:	0c19      	lsrs	r1, r3, #16
    91e8:	fb0c f807 	mul.w	r8, ip, r7
    91ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    91f0:	4588      	cmp	r8, r1
    91f2:	d922      	bls.n	923a <__udivmoddi4+0x18a>
    91f4:	1869      	adds	r1, r5, r1
    91f6:	f10c 30ff 	add.w	r0, ip, #4294967295
    91fa:	d204      	bcs.n	9206 <__udivmoddi4+0x156>
    91fc:	4588      	cmp	r8, r1
    91fe:	d902      	bls.n	9206 <__udivmoddi4+0x156>
    9200:	f1ac 0002 	sub.w	r0, ip, #2
    9204:	4429      	add	r1, r5
    9206:	eba1 0108 	sub.w	r1, r1, r8
    920a:	b29b      	uxth	r3, r3
    920c:	fbb1 fcfe 	udiv	ip, r1, lr
    9210:	fb0e 111c 	mls	r1, lr, ip, r1
    9214:	fb0c f707 	mul.w	r7, ip, r7
    9218:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    921c:	429f      	cmp	r7, r3
    921e:	d90e      	bls.n	923e <__udivmoddi4+0x18e>
    9220:	18eb      	adds	r3, r5, r3
    9222:	f10c 31ff 	add.w	r1, ip, #4294967295
    9226:	d204      	bcs.n	9232 <__udivmoddi4+0x182>
    9228:	429f      	cmp	r7, r3
    922a:	d902      	bls.n	9232 <__udivmoddi4+0x182>
    922c:	f1ac 0102 	sub.w	r1, ip, #2
    9230:	442b      	add	r3, r5
    9232:	1bdb      	subs	r3, r3, r7
    9234:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
    9238:	e793      	b.n	9162 <__udivmoddi4+0xb2>
    923a:	4660      	mov	r0, ip
    923c:	e7e3      	b.n	9206 <__udivmoddi4+0x156>
    923e:	4661      	mov	r1, ip
    9240:	e7f7      	b.n	9232 <__udivmoddi4+0x182>
    9242:	4660      	mov	r0, ip
    9244:	e7a4      	b.n	9190 <__udivmoddi4+0xe0>
    9246:	4663      	mov	r3, ip
    9248:	e7b8      	b.n	91bc <__udivmoddi4+0x10c>
    924a:	4283      	cmp	r3, r0
    924c:	d906      	bls.n	925c <__udivmoddi4+0x1ac>
    924e:	b916      	cbnz	r6, 9256 <__udivmoddi4+0x1a6>
    9250:	2100      	movs	r1, #0
    9252:	4608      	mov	r0, r1
    9254:	e77c      	b.n	9150 <__udivmoddi4+0xa0>
    9256:	e9c6 e000 	strd	lr, r0, [r6]
    925a:	e7f9      	b.n	9250 <__udivmoddi4+0x1a0>
    925c:	fab3 f783 	clz	r7, r3
    9260:	b98f      	cbnz	r7, 9286 <__udivmoddi4+0x1d6>
    9262:	4283      	cmp	r3, r0
    9264:	d301      	bcc.n	926a <__udivmoddi4+0x1ba>
    9266:	4572      	cmp	r2, lr
    9268:	d808      	bhi.n	927c <__udivmoddi4+0x1cc>
    926a:	ebbe 0402 	subs.w	r4, lr, r2
    926e:	eb60 0303 	sbc.w	r3, r0, r3
    9272:	2001      	movs	r0, #1
    9274:	469c      	mov	ip, r3
    9276:	b91e      	cbnz	r6, 9280 <__udivmoddi4+0x1d0>
    9278:	2100      	movs	r1, #0
    927a:	e769      	b.n	9150 <__udivmoddi4+0xa0>
    927c:	4638      	mov	r0, r7
    927e:	e7fa      	b.n	9276 <__udivmoddi4+0x1c6>
    9280:	e9c6 4c00 	strd	r4, ip, [r6]
    9284:	e7f8      	b.n	9278 <__udivmoddi4+0x1c8>
    9286:	f1c7 0c20 	rsb	ip, r7, #32
    928a:	40bb      	lsls	r3, r7
    928c:	fa0e f507 	lsl.w	r5, lr, r7
    9290:	fa22 f40c 	lsr.w	r4, r2, ip
    9294:	fa2e f10c 	lsr.w	r1, lr, ip
    9298:	40ba      	lsls	r2, r7
    929a:	431c      	orrs	r4, r3
    929c:	fa20 f30c 	lsr.w	r3, r0, ip
    92a0:	40b8      	lsls	r0, r7
    92a2:	ea4f 4914 	mov.w	r9, r4, lsr #16
    92a6:	4301      	orrs	r1, r0
    92a8:	fa1f fe84 	uxth.w	lr, r4
    92ac:	fbb3 f8f9 	udiv	r8, r3, r9
    92b0:	fb09 3018 	mls	r0, r9, r8, r3
    92b4:	0c0b      	lsrs	r3, r1, #16
    92b6:	fb08 fa0e 	mul.w	sl, r8, lr
    92ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    92be:	459a      	cmp	sl, r3
    92c0:	d940      	bls.n	9344 <__udivmoddi4+0x294>
    92c2:	18e3      	adds	r3, r4, r3
    92c4:	f108 30ff 	add.w	r0, r8, #4294967295
    92c8:	d204      	bcs.n	92d4 <__udivmoddi4+0x224>
    92ca:	459a      	cmp	sl, r3
    92cc:	d902      	bls.n	92d4 <__udivmoddi4+0x224>
    92ce:	f1a8 0002 	sub.w	r0, r8, #2
    92d2:	4423      	add	r3, r4
    92d4:	eba3 030a 	sub.w	r3, r3, sl
    92d8:	b289      	uxth	r1, r1
    92da:	fbb3 f8f9 	udiv	r8, r3, r9
    92de:	fb09 3318 	mls	r3, r9, r8, r3
    92e2:	fb08 fe0e 	mul.w	lr, r8, lr
    92e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    92ea:	458e      	cmp	lr, r1
    92ec:	d92c      	bls.n	9348 <__udivmoddi4+0x298>
    92ee:	1861      	adds	r1, r4, r1
    92f0:	f108 33ff 	add.w	r3, r8, #4294967295
    92f4:	d204      	bcs.n	9300 <__udivmoddi4+0x250>
    92f6:	458e      	cmp	lr, r1
    92f8:	d902      	bls.n	9300 <__udivmoddi4+0x250>
    92fa:	f1a8 0302 	sub.w	r3, r8, #2
    92fe:	4421      	add	r1, r4
    9300:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    9304:	eba1 010e 	sub.w	r1, r1, lr
    9308:	fba0 9802 	umull	r9, r8, r0, r2
    930c:	4541      	cmp	r1, r8
    930e:	46ce      	mov	lr, r9
    9310:	4643      	mov	r3, r8
    9312:	d302      	bcc.n	931a <__udivmoddi4+0x26a>
    9314:	d106      	bne.n	9324 <__udivmoddi4+0x274>
    9316:	454d      	cmp	r5, r9
    9318:	d204      	bcs.n	9324 <__udivmoddi4+0x274>
    931a:	3801      	subs	r0, #1
    931c:	ebb9 0e02 	subs.w	lr, r9, r2
    9320:	eb68 0304 	sbc.w	r3, r8, r4
    9324:	2e00      	cmp	r6, #0
    9326:	d0a7      	beq.n	9278 <__udivmoddi4+0x1c8>
    9328:	ebb5 020e 	subs.w	r2, r5, lr
    932c:	eb61 0103 	sbc.w	r1, r1, r3
    9330:	fa01 fc0c 	lsl.w	ip, r1, ip
    9334:	fa22 f307 	lsr.w	r3, r2, r7
    9338:	40f9      	lsrs	r1, r7
    933a:	ea4c 0303 	orr.w	r3, ip, r3
    933e:	e9c6 3100 	strd	r3, r1, [r6]
    9342:	e799      	b.n	9278 <__udivmoddi4+0x1c8>
    9344:	4640      	mov	r0, r8
    9346:	e7c5      	b.n	92d4 <__udivmoddi4+0x224>
    9348:	4643      	mov	r3, r8
    934a:	e7d9      	b.n	9300 <__udivmoddi4+0x250>

0000934c <strcmp>:
    934c:	f810 2b01 	ldrb.w	r2, [r0], #1
    9350:	f811 3b01 	ldrb.w	r3, [r1], #1
    9354:	2a01      	cmp	r2, #1
    9356:	bf28      	it	cs
    9358:	429a      	cmpcs	r2, r3
    935a:	d0f7      	beq.n	934c <strcmp>
    935c:	1ad0      	subs	r0, r2, r3
    935e:	4770      	bx	lr

00009360 <strlen>:
    9360:	4603      	mov	r3, r0
    9362:	f813 2b01 	ldrb.w	r2, [r3], #1
    9366:	2a00      	cmp	r2, #0
    9368:	d1fb      	bne.n	9362 <strlen+0x2>
    936a:	1a18      	subs	r0, r3, r0
    936c:	3801      	subs	r0, #1
    936e:	4770      	bx	lr

00009370 <ntc_temperature>:
  printf("Beta=%f\n",beta);
  return beta;
 
}
  
float ntc_temperature(uint16_t conversao,uint8_t sensor_number){
    9370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9372:	460c      	mov	r4, r1
  //sources:  https://blog.eletrogate.com/termistor-ntc-para-controle-de-temperatura/
  //          https://elcereza.com/termistor/
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9374:	f7ff f842 	bl	83fc <__aeabi_i2d>
    9378:	a325      	add	r3, pc, #148	; (adr r3, 9410 <ntc_temperature+0xa0>)
    937a:	e9d3 2300 	ldrd	r2, r3, [r3]
    937e:	f7ff f8a7 	bl	84d0 <__aeabi_dmul>
    9382:	f7ff fab7 	bl	88f4 <__aeabi_d2f>
    9386:	4605      	mov	r5, r0
  //printf("voltageUC=%f\n",voltageUc);

  float resistor=0;
  switch (sensor_number){
    9388:	1e63      	subs	r3, r4, #1
    938a:	b2db      	uxtb	r3, r3
    938c:	2b02      	cmp	r3, #2
    938e:	bf96      	itet	ls
    9390:	4a27      	ldrls	r2, [pc, #156]	; (9430 <ntc_temperature+0xc0>)
  float voltageUc = conversao*(ADC_VOLTAGE_REF/(ADC_RESOLUTION-1));
    9392:	2000      	movhi	r0, #0
    9394:	f852 0023 	ldrls.w	r0, [r2, r3, lsl #2]
    case NTC_1: resistor=RESISTOR_SERIE_NTC1;break;
    case NTC_2: resistor=RESISTOR_SERIE_NTC2;break;
    case NTC_3: resistor=RESISTOR_SERIE_NTC3;break;
  }

  float Rt =  (voltageUc*resistor)/(VOLTAGE_ALIM-voltageUc);
    9398:	4629      	mov	r1, r5
    939a:	f7ff fc09 	bl	8bb0 <__aeabi_fmul>
    939e:	f7ff f83f 	bl	8420 <__aeabi_f2d>
    93a2:	4606      	mov	r6, r0
    93a4:	4628      	mov	r0, r5
    93a6:	460f      	mov	r7, r1
    93a8:	f7ff f83a 	bl	8420 <__aeabi_f2d>
    93ac:	4602      	mov	r2, r0
    93ae:	460b      	mov	r3, r1
    93b0:	2000      	movs	r0, #0
    93b2:	4920      	ldr	r1, [pc, #128]	; (9434 <ntc_temperature+0xc4>)
    93b4:	f7fe fed4 	bl	8160 <__aeabi_dsub>
    93b8:	4602      	mov	r2, r0
    93ba:	460b      	mov	r3, r1
    93bc:	4630      	mov	r0, r6
    93be:	4639      	mov	r1, r7
    93c0:	f7ff f9b0 	bl	8724 <__aeabi_ddiv>
    93c4:	f7ff fa96 	bl	88f4 <__aeabi_d2f>
  //printf("Rt=%f\n",Rt);
  float T = 1 /( 1 / TERMISTOR_KELVIN_25 + log(Rt / TERMISTOR_RES_25) / TERMISTOR_BETA ); 
    93c8:	491b      	ldr	r1, [pc, #108]	; (9438 <ntc_temperature+0xc8>)
    93ca:	f7ff fca5 	bl	8d18 <__aeabi_fdiv>
    93ce:	f7ff f827 	bl	8420 <__aeabi_f2d>
    93d2:	f019 fcc1 	bl	22d58 <log>
    93d6:	a310      	add	r3, pc, #64	; (adr r3, 9418 <ntc_temperature+0xa8>)
    93d8:	e9d3 2300 	ldrd	r2, r3, [r3]
    93dc:	f7ff f9a2 	bl	8724 <__aeabi_ddiv>
    93e0:	a30f      	add	r3, pc, #60	; (adr r3, 9420 <ntc_temperature+0xb0>)
    93e2:	e9d3 2300 	ldrd	r2, r3, [r3]
    93e6:	f7fe febd 	bl	8164 <__adddf3>
    93ea:	4602      	mov	r2, r0
    93ec:	460b      	mov	r3, r1
    93ee:	2000      	movs	r0, #0
    93f0:	4912      	ldr	r1, [pc, #72]	; (943c <ntc_temperature+0xcc>)
    93f2:	f7ff f997 	bl	8724 <__aeabi_ddiv>
    93f6:	f7ff fa7d 	bl	88f4 <__aeabi_d2f>
  //printf("T=%f\n",T);
  float Tc = T - 273.15; 
    93fa:	f7ff f811 	bl	8420 <__aeabi_f2d>
    93fe:	a30a      	add	r3, pc, #40	; (adr r3, 9428 <ntc_temperature+0xb8>)
    9400:	e9d3 2300 	ldrd	r2, r3, [r3]
    9404:	f7fe feac 	bl	8160 <__aeabi_dsub>
    9408:	f7ff fa74 	bl	88f4 <__aeabi_d2f>
  //printf("Tc=%f\n",Tc);
  return Tc;
}
    940c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    940e:	bf00      	nop
    9410:	3a66a002 	.word	0x3a66a002
    9414:	3f2ccdb3 	.word	0x3f2ccdb3
    9418:	00000000 	.word	0x00000000
    941c:	40af0200 	.word	0x40af0200
    9420:	dcb5db83 	.word	0xdcb5db83
    9424:	3f6b79e1 	.word	0x3f6b79e1
    9428:	66666666 	.word	0x66666666
    942c:	40711266 	.word	0x40711266
    9430:	0002a950 	.word	0x0002a950
    9434:	40080000 	.word	0x40080000
    9438:	461c4000 	.word	0x461c4000
    943c:	3ff00000 	.word	0x3ff00000

00009440 <bt_init>:

	bt_dev_show_info();
}

static int bt_init(void)
{
    9440:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9442:	4d64      	ldr	r5, [pc, #400]	; (95d4 <bt_init+0x194>)
{
    9444:	b087      	sub	sp, #28
	if (!(bt_dev.drv->quirks & BT_QUIRK_NO_RESET)) {
    9446:	f8d5 3160 	ldr.w	r3, [r5, #352]	; 0x160
    944a:	6899      	ldr	r1, [r3, #8]
    944c:	f011 0101 	ands.w	r1, r1, #1
    9450:	d11a      	bne.n	9488 <bt_init+0x48>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_RESET, NULL, &rsp);
    9452:	f640 4003 	movw	r0, #3075	; 0xc03
    9456:	aa05      	add	r2, sp, #20
    9458:	f008 fb1c 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    945c:	4604      	mov	r4, r0
    945e:	2800      	cmp	r0, #0
    9460:	f040 80b5 	bne.w	95ce <bt_init+0x18e>
		hci_reset_complete(rsp);
    9464:	9805      	ldr	r0, [sp, #20]
	uint8_t status = buf->data[0];
    9466:	68c3      	ldr	r3, [r0, #12]
	if (status) {
    9468:	781b      	ldrb	r3, [r3, #0]
    946a:	b95b      	cbnz	r3, 9484 <bt_init+0x44>
 *
 * @return Value of @a target.
 */
static inline atomic_val_t atomic_get(const atomic_t *target)
{
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    946c:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
    9470:	e8d3 2faf 	lda	r2, [r3]
{
	/* This builtin, as described by Intel, is not a traditional
	 * test-and-set operation, but rather an atomic exchange operation. It
	 * writes value into *ptr, and returns the previous contents of *ptr.
	 */
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    9474:	f002 0209 	and.w	r2, r2, #9
    9478:	e8d3 1fef 	ldaex	r1, [r3]
    947c:	e8c3 2fe4 	stlex	r4, r2, [r3]
    9480:	2c00      	cmp	r4, #0
    9482:	d1f9      	bne.n	9478 <bt_init+0x38>
		net_buf_unref(rsp);
    9484:	f00f fed4 	bl	19230 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_FEATURES, NULL, &rsp);
    9488:	2100      	movs	r1, #0
    948a:	f241 0003 	movw	r0, #4099	; 0x1003
    948e:	aa05      	add	r2, sp, #20
    9490:	f008 fb00 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    9494:	4604      	mov	r4, r0
    9496:	2800      	cmp	r0, #0
    9498:	f040 8099 	bne.w	95ce <bt_init+0x18e>
	read_local_features_complete(rsp);
    949c:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    949e:	4e4e      	ldr	r6, [pc, #312]	; (95d8 <bt_init+0x198>)
	struct bt_hci_rp_read_local_features *rp = (void *)buf->data;
    94a0:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.features[0], rp->features, sizeof(bt_dev.features[0]));
    94a2:	f8d2 0001 	ldr.w	r0, [r2, #1]
    94a6:	f8d2 1005 	ldr.w	r1, [r2, #5]
    94aa:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    94ac:	4618      	mov	r0, r3
    94ae:	f00f febf 	bl	19230 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_LOCAL_VERSION_INFO, NULL,
    94b2:	4621      	mov	r1, r4
    94b4:	f241 0001 	movw	r0, #4097	; 0x1001
    94b8:	aa05      	add	r2, sp, #20
    94ba:	f008 faeb 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    94be:	4604      	mov	r4, r0
    94c0:	2800      	cmp	r0, #0
    94c2:	f040 8084 	bne.w	95ce <bt_init+0x18e>
	read_local_ver_complete(rsp);
    94c6:	9805      	ldr	r0, [sp, #20]
	struct bt_hci_rp_read_local_version_info *rp = (void *)buf->data;
    94c8:	68c3      	ldr	r3, [r0, #12]
	bt_dev.hci_version = rp->hci_version;
    94ca:	785a      	ldrb	r2, [r3, #1]
    94cc:	f885 2068 	strb.w	r2, [r5, #104]	; 0x68
	bt_dev.hci_revision = sys_le16_to_cpu(rp->hci_revision);
    94d0:	885a      	ldrh	r2, [r3, #2]
    94d2:	f8a5 206a 	strh.w	r2, [r5, #106]	; 0x6a
	bt_dev.lmp_version = rp->lmp_version;
    94d6:	791a      	ldrb	r2, [r3, #4]
    94d8:	f885 2069 	strb.w	r2, [r5, #105]	; 0x69
	bt_dev.lmp_subversion = sys_le16_to_cpu(rp->lmp_subversion);
    94dc:	f8b3 2007 	ldrh.w	r2, [r3, #7]
    94e0:	f8a5 206c 	strh.w	r2, [r5, #108]	; 0x6c
	bt_dev.manufacturer = sys_le16_to_cpu(rp->manufacturer);
    94e4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
    94e8:	f8a5 306e 	strh.w	r3, [r5, #110]	; 0x6e
	net_buf_unref(rsp);
    94ec:	f00f fea0 	bl	19230 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_SUPPORTED_COMMANDS, NULL,
    94f0:	4621      	mov	r1, r4
    94f2:	f241 0002 	movw	r0, #4098	; 0x1002
    94f6:	aa05      	add	r2, sp, #20
    94f8:	f008 facc 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    94fc:	4604      	mov	r4, r0
    94fe:	2800      	cmp	r0, #0
    9500:	d165      	bne.n	95ce <bt_init+0x18e>
	read_supported_commands_complete(rsp);
    9502:	9f05      	ldr	r7, [sp, #20]
	struct bt_hci_rp_read_supported_commands *rp = (void *)buf->data;
    9504:	68fa      	ldr	r2, [r7, #12]
	memcpy(bt_dev.supported_commands, rp->commands,
    9506:	1c53      	adds	r3, r2, #1
    9508:	3241      	adds	r2, #65	; 0x41
    950a:	4634      	mov	r4, r6
    950c:	6818      	ldr	r0, [r3, #0]
    950e:	6859      	ldr	r1, [r3, #4]
    9510:	3308      	adds	r3, #8
    9512:	c403      	stmia	r4!, {r0, r1}
    9514:	4293      	cmp	r3, r2
    9516:	4626      	mov	r6, r4
    9518:	d1f7      	bne.n	950a <bt_init+0xca>
	net_buf_unref(rsp);
    951a:	4638      	mov	r0, r7
    951c:	f00f fe88 	bl	19230 <net_buf_unref>
		err = prng_init();
    9520:	f00a f8dc 	bl	136dc <prng_init>
		if (err) {
    9524:	4604      	mov	r4, r0
    9526:	2800      	cmp	r0, #0
    9528:	d151      	bne.n	95ce <bt_init+0x18e>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
    952a:	f895 3082 	ldrb.w	r3, [r5, #130]	; 0x82
    952e:	f013 0320 	ands.w	r3, r3, #32
    9532:	d118      	bne.n	9566 <bt_init+0x126>
		LOG_WRN("Controller to host flow control not supported");
    9534:	4a29      	ldr	r2, [pc, #164]	; (95dc <bt_init+0x19c>)
    9536:	492a      	ldr	r1, [pc, #168]	; (95e0 <bt_init+0x1a0>)
    9538:	e9cd 3201 	strd	r3, r2, [sp, #4]
    953c:	9300      	str	r3, [sp, #0]
    953e:	2202      	movs	r2, #2
    9540:	f01c fcb7 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	if (!BT_FEAT_LE(bt_dev.features)) {
    9544:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
    9548:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    954c:	d14c      	bne.n	95e8 <bt_init+0x1a8>
		LOG_ERR("Non-LE capable controller detected!");
    954e:	4a25      	ldr	r2, [pc, #148]	; (95e4 <bt_init+0x1a4>)
    9550:	4618      	mov	r0, r3
    9552:	e9cd 3201 	strd	r3, r2, [sp, #4]
    9556:	4922      	ldr	r1, [pc, #136]	; (95e0 <bt_init+0x1a0>)
    9558:	2201      	movs	r2, #1
    955a:	9300      	str	r3, [sp, #0]
    955c:	f01c fca9 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
    9560:	f06f 0412 	mvn.w	r4, #18
    9564:	e033      	b.n	95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_BUFFER_SIZE,
    9566:	2107      	movs	r1, #7
    9568:	f640 4033 	movw	r0, #3123	; 0xc33
    956c:	f008 fa44 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
    9570:	4606      	mov	r6, r0
    9572:	2800      	cmp	r0, #0
    9574:	f000 8140 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return The original tail of the buffer.
 */
static inline void *net_buf_add(struct net_buf *buf, size_t len)
{
	return net_buf_simple_add(&buf->b, len);
    9578:	2107      	movs	r1, #7
    957a:	300c      	adds	r0, #12
    957c:	f00f ff7a 	bl	19474 <net_buf_simple_add>
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    9580:	2345      	movs	r3, #69	; 0x45
    9582:	7003      	strb	r3, [r0, #0]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9584:	2306      	movs	r3, #6

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    9586:	f8c0 4002 	str.w	r4, [r0, #2]
    958a:	7184      	strb	r4, [r0, #6]
	hbs->acl_mtu = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_SIZE);
    958c:	7044      	strb	r4, [r0, #1]
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    958e:	7104      	strb	r4, [r0, #4]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9590:	4622      	mov	r2, r4
	hbs->acl_pkts = sys_cpu_to_le16(CONFIG_BT_BUF_ACL_RX_COUNT);
    9592:	70c3      	strb	r3, [r0, #3]
	err = bt_hci_cmd_send_sync(BT_HCI_OP_HOST_BUFFER_SIZE, buf, NULL);
    9594:	4631      	mov	r1, r6
    9596:	f640 4033 	movw	r0, #3123	; 0xc33
    959a:	f008 fa7b 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    959e:	4604      	mov	r4, r0
    95a0:	b9a8      	cbnz	r0, 95ce <bt_init+0x18e>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, 1);
    95a2:	2101      	movs	r1, #1
    95a4:	f640 4031 	movw	r0, #3121	; 0xc31
    95a8:	f008 fa26 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
    95ac:	4606      	mov	r6, r0
    95ae:	2800      	cmp	r0, #0
    95b0:	f000 8122 	beq.w	97f8 <bt_init+0x3b8>
 *
 * @return Pointer to the value added
 */
static inline uint8_t *net_buf_add_u8(struct net_buf *buf, uint8_t val)
{
	return net_buf_simple_add_u8(&buf->b, val);
    95b4:	2101      	movs	r1, #1
    95b6:	300c      	adds	r0, #12
    95b8:	f01e faf7 	bl	27baa <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_CTL_TO_HOST_FLOW, buf, NULL);
    95bc:	4622      	mov	r2, r4
    95be:	4631      	mov	r1, r6
    95c0:	f640 4031 	movw	r0, #3121	; 0xc31
    95c4:	f008 fa66 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    95c8:	4604      	mov	r4, r0
    95ca:	2800      	cmp	r0, #0
    95cc:	d0ba      	beq.n	9544 <bt_init+0x104>
		atomic_set_bit(bt_dev.flags, BT_DEV_PRESET_ID);
	}

	bt_finalize_init();
	return 0;
}
    95ce:	4620      	mov	r0, r4
    95d0:	b007      	add	sp, #28
    95d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95d4:	20008000 	.word	0x20008000
    95d8:	20008070 	.word	0x20008070
    95dc:	0002da1f 	.word	0x0002da1f
    95e0:	0002a5a8 	.word	0x0002a5a8
    95e4:	0002da4d 	.word	0x0002da4d
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_LOCAL_FEATURES, NULL,
    95e8:	2100      	movs	r1, #0
    95ea:	f242 0003 	movw	r0, #8195	; 0x2003
    95ee:	aa05      	add	r2, sp, #20
    95f0:	f008 fa50 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    95f4:	4604      	mov	r4, r0
    95f6:	2800      	cmp	r0, #0
    95f8:	d1e9      	bne.n	95ce <bt_init+0x18e>
	read_le_features_complete(rsp);
    95fa:	9b05      	ldr	r3, [sp, #20]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    95fc:	4ebe      	ldr	r6, [pc, #760]	; (98f8 <bt_init+0x4b8>)
	struct bt_hci_rp_le_read_local_features *rp = (void *)buf->data;
    95fe:	68da      	ldr	r2, [r3, #12]
	memcpy(bt_dev.le.features, rp->features, sizeof(bt_dev.le.features));
    9600:	f8d2 0001 	ldr.w	r0, [r2, #1]
    9604:	f8d2 1005 	ldr.w	r1, [r2, #5]
    9608:	c603      	stmia	r6!, {r0, r1}
	net_buf_unref(rsp);
    960a:	4618      	mov	r0, r3
    960c:	f00f fe10 	bl	19230 <net_buf_unref>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_BUFFER_SIZE,
    9610:	4621      	mov	r1, r4
    9612:	f242 0002 	movw	r0, #8194	; 0x2002
    9616:	aa05      	add	r2, sp, #20
    9618:	f008 fa3c 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    961c:	4604      	mov	r4, r0
    961e:	2800      	cmp	r0, #0
    9620:	d1d5      	bne.n	95ce <bt_init+0x18e>
		le_read_buffer_size_complete(rsp);
    9622:	9c05      	ldr	r4, [sp, #20]
	struct bt_hci_rp_le_read_buffer_size *rp = (void *)buf->data;
    9624:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->le_max_len);
    9626:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    962a:	b291      	uxth	r1, r2
    962c:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	if (!bt_dev.le.acl_mtu) {
    9630:	b129      	cbz	r1, 963e <bt_init+0x1fe>
	k_sem_init(&bt_dev.le.acl_pkts, rp->le_max_num, rp->le_max_num);
    9632:	78da      	ldrb	r2, [r3, #3]
		union { uintptr_t x; unsigned int val; } parm2 = { .val = limit };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_K_SEM_INIT);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_init(sem, initial_count, limit);
    9634:	4611      	mov	r1, r2
    9636:	f106 0028 	add.w	r0, r6, #40	; 0x28
    963a:	f01f fe6e 	bl	2931a <z_impl_k_sem_init>
		net_buf_unref(rsp);
    963e:	4620      	mov	r0, r4
    9640:	f00f fdf6 	bl	19230 <net_buf_unref>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    9644:	f895 6074 	ldrb.w	r6, [r5, #116]	; 0x74
    9648:	f016 0620 	ands.w	r6, r6, #32
    964c:	d118      	bne.n	9680 <bt_init+0x240>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP,
    964e:	2102      	movs	r1, #2
    9650:	f640 406d 	movw	r0, #3181	; 0xc6d
    9654:	f008 f9d0 	bl	119f8 <bt_hci_cmd_create>
		if (!buf) {
    9658:	4604      	mov	r4, r0
    965a:	2800      	cmp	r0, #0
    965c:	f000 80cc 	beq.w	97f8 <bt_init+0x3b8>
	return net_buf_simple_add(&buf->b, len);
    9660:	2102      	movs	r1, #2
    9662:	300c      	adds	r0, #12
    9664:	f00f ff06 	bl	19474 <net_buf_simple_add>
		cp_le->le = 0x01;
    9668:	2301      	movs	r3, #1
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    966a:	4621      	mov	r1, r4
		cp_le->le = 0x01;
    966c:	7003      	strb	r3, [r0, #0]
		cp_le->simul = 0x00;
    966e:	7046      	strb	r6, [r0, #1]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_LE_HOST_SUPP, buf,
    9670:	4632      	mov	r2, r6
    9672:	f640 406d 	movw	r0, #3181	; 0xc6d
    9676:	f008 fa0d 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    967a:	4604      	mov	r4, r0
    967c:	2800      	cmp	r0, #0
    967e:	d1a6      	bne.n	95ce <bt_init+0x18e>
	if (BT_CMD_LE_STATES(bt_dev.supported_commands)) {
    9680:	f895 3094 	ldrb.w	r3, [r5, #148]	; 0x94
    9684:	071f      	lsls	r7, r3, #28
    9686:	d512      	bpl.n	96ae <bt_init+0x26e>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_SUPP_STATES, NULL,
    9688:	2100      	movs	r1, #0
    968a:	f242 001c 	movw	r0, #8220	; 0x201c
    968e:	aa05      	add	r2, sp, #20
    9690:	f008 fa00 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    9694:	4604      	mov	r4, r0
    9696:	2800      	cmp	r0, #0
    9698:	d199      	bne.n	95ce <bt_init+0x18e>
		le_read_supp_states_complete(rsp);
    969a:	9805      	ldr	r0, [sp, #20]
 *
 *  @return 64-bit integer in host endianness.
 */
static inline uint64_t sys_get_le64(const uint8_t src[8])
{
	return ((uint64_t)sys_get_le32(&src[4]) << 32) | sys_get_le32(&src[0]);
    969c:	68c3      	ldr	r3, [r0, #12]
    969e:	f8d3 2001 	ldr.w	r2, [r3, #1]
    96a2:	f8d3 3005 	ldr.w	r3, [r3, #5]
	bt_dev.le.states = sys_get_le64(rp->le_states);
    96a6:	e9c5 2336 	strd	r2, r3, [r5, #216]	; 0xd8
		net_buf_unref(rsp);
    96aa:	f00f fdc1 	bl	19230 <net_buf_unref>
	if (IS_ENABLED(CONFIG_BT_CONN) &&
    96ae:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    96b2:	069e      	lsls	r6, r3, #26
    96b4:	d524      	bpl.n	9700 <bt_init+0x2c0>
		err = hci_le_read_max_data_len(&tx_octets, &tx_time);
    96b6:	f10d 0112 	add.w	r1, sp, #18
    96ba:	a804      	add	r0, sp, #16
    96bc:	f008 fa60 	bl	11b80 <hci_le_read_max_data_len>
		if (err) {
    96c0:	4604      	mov	r4, r0
    96c2:	2800      	cmp	r0, #0
    96c4:	d183      	bne.n	95ce <bt_init+0x18e>
		buf = bt_hci_cmd_create(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96c6:	2104      	movs	r1, #4
    96c8:	f242 0024 	movw	r0, #8228	; 0x2024
    96cc:	f008 f994 	bl	119f8 <bt_hci_cmd_create>
		if (!buf) {
    96d0:	4606      	mov	r6, r0
    96d2:	2800      	cmp	r0, #0
    96d4:	f000 8090 	beq.w	97f8 <bt_init+0x3b8>
    96d8:	2104      	movs	r1, #4
    96da:	300c      	adds	r0, #12
    96dc:	f00f feca 	bl	19474 <net_buf_simple_add>
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96e4:	4622      	mov	r2, r4
		cp->max_tx_octets = sys_cpu_to_le16(tx_octets);
    96e6:	8003      	strh	r3, [r0, #0]
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96e8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96ec:	4631      	mov	r1, r6
		cp->max_tx_time = sys_cpu_to_le16(tx_time);
    96ee:	8043      	strh	r3, [r0, #2]
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_WRITE_DEFAULT_DATA_LEN,
    96f0:	f242 0024 	movw	r0, #8228	; 0x2024
    96f4:	f008 f9ce 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    96f8:	4604      	mov	r4, r0
    96fa:	2800      	cmp	r0, #0
    96fc:	f47f af67 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_LE_PRIVACY(bt_dev.le.features)) {
    9700:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9704:	065c      	lsls	r4, r3, #25
    9706:	d510      	bpl.n	972a <bt_init+0x2ea>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_RL_SIZE, NULL,
    9708:	2100      	movs	r1, #0
    970a:	f242 002a 	movw	r0, #8234	; 0x202a
    970e:	aa05      	add	r2, sp, #20
    9710:	f008 f9c0 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    9714:	4604      	mov	r4, r0
    9716:	2800      	cmp	r0, #0
    9718:	f47f af59 	bne.w	95ce <bt_init+0x18e>
		le_read_resolving_list_size_complete(rsp);
    971c:	9805      	ldr	r0, [sp, #20]
	bt_dev.le.rl_size = rp->rl_size;
    971e:	68c3      	ldr	r3, [r0, #12]
    9720:	785b      	ldrb	r3, [r3, #1]
    9722:	f885 3118 	strb.w	r3, [r5, #280]	; 0x118
		net_buf_unref(rsp);
    9726:	f00f fd83 	bl	19230 <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_EVENT_MASK, sizeof(*cp_mask));
    972a:	2108      	movs	r1, #8
    972c:	f242 0001 	movw	r0, #8193	; 0x2001
    9730:	f008 f962 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
    9734:	4604      	mov	r4, r0
    9736:	2800      	cmp	r0, #0
    9738:	d05e      	beq.n	97f8 <bt_init+0x3b8>
    973a:	2108      	movs	r1, #8
    973c:	300c      	adds	r0, #12
    973e:	f00f fe99 	bl	19474 <net_buf_simple_add>
		     BT_FEAT_LE_PRIVACY(bt_dev.le.features)) ||
    9742:	f895 10d0 	ldrb.w	r1, [r5, #208]	; 0xd0
			mask |= BT_EVT_MASK_LE_CONN_COMPLETE;
    9746:	f240 2302 	movw	r3, #514	; 0x202
    974a:	f011 0f40 	tst.w	r1, #64	; 0x40
    974e:	bf08      	it	eq
    9750:	2303      	moveq	r3, #3
    9752:	4602      	mov	r2, r0
		if (BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features)) {
    9754:	0788      	lsls	r0, r1, #30
			mask |= BT_EVT_MASK_LE_CONN_PARAM_REQ;
    9756:	bf4c      	ite	mi
    9758:	f043 002c 	orrmi.w	r0, r3, #44	; 0x2c
		mask |= BT_EVT_MASK_LE_REMOTE_FEAT_COMPLETE;
    975c:	f043 000c 	orrpl.w	r0, r3, #12
		if (IS_ENABLED(CONFIG_BT_DATA_LEN_UPDATE) &&
    9760:	068b      	lsls	r3, r1, #26
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    9762:	f895 30d1 	ldrb.w	r3, [r5, #209]	; 0xd1
			mask |= BT_EVT_MASK_LE_DATA_LEN_CHANGE;
    9766:	bf48      	it	mi
    9768:	f040 0040 	orrmi.w	r0, r0, #64	; 0x40
		if (IS_ENABLED(CONFIG_BT_PHY_UPDATE) &&
    976c:	f013 0f09 	tst.w	r3, #9
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9770:	f895 309a 	ldrb.w	r3, [r5, #154]	; 0x9a
			mask |= BT_EVT_MASK_LE_PHY_UPDATE_COMPLETE;
    9774:	bf18      	it	ne
    9776:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    977a:	f003 0306 	and.w	r3, r3, #6
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    977e:	07cf      	lsls	r7, r1, #31
		mask |= BT_EVT_MASK_LE_LTK_REQUEST;
    9780:	bf48      	it	mi
    9782:	f040 0010 	orrmi.w	r0, r0, #16
	if (IS_ENABLED(CONFIG_BT_ECC) &&
    9786:	2b06      	cmp	r3, #6
		mask |= BT_EVT_MASK_LE_GENERATE_DHKEY_COMPLETE;
    9788:	bf08      	it	eq
    978a:	f440 70c0 	orreq.w	r0, r0, #384	; 0x180
	sys_put_le64(mask, cp_mask->events);
    978e:	2100      	movs	r1, #0
    9790:	f01c fba6 	bl	25ee0 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_EVENT_MASK, buf, NULL);
    9794:	4621      	mov	r1, r4
    9796:	2200      	movs	r2, #0
    9798:	f242 0001 	movw	r0, #8193	; 0x2001
    979c:	f008 f97a 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    97a0:	4604      	mov	r4, r0
    97a2:	2800      	cmp	r0, #0
    97a4:	f47f af13 	bne.w	95ce <bt_init+0x18e>
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97a8:	f895 3074 	ldrb.w	r3, [r5, #116]	; 0x74
	if (bt_dev.le.acl_mtu) {
    97ac:	f8b5 10fc 	ldrh.w	r1, [r5, #252]	; 0xfc
	if (BT_FEAT_BREDR(bt_dev.features)) {
    97b0:	069e      	lsls	r6, r3, #26
    97b2:	d424      	bmi.n	97fe <bt_init+0x3be>
	if (bt_dev.le.acl_mtu) {
    97b4:	b9c9      	cbnz	r1, 97ea <bt_init+0x3aa>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BUFFER_SIZE, NULL, &rsp);
    97b6:	f241 0005 	movw	r0, #4101	; 0x1005
    97ba:	aa05      	add	r2, sp, #20
    97bc:	f008 f96a 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    97c0:	4604      	mov	r4, r0
    97c2:	2800      	cmp	r0, #0
    97c4:	f47f af03 	bne.w	95ce <bt_init+0x18e>
	if (bt_dev.le.acl_mtu) {
    97c8:	f8b5 30fc 	ldrh.w	r3, [r5, #252]	; 0xfc
	read_buffer_size_complete(rsp);
    97cc:	9c05      	ldr	r4, [sp, #20]
	if (bt_dev.le.acl_mtu) {
    97ce:	b94b      	cbnz	r3, 97e4 <bt_init+0x3a4>
	struct bt_hci_rp_read_buffer_size *rp = (void *)buf->data;
    97d0:	68e3      	ldr	r3, [r4, #12]
	bt_dev.le.acl_mtu = sys_le16_to_cpu(rp->acl_max_len);
    97d2:	f8b3 2001 	ldrh.w	r2, [r3, #1]
    97d6:	f8a5 20fc 	strh.w	r2, [r5, #252]	; 0xfc
	k_sem_init(&bt_dev.le.acl_pkts, pkts, pkts);
    97da:	889a      	ldrh	r2, [r3, #4]
    97dc:	4847      	ldr	r0, [pc, #284]	; (98fc <bt_init+0x4bc>)
    97de:	4611      	mov	r1, r2
    97e0:	f01f fd9b 	bl	2931a <z_impl_k_sem_init>
	net_buf_unref(rsp);
    97e4:	4620      	mov	r0, r4
    97e6:	f00f fd23 	bl	19230 <net_buf_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_SET_EVENT_MASK, sizeof(*ev));
    97ea:	2108      	movs	r1, #8
    97ec:	f640 4001 	movw	r0, #3073	; 0xc01
    97f0:	f008 f902 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
    97f4:	4604      	mov	r4, r0
    97f6:	b980      	cbnz	r0, 981a <bt_init+0x3da>
		return -ENOBUFS;
    97f8:	f06f 0468 	mvn.w	r4, #104	; 0x68
    97fc:	e6e7      	b.n	95ce <bt_init+0x18e>
	else if (!bt_dev.le.acl_mtu) {
    97fe:	2900      	cmp	r1, #0
    9800:	d1f3      	bne.n	97ea <bt_init+0x3aa>
		LOG_ERR("ACL BR/EDR buffers not initialized");
    9802:	4b3f      	ldr	r3, [pc, #252]	; (9900 <bt_init+0x4c0>)
    9804:	2201      	movs	r2, #1
    9806:	e9cd 0301 	strd	r0, r3, [sp, #4]
    980a:	493e      	ldr	r1, [pc, #248]	; (9904 <bt_init+0x4c4>)
    980c:	4603      	mov	r3, r0
    980e:	9000      	str	r0, [sp, #0]
    9810:	f01c fb4f 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    9814:	f06f 0404 	mvn.w	r4, #4
    9818:	e6d9      	b.n	95ce <bt_init+0x18e>
    981a:	2108      	movs	r1, #8
    981c:	300c      	adds	r0, #12
    981e:	f00f fe29 	bl	19474 <net_buf_simple_add>
	if (IS_ENABLED(CONFIG_BT_SMP) &&
    9822:	f895 30d0 	ldrb.w	r3, [r5, #208]	; 0xd0
    9826:	4602      	mov	r2, r0
    9828:	07d9      	lsls	r1, r3, #31
    982a:	d41c      	bmi.n	9866 <bt_init+0x426>
		mask |= BT_EVT_MASK_REMOTE_VERSION_INFO;
    982c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    9830:	4835      	ldr	r0, [pc, #212]	; (9908 <bt_init+0x4c8>)
	sys_put_le64(mask, ev->events);
    9832:	f01c fb55 	bl	25ee0 <sys_put_le64>
	return bt_hci_cmd_send_sync(BT_HCI_OP_SET_EVENT_MASK, buf, NULL);
    9836:	4621      	mov	r1, r4
    9838:	2200      	movs	r2, #0
    983a:	f640 4001 	movw	r0, #3073	; 0xc01
    983e:	f008 f929 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    9842:	4604      	mov	r4, r0
    9844:	2800      	cmp	r0, #0
    9846:	f47f aec2 	bne.w	95ce <bt_init+0x18e>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_VERSION_INFO, NULL, &rsp);
    984a:	4601      	mov	r1, r0
    984c:	aa05      	add	r2, sp, #20
    984e:	f64f 4001 	movw	r0, #64513	; 0xfc01
    9852:	f008 f91f 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    9856:	4606      	mov	r6, r0
    9858:	b148      	cbz	r0, 986e <bt_init+0x42e>
		LOG_WRN("Vendor HCI extensions not available");
    985a:	4b2c      	ldr	r3, [pc, #176]	; (990c <bt_init+0x4cc>)
			LOG_WRN("Failed to read supported vendor features");
    985c:	e9cd 4301 	strd	r4, r3, [sp, #4]
    9860:	9400      	str	r4, [sp, #0]
    9862:	4623      	mov	r3, r4
    9864:	e013      	b.n	988e <bt_init+0x44e>
		mask |= BT_EVT_MASK_ENCRYPT_KEY_REFRESH_COMPLETE;
    9866:	a122      	add	r1, pc, #136	; (adr r1, 98f0 <bt_init+0x4b0>)
    9868:	e9d1 0100 	ldrd	r0, r1, [r1]
    986c:	e7e1      	b.n	9832 <bt_init+0x3f2>
	net_buf_unref(rsp);
    986e:	9805      	ldr	r0, [sp, #20]
    9870:	f00f fcde 	bl	19230 <net_buf_unref>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_COMMANDS,
    9874:	4631      	mov	r1, r6
    9876:	f64f 4002 	movw	r0, #64514	; 0xfc02
    987a:	aa05      	add	r2, sp, #20
    987c:	f008 f90a 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
    9880:	4604      	mov	r4, r0
    9882:	b1c0      	cbz	r0, 98b6 <bt_init+0x476>
		LOG_WRN("Failed to read supported vendor commands");
    9884:	4b22      	ldr	r3, [pc, #136]	; (9910 <bt_init+0x4d0>)
    9886:	9600      	str	r6, [sp, #0]
    9888:	e9cd 6301 	strd	r6, r3, [sp, #4]
    988c:	4633      	mov	r3, r6
			LOG_WRN("Failed to read supported vendor features");
    988e:	2202      	movs	r2, #2
    9890:	4618      	mov	r0, r3
    9892:	491c      	ldr	r1, [pc, #112]	; (9904 <bt_init+0x4c4>)
    9894:	f01c fb0d 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	err = bt_id_init();
    9898:	f009 fba0 	bl	12fdc <bt_id_init>
	if (err) {
    989c:	4604      	mov	r4, r0
    989e:	2800      	cmp	r0, #0
    98a0:	f47f ae95 	bne.w	95ce <bt_init+0x18e>
		err = bt_conn_init();
    98a4:	f00b f880 	bl	149a8 <bt_conn_init>
		if (err) {
    98a8:	4604      	mov	r4, r0
    98aa:	2800      	cmp	r0, #0
    98ac:	f47f ae8f 	bne.w	95ce <bt_init+0x18e>
	bt_finalize_init();
    98b0:	f008 fee4 	bl	1267c <bt_finalize_init>
	return 0;
    98b4:	e68b      	b.n	95ce <bt_init+0x18e>
	rp.cmds = (void *)rsp->data;
    98b6:	9805      	ldr	r0, [sp, #20]
	memcpy(bt_dev.vs_commands, rp.cmds->commands, BT_DEV_VS_CMDS_MAX);
    98b8:	68c3      	ldr	r3, [r0, #12]
    98ba:	f8b3 3001 	ldrh.w	r3, [r3, #1]
    98be:	f8a5 30b9 	strh.w	r3, [r5, #185]	; 0xb9
	net_buf_unref(rsp);
    98c2:	f00f fcb5 	bl	19230 <net_buf_unref>
	if (BT_VS_CMD_SUP_FEAT(bt_dev.vs_commands)) {
    98c6:	f895 30b9 	ldrb.w	r3, [r5, #185]	; 0xb9
    98ca:	075b      	lsls	r3, r3, #29
    98cc:	d5e4      	bpl.n	9898 <bt_init+0x458>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_SUPPORTED_FEATURES,
    98ce:	4621      	mov	r1, r4
    98d0:	f64f 4003 	movw	r0, #64515	; 0xfc03
    98d4:	aa05      	add	r2, sp, #20
    98d6:	f008 f8dd 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
    98da:	b108      	cbz	r0, 98e0 <bt_init+0x4a0>
			LOG_WRN("Failed to read supported vendor features");
    98dc:	4b0d      	ldr	r3, [pc, #52]	; (9914 <bt_init+0x4d4>)
    98de:	e7bd      	b.n	985c <bt_init+0x41c>
		rp.feat = (void *)rsp->data;
    98e0:	9805      	ldr	r0, [sp, #20]
		memcpy(bt_dev.vs_features, rp.feat->features,
    98e2:	68c3      	ldr	r3, [r0, #12]
    98e4:	785b      	ldrb	r3, [r3, #1]
    98e6:	f885 30b8 	strb.w	r3, [r5, #184]	; 0xb8
		net_buf_unref(rsp);
    98ea:	f00f fca1 	bl	19230 <net_buf_unref>
    98ee:	e7d3      	b.n	9898 <bt_init+0x458>
    98f0:	02008890 	.word	0x02008890
    98f4:	20008000 	.word	0x20008000
    98f8:	200080d0 	.word	0x200080d0
    98fc:	20008100 	.word	0x20008100
    9900:	0002da71 	.word	0x0002da71
    9904:	0002a5a8 	.word	0x0002a5a8
    9908:	02008810 	.word	0x02008810
    990c:	0002da94 	.word	0x0002da94
    9910:	0002dab8 	.word	0x0002dab8
    9914:	0002dae1 	.word	0x0002dae1

00009918 <__ieee754_log>:
    9918:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    991c:	4602      	mov	r2, r0
    991e:	460b      	mov	r3, r1
    9920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9924:	460d      	mov	r5, r1
    9926:	b087      	sub	sp, #28
    9928:	da24      	bge.n	9974 <__ieee754_log+0x5c>
    992a:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    992e:	4304      	orrs	r4, r0
    9930:	d108      	bne.n	9944 <__ieee754_log+0x2c>
    9932:	2200      	movs	r2, #0
    9934:	2300      	movs	r3, #0
    9936:	2000      	movs	r0, #0
    9938:	49c9      	ldr	r1, [pc, #804]	; (9c60 <__ieee754_log+0x348>)
    993a:	f7fe fef3 	bl	8724 <__aeabi_ddiv>
    993e:	b007      	add	sp, #28
    9940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9944:	2900      	cmp	r1, #0
    9946:	da04      	bge.n	9952 <__ieee754_log+0x3a>
    9948:	f7fe fc0a 	bl	8160 <__aeabi_dsub>
    994c:	2200      	movs	r2, #0
    994e:	2300      	movs	r3, #0
    9950:	e7f3      	b.n	993a <__ieee754_log+0x22>
    9952:	2200      	movs	r2, #0
    9954:	4bc3      	ldr	r3, [pc, #780]	; (9c64 <__ieee754_log+0x34c>)
    9956:	f7fe fdbb 	bl	84d0 <__aeabi_dmul>
    995a:	460b      	mov	r3, r1
    995c:	460d      	mov	r5, r1
    995e:	4602      	mov	r2, r0
    9960:	f06f 0135 	mvn.w	r1, #53	; 0x35
    9964:	48c0      	ldr	r0, [pc, #768]	; (9c68 <__ieee754_log+0x350>)
    9966:	4285      	cmp	r5, r0
    9968:	dd06      	ble.n	9978 <__ieee754_log+0x60>
    996a:	4610      	mov	r0, r2
    996c:	4619      	mov	r1, r3
    996e:	f7fe fbf9 	bl	8164 <__adddf3>
    9972:	e7e4      	b.n	993e <__ieee754_log+0x26>
    9974:	2100      	movs	r1, #0
    9976:	e7f5      	b.n	9964 <__ieee754_log+0x4c>
    9978:	152c      	asrs	r4, r5, #20
    997a:	f3c5 0513 	ubfx	r5, r5, #0, #20
    997e:	4610      	mov	r0, r2
    9980:	2200      	movs	r2, #0
    9982:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    9986:	440c      	add	r4, r1
    9988:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
    998c:	f601 7164 	addw	r1, r1, #3940	; 0xf64
    9990:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
    9994:	f086 517f 	eor.w	r1, r6, #1069547520	; 0x3fc00000
    9998:	eb04 5416 	add.w	r4, r4, r6, lsr #20
    999c:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
    99a0:	ea41 0305 	orr.w	r3, r1, r5
    99a4:	4619      	mov	r1, r3
    99a6:	4bb1      	ldr	r3, [pc, #708]	; (9c6c <__ieee754_log+0x354>)
    99a8:	f7fe fbda 	bl	8160 <__aeabi_dsub>
    99ac:	1cab      	adds	r3, r5, #2
    99ae:	4682      	mov	sl, r0
    99b0:	468b      	mov	fp, r1
    99b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    99b6:	2200      	movs	r2, #0
    99b8:	2b02      	cmp	r3, #2
    99ba:	dc53      	bgt.n	9a64 <__ieee754_log+0x14c>
    99bc:	2300      	movs	r3, #0
    99be:	f7ff fb07 	bl	8fd0 <__aeabi_dcmpeq>
    99c2:	b1d0      	cbz	r0, 99fa <__ieee754_log+0xe2>
    99c4:	2c00      	cmp	r4, #0
    99c6:	f000 8120 	beq.w	9c0a <__ieee754_log+0x2f2>
    99ca:	4620      	mov	r0, r4
    99cc:	f7fe fd16 	bl	83fc <__aeabi_i2d>
    99d0:	4606      	mov	r6, r0
    99d2:	460f      	mov	r7, r1
    99d4:	a38e      	add	r3, pc, #568	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    99d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    99da:	f7fe fd79 	bl	84d0 <__aeabi_dmul>
    99de:	4604      	mov	r4, r0
    99e0:	460d      	mov	r5, r1
    99e2:	4630      	mov	r0, r6
    99e4:	4639      	mov	r1, r7
    99e6:	a38c      	add	r3, pc, #560	; (adr r3, 9c18 <__ieee754_log+0x300>)
    99e8:	e9d3 2300 	ldrd	r2, r3, [r3]
    99ec:	f7fe fd70 	bl	84d0 <__aeabi_dmul>
    99f0:	4602      	mov	r2, r0
    99f2:	460b      	mov	r3, r1
    99f4:	4620      	mov	r0, r4
    99f6:	4629      	mov	r1, r5
    99f8:	e7b9      	b.n	996e <__ieee754_log+0x56>
    99fa:	a389      	add	r3, pc, #548	; (adr r3, 9c20 <__ieee754_log+0x308>)
    99fc:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a00:	4650      	mov	r0, sl
    9a02:	4659      	mov	r1, fp
    9a04:	f7fe fd64 	bl	84d0 <__aeabi_dmul>
    9a08:	4602      	mov	r2, r0
    9a0a:	460b      	mov	r3, r1
    9a0c:	2000      	movs	r0, #0
    9a0e:	4998      	ldr	r1, [pc, #608]	; (9c70 <__ieee754_log+0x358>)
    9a10:	f7fe fba6 	bl	8160 <__aeabi_dsub>
    9a14:	4606      	mov	r6, r0
    9a16:	460f      	mov	r7, r1
    9a18:	4652      	mov	r2, sl
    9a1a:	465b      	mov	r3, fp
    9a1c:	4650      	mov	r0, sl
    9a1e:	4659      	mov	r1, fp
    9a20:	f7fe fd56 	bl	84d0 <__aeabi_dmul>
    9a24:	4602      	mov	r2, r0
    9a26:	460b      	mov	r3, r1
    9a28:	4630      	mov	r0, r6
    9a2a:	4639      	mov	r1, r7
    9a2c:	f7fe fd50 	bl	84d0 <__aeabi_dmul>
    9a30:	4606      	mov	r6, r0
    9a32:	460f      	mov	r7, r1
    9a34:	b914      	cbnz	r4, 9a3c <__ieee754_log+0x124>
    9a36:	4632      	mov	r2, r6
    9a38:	463b      	mov	r3, r7
    9a3a:	e0a0      	b.n	9b7e <__ieee754_log+0x266>
    9a3c:	4620      	mov	r0, r4
    9a3e:	f7fe fcdd 	bl	83fc <__aeabi_i2d>
    9a42:	4680      	mov	r8, r0
    9a44:	4689      	mov	r9, r1
    9a46:	a372      	add	r3, pc, #456	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9a48:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a4c:	f7fe fd40 	bl	84d0 <__aeabi_dmul>
    9a50:	4604      	mov	r4, r0
    9a52:	460d      	mov	r5, r1
    9a54:	4640      	mov	r0, r8
    9a56:	4649      	mov	r1, r9
    9a58:	a36f      	add	r3, pc, #444	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9a5e:	f7fe fd37 	bl	84d0 <__aeabi_dmul>
    9a62:	e0a5      	b.n	9bb0 <__ieee754_log+0x298>
    9a64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    9a68:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
    9a6c:	f7fe fb7a 	bl	8164 <__adddf3>
    9a70:	4602      	mov	r2, r0
    9a72:	460b      	mov	r3, r1
    9a74:	4650      	mov	r0, sl
    9a76:	4659      	mov	r1, fp
    9a78:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
    9a7c:	f7fe fe52 	bl	8724 <__aeabi_ddiv>
    9a80:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
    9a84:	3551      	adds	r5, #81	; 0x51
    9a86:	e9cd 0100 	strd	r0, r1, [sp]
    9a8a:	4620      	mov	r0, r4
    9a8c:	4335      	orrs	r5, r6
    9a8e:	f7fe fcb5 	bl	83fc <__aeabi_i2d>
    9a92:	e9dd 2300 	ldrd	r2, r3, [sp]
    9a96:	e9cd 0102 	strd	r0, r1, [sp, #8]
    9a9a:	4610      	mov	r0, r2
    9a9c:	4619      	mov	r1, r3
    9a9e:	f7fe fd17 	bl	84d0 <__aeabi_dmul>
    9aa2:	4602      	mov	r2, r0
    9aa4:	460b      	mov	r3, r1
    9aa6:	e9cd 2304 	strd	r2, r3, [sp, #16]
    9aaa:	f7fe fd11 	bl	84d0 <__aeabi_dmul>
    9aae:	4680      	mov	r8, r0
    9ab0:	4689      	mov	r9, r1
    9ab2:	a35d      	add	r3, pc, #372	; (adr r3, 9c28 <__ieee754_log+0x310>)
    9ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ab8:	f7fe fd0a 	bl	84d0 <__aeabi_dmul>
    9abc:	a35c      	add	r3, pc, #368	; (adr r3, 9c30 <__ieee754_log+0x318>)
    9abe:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ac2:	f7fe fb4f 	bl	8164 <__adddf3>
    9ac6:	4642      	mov	r2, r8
    9ac8:	464b      	mov	r3, r9
    9aca:	f7fe fd01 	bl	84d0 <__aeabi_dmul>
    9ace:	a35a      	add	r3, pc, #360	; (adr r3, 9c38 <__ieee754_log+0x320>)
    9ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ad4:	f7fe fb46 	bl	8164 <__adddf3>
    9ad8:	4642      	mov	r2, r8
    9ada:	464b      	mov	r3, r9
    9adc:	f7fe fcf8 	bl	84d0 <__aeabi_dmul>
    9ae0:	a357      	add	r3, pc, #348	; (adr r3, 9c40 <__ieee754_log+0x328>)
    9ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ae6:	f7fe fb3d 	bl	8164 <__adddf3>
    9aea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9aee:	f7fe fcef 	bl	84d0 <__aeabi_dmul>
    9af2:	a355      	add	r3, pc, #340	; (adr r3, 9c48 <__ieee754_log+0x330>)
    9af4:	e9d3 2300 	ldrd	r2, r3, [r3]
    9af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9afc:	4640      	mov	r0, r8
    9afe:	4649      	mov	r1, r9
    9b00:	f7fe fce6 	bl	84d0 <__aeabi_dmul>
    9b04:	a352      	add	r3, pc, #328	; (adr r3, 9c50 <__ieee754_log+0x338>)
    9b06:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b0a:	f7fe fb2b 	bl	8164 <__adddf3>
    9b0e:	4642      	mov	r2, r8
    9b10:	464b      	mov	r3, r9
    9b12:	f7fe fcdd 	bl	84d0 <__aeabi_dmul>
    9b16:	a350      	add	r3, pc, #320	; (adr r3, 9c58 <__ieee754_log+0x340>)
    9b18:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b1c:	f7fe fb22 	bl	8164 <__adddf3>
    9b20:	4642      	mov	r2, r8
    9b22:	464b      	mov	r3, r9
    9b24:	f7fe fcd4 	bl	84d0 <__aeabi_dmul>
    9b28:	4602      	mov	r2, r0
    9b2a:	460b      	mov	r3, r1
    9b2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9b30:	f7fe fb18 	bl	8164 <__adddf3>
    9b34:	2d00      	cmp	r5, #0
    9b36:	4680      	mov	r8, r0
    9b38:	4689      	mov	r9, r1
    9b3a:	dd48      	ble.n	9bce <__ieee754_log+0x2b6>
    9b3c:	2200      	movs	r2, #0
    9b3e:	4b4c      	ldr	r3, [pc, #304]	; (9c70 <__ieee754_log+0x358>)
    9b40:	4650      	mov	r0, sl
    9b42:	4659      	mov	r1, fp
    9b44:	f7fe fcc4 	bl	84d0 <__aeabi_dmul>
    9b48:	4652      	mov	r2, sl
    9b4a:	465b      	mov	r3, fp
    9b4c:	f7fe fcc0 	bl	84d0 <__aeabi_dmul>
    9b50:	4602      	mov	r2, r0
    9b52:	460b      	mov	r3, r1
    9b54:	4606      	mov	r6, r0
    9b56:	460f      	mov	r7, r1
    9b58:	4640      	mov	r0, r8
    9b5a:	4649      	mov	r1, r9
    9b5c:	f7fe fb02 	bl	8164 <__adddf3>
    9b60:	e9dd 2300 	ldrd	r2, r3, [sp]
    9b64:	f7fe fcb4 	bl	84d0 <__aeabi_dmul>
    9b68:	4680      	mov	r8, r0
    9b6a:	4689      	mov	r9, r1
    9b6c:	b964      	cbnz	r4, 9b88 <__ieee754_log+0x270>
    9b6e:	4602      	mov	r2, r0
    9b70:	460b      	mov	r3, r1
    9b72:	4630      	mov	r0, r6
    9b74:	4639      	mov	r1, r7
    9b76:	f7fe faf3 	bl	8160 <__aeabi_dsub>
    9b7a:	4602      	mov	r2, r0
    9b7c:	460b      	mov	r3, r1
    9b7e:	4650      	mov	r0, sl
    9b80:	4659      	mov	r1, fp
    9b82:	f7fe faed 	bl	8160 <__aeabi_dsub>
    9b86:	e6da      	b.n	993e <__ieee754_log+0x26>
    9b88:	a321      	add	r3, pc, #132	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9b92:	f7fe fc9d 	bl	84d0 <__aeabi_dmul>
    9b96:	4604      	mov	r4, r0
    9b98:	460d      	mov	r5, r1
    9b9a:	a31f      	add	r3, pc, #124	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
    9ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9ba4:	f7fe fc94 	bl	84d0 <__aeabi_dmul>
    9ba8:	4642      	mov	r2, r8
    9baa:	464b      	mov	r3, r9
    9bac:	f7fe fada 	bl	8164 <__adddf3>
    9bb0:	4602      	mov	r2, r0
    9bb2:	460b      	mov	r3, r1
    9bb4:	4630      	mov	r0, r6
    9bb6:	4639      	mov	r1, r7
    9bb8:	f7fe fad2 	bl	8160 <__aeabi_dsub>
    9bbc:	4652      	mov	r2, sl
    9bbe:	465b      	mov	r3, fp
    9bc0:	f7fe face 	bl	8160 <__aeabi_dsub>
    9bc4:	4602      	mov	r2, r0
    9bc6:	460b      	mov	r3, r1
    9bc8:	4620      	mov	r0, r4
    9bca:	4629      	mov	r1, r5
    9bcc:	e7d9      	b.n	9b82 <__ieee754_log+0x26a>
    9bce:	4602      	mov	r2, r0
    9bd0:	460b      	mov	r3, r1
    9bd2:	4650      	mov	r0, sl
    9bd4:	4659      	mov	r1, fp
    9bd6:	f7fe fac3 	bl	8160 <__aeabi_dsub>
    9bda:	e9dd 2300 	ldrd	r2, r3, [sp]
    9bde:	f7fe fc77 	bl	84d0 <__aeabi_dmul>
    9be2:	4606      	mov	r6, r0
    9be4:	460f      	mov	r7, r1
    9be6:	2c00      	cmp	r4, #0
    9be8:	f43f af25 	beq.w	9a36 <__ieee754_log+0x11e>
    9bec:	a308      	add	r3, pc, #32	; (adr r3, 9c10 <__ieee754_log+0x2f8>)
    9bee:	e9d3 2300 	ldrd	r2, r3, [r3]
    9bf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9bf6:	f7fe fc6b 	bl	84d0 <__aeabi_dmul>
    9bfa:	4604      	mov	r4, r0
    9bfc:	460d      	mov	r5, r1
    9bfe:	a306      	add	r3, pc, #24	; (adr r3, 9c18 <__ieee754_log+0x300>)
    9c00:	e9d3 2300 	ldrd	r2, r3, [r3]
    9c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    9c08:	e729      	b.n	9a5e <__ieee754_log+0x146>
    9c0a:	2000      	movs	r0, #0
    9c0c:	2100      	movs	r1, #0
    9c0e:	e696      	b.n	993e <__ieee754_log+0x26>
    9c10:	fee00000 	.word	0xfee00000
    9c14:	3fe62e42 	.word	0x3fe62e42
    9c18:	35793c76 	.word	0x35793c76
    9c1c:	3dea39ef 	.word	0x3dea39ef
    9c20:	55555555 	.word	0x55555555
    9c24:	3fd55555 	.word	0x3fd55555
    9c28:	df3e5244 	.word	0xdf3e5244
    9c2c:	3fc2f112 	.word	0x3fc2f112
    9c30:	96cb03de 	.word	0x96cb03de
    9c34:	3fc74664 	.word	0x3fc74664
    9c38:	94229359 	.word	0x94229359
    9c3c:	3fd24924 	.word	0x3fd24924
    9c40:	55555593 	.word	0x55555593
    9c44:	3fe55555 	.word	0x3fe55555
    9c48:	d078c69f 	.word	0xd078c69f
    9c4c:	3fc39a09 	.word	0x3fc39a09
    9c50:	1d8e78af 	.word	0x1d8e78af
    9c54:	3fcc71c5 	.word	0x3fcc71c5
    9c58:	9997fa04 	.word	0x9997fa04
    9c5c:	3fd99999 	.word	0x3fd99999
    9c60:	c3500000 	.word	0xc3500000
    9c64:	43500000 	.word	0x43500000
    9c68:	7fefffff 	.word	0x7fefffff
    9c6c:	3ff00000 	.word	0x3ff00000
    9c70:	3fe00000 	.word	0x3fe00000
    9c74:	00000000 	.word	0x00000000

00009c78 <_dtoa_r>:
    9c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9c7c:	4614      	mov	r4, r2
    9c7e:	b097      	sub	sp, #92	; 0x5c
    9c80:	461d      	mov	r5, r3
    9c82:	6a47      	ldr	r7, [r0, #36]	; 0x24
    9c84:	4683      	mov	fp, r0
    9c86:	9e23      	ldr	r6, [sp, #140]	; 0x8c
    9c88:	e9cd 4504 	strd	r4, r5, [sp, #16]
    9c8c:	b97f      	cbnz	r7, 9cae <_dtoa_r+0x36>
    9c8e:	2010      	movs	r0, #16
    9c90:	f019 f8a2 	bl	22dd8 <malloc>
    9c94:	4602      	mov	r2, r0
    9c96:	f8cb 0024 	str.w	r0, [fp, #36]	; 0x24
    9c9a:	b920      	cbnz	r0, 9ca6 <_dtoa_r+0x2e>
    9c9c:	4ba2      	ldr	r3, [pc, #648]	; (9f28 <_dtoa_r+0x2b0>)
    9c9e:	21ea      	movs	r1, #234	; 0xea
    9ca0:	48a2      	ldr	r0, [pc, #648]	; (9f2c <_dtoa_r+0x2b4>)
    9ca2:	f019 fcd1 	bl	23648 <__assert_func>
    9ca6:	e9c0 7701 	strd	r7, r7, [r0, #4]
    9caa:	6007      	str	r7, [r0, #0]
    9cac:	60c7      	str	r7, [r0, #12]
    9cae:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cb2:	6819      	ldr	r1, [r3, #0]
    9cb4:	b159      	cbz	r1, 9cce <_dtoa_r+0x56>
    9cb6:	685a      	ldr	r2, [r3, #4]
    9cb8:	2301      	movs	r3, #1
    9cba:	4658      	mov	r0, fp
    9cbc:	4093      	lsls	r3, r2
    9cbe:	604a      	str	r2, [r1, #4]
    9cc0:	608b      	str	r3, [r1, #8]
    9cc2:	f019 fe01 	bl	238c8 <_Bfree>
    9cc6:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9cca:	2200      	movs	r2, #0
    9ccc:	601a      	str	r2, [r3, #0]
    9cce:	1e2b      	subs	r3, r5, #0
    9cd0:	bfb7      	itett	lt
    9cd2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    9cd6:	2300      	movge	r3, #0
    9cd8:	2201      	movlt	r2, #1
    9cda:	9305      	strlt	r3, [sp, #20]
    9cdc:	bfa8      	it	ge
    9cde:	6033      	strge	r3, [r6, #0]
    9ce0:	9f05      	ldr	r7, [sp, #20]
    9ce2:	4b93      	ldr	r3, [pc, #588]	; (9f30 <_dtoa_r+0x2b8>)
    9ce4:	bfb8      	it	lt
    9ce6:	6032      	strlt	r2, [r6, #0]
    9ce8:	43bb      	bics	r3, r7
    9cea:	d119      	bne.n	9d20 <_dtoa_r+0xa8>
    9cec:	f242 730f 	movw	r3, #9999	; 0x270f
    9cf0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9cf2:	6013      	str	r3, [r2, #0]
    9cf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
    9cf8:	4323      	orrs	r3, r4
    9cfa:	f000 85e0 	beq.w	a8be <_dtoa_r+0xc46>
    9cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d00:	b953      	cbnz	r3, 9d18 <_dtoa_r+0xa0>
    9d02:	4b8c      	ldr	r3, [pc, #560]	; (9f34 <_dtoa_r+0x2bc>)
    9d04:	e021      	b.n	9d4a <_dtoa_r+0xd2>
    9d06:	4b8c      	ldr	r3, [pc, #560]	; (9f38 <_dtoa_r+0x2c0>)
    9d08:	9308      	str	r3, [sp, #32]
    9d0a:	3308      	adds	r3, #8
    9d0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d0e:	6013      	str	r3, [r2, #0]
    9d10:	9808      	ldr	r0, [sp, #32]
    9d12:	b017      	add	sp, #92	; 0x5c
    9d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9d18:	4b86      	ldr	r3, [pc, #536]	; (9f34 <_dtoa_r+0x2bc>)
    9d1a:	9308      	str	r3, [sp, #32]
    9d1c:	3303      	adds	r3, #3
    9d1e:	e7f5      	b.n	9d0c <_dtoa_r+0x94>
    9d20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9d24:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9d28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d2c:	2200      	movs	r2, #0
    9d2e:	2300      	movs	r3, #0
    9d30:	f7ff f94e 	bl	8fd0 <__aeabi_dcmpeq>
    9d34:	4680      	mov	r8, r0
    9d36:	b150      	cbz	r0, 9d4e <_dtoa_r+0xd6>
    9d38:	2301      	movs	r3, #1
    9d3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
    9d3c:	6013      	str	r3, [r2, #0]
    9d3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
    9d40:	b113      	cbz	r3, 9d48 <_dtoa_r+0xd0>
    9d42:	4b7e      	ldr	r3, [pc, #504]	; (9f3c <_dtoa_r+0x2c4>)
    9d44:	9a24      	ldr	r2, [sp, #144]	; 0x90
    9d46:	6013      	str	r3, [r2, #0]
    9d48:	4b7d      	ldr	r3, [pc, #500]	; (9f40 <_dtoa_r+0x2c8>)
    9d4a:	9308      	str	r3, [sp, #32]
    9d4c:	e7e0      	b.n	9d10 <_dtoa_r+0x98>
    9d4e:	ab14      	add	r3, sp, #80	; 0x50
    9d50:	f3c7 560a 	ubfx	r6, r7, #20, #11
    9d54:	4658      	mov	r0, fp
    9d56:	9301      	str	r3, [sp, #4]
    9d58:	ab15      	add	r3, sp, #84	; 0x54
    9d5a:	9300      	str	r3, [sp, #0]
    9d5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9d60:	f01a f838 	bl	23dd4 <__d2b>
    9d64:	9003      	str	r0, [sp, #12]
    9d66:	2e00      	cmp	r6, #0
    9d68:	d078      	beq.n	9e5c <_dtoa_r+0x1e4>
    9d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    9d6c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
    9d70:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    9d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9d78:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
    9d7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9d80:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
    9d84:	4619      	mov	r1, r3
    9d86:	2200      	movs	r2, #0
    9d88:	4b6e      	ldr	r3, [pc, #440]	; (9f44 <_dtoa_r+0x2cc>)
    9d8a:	f7fe f9e9 	bl	8160 <__aeabi_dsub>
    9d8e:	a360      	add	r3, pc, #384	; (adr r3, 9f10 <_dtoa_r+0x298>)
    9d90:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d94:	f7fe fb9c 	bl	84d0 <__aeabi_dmul>
    9d98:	a35f      	add	r3, pc, #380	; (adr r3, 9f18 <_dtoa_r+0x2a0>)
    9d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
    9d9e:	f7fe f9e1 	bl	8164 <__adddf3>
    9da2:	4604      	mov	r4, r0
    9da4:	460d      	mov	r5, r1
    9da6:	4630      	mov	r0, r6
    9da8:	f7fe fb28 	bl	83fc <__aeabi_i2d>
    9dac:	a35c      	add	r3, pc, #368	; (adr r3, 9f20 <_dtoa_r+0x2a8>)
    9dae:	e9d3 2300 	ldrd	r2, r3, [r3]
    9db2:	f7fe fb8d 	bl	84d0 <__aeabi_dmul>
    9db6:	4602      	mov	r2, r0
    9db8:	460b      	mov	r3, r1
    9dba:	4620      	mov	r0, r4
    9dbc:	4629      	mov	r1, r5
    9dbe:	f7fe f9d1 	bl	8164 <__adddf3>
    9dc2:	4604      	mov	r4, r0
    9dc4:	460d      	mov	r5, r1
    9dc6:	f7ff f94b 	bl	9060 <__aeabi_d2iz>
    9dca:	2200      	movs	r2, #0
    9dcc:	4607      	mov	r7, r0
    9dce:	2300      	movs	r3, #0
    9dd0:	4620      	mov	r0, r4
    9dd2:	4629      	mov	r1, r5
    9dd4:	f7ff f906 	bl	8fe4 <__aeabi_dcmplt>
    9dd8:	b140      	cbz	r0, 9dec <_dtoa_r+0x174>
    9dda:	4638      	mov	r0, r7
    9ddc:	f7fe fb0e 	bl	83fc <__aeabi_i2d>
    9de0:	4622      	mov	r2, r4
    9de2:	462b      	mov	r3, r5
    9de4:	f7ff f8f4 	bl	8fd0 <__aeabi_dcmpeq>
    9de8:	b900      	cbnz	r0, 9dec <_dtoa_r+0x174>
    9dea:	3f01      	subs	r7, #1
    9dec:	2f16      	cmp	r7, #22
    9dee:	d854      	bhi.n	9e9a <_dtoa_r+0x222>
    9df0:	4b55      	ldr	r3, [pc, #340]	; (9f48 <_dtoa_r+0x2d0>)
    9df2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    9df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
    9dfe:	f7ff f8f1 	bl	8fe4 <__aeabi_dcmplt>
    9e02:	2800      	cmp	r0, #0
    9e04:	d04b      	beq.n	9e9e <_dtoa_r+0x226>
    9e06:	3f01      	subs	r7, #1
    9e08:	2300      	movs	r3, #0
    9e0a:	9312      	str	r3, [sp, #72]	; 0x48
    9e0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
    9e0e:	1b9b      	subs	r3, r3, r6
    9e10:	1e5a      	subs	r2, r3, #1
    9e12:	bf4c      	ite	mi
    9e14:	f1c3 0301 	rsbmi	r3, r3, #1
    9e18:	2300      	movpl	r3, #0
    9e1a:	920a      	str	r2, [sp, #40]	; 0x28
    9e1c:	bf45      	ittet	mi
    9e1e:	9306      	strmi	r3, [sp, #24]
    9e20:	2300      	movmi	r3, #0
    9e22:	9306      	strpl	r3, [sp, #24]
    9e24:	930a      	strmi	r3, [sp, #40]	; 0x28
    9e26:	2f00      	cmp	r7, #0
    9e28:	db3b      	blt.n	9ea2 <_dtoa_r+0x22a>
    9e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9e2c:	970f      	str	r7, [sp, #60]	; 0x3c
    9e2e:	443b      	add	r3, r7
    9e30:	930a      	str	r3, [sp, #40]	; 0x28
    9e32:	2300      	movs	r3, #0
    9e34:	930b      	str	r3, [sp, #44]	; 0x2c
    9e36:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e38:	2b09      	cmp	r3, #9
    9e3a:	f200 8089 	bhi.w	9f50 <_dtoa_r+0x2d8>
    9e3e:	2b05      	cmp	r3, #5
    9e40:	bfc5      	ittet	gt
    9e42:	3b04      	subgt	r3, #4
    9e44:	2400      	movgt	r4, #0
    9e46:	2401      	movle	r4, #1
    9e48:	9320      	strgt	r3, [sp, #128]	; 0x80
    9e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    9e4c:	3b02      	subs	r3, #2
    9e4e:	2b03      	cmp	r3, #3
    9e50:	f200 8089 	bhi.w	9f66 <_dtoa_r+0x2ee>
    9e54:	e8df f003 	tbb	[pc, r3]
    9e58:	59383a2d 	.word	0x59383a2d
    9e5c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
    9e60:	441e      	add	r6, r3
    9e62:	f206 4332 	addw	r3, r6, #1074	; 0x432
    9e66:	2b20      	cmp	r3, #32
    9e68:	bfc9      	itett	gt
    9e6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    9e6e:	f1c3 0320 	rsble	r3, r3, #32
    9e72:	409f      	lslgt	r7, r3
    9e74:	f206 4312 	addwgt	r3, r6, #1042	; 0x412
    9e78:	bfd8      	it	le
    9e7a:	fa04 f003 	lslle.w	r0, r4, r3
    9e7e:	f106 36ff 	add.w	r6, r6, #4294967295
    9e82:	bfc4      	itt	gt
    9e84:	fa24 f303 	lsrgt.w	r3, r4, r3
    9e88:	ea47 0003 	orrgt.w	r0, r7, r3
    9e8c:	f7fe faa6 	bl	83dc <__aeabi_ui2d>
    9e90:	2201      	movs	r2, #1
    9e92:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
    9e96:	9213      	str	r2, [sp, #76]	; 0x4c
    9e98:	e774      	b.n	9d84 <_dtoa_r+0x10c>
    9e9a:	2301      	movs	r3, #1
    9e9c:	e7b5      	b.n	9e0a <_dtoa_r+0x192>
    9e9e:	9012      	str	r0, [sp, #72]	; 0x48
    9ea0:	e7b4      	b.n	9e0c <_dtoa_r+0x194>
    9ea2:	9b06      	ldr	r3, [sp, #24]
    9ea4:	1bdb      	subs	r3, r3, r7
    9ea6:	9306      	str	r3, [sp, #24]
    9ea8:	427b      	negs	r3, r7
    9eaa:	930b      	str	r3, [sp, #44]	; 0x2c
    9eac:	2300      	movs	r3, #0
    9eae:	930f      	str	r3, [sp, #60]	; 0x3c
    9eb0:	e7c1      	b.n	9e36 <_dtoa_r+0x1be>
    9eb2:	2300      	movs	r3, #0
    9eb4:	930e      	str	r3, [sp, #56]	; 0x38
    9eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9eb8:	2b00      	cmp	r3, #0
    9eba:	dc57      	bgt.n	9f6c <_dtoa_r+0x2f4>
    9ebc:	2301      	movs	r3, #1
    9ebe:	4699      	mov	r9, r3
    9ec0:	461a      	mov	r2, r3
    9ec2:	9309      	str	r3, [sp, #36]	; 0x24
    9ec4:	9221      	str	r2, [sp, #132]	; 0x84
    9ec6:	e00c      	b.n	9ee2 <_dtoa_r+0x26a>
    9ec8:	2301      	movs	r3, #1
    9eca:	e7f3      	b.n	9eb4 <_dtoa_r+0x23c>
    9ecc:	2300      	movs	r3, #0
    9ece:	930e      	str	r3, [sp, #56]	; 0x38
    9ed0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9ed2:	18fb      	adds	r3, r7, r3
    9ed4:	f103 0901 	add.w	r9, r3, #1
    9ed8:	9309      	str	r3, [sp, #36]	; 0x24
    9eda:	464b      	mov	r3, r9
    9edc:	2b01      	cmp	r3, #1
    9ede:	bfb8      	it	lt
    9ee0:	2301      	movlt	r3, #1
    9ee2:	f8db 0024 	ldr.w	r0, [fp, #36]	; 0x24
    9ee6:	2100      	movs	r1, #0
    9ee8:	2204      	movs	r2, #4
    9eea:	f102 0514 	add.w	r5, r2, #20
    9eee:	429d      	cmp	r5, r3
    9ef0:	d940      	bls.n	9f74 <_dtoa_r+0x2fc>
    9ef2:	6041      	str	r1, [r0, #4]
    9ef4:	4658      	mov	r0, fp
    9ef6:	f019 fca7 	bl	23848 <_Balloc>
    9efa:	9008      	str	r0, [sp, #32]
    9efc:	2800      	cmp	r0, #0
    9efe:	d13c      	bne.n	9f7a <_dtoa_r+0x302>
    9f00:	4b12      	ldr	r3, [pc, #72]	; (9f4c <_dtoa_r+0x2d4>)
    9f02:	4602      	mov	r2, r0
    9f04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    9f08:	e6ca      	b.n	9ca0 <_dtoa_r+0x28>
    9f0a:	2301      	movs	r3, #1
    9f0c:	e7df      	b.n	9ece <_dtoa_r+0x256>
    9f0e:	bf00      	nop
    9f10:	636f4361 	.word	0x636f4361
    9f14:	3fd287a7 	.word	0x3fd287a7
    9f18:	8b60c8b3 	.word	0x8b60c8b3
    9f1c:	3fc68a28 	.word	0x3fc68a28
    9f20:	509f79fb 	.word	0x509f79fb
    9f24:	3fd34413 	.word	0x3fd34413
    9f28:	00030f40 	.word	0x00030f40
    9f2c:	00030f57 	.word	0x00030f57
    9f30:	7ff00000 	.word	0x7ff00000
    9f34:	00030f3c 	.word	0x00030f3c
    9f38:	00030f33 	.word	0x00030f33
    9f3c:	00030d68 	.word	0x00030d68
    9f40:	00030d67 	.word	0x00030d67
    9f44:	3ff80000 	.word	0x3ff80000
    9f48:	0002a7a0 	.word	0x0002a7a0
    9f4c:	00030fcb 	.word	0x00030fcb
    9f50:	2401      	movs	r4, #1
    9f52:	2300      	movs	r3, #0
    9f54:	940e      	str	r4, [sp, #56]	; 0x38
    9f56:	9320      	str	r3, [sp, #128]	; 0x80
    9f58:	f04f 33ff 	mov.w	r3, #4294967295
    9f5c:	2200      	movs	r2, #0
    9f5e:	4699      	mov	r9, r3
    9f60:	9309      	str	r3, [sp, #36]	; 0x24
    9f62:	2312      	movs	r3, #18
    9f64:	e7ae      	b.n	9ec4 <_dtoa_r+0x24c>
    9f66:	2301      	movs	r3, #1
    9f68:	930e      	str	r3, [sp, #56]	; 0x38
    9f6a:	e7f5      	b.n	9f58 <_dtoa_r+0x2e0>
    9f6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
    9f6e:	4699      	mov	r9, r3
    9f70:	9309      	str	r3, [sp, #36]	; 0x24
    9f72:	e7b6      	b.n	9ee2 <_dtoa_r+0x26a>
    9f74:	3101      	adds	r1, #1
    9f76:	0052      	lsls	r2, r2, #1
    9f78:	e7b7      	b.n	9eea <_dtoa_r+0x272>
    9f7a:	f8db 3024 	ldr.w	r3, [fp, #36]	; 0x24
    9f7e:	f1b9 0f0e 	cmp.w	r9, #14
    9f82:	9a08      	ldr	r2, [sp, #32]
    9f84:	601a      	str	r2, [r3, #0]
    9f86:	d86f      	bhi.n	a068 <_dtoa_r+0x3f0>
    9f88:	2c00      	cmp	r4, #0
    9f8a:	d06d      	beq.n	a068 <_dtoa_r+0x3f0>
    9f8c:	2f00      	cmp	r7, #0
    9f8e:	dd36      	ble.n	9ffe <_dtoa_r+0x386>
    9f90:	f007 020f 	and.w	r2, r7, #15
    9f94:	4ba0      	ldr	r3, [pc, #640]	; (a218 <_dtoa_r+0x5a0>)
    9f96:	05f8      	lsls	r0, r7, #23
    9f98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    9f9c:	e9d3 3400 	ldrd	r3, r4, [r3]
    9fa0:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    9fa4:	ea4f 1427 	mov.w	r4, r7, asr #4
    9fa8:	d517      	bpl.n	9fda <_dtoa_r+0x362>
    9faa:	4b9c      	ldr	r3, [pc, #624]	; (a21c <_dtoa_r+0x5a4>)
    9fac:	f004 040f 	and.w	r4, r4, #15
    9fb0:	f04f 0803 	mov.w	r8, #3
    9fb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    9fb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9fbc:	f7fe fbb2 	bl	8724 <__aeabi_ddiv>
    9fc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fc4:	4d95      	ldr	r5, [pc, #596]	; (a21c <_dtoa_r+0x5a4>)
    9fc6:	b95c      	cbnz	r4, 9fe0 <_dtoa_r+0x368>
    9fc8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    9fcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9fd0:	f7fe fba8 	bl	8724 <__aeabi_ddiv>
    9fd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9fd8:	e02b      	b.n	a032 <_dtoa_r+0x3ba>
    9fda:	f04f 0802 	mov.w	r8, #2
    9fde:	e7f1      	b.n	9fc4 <_dtoa_r+0x34c>
    9fe0:	07e1      	lsls	r1, r4, #31
    9fe2:	d509      	bpl.n	9ff8 <_dtoa_r+0x380>
    9fe4:	f108 0801 	add.w	r8, r8, #1
    9fe8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    9fec:	e9d5 2300 	ldrd	r2, r3, [r5]
    9ff0:	f7fe fa6e 	bl	84d0 <__aeabi_dmul>
    9ff4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    9ff8:	1064      	asrs	r4, r4, #1
    9ffa:	3508      	adds	r5, #8
    9ffc:	e7e3      	b.n	9fc6 <_dtoa_r+0x34e>
    9ffe:	f000 8107 	beq.w	a210 <_dtoa_r+0x598>
    a002:	427c      	negs	r4, r7
    a004:	4b84      	ldr	r3, [pc, #528]	; (a218 <_dtoa_r+0x5a0>)
    a006:	4d85      	ldr	r5, [pc, #532]	; (a21c <_dtoa_r+0x5a4>)
    a008:	f04f 0802 	mov.w	r8, #2
    a00c:	f004 020f 	and.w	r2, r4, #15
    a010:	1124      	asrs	r4, r4, #4
    a012:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a016:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
    a01e:	f7fe fa57 	bl	84d0 <__aeabi_dmul>
    a022:	2300      	movs	r3, #0
    a024:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a028:	2c00      	cmp	r4, #0
    a02a:	f040 80e5 	bne.w	a1f8 <_dtoa_r+0x580>
    a02e:	2b00      	cmp	r3, #0
    a030:	d1d0      	bne.n	9fd4 <_dtoa_r+0x35c>
    a032:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a034:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a038:	2b00      	cmp	r3, #0
    a03a:	f000 814c 	beq.w	a2d6 <_dtoa_r+0x65e>
    a03e:	2200      	movs	r2, #0
    a040:	4b77      	ldr	r3, [pc, #476]	; (a220 <_dtoa_r+0x5a8>)
    a042:	4620      	mov	r0, r4
    a044:	4629      	mov	r1, r5
    a046:	f7fe ffcd 	bl	8fe4 <__aeabi_dcmplt>
    a04a:	2800      	cmp	r0, #0
    a04c:	f000 8143 	beq.w	a2d6 <_dtoa_r+0x65e>
    a050:	f1b9 0f00 	cmp.w	r9, #0
    a054:	f000 813f 	beq.w	a2d6 <_dtoa_r+0x65e>
    a058:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a05a:	2b00      	cmp	r3, #0
    a05c:	f300 80e4 	bgt.w	a228 <_dtoa_r+0x5b0>
    a060:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a064:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a068:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a06a:	2b00      	cmp	r3, #0
    a06c:	db02      	blt.n	a074 <_dtoa_r+0x3fc>
    a06e:	2f0e      	cmp	r7, #14
    a070:	f340 8242 	ble.w	a4f8 <_dtoa_r+0x880>
    a074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    a076:	2a00      	cmp	r2, #0
    a078:	f040 8267 	bne.w	a54a <_dtoa_r+0x8d2>
    a07c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a07e:	2500      	movs	r5, #0
    a080:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a084:	f1b8 0f00 	cmp.w	r8, #0
    a088:	d00d      	beq.n	a0a6 <_dtoa_r+0x42e>
    a08a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a08c:	2b00      	cmp	r3, #0
    a08e:	dd0a      	ble.n	a0a6 <_dtoa_r+0x42e>
    a090:	4543      	cmp	r3, r8
    a092:	9a06      	ldr	r2, [sp, #24]
    a094:	bfa8      	it	ge
    a096:	4643      	movge	r3, r8
    a098:	1ad2      	subs	r2, r2, r3
    a09a:	eba8 0803 	sub.w	r8, r8, r3
    a09e:	9206      	str	r2, [sp, #24]
    a0a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a0a2:	1ad3      	subs	r3, r2, r3
    a0a4:	930a      	str	r3, [sp, #40]	; 0x28
    a0a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0a8:	b30b      	cbz	r3, a0ee <_dtoa_r+0x476>
    a0aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a0ac:	2b00      	cmp	r3, #0
    a0ae:	f000 82a6 	beq.w	a5fe <_dtoa_r+0x986>
    a0b2:	2c00      	cmp	r4, #0
    a0b4:	f000 82a1 	beq.w	a5fa <_dtoa_r+0x982>
    a0b8:	4629      	mov	r1, r5
    a0ba:	4622      	mov	r2, r4
    a0bc:	4658      	mov	r0, fp
    a0be:	f019 fd2d 	bl	23b1c <__pow5mult>
    a0c2:	9a03      	ldr	r2, [sp, #12]
    a0c4:	4601      	mov	r1, r0
    a0c6:	4605      	mov	r5, r0
    a0c8:	4658      	mov	r0, fp
    a0ca:	f019 fc7d 	bl	239c8 <__multiply>
    a0ce:	9903      	ldr	r1, [sp, #12]
    a0d0:	4606      	mov	r6, r0
    a0d2:	4658      	mov	r0, fp
    a0d4:	f019 fbf8 	bl	238c8 <_Bfree>
    a0d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a0da:	1b1b      	subs	r3, r3, r4
    a0dc:	930b      	str	r3, [sp, #44]	; 0x2c
    a0de:	f000 8291 	beq.w	a604 <_dtoa_r+0x98c>
    a0e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a0e4:	4631      	mov	r1, r6
    a0e6:	4658      	mov	r0, fp
    a0e8:	f019 fd18 	bl	23b1c <__pow5mult>
    a0ec:	9003      	str	r0, [sp, #12]
    a0ee:	2101      	movs	r1, #1
    a0f0:	4658      	mov	r0, fp
    a0f2:	f019 fc53 	bl	2399c <__i2b>
    a0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a0f8:	4604      	mov	r4, r0
    a0fa:	2b00      	cmp	r3, #0
    a0fc:	f000 8284 	beq.w	a608 <_dtoa_r+0x990>
    a100:	461a      	mov	r2, r3
    a102:	4601      	mov	r1, r0
    a104:	4658      	mov	r0, fp
    a106:	f019 fd09 	bl	23b1c <__pow5mult>
    a10a:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a10c:	4604      	mov	r4, r0
    a10e:	2b01      	cmp	r3, #1
    a110:	dc03      	bgt.n	a11a <_dtoa_r+0x4a2>
    a112:	9b04      	ldr	r3, [sp, #16]
    a114:	2b00      	cmp	r3, #0
    a116:	f000 827c 	beq.w	a612 <_dtoa_r+0x99a>
    a11a:	2600      	movs	r6, #0
    a11c:	6923      	ldr	r3, [r4, #16]
    a11e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    a122:	6918      	ldr	r0, [r3, #16]
    a124:	f01f fd18 	bl	29b58 <__hi0bits>
    a128:	f1c0 0020 	rsb	r0, r0, #32
    a12c:	960f      	str	r6, [sp, #60]	; 0x3c
    a12e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a130:	4418      	add	r0, r3
    a132:	f010 001f 	ands.w	r0, r0, #31
    a136:	f000 8291 	beq.w	a65c <_dtoa_r+0x9e4>
    a13a:	f1c0 0320 	rsb	r3, r0, #32
    a13e:	2b04      	cmp	r3, #4
    a140:	f340 8281 	ble.w	a646 <_dtoa_r+0x9ce>
    a144:	f1c0 001c 	rsb	r0, r0, #28
    a148:	9b06      	ldr	r3, [sp, #24]
    a14a:	4403      	add	r3, r0
    a14c:	4480      	add	r8, r0
    a14e:	9306      	str	r3, [sp, #24]
    a150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a152:	4403      	add	r3, r0
    a154:	930a      	str	r3, [sp, #40]	; 0x28
    a156:	9b06      	ldr	r3, [sp, #24]
    a158:	2b00      	cmp	r3, #0
    a15a:	dd05      	ble.n	a168 <_dtoa_r+0x4f0>
    a15c:	461a      	mov	r2, r3
    a15e:	9903      	ldr	r1, [sp, #12]
    a160:	4658      	mov	r0, fp
    a162:	f019 fd35 	bl	23bd0 <__lshift>
    a166:	9003      	str	r0, [sp, #12]
    a168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a16a:	2b00      	cmp	r3, #0
    a16c:	dd05      	ble.n	a17a <_dtoa_r+0x502>
    a16e:	4621      	mov	r1, r4
    a170:	461a      	mov	r2, r3
    a172:	4658      	mov	r0, fp
    a174:	f019 fd2c 	bl	23bd0 <__lshift>
    a178:	4604      	mov	r4, r0
    a17a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a17c:	2b00      	cmp	r3, #0
    a17e:	f000 8276 	beq.w	a66e <_dtoa_r+0x9f6>
    a182:	4621      	mov	r1, r4
    a184:	9803      	ldr	r0, [sp, #12]
    a186:	f01f fd36 	bl	29bf6 <__mcmp>
    a18a:	2800      	cmp	r0, #0
    a18c:	f280 826f 	bge.w	a66e <_dtoa_r+0x9f6>
    a190:	2300      	movs	r3, #0
    a192:	220a      	movs	r2, #10
    a194:	9903      	ldr	r1, [sp, #12]
    a196:	4658      	mov	r0, fp
    a198:	f019 fbb8 	bl	2390c <__multadd>
    a19c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a19e:	1e7e      	subs	r6, r7, #1
    a1a0:	9003      	str	r0, [sp, #12]
    a1a2:	2b00      	cmp	r3, #0
    a1a4:	f000 825c 	beq.w	a660 <_dtoa_r+0x9e8>
    a1a8:	2300      	movs	r3, #0
    a1aa:	4629      	mov	r1, r5
    a1ac:	220a      	movs	r2, #10
    a1ae:	4658      	mov	r0, fp
    a1b0:	f019 fbac 	bl	2390c <__multadd>
    a1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a1b6:	4605      	mov	r5, r0
    a1b8:	2b00      	cmp	r3, #0
    a1ba:	dc03      	bgt.n	a1c4 <_dtoa_r+0x54c>
    a1bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a1be:	2b02      	cmp	r3, #2
    a1c0:	f300 825e 	bgt.w	a680 <_dtoa_r+0xa08>
    a1c4:	f1b8 0f00 	cmp.w	r8, #0
    a1c8:	dd05      	ble.n	a1d6 <_dtoa_r+0x55e>
    a1ca:	4629      	mov	r1, r5
    a1cc:	4642      	mov	r2, r8
    a1ce:	4658      	mov	r0, fp
    a1d0:	f019 fcfe 	bl	23bd0 <__lshift>
    a1d4:	4605      	mov	r5, r0
    a1d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a1d8:	2b00      	cmp	r3, #0
    a1da:	f000 82d0 	beq.w	a77e <_dtoa_r+0xb06>
    a1de:	6869      	ldr	r1, [r5, #4]
    a1e0:	4658      	mov	r0, fp
    a1e2:	f019 fb31 	bl	23848 <_Balloc>
    a1e6:	4607      	mov	r7, r0
    a1e8:	2800      	cmp	r0, #0
    a1ea:	f040 827f 	bne.w	a6ec <_dtoa_r+0xa74>
    a1ee:	4b0d      	ldr	r3, [pc, #52]	; (a224 <_dtoa_r+0x5ac>)
    a1f0:	4602      	mov	r2, r0
    a1f2:	f240 21ea 	movw	r1, #746	; 0x2ea
    a1f6:	e553      	b.n	9ca0 <_dtoa_r+0x28>
    a1f8:	07e2      	lsls	r2, r4, #31
    a1fa:	d506      	bpl.n	a20a <_dtoa_r+0x592>
    a1fc:	f108 0801 	add.w	r8, r8, #1
    a200:	e9d5 2300 	ldrd	r2, r3, [r5]
    a204:	f7fe f964 	bl	84d0 <__aeabi_dmul>
    a208:	2301      	movs	r3, #1
    a20a:	1064      	asrs	r4, r4, #1
    a20c:	3508      	adds	r5, #8
    a20e:	e70b      	b.n	a028 <_dtoa_r+0x3b0>
    a210:	f04f 0802 	mov.w	r8, #2
    a214:	e70d      	b.n	a032 <_dtoa_r+0x3ba>
    a216:	bf00      	nop
    a218:	0002a7a0 	.word	0x0002a7a0
    a21c:	0002a778 	.word	0x0002a778
    a220:	3ff00000 	.word	0x3ff00000
    a224:	00030fcb 	.word	0x00030fcb
    a228:	4620      	mov	r0, r4
    a22a:	2200      	movs	r2, #0
    a22c:	4bac      	ldr	r3, [pc, #688]	; (a4e0 <_dtoa_r+0x868>)
    a22e:	4629      	mov	r1, r5
    a230:	f7fe f94e 	bl	84d0 <__aeabi_dmul>
    a234:	1e7e      	subs	r6, r7, #1
    a236:	f108 0801 	add.w	r8, r8, #1
    a23a:	9c09      	ldr	r4, [sp, #36]	; 0x24
    a23c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a240:	4640      	mov	r0, r8
    a242:	f7fe f8db 	bl	83fc <__aeabi_i2d>
    a246:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a24a:	f7fe f941 	bl	84d0 <__aeabi_dmul>
    a24e:	4ba5      	ldr	r3, [pc, #660]	; (a4e4 <_dtoa_r+0x86c>)
    a250:	2200      	movs	r2, #0
    a252:	f7fd ff87 	bl	8164 <__adddf3>
    a256:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
    a25a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a25e:	9311      	str	r3, [sp, #68]	; 0x44
    a260:	2c00      	cmp	r4, #0
    a262:	d13b      	bne.n	a2dc <_dtoa_r+0x664>
    a264:	2200      	movs	r2, #0
    a266:	4ba0      	ldr	r3, [pc, #640]	; (a4e8 <_dtoa_r+0x870>)
    a268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a26c:	f7fd ff78 	bl	8160 <__aeabi_dsub>
    a270:	4602      	mov	r2, r0
    a272:	460b      	mov	r3, r1
    a274:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a278:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a27c:	f7fe fed0 	bl	9020 <__aeabi_dcmpgt>
    a280:	2800      	cmp	r0, #0
    a282:	f040 8157 	bne.w	a534 <_dtoa_r+0x8bc>
    a286:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
    a28a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    a28e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a292:	f7fe fea7 	bl	8fe4 <__aeabi_dcmplt>
    a296:	2800      	cmp	r0, #0
    a298:	f43f aee2 	beq.w	a060 <_dtoa_r+0x3e8>
    a29c:	2400      	movs	r4, #0
    a29e:	4625      	mov	r5, r4
    a2a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a2a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a2a6:	43de      	mvns	r6, r3
    a2a8:	f04f 0800 	mov.w	r8, #0
    a2ac:	4621      	mov	r1, r4
    a2ae:	4658      	mov	r0, fp
    a2b0:	f019 fb0a 	bl	238c8 <_Bfree>
    a2b4:	2d00      	cmp	r5, #0
    a2b6:	f000 80a9 	beq.w	a40c <_dtoa_r+0x794>
    a2ba:	f1b8 0f00 	cmp.w	r8, #0
    a2be:	d005      	beq.n	a2cc <_dtoa_r+0x654>
    a2c0:	45a8      	cmp	r8, r5
    a2c2:	d003      	beq.n	a2cc <_dtoa_r+0x654>
    a2c4:	4641      	mov	r1, r8
    a2c6:	4658      	mov	r0, fp
    a2c8:	f019 fafe 	bl	238c8 <_Bfree>
    a2cc:	4629      	mov	r1, r5
    a2ce:	4658      	mov	r0, fp
    a2d0:	f019 fafa 	bl	238c8 <_Bfree>
    a2d4:	e09a      	b.n	a40c <_dtoa_r+0x794>
    a2d6:	463e      	mov	r6, r7
    a2d8:	464c      	mov	r4, r9
    a2da:	e7b1      	b.n	a240 <_dtoa_r+0x5c8>
    a2dc:	4b83      	ldr	r3, [pc, #524]	; (a4ec <_dtoa_r+0x874>)
    a2de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    a2e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
    a2e6:	9b08      	ldr	r3, [sp, #32]
    a2e8:	441c      	add	r4, r3
    a2ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a2ec:	2b00      	cmp	r3, #0
    a2ee:	d04a      	beq.n	a386 <_dtoa_r+0x70e>
    a2f0:	4602      	mov	r2, r0
    a2f2:	460b      	mov	r3, r1
    a2f4:	2000      	movs	r0, #0
    a2f6:	497e      	ldr	r1, [pc, #504]	; (a4f0 <_dtoa_r+0x878>)
    a2f8:	f7fe fa14 	bl	8724 <__aeabi_ddiv>
    a2fc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a300:	f7fd ff2e 	bl	8160 <__aeabi_dsub>
    a304:	f8dd a020 	ldr.w	sl, [sp, #32]
    a308:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a30c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a310:	f7fe fea6 	bl	9060 <__aeabi_d2iz>
    a314:	4605      	mov	r5, r0
    a316:	f7fe f871 	bl	83fc <__aeabi_i2d>
    a31a:	4602      	mov	r2, r0
    a31c:	3530      	adds	r5, #48	; 0x30
    a31e:	460b      	mov	r3, r1
    a320:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a324:	f7fd ff1c 	bl	8160 <__aeabi_dsub>
    a328:	f80a 5b01 	strb.w	r5, [sl], #1
    a32c:	4602      	mov	r2, r0
    a32e:	460b      	mov	r3, r1
    a330:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a334:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a338:	f7fe fe72 	bl	9020 <__aeabi_dcmpgt>
    a33c:	2800      	cmp	r0, #0
    a33e:	d165      	bne.n	a40c <_dtoa_r+0x794>
    a340:	2000      	movs	r0, #0
    a342:	496c      	ldr	r1, [pc, #432]	; (a4f4 <_dtoa_r+0x87c>)
    a344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a348:	f7fd ff0a 	bl	8160 <__aeabi_dsub>
    a34c:	4602      	mov	r2, r0
    a34e:	460b      	mov	r3, r1
    a350:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a354:	f7fe fe64 	bl	9020 <__aeabi_dcmpgt>
    a358:	2800      	cmp	r0, #0
    a35a:	f040 810d 	bne.w	a578 <_dtoa_r+0x900>
    a35e:	45a2      	cmp	sl, r4
    a360:	f000 80ea 	beq.w	a538 <_dtoa_r+0x8c0>
    a364:	2200      	movs	r2, #0
    a366:	4b5e      	ldr	r3, [pc, #376]	; (a4e0 <_dtoa_r+0x868>)
    a368:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a36c:	f7fe f8b0 	bl	84d0 <__aeabi_dmul>
    a370:	2200      	movs	r2, #0
    a372:	4b5b      	ldr	r3, [pc, #364]	; (a4e0 <_dtoa_r+0x868>)
    a374:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a378:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a37c:	f7fe f8a8 	bl	84d0 <__aeabi_dmul>
    a380:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a384:	e7c2      	b.n	a30c <_dtoa_r+0x694>
    a386:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a38a:	f7fe f8a1 	bl	84d0 <__aeabi_dmul>
    a38e:	46a0      	mov	r8, r4
    a390:	f8dd a020 	ldr.w	sl, [sp, #32]
    a394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    a398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a39c:	f7fe fe60 	bl	9060 <__aeabi_d2iz>
    a3a0:	4605      	mov	r5, r0
    a3a2:	f7fe f82b 	bl	83fc <__aeabi_i2d>
    a3a6:	4602      	mov	r2, r0
    a3a8:	3530      	adds	r5, #48	; 0x30
    a3aa:	460b      	mov	r3, r1
    a3ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3b0:	f7fd fed6 	bl	8160 <__aeabi_dsub>
    a3b4:	f80a 5b01 	strb.w	r5, [sl], #1
    a3b8:	4602      	mov	r2, r0
    a3ba:	460b      	mov	r3, r1
    a3bc:	45a2      	cmp	sl, r4
    a3be:	e9cd 2304 	strd	r2, r3, [sp, #16]
    a3c2:	f04f 0200 	mov.w	r2, #0
    a3c6:	d123      	bne.n	a410 <_dtoa_r+0x798>
    a3c8:	4b49      	ldr	r3, [pc, #292]	; (a4f0 <_dtoa_r+0x878>)
    a3ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    a3ce:	f7fd fec9 	bl	8164 <__adddf3>
    a3d2:	4602      	mov	r2, r0
    a3d4:	460b      	mov	r3, r1
    a3d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3da:	f7fe fe21 	bl	9020 <__aeabi_dcmpgt>
    a3de:	2800      	cmp	r0, #0
    a3e0:	f040 80ca 	bne.w	a578 <_dtoa_r+0x900>
    a3e4:	2000      	movs	r0, #0
    a3e6:	4942      	ldr	r1, [pc, #264]	; (a4f0 <_dtoa_r+0x878>)
    a3e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    a3ec:	f7fd feb8 	bl	8160 <__aeabi_dsub>
    a3f0:	4602      	mov	r2, r0
    a3f2:	460b      	mov	r3, r1
    a3f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    a3f8:	f7fe fdf4 	bl	8fe4 <__aeabi_dcmplt>
    a3fc:	b170      	cbz	r0, a41c <_dtoa_r+0x7a4>
    a3fe:	46c2      	mov	sl, r8
    a400:	f108 38ff 	add.w	r8, r8, #4294967295
    a404:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a408:	2b30      	cmp	r3, #48	; 0x30
    a40a:	d0f8      	beq.n	a3fe <_dtoa_r+0x786>
    a40c:	4637      	mov	r7, r6
    a40e:	e055      	b.n	a4bc <_dtoa_r+0x844>
    a410:	4b33      	ldr	r3, [pc, #204]	; (a4e0 <_dtoa_r+0x868>)
    a412:	f7fe f85d 	bl	84d0 <__aeabi_dmul>
    a416:	e9cd 0104 	strd	r0, r1, [sp, #16]
    a41a:	e7bd      	b.n	a398 <_dtoa_r+0x720>
    a41c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a420:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a424:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a426:	2b00      	cmp	r3, #0
    a428:	f6ff ae28 	blt.w	a07c <_dtoa_r+0x404>
    a42c:	2f0e      	cmp	r7, #14
    a42e:	f73f ae25 	bgt.w	a07c <_dtoa_r+0x404>
    a432:	4b2e      	ldr	r3, [pc, #184]	; (a4ec <_dtoa_r+0x874>)
    a434:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a438:	e9d3 3400 	ldrd	r3, r4, [r3]
    a43c:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a440:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a442:	2b00      	cmp	r3, #0
    a444:	da02      	bge.n	a44c <_dtoa_r+0x7d4>
    a446:	f1b9 0f00 	cmp.w	r9, #0
    a44a:	d064      	beq.n	a516 <_dtoa_r+0x89e>
    a44c:	f8dd a020 	ldr.w	sl, [sp, #32]
    a450:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
    a454:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a458:	4620      	mov	r0, r4
    a45a:	4629      	mov	r1, r5
    a45c:	f7fe f962 	bl	8724 <__aeabi_ddiv>
    a460:	f7fe fdfe 	bl	9060 <__aeabi_d2iz>
    a464:	4606      	mov	r6, r0
    a466:	f7fd ffc9 	bl	83fc <__aeabi_i2d>
    a46a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a46e:	f7fe f82f 	bl	84d0 <__aeabi_dmul>
    a472:	4602      	mov	r2, r0
    a474:	4620      	mov	r0, r4
    a476:	f106 0430 	add.w	r4, r6, #48	; 0x30
    a47a:	460b      	mov	r3, r1
    a47c:	4629      	mov	r1, r5
    a47e:	f7fd fe6f 	bl	8160 <__aeabi_dsub>
    a482:	f80a 4b01 	strb.w	r4, [sl], #1
    a486:	9c08      	ldr	r4, [sp, #32]
    a488:	4602      	mov	r2, r0
    a48a:	460b      	mov	r3, r1
    a48c:	ebaa 0404 	sub.w	r4, sl, r4
    a490:	45a1      	cmp	r9, r4
    a492:	f040 8082 	bne.w	a59a <_dtoa_r+0x922>
    a496:	f7fd fe65 	bl	8164 <__adddf3>
    a49a:	4604      	mov	r4, r0
    a49c:	460d      	mov	r5, r1
    a49e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4a2:	f7fe fdbd 	bl	9020 <__aeabi_dcmpgt>
    a4a6:	2800      	cmp	r0, #0
    a4a8:	d165      	bne.n	a576 <_dtoa_r+0x8fe>
    a4aa:	4620      	mov	r0, r4
    a4ac:	4629      	mov	r1, r5
    a4ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    a4b2:	f7fe fd8d 	bl	8fd0 <__aeabi_dcmpeq>
    a4b6:	b108      	cbz	r0, a4bc <_dtoa_r+0x844>
    a4b8:	07f3      	lsls	r3, r6, #31
    a4ba:	d45c      	bmi.n	a576 <_dtoa_r+0x8fe>
    a4bc:	9903      	ldr	r1, [sp, #12]
    a4be:	4658      	mov	r0, fp
    a4c0:	f019 fa02 	bl	238c8 <_Bfree>
    a4c4:	2300      	movs	r3, #0
    a4c6:	3701      	adds	r7, #1
    a4c8:	f88a 3000 	strb.w	r3, [sl]
    a4cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
    a4ce:	601f      	str	r7, [r3, #0]
    a4d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a4d2:	2b00      	cmp	r3, #0
    a4d4:	f43f ac1c 	beq.w	9d10 <_dtoa_r+0x98>
    a4d8:	f8c3 a000 	str.w	sl, [r3]
    a4dc:	e418      	b.n	9d10 <_dtoa_r+0x98>
    a4de:	bf00      	nop
    a4e0:	40240000 	.word	0x40240000
    a4e4:	401c0000 	.word	0x401c0000
    a4e8:	40140000 	.word	0x40140000
    a4ec:	0002a7a0 	.word	0x0002a7a0
    a4f0:	3fe00000 	.word	0x3fe00000
    a4f4:	3ff00000 	.word	0x3ff00000
    a4f8:	4ba2      	ldr	r3, [pc, #648]	; (a784 <_dtoa_r+0xb0c>)
    a4fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
    a4fe:	e9d3 3400 	ldrd	r3, r4, [r3]
    a502:	e9cd 3406 	strd	r3, r4, [sp, #24]
    a506:	9b21      	ldr	r3, [sp, #132]	; 0x84
    a508:	2b00      	cmp	r3, #0
    a50a:	da9f      	bge.n	a44c <_dtoa_r+0x7d4>
    a50c:	f1b9 0f00 	cmp.w	r9, #0
    a510:	dc9c      	bgt.n	a44c <_dtoa_r+0x7d4>
    a512:	f47f aec3 	bne.w	a29c <_dtoa_r+0x624>
    a516:	2200      	movs	r2, #0
    a518:	4b9b      	ldr	r3, [pc, #620]	; (a788 <_dtoa_r+0xb10>)
    a51a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    a51e:	f7fd ffd7 	bl	84d0 <__aeabi_dmul>
    a522:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    a526:	f7fe fd71 	bl	900c <__aeabi_dcmpge>
    a52a:	4604      	mov	r4, r0
    a52c:	2800      	cmp	r0, #0
    a52e:	f47f aeb5 	bne.w	a29c <_dtoa_r+0x624>
    a532:	463e      	mov	r6, r7
    a534:	4625      	mov	r5, r4
    a536:	e0b4      	b.n	a6a2 <_dtoa_r+0xa2a>
    a538:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    a53c:	e9cd 3404 	strd	r3, r4, [sp, #16]
    a540:	9b15      	ldr	r3, [sp, #84]	; 0x54
    a542:	2b00      	cmp	r3, #0
    a544:	db01      	blt.n	a54a <_dtoa_r+0x8d2>
    a546:	2f0e      	cmp	r7, #14
    a548:	ddd6      	ble.n	a4f8 <_dtoa_r+0x880>
    a54a:	9a20      	ldr	r2, [sp, #128]	; 0x80
    a54c:	2a01      	cmp	r2, #1
    a54e:	dc36      	bgt.n	a5be <_dtoa_r+0x946>
    a550:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a552:	b382      	cbz	r2, a5b6 <_dtoa_r+0x93e>
    a554:	f203 4333 	addw	r3, r3, #1075	; 0x433
    a558:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    a55a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a55e:	9a06      	ldr	r2, [sp, #24]
    a560:	2101      	movs	r1, #1
    a562:	4658      	mov	r0, fp
    a564:	441a      	add	r2, r3
    a566:	9206      	str	r2, [sp, #24]
    a568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a56a:	441a      	add	r2, r3
    a56c:	920a      	str	r2, [sp, #40]	; 0x28
    a56e:	f019 fa15 	bl	2399c <__i2b>
    a572:	4605      	mov	r5, r0
    a574:	e586      	b.n	a084 <_dtoa_r+0x40c>
    a576:	463e      	mov	r6, r7
    a578:	4653      	mov	r3, sl
    a57a:	469a      	mov	sl, r3
    a57c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    a580:	2a39      	cmp	r2, #57	; 0x39
    a582:	d106      	bne.n	a592 <_dtoa_r+0x91a>
    a584:	9a08      	ldr	r2, [sp, #32]
    a586:	429a      	cmp	r2, r3
    a588:	d1f7      	bne.n	a57a <_dtoa_r+0x902>
    a58a:	2230      	movs	r2, #48	; 0x30
    a58c:	9908      	ldr	r1, [sp, #32]
    a58e:	3601      	adds	r6, #1
    a590:	700a      	strb	r2, [r1, #0]
    a592:	781a      	ldrb	r2, [r3, #0]
    a594:	3201      	adds	r2, #1
    a596:	701a      	strb	r2, [r3, #0]
    a598:	e738      	b.n	a40c <_dtoa_r+0x794>
    a59a:	2200      	movs	r2, #0
    a59c:	4b7b      	ldr	r3, [pc, #492]	; (a78c <_dtoa_r+0xb14>)
    a59e:	f7fd ff97 	bl	84d0 <__aeabi_dmul>
    a5a2:	2200      	movs	r2, #0
    a5a4:	2300      	movs	r3, #0
    a5a6:	4604      	mov	r4, r0
    a5a8:	460d      	mov	r5, r1
    a5aa:	f7fe fd11 	bl	8fd0 <__aeabi_dcmpeq>
    a5ae:	2800      	cmp	r0, #0
    a5b0:	f43f af50 	beq.w	a454 <_dtoa_r+0x7dc>
    a5b4:	e782      	b.n	a4bc <_dtoa_r+0x844>
    a5b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    a5b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    a5bc:	e7cc      	b.n	a558 <_dtoa_r+0x8e0>
    a5be:	f109 34ff 	add.w	r4, r9, #4294967295
    a5c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5c4:	42a3      	cmp	r3, r4
    a5c6:	db08      	blt.n	a5da <_dtoa_r+0x962>
    a5c8:	f1b9 0f00 	cmp.w	r9, #0
    a5cc:	eba3 0404 	sub.w	r4, r3, r4
    a5d0:	db0e      	blt.n	a5f0 <_dtoa_r+0x978>
    a5d2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5d6:	464b      	mov	r3, r9
    a5d8:	e7c1      	b.n	a55e <_dtoa_r+0x8e6>
    a5da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a5dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    a5de:	1ae3      	subs	r3, r4, r3
    a5e0:	940b      	str	r4, [sp, #44]	; 0x2c
    a5e2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    a5e6:	2400      	movs	r4, #0
    a5e8:	441a      	add	r2, r3
    a5ea:	464b      	mov	r3, r9
    a5ec:	920f      	str	r2, [sp, #60]	; 0x3c
    a5ee:	e7b6      	b.n	a55e <_dtoa_r+0x8e6>
    a5f0:	9b06      	ldr	r3, [sp, #24]
    a5f2:	eba3 0809 	sub.w	r8, r3, r9
    a5f6:	2300      	movs	r3, #0
    a5f8:	e7b1      	b.n	a55e <_dtoa_r+0x8e6>
    a5fa:	9e03      	ldr	r6, [sp, #12]
    a5fc:	e571      	b.n	a0e2 <_dtoa_r+0x46a>
    a5fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a600:	9903      	ldr	r1, [sp, #12]
    a602:	e570      	b.n	a0e6 <_dtoa_r+0x46e>
    a604:	9603      	str	r6, [sp, #12]
    a606:	e572      	b.n	a0ee <_dtoa_r+0x476>
    a608:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a60a:	2b01      	cmp	r3, #1
    a60c:	dc17      	bgt.n	a63e <_dtoa_r+0x9c6>
    a60e:	9b04      	ldr	r3, [sp, #16]
    a610:	b9ab      	cbnz	r3, a63e <_dtoa_r+0x9c6>
    a612:	9b05      	ldr	r3, [sp, #20]
    a614:	f3c3 0313 	ubfx	r3, r3, #0, #20
    a618:	b99b      	cbnz	r3, a642 <_dtoa_r+0x9ca>
    a61a:	9b05      	ldr	r3, [sp, #20]
    a61c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
    a620:	0d36      	lsrs	r6, r6, #20
    a622:	0536      	lsls	r6, r6, #20
    a624:	b136      	cbz	r6, a634 <_dtoa_r+0x9bc>
    a626:	9b06      	ldr	r3, [sp, #24]
    a628:	2601      	movs	r6, #1
    a62a:	3301      	adds	r3, #1
    a62c:	9306      	str	r3, [sp, #24]
    a62e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a630:	3301      	adds	r3, #1
    a632:	930a      	str	r3, [sp, #40]	; 0x28
    a634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a636:	2b00      	cmp	r3, #0
    a638:	f47f ad70 	bne.w	a11c <_dtoa_r+0x4a4>
    a63c:	960f      	str	r6, [sp, #60]	; 0x3c
    a63e:	2001      	movs	r0, #1
    a640:	e575      	b.n	a12e <_dtoa_r+0x4b6>
    a642:	2600      	movs	r6, #0
    a644:	e7f6      	b.n	a634 <_dtoa_r+0x9bc>
    a646:	f43f ad86 	beq.w	a156 <_dtoa_r+0x4de>
    a64a:	331c      	adds	r3, #28
    a64c:	9a06      	ldr	r2, [sp, #24]
    a64e:	441a      	add	r2, r3
    a650:	4498      	add	r8, r3
    a652:	9206      	str	r2, [sp, #24]
    a654:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a656:	441a      	add	r2, r3
    a658:	920a      	str	r2, [sp, #40]	; 0x28
    a65a:	e57c      	b.n	a156 <_dtoa_r+0x4de>
    a65c:	4603      	mov	r3, r0
    a65e:	e7f4      	b.n	a64a <_dtoa_r+0x9d2>
    a660:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a662:	2b00      	cmp	r3, #0
    a664:	dc2b      	bgt.n	a6be <_dtoa_r+0xa46>
    a666:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a668:	2b02      	cmp	r3, #2
    a66a:	dc09      	bgt.n	a680 <_dtoa_r+0xa08>
    a66c:	e027      	b.n	a6be <_dtoa_r+0xa46>
    a66e:	f1b9 0f00 	cmp.w	r9, #0
    a672:	dc1d      	bgt.n	a6b0 <_dtoa_r+0xa38>
    a674:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a676:	2b02      	cmp	r3, #2
    a678:	dd1a      	ble.n	a6b0 <_dtoa_r+0xa38>
    a67a:	463e      	mov	r6, r7
    a67c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a680:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a682:	2b00      	cmp	r3, #0
    a684:	f47f ae0c 	bne.w	a2a0 <_dtoa_r+0x628>
    a688:	4621      	mov	r1, r4
    a68a:	2205      	movs	r2, #5
    a68c:	4658      	mov	r0, fp
    a68e:	f019 f93d 	bl	2390c <__multadd>
    a692:	4601      	mov	r1, r0
    a694:	4604      	mov	r4, r0
    a696:	9803      	ldr	r0, [sp, #12]
    a698:	f01f faad 	bl	29bf6 <__mcmp>
    a69c:	2800      	cmp	r0, #0
    a69e:	f77f adff 	ble.w	a2a0 <_dtoa_r+0x628>
    a6a2:	f8dd a020 	ldr.w	sl, [sp, #32]
    a6a6:	2331      	movs	r3, #49	; 0x31
    a6a8:	3601      	adds	r6, #1
    a6aa:	f80a 3b01 	strb.w	r3, [sl], #1
    a6ae:	e5fb      	b.n	a2a8 <_dtoa_r+0x630>
    a6b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a6b2:	463e      	mov	r6, r7
    a6b4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
    a6b8:	2b00      	cmp	r3, #0
    a6ba:	f47f ad83 	bne.w	a1c4 <_dtoa_r+0x54c>
    a6be:	9f08      	ldr	r7, [sp, #32]
    a6c0:	4621      	mov	r1, r4
    a6c2:	9803      	ldr	r0, [sp, #12]
    a6c4:	f01f f978 	bl	299b8 <quorem>
    a6c8:	9b08      	ldr	r3, [sp, #32]
    a6ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a6d0:	f807 9b01 	strb.w	r9, [r7], #1
    a6d4:	1afb      	subs	r3, r7, r3
    a6d6:	429a      	cmp	r2, r3
    a6d8:	f340 80cb 	ble.w	a872 <_dtoa_r+0xbfa>
    a6dc:	2300      	movs	r3, #0
    a6de:	220a      	movs	r2, #10
    a6e0:	9903      	ldr	r1, [sp, #12]
    a6e2:	4658      	mov	r0, fp
    a6e4:	f019 f912 	bl	2390c <__multadd>
    a6e8:	9003      	str	r0, [sp, #12]
    a6ea:	e7e9      	b.n	a6c0 <_dtoa_r+0xa48>
    a6ec:	692a      	ldr	r2, [r5, #16]
    a6ee:	f105 010c 	add.w	r1, r5, #12
    a6f2:	300c      	adds	r0, #12
    a6f4:	3202      	adds	r2, #2
    a6f6:	0092      	lsls	r2, r2, #2
    a6f8:	f01e ffc3 	bl	29682 <memcpy>
    a6fc:	2201      	movs	r2, #1
    a6fe:	4639      	mov	r1, r7
    a700:	4658      	mov	r0, fp
    a702:	f019 fa65 	bl	23bd0 <__lshift>
    a706:	9b08      	ldr	r3, [sp, #32]
    a708:	46a8      	mov	r8, r5
    a70a:	4605      	mov	r5, r0
    a70c:	f103 0a01 	add.w	sl, r3, #1
    a710:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    a714:	4413      	add	r3, r2
    a716:	930a      	str	r3, [sp, #40]	; 0x28
    a718:	9b04      	ldr	r3, [sp, #16]
    a71a:	f003 0301 	and.w	r3, r3, #1
    a71e:	930b      	str	r3, [sp, #44]	; 0x2c
    a720:	f10a 33ff 	add.w	r3, sl, #4294967295
    a724:	4621      	mov	r1, r4
    a726:	9803      	ldr	r0, [sp, #12]
    a728:	9306      	str	r3, [sp, #24]
    a72a:	f01f f945 	bl	299b8 <quorem>
    a72e:	4641      	mov	r1, r8
    a730:	9009      	str	r0, [sp, #36]	; 0x24
    a732:	f100 0930 	add.w	r9, r0, #48	; 0x30
    a736:	9803      	ldr	r0, [sp, #12]
    a738:	f01f fa5d 	bl	29bf6 <__mcmp>
    a73c:	462a      	mov	r2, r5
    a73e:	4621      	mov	r1, r4
    a740:	4607      	mov	r7, r0
    a742:	4658      	mov	r0, fp
    a744:	f019 fab0 	bl	23ca8 <__mdiff>
    a748:	68c2      	ldr	r2, [r0, #12]
    a74a:	4601      	mov	r1, r0
    a74c:	b302      	cbz	r2, a790 <_dtoa_r+0xb18>
    a74e:	4658      	mov	r0, fp
    a750:	f019 f8ba 	bl	238c8 <_Bfree>
    a754:	2f00      	cmp	r7, #0
    a756:	da3a      	bge.n	a7ce <_dtoa_r+0xb56>
    a758:	2201      	movs	r2, #1
    a75a:	9903      	ldr	r1, [sp, #12]
    a75c:	4658      	mov	r0, fp
    a75e:	f019 fa37 	bl	23bd0 <__lshift>
    a762:	4621      	mov	r1, r4
    a764:	9003      	str	r0, [sp, #12]
    a766:	f01f fa46 	bl	29bf6 <__mcmp>
    a76a:	2800      	cmp	r0, #0
    a76c:	dc03      	bgt.n	a776 <_dtoa_r+0xafe>
    a76e:	d129      	bne.n	a7c4 <_dtoa_r+0xb4c>
    a770:	f019 0f01 	tst.w	r9, #1
    a774:	d026      	beq.n	a7c4 <_dtoa_r+0xb4c>
    a776:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a77a:	d11d      	bne.n	a7b8 <_dtoa_r+0xb40>
    a77c:	e032      	b.n	a7e4 <_dtoa_r+0xb6c>
    a77e:	4628      	mov	r0, r5
    a780:	e7c1      	b.n	a706 <_dtoa_r+0xa8e>
    a782:	bf00      	nop
    a784:	0002a7a0 	.word	0x0002a7a0
    a788:	40140000 	.word	0x40140000
    a78c:	40240000 	.word	0x40240000
    a790:	900e      	str	r0, [sp, #56]	; 0x38
    a792:	9803      	ldr	r0, [sp, #12]
    a794:	f01f fa2f 	bl	29bf6 <__mcmp>
    a798:	990e      	ldr	r1, [sp, #56]	; 0x38
    a79a:	900c      	str	r0, [sp, #48]	; 0x30
    a79c:	4658      	mov	r0, fp
    a79e:	f019 f893 	bl	238c8 <_Bfree>
    a7a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a7a4:	bb5a      	cbnz	r2, a7fe <_dtoa_r+0xb86>
    a7a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7a8:	b953      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a7ac:	b943      	cbnz	r3, a7c0 <_dtoa_r+0xb48>
    a7ae:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7b2:	d017      	beq.n	a7e4 <_dtoa_r+0xb6c>
    a7b4:	2f00      	cmp	r7, #0
    a7b6:	dd05      	ble.n	a7c4 <_dtoa_r+0xb4c>
    a7b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a7ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
    a7be:	e001      	b.n	a7c4 <_dtoa_r+0xb4c>
    a7c0:	2f00      	cmp	r7, #0
    a7c2:	da2a      	bge.n	a81a <_dtoa_r+0xba2>
    a7c4:	f8dd a018 	ldr.w	sl, [sp, #24]
    a7c8:	f80a 9b01 	strb.w	r9, [sl], #1
    a7cc:	e56e      	b.n	a2ac <_dtoa_r+0x634>
    a7ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a7d0:	433b      	orrs	r3, r7
    a7d2:	d104      	bne.n	a7de <_dtoa_r+0xb66>
    a7d4:	9b04      	ldr	r3, [sp, #16]
    a7d6:	f003 0301 	and.w	r3, r3, #1
    a7da:	2b00      	cmp	r3, #0
    a7dc:	d0bc      	beq.n	a758 <_dtoa_r+0xae0>
    a7de:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
    a7e2:	d136      	bne.n	a852 <_dtoa_r+0xbda>
    a7e4:	9f06      	ldr	r7, [sp, #24]
    a7e6:	2339      	movs	r3, #57	; 0x39
    a7e8:	f807 3b01 	strb.w	r3, [r7], #1
    a7ec:	46ba      	mov	sl, r7
    a7ee:	3f01      	subs	r7, #1
    a7f0:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
    a7f4:	2b39      	cmp	r3, #57	; 0x39
    a7f6:	d05a      	beq.n	a8ae <_dtoa_r+0xc36>
    a7f8:	3301      	adds	r3, #1
    a7fa:	703b      	strb	r3, [r7, #0]
    a7fc:	e556      	b.n	a2ac <_dtoa_r+0x634>
    a7fe:	2f00      	cmp	r7, #0
    a800:	db06      	blt.n	a810 <_dtoa_r+0xb98>
    a802:	9b20      	ldr	r3, [sp, #128]	; 0x80
    a804:	433b      	orrs	r3, r7
    a806:	d106      	bne.n	a816 <_dtoa_r+0xb9e>
    a808:	9b04      	ldr	r3, [sp, #16]
    a80a:	f003 0301 	and.w	r3, r3, #1
    a80e:	b913      	cbnz	r3, a816 <_dtoa_r+0xb9e>
    a810:	2a00      	cmp	r2, #0
    a812:	dca1      	bgt.n	a758 <_dtoa_r+0xae0>
    a814:	e7d6      	b.n	a7c4 <_dtoa_r+0xb4c>
    a816:	2a00      	cmp	r2, #0
    a818:	dce1      	bgt.n	a7de <_dtoa_r+0xb66>
    a81a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a81c:	4657      	mov	r7, sl
    a81e:	f80a 9c01 	strb.w	r9, [sl, #-1]
    a822:	4553      	cmp	r3, sl
    a824:	d02e      	beq.n	a884 <_dtoa_r+0xc0c>
    a826:	2300      	movs	r3, #0
    a828:	220a      	movs	r2, #10
    a82a:	9903      	ldr	r1, [sp, #12]
    a82c:	4658      	mov	r0, fp
    a82e:	f019 f86d 	bl	2390c <__multadd>
    a832:	45a8      	cmp	r8, r5
    a834:	9003      	str	r0, [sp, #12]
    a836:	f04f 0300 	mov.w	r3, #0
    a83a:	f04f 020a 	mov.w	r2, #10
    a83e:	4641      	mov	r1, r8
    a840:	4658      	mov	r0, fp
    a842:	d10b      	bne.n	a85c <_dtoa_r+0xbe4>
    a844:	f019 f862 	bl	2390c <__multadd>
    a848:	4680      	mov	r8, r0
    a84a:	4605      	mov	r5, r0
    a84c:	f10a 0a01 	add.w	sl, sl, #1
    a850:	e766      	b.n	a720 <_dtoa_r+0xaa8>
    a852:	f8dd a018 	ldr.w	sl, [sp, #24]
    a856:	f109 0901 	add.w	r9, r9, #1
    a85a:	e7b5      	b.n	a7c8 <_dtoa_r+0xb50>
    a85c:	f019 f856 	bl	2390c <__multadd>
    a860:	4629      	mov	r1, r5
    a862:	4680      	mov	r8, r0
    a864:	2300      	movs	r3, #0
    a866:	220a      	movs	r2, #10
    a868:	4658      	mov	r0, fp
    a86a:	f019 f84f 	bl	2390c <__multadd>
    a86e:	4605      	mov	r5, r0
    a870:	e7ec      	b.n	a84c <_dtoa_r+0xbd4>
    a872:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a874:	f04f 0800 	mov.w	r8, #0
    a878:	2b00      	cmp	r3, #0
    a87a:	bfcc      	ite	gt
    a87c:	461f      	movgt	r7, r3
    a87e:	2701      	movle	r7, #1
    a880:	9b08      	ldr	r3, [sp, #32]
    a882:	441f      	add	r7, r3
    a884:	2201      	movs	r2, #1
    a886:	9903      	ldr	r1, [sp, #12]
    a888:	4658      	mov	r0, fp
    a88a:	f019 f9a1 	bl	23bd0 <__lshift>
    a88e:	4621      	mov	r1, r4
    a890:	9003      	str	r0, [sp, #12]
    a892:	f01f f9b0 	bl	29bf6 <__mcmp>
    a896:	2800      	cmp	r0, #0
    a898:	dca8      	bgt.n	a7ec <_dtoa_r+0xb74>
    a89a:	d102      	bne.n	a8a2 <_dtoa_r+0xc2a>
    a89c:	f019 0f01 	tst.w	r9, #1
    a8a0:	d1a4      	bne.n	a7ec <_dtoa_r+0xb74>
    a8a2:	46ba      	mov	sl, r7
    a8a4:	f817 3d01 	ldrb.w	r3, [r7, #-1]!
    a8a8:	2b30      	cmp	r3, #48	; 0x30
    a8aa:	d0fa      	beq.n	a8a2 <_dtoa_r+0xc2a>
    a8ac:	e4fe      	b.n	a2ac <_dtoa_r+0x634>
    a8ae:	9b08      	ldr	r3, [sp, #32]
    a8b0:	42bb      	cmp	r3, r7
    a8b2:	d19b      	bne.n	a7ec <_dtoa_r+0xb74>
    a8b4:	2331      	movs	r3, #49	; 0x31
    a8b6:	9a08      	ldr	r2, [sp, #32]
    a8b8:	3601      	adds	r6, #1
    a8ba:	7013      	strb	r3, [r2, #0]
    a8bc:	e4f6      	b.n	a2ac <_dtoa_r+0x634>
    a8be:	9b24      	ldr	r3, [sp, #144]	; 0x90
    a8c0:	2b00      	cmp	r3, #0
    a8c2:	f47f aa20 	bne.w	9d06 <_dtoa_r+0x8e>
    a8c6:	4b01      	ldr	r3, [pc, #4]	; (a8cc <_dtoa_r+0xc54>)
    a8c8:	f7ff ba3f 	b.w	9d4a <_dtoa_r+0xd2>
    a8cc:	00030f33 	.word	0x00030f33

0000a8d0 <gpio_pin_get_dt>:
 *
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_get()
 */
static inline int gpio_pin_get_dt(const struct gpio_dt_spec *spec)
{
    a8d0:	4603      	mov	r3, r0
    a8d2:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8d4:	2401      	movs	r4, #1
    a8d6:	791b      	ldrb	r3, [r3, #4]
	return gpio_pin_get(spec->port, spec->pin);
    a8d8:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    a8da:	409c      	lsls	r4, r3
    a8dc:	6843      	ldr	r3, [r0, #4]
    a8de:	681b      	ldr	r3, [r3, #0]
    a8e0:	421c      	tst	r4, r3
    a8e2:	d10e      	bne.n	a902 <gpio_pin_get_dt+0x32>
    a8e4:	490e      	ldr	r1, [pc, #56]	; (a920 <gpio_pin_get_dt+0x50>)
    a8e6:	f240 43e4 	movw	r3, #1252	; 0x4e4
    a8ea:	4a0e      	ldr	r2, [pc, #56]	; (a924 <gpio_pin_get_dt+0x54>)
    a8ec:	480e      	ldr	r0, [pc, #56]	; (a928 <gpio_pin_get_dt+0x58>)
    a8ee:	f01a f962 	bl	24bb6 <assert_print>
    a8f2:	480e      	ldr	r0, [pc, #56]	; (a92c <gpio_pin_get_dt+0x5c>)
    a8f4:	f01a f95f 	bl	24bb6 <assert_print>
    a8f8:	f240 41e4 	movw	r1, #1252	; 0x4e4
    a8fc:	4809      	ldr	r0, [pc, #36]	; (a924 <gpio_pin_get_dt+0x54>)
    a8fe:	f01a f953 	bl	24ba8 <assert_post_action>
	const struct gpio_driver_data *const data =
    a902:	6905      	ldr	r5, [r0, #16]
	return api->port_get_raw(port, value);
    a904:	6883      	ldr	r3, [r0, #8]
    a906:	a901      	add	r1, sp, #4
    a908:	685b      	ldr	r3, [r3, #4]
    a90a:	4798      	blx	r3
	if (ret == 0) {
    a90c:	b930      	cbnz	r0, a91c <gpio_pin_get_dt+0x4c>
		*value ^= data->invert;
    a90e:	682a      	ldr	r2, [r5, #0]
    a910:	9b01      	ldr	r3, [sp, #4]
    a912:	4053      	eors	r3, r2
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
    a914:	4223      	tst	r3, r4
    a916:	bf14      	ite	ne
    a918:	2001      	movne	r0, #1
    a91a:	2000      	moveq	r0, #0
}
    a91c:	b003      	add	sp, #12
    a91e:	bd30      	pop	{r4, r5, pc}
    a920:	0002b50b 	.word	0x0002b50b
    a924:	0002b4da 	.word	0x0002b4da
    a928:	0002b549 	.word	0x0002b549
    a92c:	0002b566 	.word	0x0002b566

0000a930 <digital_0_call_back>:
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
	
}

//DIGITAL CALL BACK
void digital_0_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a930:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    a932:	f01d fd54 	bl	283de <sys_clock_cycle_get_32>
    a936:	4601      	mov	r1, r0
	printk("Digital 0 activated at %" PRIu32 "\n", k_cycle_get_32());
    a938:	4804      	ldr	r0, [pc, #16]	; (a94c <digital_0_call_back+0x1c>)
    a93a:	f019 ff7a 	bl	24832 <printk>
	if(digital_value[0]<=DIGITAL_0_LIMIT)digital_value[0]++;
    a93e:	4a04      	ldr	r2, [pc, #16]	; (a950 <digital_0_call_back+0x20>)
    a940:	8813      	ldrh	r3, [r2, #0]
    a942:	8813      	ldrh	r3, [r2, #0]
    a944:	3301      	adds	r3, #1
    a946:	b21b      	sxth	r3, r3
    a948:	8013      	strh	r3, [r2, #0]
}
    a94a:	bd08      	pop	{r3, pc}
    a94c:	0002b578 	.word	0x0002b578
    a950:	200214c8 	.word	0x200214c8

0000a954 <digital_1_call_back>:

void digital_1_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a954:	b508      	push	{r3, lr}
    a956:	f01d fd42 	bl	283de <sys_clock_cycle_get_32>
    a95a:	4601      	mov	r1, r0
	printk("Digital 1 activated at %" PRIu32 "\n", k_cycle_get_32());
    a95c:	4804      	ldr	r0, [pc, #16]	; (a970 <digital_1_call_back+0x1c>)
    a95e:	f019 ff68 	bl	24832 <printk>
	if(digital_value[1]<=DIGITAL_0_LIMIT)digital_value[1]++;
    a962:	4a04      	ldr	r2, [pc, #16]	; (a974 <digital_1_call_back+0x20>)
    a964:	8853      	ldrh	r3, [r2, #2]
    a966:	8853      	ldrh	r3, [r2, #2]
    a968:	3301      	adds	r3, #1
    a96a:	b21b      	sxth	r3, r3
    a96c:	8053      	strh	r3, [r2, #2]
}
    a96e:	bd08      	pop	{r3, pc}
    a970:	0002b593 	.word	0x0002b593
    a974:	200214c8 	.word	0x200214c8

0000a978 <digital_2_call_back>:

void digital_2_call_back(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    a978:	b508      	push	{r3, lr}
    a97a:	f01d fd30 	bl	283de <sys_clock_cycle_get_32>
    a97e:	4601      	mov	r1, r0
	printk("Digital 2 activated at %" PRIu32 "\n", k_cycle_get_32());
    a980:	4804      	ldr	r0, [pc, #16]	; (a994 <digital_2_call_back+0x1c>)
    a982:	f019 ff56 	bl	24832 <printk>
	if(digital_value[2]<=DIGITAL_0_LIMIT)digital_value[2]++;
    a986:	4a04      	ldr	r2, [pc, #16]	; (a998 <digital_2_call_back+0x20>)
    a988:	8893      	ldrh	r3, [r2, #4]
    a98a:	8893      	ldrh	r3, [r2, #4]
    a98c:	3301      	adds	r3, #1
    a98e:	b21b      	sxth	r3, r3
    a990:	8093      	strh	r3, [r2, #4]
}
    a992:	bd08      	pop	{r3, pc}
    a994:	0002b5ae 	.word	0x0002b5ae
    a998:	200214c8 	.word	0x200214c8

0000a99c <uart_2_work_handler>:
{
    a99c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf = k_malloc(sizeof(*buf));
    a99e:	2030      	movs	r0, #48	; 0x30
    a9a0:	f01e fe5a 	bl	29658 <k_malloc>
    a9a4:	4603      	mov	r3, r0
	if (buf) {
    a9a6:	b140      	cbz	r0, a9ba <uart_2_work_handler+0x1e>
		buf->len = 0;
    a9a8:	2200      	movs	r2, #0
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9aa:	1d01      	adds	r1, r0, #4
		buf->len = 0;
    a9ac:	8582      	strh	r2, [r0, #44]	; 0x2c
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9ae:	480b      	ldr	r0, [pc, #44]	; (a9dc <uart_2_work_handler+0x40>)
}
    a9b0:	b005      	add	sp, #20
    a9b2:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart_2, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9b6:	f019 bd64 	b.w	24482 <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART_2 receive buffer");
    a9ba:	4a09      	ldr	r2, [pc, #36]	; (a9e0 <uart_2_work_handler+0x44>)
    a9bc:	9000      	str	r0, [sp, #0]
    a9be:	e9cd 0201 	strd	r0, r2, [sp, #4]
    a9c2:	4908      	ldr	r1, [pc, #32]	; (a9e4 <uart_2_work_handler+0x48>)
    a9c4:	2202      	movs	r2, #2
    a9c6:	f019 fd4d 	bl	24464 <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9ca:	f240 6267 	movw	r2, #1639	; 0x667
    a9ce:	2300      	movs	r3, #0
    a9d0:	4805      	ldr	r0, [pc, #20]	; (a9e8 <uart_2_work_handler+0x4c>)
}
    a9d2:	b005      	add	sp, #20
    a9d4:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work_2, UART_WAIT_FOR_BUF_DELAY);
    a9d8:	f015 bf28 	b.w	2082c <k_work_reschedule>
    a9dc:	0002a060 	.word	0x0002a060
    a9e0:	0002b5c9 	.word	0x0002b5c9
    a9e4:	0002a668 	.word	0x0002a668
    a9e8:	20009110 	.word	0x20009110

0000a9ec <uart_work_handler>:
{
    a9ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	buf = k_malloc(sizeof(*buf));
    a9ee:	2030      	movs	r0, #48	; 0x30
    a9f0:	f01e fe32 	bl	29658 <k_malloc>
    a9f4:	4603      	mov	r3, r0
	if (buf) {
    a9f6:	b140      	cbz	r0, aa0a <uart_work_handler+0x1e>
		buf->len = 0;
    a9f8:	2200      	movs	r2, #0
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9fa:	1d01      	adds	r1, r0, #4
		buf->len = 0;
    a9fc:	8582      	strh	r2, [r0, #44]	; 0x2c
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    a9fe:	480b      	ldr	r0, [pc, #44]	; (aa2c <uart_work_handler+0x40>)
}
    aa00:	b005      	add	sp, #20
    aa02:	f85d eb04 	ldr.w	lr, [sp], #4
	uart_rx_enable(uart, buf->data, sizeof(buf->data), UART_WAIT_FOR_RX);
    aa06:	f019 bd3c 	b.w	24482 <uart_rx_enable.constprop.0>
		LOG_WRN("Not able to allocate UART receive buffer");
    aa0a:	4a09      	ldr	r2, [pc, #36]	; (aa30 <uart_work_handler+0x44>)
    aa0c:	9000      	str	r0, [sp, #0]
    aa0e:	e9cd 0201 	strd	r0, r2, [sp, #4]
    aa12:	4908      	ldr	r1, [pc, #32]	; (aa34 <uart_work_handler+0x48>)
    aa14:	2202      	movs	r2, #2
    aa16:	f019 fd25 	bl	24464 <z_log_msg_runtime_create.constprop.0>
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa1a:	f240 6267 	movw	r2, #1639	; 0x667
    aa1e:	2300      	movs	r3, #0
    aa20:	4805      	ldr	r0, [pc, #20]	; (aa38 <uart_work_handler+0x4c>)
}
    aa22:	b005      	add	sp, #20
    aa24:	f85d eb04 	ldr.w	lr, [sp], #4
		k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    aa28:	f015 bf00 	b.w	2082c <k_work_reschedule>
    aa2c:	0002a078 	.word	0x0002a078
    aa30:	0002b5f4 	.word	0x0002b5f4
    aa34:	0002a668 	.word	0x0002a668
    aa38:	20009140 	.word	0x20009140

0000aa3c <button3_thread>:

	}
}


void button3_thread(void){
    aa3c:	b570      	push	{r4, r5, r6, lr}
    uint32_t i;
	while(1){
		i=0;
		k_sem_take(&button_3,K_FOREVER);
    aa3e:	4e09      	ldr	r6, [pc, #36]	; (aa64 <button3_thread+0x28>)
	    while (i<=C_Buffer_Current_Position){
    aa40:	4d09      	ldr	r5, [pc, #36]	; (aa68 <button3_thread+0x2c>)
		k_sem_take(&button_3,K_FOREVER);
    aa42:	f04f 32ff 	mov.w	r2, #4294967295
    aa46:	f04f 33ff 	mov.w	r3, #4294967295
    aa4a:	4630      	mov	r0, r6
    aa4c:	f019 fd29 	bl	244a2 <k_sem_take.constprop.0.isra.0>
		i=0;
    aa50:	2400      	movs	r4, #0
	     print_current_position_cb(i);
    aa52:	4620      	mov	r0, r4
    aa54:	f001 fa58 	bl	bf08 <print_current_position_cb>
	    while (i<=C_Buffer_Current_Position){
    aa58:	682b      	ldr	r3, [r5, #0]
	     i++;
    aa5a:	3401      	adds	r4, #1
	    while (i<=C_Buffer_Current_Position){
    aa5c:	42a3      	cmp	r3, r4
    aa5e:	d3f0      	bcc.n	aa42 <button3_thread+0x6>
    aa60:	e7f7      	b.n	aa52 <button3_thread+0x16>
    aa62:	bf00      	nop
    aa64:	20008ae8 	.word	0x20008ae8
    aa68:	20020eb0 	.word	0x20020eb0

0000aa6c <button4_thread>:
		}
    }
}

void button4_thread(void){
    aa6c:	b570      	push	{r4, r5, r6, lr}
    aa6e:	b086      	sub	sp, #24
  //print ISADORA PENATI FERREIRA
    char Name[] = "ISADORA PENATI FERREIRA";
    aa70:	466a      	mov	r2, sp
    aa72:	4615      	mov	r5, r2
    aa74:	4b0c      	ldr	r3, [pc, #48]	; (aaa8 <button4_thread+0x3c>)
    aa76:	f103 0618 	add.w	r6, r3, #24
    aa7a:	4614      	mov	r4, r2
    aa7c:	6818      	ldr	r0, [r3, #0]
    aa7e:	6859      	ldr	r1, [r3, #4]
    aa80:	3308      	adds	r3, #8
    aa82:	c403      	stmia	r4!, {r0, r1}
    aa84:	42b3      	cmp	r3, r6
    aa86:	4622      	mov	r2, r4
    aa88:	d1f7      	bne.n	aa7a <button4_thread+0xe>
	*(packet_data+22) = 0x41;//A
  
    */
    
	while(1){
		k_sem_take(&button_test,K_FOREVER);
    aa8a:	4c08      	ldr	r4, [pc, #32]	; (aaac <button4_thread+0x40>)
    aa8c:	4620      	mov	r0, r4
    aa8e:	f04f 32ff 	mov.w	r2, #4294967295
    aa92:	f04f 33ff 	mov.w	r3, #4294967295
    aa96:	f019 fd04 	bl	244a2 <k_sem_take.constprop.0.isra.0>
    	bt_nus_send(NULL, Name,size);
    aa9a:	2218      	movs	r2, #24
    aa9c:	4629      	mov	r1, r5
    aa9e:	2000      	movs	r0, #0
    aaa0:	f005 f892 	bl	fbc8 <bt_nus_send>
	while(1){
    aaa4:	e7f2      	b.n	aa8c <button4_thread+0x20>
    aaa6:	bf00      	nop
    aaa8:	0002b61d 	.word	0x0002b61d
    aaac:	20008b00 	.word	0x20008b00

0000aab0 <write_memory_thread>:
void write_memory_thread(void){
    aab0:	b510      	push	{r4, lr}
		    k_sem_take(&save_memory,K_FOREVER);
    aab2:	4c07      	ldr	r4, [pc, #28]	; (aad0 <write_memory_thread+0x20>)
    aab4:	4620      	mov	r0, r4
    aab6:	f04f 32ff 	mov.w	r2, #4294967295
    aaba:	f04f 33ff 	mov.w	r3, #4294967295
    aabe:	f019 fcf0 	bl	244a2 <k_sem_take.constprop.0.isra.0>
		    flash_button2_counter();
    aac2:	f001 f837 	bl	bb34 <flash_button2_counter>
			print_current_position_cb_new(0);
    aac6:	2000      	movs	r0, #0
    aac8:	f001 fa74 	bl	bfb4 <print_current_position_cb_new>
	while(1){
    aacc:	e7f2      	b.n	aab4 <write_memory_thread+0x4>
    aace:	bf00      	nop
    aad0:	20008b30 	.word	0x20008b30

0000aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>:
static inline int gpio_pin_interrupt_configure_dt(const struct gpio_dt_spec *spec,
    aad4:	4603      	mov	r3, r0
    aad6:	b570      	push	{r4, r5, r6, lr}
	return gpio_pin_interrupt_configure(spec->port, spec->pin, flags);
    aad8:	6800      	ldr	r0, [r0, #0]
    aada:	7919      	ldrb	r1, [r3, #4]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aadc:	2301      	movs	r3, #1
    aade:	6845      	ldr	r5, [r0, #4]
    aae0:	408b      	lsls	r3, r1
    aae2:	682d      	ldr	r5, [r5, #0]
	const struct gpio_driver_api *api =
    aae4:	6882      	ldr	r2, [r0, #8]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aae6:	422b      	tst	r3, r5
	const struct gpio_driver_data *const data =
    aae8:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    aaea:	d10e      	bne.n	ab0a <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x36>
    aaec:	490e      	ldr	r1, [pc, #56]	; (ab28 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x54>)
    aaee:	f44f 731d 	mov.w	r3, #628	; 0x274
    aaf2:	4a0e      	ldr	r2, [pc, #56]	; (ab2c <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    aaf4:	480e      	ldr	r0, [pc, #56]	; (ab30 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x5c>)
    aaf6:	f01a f85e 	bl	24bb6 <assert_print>
    aafa:	480e      	ldr	r0, [pc, #56]	; (ab34 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x60>)
    aafc:	f01a f85b 	bl	24bb6 <assert_print>
    ab00:	f44f 711d 	mov.w	r1, #628	; 0x274
    ab04:	4809      	ldr	r0, [pc, #36]	; (ab2c <gpio_pin_interrupt_configure_dt.constprop.0.isra.0+0x58>)
    ab06:	f01a f84f 	bl	24ba8 <assert_post_action>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
    ab0a:	6824      	ldr	r4, [r4, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
    ab0c:	4223      	tst	r3, r4
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab0e:	6994      	ldr	r4, [r2, #24]
    ab10:	bf18      	it	ne
    ab12:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
    ab16:	46a4      	mov	ip, r4
}
    ab18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_interrupt_configure(port, pin, mode, trig);
    ab1c:	bf08      	it	eq
    ab1e:	f04f 6380 	moveq.w	r3, #67108864	; 0x4000000
    ab22:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
    ab26:	4760      	bx	ip
    ab28:	0002b50b 	.word	0x0002b50b
    ab2c:	0002b4da 	.word	0x0002b4da
    ab30:	0002b549 	.word	0x0002b549
    ab34:	0002b566 	.word	0x0002b566

0000ab38 <bt_addr_le_to_str.constprop.0.isra.0>:
 *  @param len Length of data to be copied to user string buffer. Refer to
 *  BT_ADDR_LE_STR_LEN about recommended value.
 *
 *  @return Number of successfully formatted bytes from binary address.
 */
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab38:	b570      	push	{r4, r5, r6, lr}
				    size_t len)
{
	char type[10];

	switch (addr->type) {
    ab3a:	7803      	ldrb	r3, [r0, #0]
static inline int bt_addr_le_to_str(const bt_addr_le_t *addr, char *str,
    ab3c:	b08a      	sub	sp, #40	; 0x28
    ab3e:	4604      	mov	r4, r0
    ab40:	460e      	mov	r6, r1
    ab42:	ad07      	add	r5, sp, #28
	switch (addr->type) {
    ab44:	2b03      	cmp	r3, #3
    ab46:	d820      	bhi.n	ab8a <bt_addr_le_to_str.constprop.0.isra.0+0x52>
    ab48:	e8df f003 	tbb	[pc, r3]
    ab4c:	1d1b1902 	.word	0x1d1b1902
	case BT_ADDR_LE_PUBLIC:
		strcpy(type, "public");
    ab50:	4911      	ldr	r1, [pc, #68]	; (ab98 <bt_addr_le_to_str.constprop.0.isra.0+0x60>)
		break;
	case BT_ADDR_LE_RANDOM:
		strcpy(type, "random");
    ab52:	4628      	mov	r0, r5
    ab54:	f01e fef7 	bl	29946 <strcpy>
	default:
		snprintk(type, sizeof(type), "0x%02x", addr->type);
		break;
	}

	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
    ab58:	9505      	str	r5, [sp, #20]
    ab5a:	7863      	ldrb	r3, [r4, #1]
    ab5c:	211e      	movs	r1, #30
    ab5e:	9304      	str	r3, [sp, #16]
    ab60:	78a3      	ldrb	r3, [r4, #2]
    ab62:	4630      	mov	r0, r6
    ab64:	9303      	str	r3, [sp, #12]
    ab66:	78e3      	ldrb	r3, [r4, #3]
    ab68:	4a0c      	ldr	r2, [pc, #48]	; (ab9c <bt_addr_le_to_str.constprop.0.isra.0+0x64>)
    ab6a:	9302      	str	r3, [sp, #8]
    ab6c:	7923      	ldrb	r3, [r4, #4]
    ab6e:	9301      	str	r3, [sp, #4]
    ab70:	7963      	ldrb	r3, [r4, #5]
    ab72:	9300      	str	r3, [sp, #0]
    ab74:	79a3      	ldrb	r3, [r4, #6]
    ab76:	f019 fe69 	bl	2484c <snprintk>
			addr->a.val[5], addr->a.val[4], addr->a.val[3],
			addr->a.val[2], addr->a.val[1], addr->a.val[0], type);
}
    ab7a:	b00a      	add	sp, #40	; 0x28
    ab7c:	bd70      	pop	{r4, r5, r6, pc}
		strcpy(type, "random");
    ab7e:	4908      	ldr	r1, [pc, #32]	; (aba0 <bt_addr_le_to_str.constprop.0.isra.0+0x68>)
    ab80:	e7e7      	b.n	ab52 <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "public-id");
    ab82:	4908      	ldr	r1, [pc, #32]	; (aba4 <bt_addr_le_to_str.constprop.0.isra.0+0x6c>)
    ab84:	e7e5      	b.n	ab52 <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		strcpy(type, "random-id");
    ab86:	4908      	ldr	r1, [pc, #32]	; (aba8 <bt_addr_le_to_str.constprop.0.isra.0+0x70>)
    ab88:	e7e3      	b.n	ab52 <bt_addr_le_to_str.constprop.0.isra.0+0x1a>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
    ab8a:	210a      	movs	r1, #10
    ab8c:	4628      	mov	r0, r5
    ab8e:	4a07      	ldr	r2, [pc, #28]	; (abac <bt_addr_le_to_str.constprop.0.isra.0+0x74>)
    ab90:	f019 fe5c 	bl	2484c <snprintk>
		break;
    ab94:	e7e0      	b.n	ab58 <bt_addr_le_to_str.constprop.0.isra.0+0x20>
    ab96:	bf00      	nop
    ab98:	0002b635 	.word	0x0002b635
    ab9c:	0002b657 	.word	0x0002b657
    aba0:	0002b63c 	.word	0x0002b63c
    aba4:	0002b643 	.word	0x0002b643
    aba8:	0002b64d 	.word	0x0002b64d
    abac:	0002ee04 	.word	0x0002ee04

0000abb0 <security_changed>:
{
    abb0:	b570      	push	{r4, r5, r6, lr}
    abb2:	4614      	mov	r4, r2
    abb4:	b08e      	sub	sp, #56	; 0x38
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abb6:	ae06      	add	r6, sp, #24
{
    abb8:	460d      	mov	r5, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    abba:	f01b fd24 	bl	26606 <bt_conn_get_dst>
    abbe:	4631      	mov	r1, r6
    abc0:	f7ff ffba 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	if (!err) {
    abc4:	b96c      	cbnz	r4, abe2 <security_changed+0x32>
		LOG_INF("Security changed: %s level %u", addr, level);
    abc6:	4b0e      	ldr	r3, [pc, #56]	; (ac00 <security_changed+0x50>)
    abc8:	2203      	movs	r2, #3
    abca:	e9cd 4301 	strd	r4, r3, [sp, #4]
    abce:	4620      	mov	r0, r4
    abd0:	4623      	mov	r3, r4
    abd2:	e9cd 6503 	strd	r6, r5, [sp, #12]
    abd6:	490b      	ldr	r1, [pc, #44]	; (ac04 <security_changed+0x54>)
    abd8:	9400      	str	r4, [sp, #0]
    abda:	f019 fc43 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    abde:	b00e      	add	sp, #56	; 0x38
    abe0:	bd70      	pop	{r4, r5, r6, pc}
		LOG_WRN("Security failed: %s level %u err %d", addr,
    abe2:	4b09      	ldr	r3, [pc, #36]	; (ac08 <security_changed+0x58>)
    abe4:	2202      	movs	r2, #2
    abe6:	9302      	str	r3, [sp, #8]
    abe8:	2300      	movs	r3, #0
    abea:	e9cd 5404 	strd	r5, r4, [sp, #16]
    abee:	4618      	mov	r0, r3
    abf0:	e9cd 3300 	strd	r3, r3, [sp]
    abf4:	4903      	ldr	r1, [pc, #12]	; (ac04 <security_changed+0x54>)
    abf6:	9603      	str	r6, [sp, #12]
    abf8:	f019 fc34 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    abfc:	e7ef      	b.n	abde <security_changed+0x2e>
    abfe:	bf00      	nop
    ac00:	0002b67a 	.word	0x0002b67a
    ac04:	0002a668 	.word	0x0002a668
    ac08:	0002b698 	.word	0x0002b698

0000ac0c <pairing_failed>:
{
    ac0c:	b530      	push	{r4, r5, lr}
    ac0e:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac10:	ad06      	add	r5, sp, #24
{
    ac12:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac14:	f01b fcf7 	bl	26606 <bt_conn_get_dst>
    ac18:	4629      	mov	r1, r5
    ac1a:	f7ff ff8d 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing failed conn: %s, reason %d", addr, reason);
    ac1e:	4b07      	ldr	r3, [pc, #28]	; (ac3c <pairing_failed+0x30>)
    ac20:	2203      	movs	r2, #3
    ac22:	9302      	str	r3, [sp, #8]
    ac24:	2300      	movs	r3, #0
    ac26:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac2a:	4618      	mov	r0, r3
    ac2c:	e9cd 3300 	strd	r3, r3, [sp]
    ac30:	4903      	ldr	r1, [pc, #12]	; (ac40 <pairing_failed+0x34>)
    ac32:	f019 fc17 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    ac36:	b00f      	add	sp, #60	; 0x3c
    ac38:	bd30      	pop	{r4, r5, pc}
    ac3a:	bf00      	nop
    ac3c:	0002b6bc 	.word	0x0002b6bc
    ac40:	0002a668 	.word	0x0002a668

0000ac44 <pairing_complete>:
{
    ac44:	b530      	push	{r4, r5, lr}
    ac46:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac48:	ad06      	add	r5, sp, #24
{
    ac4a:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac4c:	f01b fcdb 	bl	26606 <bt_conn_get_dst>
    ac50:	4629      	mov	r1, r5
    ac52:	f7ff ff71 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing completed: %s, bonded: %d", addr, bonded);
    ac56:	4b07      	ldr	r3, [pc, #28]	; (ac74 <pairing_complete+0x30>)
    ac58:	2203      	movs	r2, #3
    ac5a:	9302      	str	r3, [sp, #8]
    ac5c:	2300      	movs	r3, #0
    ac5e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    ac62:	4618      	mov	r0, r3
    ac64:	e9cd 3300 	strd	r3, r3, [sp]
    ac68:	4903      	ldr	r1, [pc, #12]	; (ac78 <pairing_complete+0x34>)
    ac6a:	f019 fbfb 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    ac6e:	b00f      	add	sp, #60	; 0x3c
    ac70:	bd30      	pop	{r4, r5, pc}
    ac72:	bf00      	nop
    ac74:	0002b6df 	.word	0x0002b6df
    ac78:	0002a668 	.word	0x0002a668

0000ac7c <auth_cancel>:
{
    ac7c:	b510      	push	{r4, lr}
    ac7e:	b08c      	sub	sp, #48	; 0x30
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    ac80:	ac04      	add	r4, sp, #16
    ac82:	f01b fcc0 	bl	26606 <bt_conn_get_dst>
    ac86:	4621      	mov	r1, r4
    ac88:	f7ff ff56 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Pairing cancelled: %s", addr);
    ac8c:	4b06      	ldr	r3, [pc, #24]	; (aca8 <auth_cancel+0x2c>)
    ac8e:	2203      	movs	r2, #3
    ac90:	9302      	str	r3, [sp, #8]
    ac92:	2300      	movs	r3, #0
    ac94:	4905      	ldr	r1, [pc, #20]	; (acac <auth_cancel+0x30>)
    ac96:	4618      	mov	r0, r3
    ac98:	e9cd 3300 	strd	r3, r3, [sp]
    ac9c:	9403      	str	r4, [sp, #12]
    ac9e:	f019 fbe1 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    aca2:	b00c      	add	sp, #48	; 0x30
    aca4:	bd10      	pop	{r4, pc}
    aca6:	bf00      	nop
    aca8:	0002b701 	.word	0x0002b701
    acac:	0002a668 	.word	0x0002a668

0000acb0 <auth_passkey_display>:
{
    acb0:	b530      	push	{r4, r5, lr}
    acb2:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acb4:	ad06      	add	r5, sp, #24
{
    acb6:	460c      	mov	r4, r1
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acb8:	f01b fca5 	bl	26606 <bt_conn_get_dst>
    acbc:	4629      	mov	r1, r5
    acbe:	f7ff ff3b 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    acc2:	4b07      	ldr	r3, [pc, #28]	; (ace0 <auth_passkey_display+0x30>)
    acc4:	2203      	movs	r2, #3
    acc6:	9302      	str	r3, [sp, #8]
    acc8:	2300      	movs	r3, #0
    acca:	e9cd 5403 	strd	r5, r4, [sp, #12]
    acce:	4618      	mov	r0, r3
    acd0:	e9cd 3300 	strd	r3, r3, [sp]
    acd4:	4903      	ldr	r1, [pc, #12]	; (ace4 <auth_passkey_display+0x34>)
    acd6:	f019 fbc5 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    acda:	b00f      	add	sp, #60	; 0x3c
    acdc:	bd30      	pop	{r4, r5, pc}
    acde:	bf00      	nop
    ace0:	0002b717 	.word	0x0002b717
    ace4:	0002a668 	.word	0x0002a668

0000ace8 <auth_passkey_confirm>:
{
    ace8:	b570      	push	{r4, r5, r6, lr}
    acea:	b08e      	sub	sp, #56	; 0x38
    acec:	460c      	mov	r4, r1
    acee:	4605      	mov	r5, r0
	auth_conn = bt_conn_ref(conn);
    acf0:	f009 f95c 	bl	13fac <bt_conn_ref>
    acf4:	4b11      	ldr	r3, [pc, #68]	; (ad3c <auth_passkey_confirm+0x54>)
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acf6:	ae06      	add	r6, sp, #24
	auth_conn = bt_conn_ref(conn);
    acf8:	6018      	str	r0, [r3, #0]
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    acfa:	4628      	mov	r0, r5
    acfc:	f01b fc83 	bl	26606 <bt_conn_get_dst>
    ad00:	4631      	mov	r1, r6
    ad02:	f7ff ff19 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Passkey for %s: %06u", addr, passkey);
    ad06:	e9cd 6403 	strd	r6, r4, [sp, #12]
    ad0a:	2400      	movs	r4, #0
    ad0c:	4d0c      	ldr	r5, [pc, #48]	; (ad40 <auth_passkey_confirm+0x58>)
    ad0e:	4b0d      	ldr	r3, [pc, #52]	; (ad44 <auth_passkey_confirm+0x5c>)
    ad10:	4629      	mov	r1, r5
    ad12:	4620      	mov	r0, r4
    ad14:	9302      	str	r3, [sp, #8]
    ad16:	2203      	movs	r2, #3
    ad18:	4623      	mov	r3, r4
    ad1a:	e9cd 4400 	strd	r4, r4, [sp]
    ad1e:	f019 fba1 	bl	24464 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("Press Button 1 to confirm, Button 2 to reject.");
    ad22:	4b09      	ldr	r3, [pc, #36]	; (ad48 <auth_passkey_confirm+0x60>)
    ad24:	2203      	movs	r2, #3
    ad26:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ad2a:	4629      	mov	r1, r5
    ad2c:	4623      	mov	r3, r4
    ad2e:	4620      	mov	r0, r4
    ad30:	9400      	str	r4, [sp, #0]
    ad32:	f019 fb97 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    ad36:	b00e      	add	sp, #56	; 0x38
    ad38:	bd70      	pop	{r4, r5, r6, pc}
    ad3a:	bf00      	nop
    ad3c:	20009d30 	.word	0x20009d30
    ad40:	0002a668 	.word	0x0002a668
    ad44:	0002b717 	.word	0x0002b717
    ad48:	0002b72c 	.word	0x0002b72c

0000ad4c <bt_receive_cb>:
{
    ad4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad50:	2400      	movs	r4, #0
{
    ad52:	4605      	mov	r5, r0
    ad54:	b088      	sub	sp, #32
    ad56:	460f      	mov	r7, r1
    ad58:	4616      	mov	r6, r2
	char addr[BT_ADDR_LE_STR_LEN] = {0};
    ad5a:	4621      	mov	r1, r4
    ad5c:	221a      	movs	r2, #26
    ad5e:	a801      	add	r0, sp, #4
    ad60:	9400      	str	r4, [sp, #0]
    ad62:	f01e fcc8 	bl	296f6 <memset>
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, ARRAY_SIZE(addr));
    ad66:	4628      	mov	r0, r5
    ad68:	f01b fc4d 	bl	26606 <bt_conn_get_dst>
    ad6c:	4669      	mov	r1, sp
    ad6e:	f7ff fee3 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	printf("Received data from: %s", addr);
    ad72:	4669      	mov	r1, sp
    ad74:	481d      	ldr	r0, [pc, #116]	; (adec <bt_receive_cb+0xa0>)
    ad76:	f018 fc3f 	bl	235f8 <iprintf>
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    ad7a:	f8df 8074 	ldr.w	r8, [pc, #116]	; adf0 <bt_receive_cb+0xa4>
			k_fifo_put(&fifo_uart_tx_data, tx);
    ad7e:	f8df 9074 	ldr.w	r9, [pc, #116]	; adf4 <bt_receive_cb+0xa8>
	for (uint16_t pos = 0; pos != len;) {
    ad82:	42b4      	cmp	r4, r6
    ad84:	d007      	beq.n	ad96 <bt_receive_cb+0x4a>
		struct uart_data_t *tx = k_malloc(sizeof(*tx));
    ad86:	2030      	movs	r0, #48	; 0x30
    ad88:	f01e fc66 	bl	29658 <k_malloc>
		if (!tx) {
    ad8c:	4605      	mov	r5, r0
    ad8e:	b928      	cbnz	r0, ad9c <bt_receive_cb+0x50>
			printf("Not able to allocate UART send data buffer");
    ad90:	4819      	ldr	r0, [pc, #100]	; (adf8 <bt_receive_cb+0xac>)
    ad92:	f018 fc31 	bl	235f8 <iprintf>
}
    ad96:	b008      	add	sp, #32
    ad98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if ((len - pos) > tx_data_size) {
    ad9c:	1b32      	subs	r2, r6, r4
    ad9e:	2a27      	cmp	r2, #39	; 0x27
			tx->len = tx_data_size;
    ada0:	bf8c      	ite	hi
    ada2:	2227      	movhi	r2, #39	; 0x27
			tx->len = (len - pos);
    ada4:	b292      	uxthls	r2, r2
		memcpy(tx->data, &data[pos], tx->len);
    ada6:	f100 0a04 	add.w	sl, r0, #4
    adaa:	8582      	strh	r2, [r0, #44]	; 0x2c
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    adac:	1939      	adds	r1, r7, r4
    adae:	4650      	mov	r0, sl
    adb0:	f01e fc67 	bl	29682 <memcpy>
		pos += tx->len;
    adb4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    adb6:	441c      	add	r4, r3
    adb8:	b2a4      	uxth	r4, r4
		if ((pos == len) && (data[len - 1] == '\r')) {
    adba:	42a6      	cmp	r6, r4
    adbc:	d109      	bne.n	add2 <bt_receive_cb+0x86>
    adbe:	19ba      	adds	r2, r7, r6
    adc0:	f812 2c01 	ldrb.w	r2, [r2, #-1]
    adc4:	2a0d      	cmp	r2, #13
    adc6:	d104      	bne.n	add2 <bt_receive_cb+0x86>
			tx->data[tx->len] = '\n';
    adc8:	210a      	movs	r1, #10
    adca:	18ea      	adds	r2, r5, r3
			tx->len++;
    adcc:	3301      	adds	r3, #1
			tx->data[tx->len] = '\n';
    adce:	7111      	strb	r1, [r2, #4]
			tx->len++;
    add0:	85ab      	strh	r3, [r5, #44]	; 0x2c
		err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    add2:	4651      	mov	r1, sl
    add4:	4640      	mov	r0, r8
    add6:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
    add8:	f019 fb5b 	bl	24492 <uart_tx.constprop.0>
		if (err) {
    addc:	2800      	cmp	r0, #0
    adde:	d0d0      	beq.n	ad82 <bt_receive_cb+0x36>
			k_fifo_put(&fifo_uart_tx_data, tx);
    ade0:	4629      	mov	r1, r5
    ade2:	4648      	mov	r0, r9
    ade4:	f01e fa84 	bl	292f0 <k_queue_append>
    ade8:	e7cb      	b.n	ad82 <bt_receive_cb+0x36>
    adea:	bf00      	nop
    adec:	0002b75b 	.word	0x0002b75b
    adf0:	0002a078 	.word	0x0002a078
    adf4:	20008b94 	.word	0x20008b94
    adf8:	0002b772 	.word	0x0002b772

0000adfc <gpio_pin_set_dt.isra.0>:
 *
 * @param spec GPIO specification from devicetree
 * @param value Value assigned to the pin.
 * @return a value from gpio_pin_set()
 */
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
    adfc:	4603      	mov	r3, r0
    adfe:	b510      	push	{r4, lr}
    ae00:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae02:	7919      	ldrb	r1, [r3, #4]
    ae04:	2301      	movs	r3, #1
{
	return gpio_pin_set(spec->port, spec->pin, value);
    ae06:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae08:	fa03 f101 	lsl.w	r1, r3, r1
    ae0c:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
    ae0e:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    ae10:	681b      	ldr	r3, [r3, #0]
    ae12:	4219      	tst	r1, r3
    ae14:	d10e      	bne.n	ae34 <gpio_pin_set_dt.isra.0+0x38>
    ae16:	490e      	ldr	r1, [pc, #56]	; (ae50 <gpio_pin_set_dt.isra.0+0x54>)
    ae18:	f240 533d 	movw	r3, #1341	; 0x53d
    ae1c:	4a0d      	ldr	r2, [pc, #52]	; (ae54 <gpio_pin_set_dt.isra.0+0x58>)
    ae1e:	480e      	ldr	r0, [pc, #56]	; (ae58 <gpio_pin_set_dt.isra.0+0x5c>)
    ae20:	f019 fec9 	bl	24bb6 <assert_print>
    ae24:	480d      	ldr	r0, [pc, #52]	; (ae5c <gpio_pin_set_dt.isra.0+0x60>)
    ae26:	f019 fec6 	bl	24bb6 <assert_print>
    ae2a:	f240 513d 	movw	r1, #1341	; 0x53d
    ae2e:	4809      	ldr	r0, [pc, #36]	; (ae54 <gpio_pin_set_dt.isra.0+0x58>)
    ae30:	f019 feba 	bl	24ba8 <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
    ae34:	6823      	ldr	r3, [r4, #0]
    ae36:	4219      	tst	r1, r3
    ae38:	d003      	beq.n	ae42 <gpio_pin_set_dt.isra.0+0x46>
	if (value != 0)	{
    ae3a:	b122      	cbz	r2, ae46 <gpio_pin_set_dt.isra.0+0x4a>
	return api->port_clear_bits_raw(port, pins);
    ae3c:	6883      	ldr	r3, [r0, #8]
    ae3e:	691b      	ldr	r3, [r3, #16]
    ae40:	e003      	b.n	ae4a <gpio_pin_set_dt.isra.0+0x4e>
	if (value != 0)	{
    ae42:	2a00      	cmp	r2, #0
    ae44:	d0fa      	beq.n	ae3c <gpio_pin_set_dt.isra.0+0x40>
	return api->port_set_bits_raw(port, pins);
    ae46:	6883      	ldr	r3, [r0, #8]
    ae48:	68db      	ldr	r3, [r3, #12]
}
    ae4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
    ae4e:	4718      	bx	r3
    ae50:	0002b50b 	.word	0x0002b50b
    ae54:	0002b4da 	.word	0x0002b4da
    ae58:	0002b549 	.word	0x0002b549
    ae5c:	0002b566 	.word	0x0002b566

0000ae60 <button_pressed_1>:
void button_pressed_1(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    ae60:	b508      	push	{r3, lr}
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    ae62:	4807      	ldr	r0, [pc, #28]	; (ae80 <button_pressed_1+0x20>)
    ae64:	f014 ff42 	bl	1fcec <z_impl_k_sem_give>
	gpio_pin_set_dt(LED4, ON);
    ae68:	2101      	movs	r1, #1
    ae6a:	4806      	ldr	r0, [pc, #24]	; (ae84 <button_pressed_1+0x24>)
    ae6c:	f7ff ffc6 	bl	adfc <gpio_pin_set_dt.isra.0>
    ae70:	f01d fab5 	bl	283de <sys_clock_cycle_get_32>
}
    ae74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    ae78:	4601      	mov	r1, r0
	printk("Button pressed 1 at %" PRIu32 "\n", k_cycle_get_32());
    ae7a:	4803      	ldr	r0, [pc, #12]	; (ae88 <button_pressed_1+0x28>)
    ae7c:	f019 bcd9 	b.w	24832 <printk>
    ae80:	20008b60 	.word	0x20008b60
    ae84:	0002a8f8 	.word	0x0002a8f8
    ae88:	0002b79d 	.word	0x0002b79d

0000ae8c <connected>:
{
    ae8c:	b570      	push	{r4, r5, r6, lr}
    ae8e:	4605      	mov	r5, r0
	if (err) {
    ae90:	460c      	mov	r4, r1
{
    ae92:	b08c      	sub	sp, #48	; 0x30
	if (err) {
    ae94:	b161      	cbz	r1, aeb0 <connected+0x24>
		LOG_ERR("Connection failed (err %u)", err);
    ae96:	4b14      	ldr	r3, [pc, #80]	; (aee8 <connected+0x5c>)
    ae98:	9103      	str	r1, [sp, #12]
    ae9a:	9302      	str	r3, [sp, #8]
    ae9c:	2300      	movs	r3, #0
    ae9e:	2201      	movs	r2, #1
    aea0:	4618      	mov	r0, r3
    aea2:	e9cd 3300 	strd	r3, r3, [sp]
    aea6:	4911      	ldr	r1, [pc, #68]	; (aeec <connected+0x60>)
    aea8:	f019 fadc 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    aeac:	b00c      	add	sp, #48	; 0x30
    aeae:	bd70      	pop	{r4, r5, r6, pc}
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    aeb0:	ae04      	add	r6, sp, #16
    aeb2:	f01b fba8 	bl	26606 <bt_conn_get_dst>
    aeb6:	4631      	mov	r1, r6
    aeb8:	f7ff fe3e 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Connected %s", addr);
    aebc:	4b0c      	ldr	r3, [pc, #48]	; (aef0 <connected+0x64>)
    aebe:	2203      	movs	r2, #3
    aec0:	4620      	mov	r0, r4
    aec2:	e9cd 4301 	strd	r4, r3, [sp, #4]
    aec6:	4909      	ldr	r1, [pc, #36]	; (aeec <connected+0x60>)
    aec8:	4623      	mov	r3, r4
    aeca:	9603      	str	r6, [sp, #12]
    aecc:	9400      	str	r4, [sp, #0]
    aece:	f019 fac9 	bl	24464 <z_log_msg_runtime_create.constprop.0>
	current_conn = bt_conn_ref(conn);
    aed2:	4628      	mov	r0, r5
    aed4:	f009 f86a 	bl	13fac <bt_conn_ref>
    aed8:	4b06      	ldr	r3, [pc, #24]	; (aef4 <connected+0x68>)
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aeda:	2101      	movs	r1, #1
	current_conn = bt_conn_ref(conn);
    aedc:	6018      	str	r0, [r3, #0]
    gpio_pin_set_dt(CON_STATUS_LED, ON);
    aede:	4806      	ldr	r0, [pc, #24]	; (aef8 <connected+0x6c>)
    aee0:	f7ff ff8c 	bl	adfc <gpio_pin_set_dt.isra.0>
    aee4:	e7e2      	b.n	aeac <connected+0x20>
    aee6:	bf00      	nop
    aee8:	0002b7b5 	.word	0x0002b7b5
    aeec:	0002a668 	.word	0x0002a668
    aef0:	0002b7d0 	.word	0x0002b7d0
    aef4:	20009d34 	.word	0x20009d34
    aef8:	0002a910 	.word	0x0002a910

0000aefc <disconnected>:
{
    aefc:	b530      	push	{r4, r5, lr}
    aefe:	460c      	mov	r4, r1
    af00:	b08f      	sub	sp, #60	; 0x3c
	bt_addr_le_to_str(bt_conn_get_dst(conn), addr, sizeof(addr));
    af02:	ad06      	add	r5, sp, #24
    af04:	f01b fb7f 	bl	26606 <bt_conn_get_dst>
    af08:	4629      	mov	r1, r5
    af0a:	f7ff fe15 	bl	ab38 <bt_addr_le_to_str.constprop.0.isra.0>
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af0e:	e9cd 5403 	strd	r5, r4, [sp, #12]
    af12:	2400      	movs	r4, #0
    af14:	4b0d      	ldr	r3, [pc, #52]	; (af4c <disconnected+0x50>)
	if (auth_conn) {
    af16:	4d0e      	ldr	r5, [pc, #56]	; (af50 <disconnected+0x54>)
	LOG_INF("Disconnected: %s (reason %u)", addr, reason);
    af18:	4620      	mov	r0, r4
    af1a:	9302      	str	r3, [sp, #8]
    af1c:	2203      	movs	r2, #3
    af1e:	4623      	mov	r3, r4
    af20:	e9cd 4400 	strd	r4, r4, [sp]
    af24:	490b      	ldr	r1, [pc, #44]	; (af54 <disconnected+0x58>)
    af26:	f019 fa9d 	bl	24464 <z_log_msg_runtime_create.constprop.0>
	if (auth_conn) {
    af2a:	6828      	ldr	r0, [r5, #0]
    af2c:	b110      	cbz	r0, af34 <disconnected+0x38>
		bt_conn_unref(auth_conn);
    af2e:	f009 f865 	bl	13ffc <bt_conn_unref>
		auth_conn = NULL;
    af32:	602c      	str	r4, [r5, #0]
	if (current_conn) {
    af34:	4c08      	ldr	r4, [pc, #32]	; (af58 <disconnected+0x5c>)
    af36:	6820      	ldr	r0, [r4, #0]
    af38:	b130      	cbz	r0, af48 <disconnected+0x4c>
		bt_conn_unref(current_conn);
    af3a:	f009 f85f 	bl	13ffc <bt_conn_unref>
		current_conn = NULL;
    af3e:	2100      	movs	r1, #0
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af40:	4806      	ldr	r0, [pc, #24]	; (af5c <disconnected+0x60>)
		current_conn = NULL;
    af42:	6021      	str	r1, [r4, #0]
		gpio_pin_set_dt(CON_STATUS_LED, OFF);
    af44:	f7ff ff5a 	bl	adfc <gpio_pin_set_dt.isra.0>
}
    af48:	b00f      	add	sp, #60	; 0x3c
    af4a:	bd30      	pop	{r4, r5, pc}
    af4c:	0002b7dd 	.word	0x0002b7dd
    af50:	20009d30 	.word	0x20009d30
    af54:	0002a668 	.word	0x0002a668
    af58:	20009d34 	.word	0x20009d34
    af5c:	0002a910 	.word	0x0002a910

0000af60 <gpio_pin_configure_dt.isra.0>:
static inline int gpio_pin_configure_dt(const struct gpio_dt_spec *spec,
    af60:	4603      	mov	r3, r0
    af62:	b570      	push	{r4, r5, r6, lr}
    af64:	460c      	mov	r4, r1
				  spec->dt_flags | extra_flags);
    af66:	88da      	ldrh	r2, [r3, #6]
	return gpio_pin_configure(spec->port,
    af68:	6800      	ldr	r0, [r0, #0]
				  spec->pin,
    af6a:	7919      	ldrb	r1, [r3, #4]
	return gpio_pin_configure(spec->port,
    af6c:	4322      	orrs	r2, r4
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af6e:	f002 0430 	and.w	r4, r2, #48	; 0x30
    af72:	2c30      	cmp	r4, #48	; 0x30
	struct gpio_driver_data *data =
    af74:	6905      	ldr	r5, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
    af76:	e9d0 3601 	ldrd	r3, r6, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
    af7a:	d10e      	bne.n	af9a <gpio_pin_configure_dt.isra.0+0x3a>
    af7c:	4925      	ldr	r1, [pc, #148]	; (b014 <gpio_pin_configure_dt.isra.0+0xb4>)
    af7e:	f240 23b7 	movw	r3, #695	; 0x2b7
    af82:	4a25      	ldr	r2, [pc, #148]	; (b018 <gpio_pin_configure_dt.isra.0+0xb8>)
    af84:	4825      	ldr	r0, [pc, #148]	; (b01c <gpio_pin_configure_dt.isra.0+0xbc>)
    af86:	f019 fe16 	bl	24bb6 <assert_print>
    af8a:	4825      	ldr	r0, [pc, #148]	; (b020 <gpio_pin_configure_dt.isra.0+0xc0>)
    af8c:	f019 fe13 	bl	24bb6 <assert_print>
    af90:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT((flags & GPIO_OUTPUT) != 0 || (flags & GPIO_SINGLE_ENDED) == 0,
    af94:	4820      	ldr	r0, [pc, #128]	; (b018 <gpio_pin_configure_dt.isra.0+0xb8>)
    af96:	f019 fe07 	bl	24ba8 <assert_post_action>
    af9a:	f002 1402 	and.w	r4, r2, #131074	; 0x20002
    af9e:	2c02      	cmp	r4, #2
    afa0:	d10c      	bne.n	afbc <gpio_pin_configure_dt.isra.0+0x5c>
    afa2:	4920      	ldr	r1, [pc, #128]	; (b024 <gpio_pin_configure_dt.isra.0+0xc4>)
    afa4:	f240 23bb 	movw	r3, #699	; 0x2bb
    afa8:	4a1b      	ldr	r2, [pc, #108]	; (b018 <gpio_pin_configure_dt.isra.0+0xb8>)
    afaa:	481c      	ldr	r0, [pc, #112]	; (b01c <gpio_pin_configure_dt.isra.0+0xbc>)
    afac:	f019 fe03 	bl	24bb6 <assert_print>
    afb0:	481d      	ldr	r0, [pc, #116]	; (b028 <gpio_pin_configure_dt.isra.0+0xc8>)
    afb2:	f019 fe00 	bl	24bb6 <assert_print>
    afb6:	f240 21bb 	movw	r1, #699	; 0x2bb
    afba:	e7eb      	b.n	af94 <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
    afbc:	f002 0406 	and.w	r4, r2, #6
    afc0:	2c04      	cmp	r4, #4
    afc2:	d109      	bne.n	afd8 <gpio_pin_configure_dt.isra.0+0x78>
    afc4:	4919      	ldr	r1, [pc, #100]	; (b02c <gpio_pin_configure_dt.isra.0+0xcc>)
    afc6:	f240 23bf 	movw	r3, #703	; 0x2bf
    afca:	4a13      	ldr	r2, [pc, #76]	; (b018 <gpio_pin_configure_dt.isra.0+0xb8>)
    afcc:	4813      	ldr	r0, [pc, #76]	; (b01c <gpio_pin_configure_dt.isra.0+0xbc>)
    afce:	f019 fdf2 	bl	24bb6 <assert_print>
    afd2:	f240 21bf 	movw	r1, #703	; 0x2bf
    afd6:	e7dd      	b.n	af94 <gpio_pin_configure_dt.isra.0+0x34>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
    afd8:	2401      	movs	r4, #1
    afda:	681b      	ldr	r3, [r3, #0]
    afdc:	408c      	lsls	r4, r1
    afde:	421c      	tst	r4, r3
    afe0:	d10c      	bne.n	affc <gpio_pin_configure_dt.isra.0+0x9c>
    afe2:	4913      	ldr	r1, [pc, #76]	; (b030 <gpio_pin_configure_dt.isra.0+0xd0>)
    afe4:	f240 23d2 	movw	r3, #722	; 0x2d2
    afe8:	4a0b      	ldr	r2, [pc, #44]	; (b018 <gpio_pin_configure_dt.isra.0+0xb8>)
    afea:	480c      	ldr	r0, [pc, #48]	; (b01c <gpio_pin_configure_dt.isra.0+0xbc>)
    afec:	f019 fde3 	bl	24bb6 <assert_print>
    aff0:	4810      	ldr	r0, [pc, #64]	; (b034 <gpio_pin_configure_dt.isra.0+0xd4>)
    aff2:	f019 fde0 	bl	24bb6 <assert_print>
    aff6:	f240 21d2 	movw	r1, #722	; 0x2d2
    affa:	e7cb      	b.n	af94 <gpio_pin_configure_dt.isra.0+0x34>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    affc:	682b      	ldr	r3, [r5, #0]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    affe:	f012 0f01 	tst.w	r2, #1
		data->invert |= (gpio_port_pins_t)BIT(pin);
    b002:	bf14      	ite	ne
    b004:	4323      	orrne	r3, r4
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    b006:	43a3      	biceq	r3, r4
    b008:	602b      	str	r3, [r5, #0]
	return api->pin_configure(port, pin, flags);
    b00a:	6833      	ldr	r3, [r6, #0]
}
    b00c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return api->pin_configure(port, pin, flags);
    b010:	4718      	bx	r3
    b012:	bf00      	nop
    b014:	0002b7fa 	.word	0x0002b7fa
    b018:	0002b4da 	.word	0x0002b4da
    b01c:	0002b549 	.word	0x0002b549
    b020:	0002b833 	.word	0x0002b833
    b024:	0002b870 	.word	0x0002b870
    b028:	0002b8a5 	.word	0x0002b8a5
    b02c:	0002b8f7 	.word	0x0002b8f7
    b030:	0002b50b 	.word	0x0002b50b
    b034:	0002b566 	.word	0x0002b566

0000b038 <adc_thread>:
}




void adc_thread(void){
    b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
{
	if (!spec->channel_cfg_dt_node_exists) {
		return -ENOTSUP;
	}

	seq->channels = BIT(spec->channel_id);
    b03c:	4e36      	ldr	r6, [pc, #216]	; (b118 <adc_thread+0xe0>)
	return z_impl_k_mutex_lock(mutex, timeout);
    b03e:	f8df a0dc 	ldr.w	sl, [pc, #220]	; b11c <adc_thread+0xe4>
    b042:	b085      	sub	sp, #20
	int err;
    

    while (1) {	
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b044:	4c36      	ldr	r4, [pc, #216]	; (b120 <adc_thread+0xe8>)
    b046:	2700      	movs	r7, #0
    b048:	46a3      	mov	fp, r4
			int32_t val_mv;

			(void)adc_sequence_init_dt(&adc_channels[i], &sequence);
            k_mutex_lock(&ad_ready, K_FOREVER);
			err = adc_read(adc_channels[i].dev, &sequence);
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b04a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; b124 <adc_thread+0xec>
	if (!spec->channel_cfg_dt_node_exists) {
    b04e:	7963      	ldrb	r3, [r4, #5]
    b050:	b13b      	cbz	r3, b062 <adc_thread+0x2a>
	seq->channels = BIT(spec->channel_id);
    b052:	2301      	movs	r3, #1
    b054:	7922      	ldrb	r2, [r4, #4]
    b056:	4093      	lsls	r3, r2
    b058:	6073      	str	r3, [r6, #4]
	seq->resolution = spec->resolution;
    b05a:	7c23      	ldrb	r3, [r4, #16]
    b05c:	7433      	strb	r3, [r6, #16]
	seq->oversampling = spec->oversampling;
    b05e:	7c63      	ldrb	r3, [r4, #17]
    b060:	7473      	strb	r3, [r6, #17]
    b062:	f04f 32ff 	mov.w	r2, #4294967295
    b066:	f04f 33ff 	mov.w	r3, #4294967295
    b06a:	4650      	mov	r0, sl
    b06c:	f014 fbdc 	bl	1f828 <z_impl_k_mutex_lock>
			err = adc_read(adc_channels[i].dev, &sequence);
    b070:	6825      	ldr	r5, [r4, #0]
	return api->read(dev, sequence);
    b072:	68ab      	ldr	r3, [r5, #8]
    b074:	4631      	mov	r1, r6
    b076:	4628      	mov	r0, r5
    b078:	685b      	ldr	r3, [r3, #4]
    b07a:	4798      	blx	r3
			adc_value[adc_channels[i].channel_id]=buf_adc;
    b07c:	7922      	ldrb	r2, [r4, #4]
    b07e:	f9b8 1000 	ldrsh.w	r1, [r8]
    b082:	4b29      	ldr	r3, [pc, #164]	; (b128 <adc_thread+0xf0>)
    b084:	9201      	str	r2, [sp, #4]
    b086:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			k_mutex_unlock(&ad_ready);

           if (flag==1){
    b08a:	f8df 90a0 	ldr.w	r9, [pc, #160]	; b12c <adc_thread+0xf4>
	return z_impl_k_mutex_unlock(mutex);
    b08e:	4650      	mov	r0, sl
    b090:	f014 fc9a 	bl	1f9c8 <z_impl_k_mutex_unlock>
    b094:	f8d9 3000 	ldr.w	r3, [r9]
    b098:	9a01      	ldr	r2, [sp, #4]
    b09a:	2b01      	cmp	r3, #1
    b09c:	d12d      	bne.n	b0fa <adc_thread+0xc2>
			printk("- %s, channel %d: ",adc_channels[i].dev->name,adc_channels[i].channel_id);
    b09e:	6829      	ldr	r1, [r5, #0]
    b0a0:	4823      	ldr	r0, [pc, #140]	; (b130 <adc_thread+0xf8>)
    b0a2:	f019 fbc6 	bl	24832 <printk>
			printk("%"PRId16, buf_adc);
    b0a6:	f9b8 1000 	ldrsh.w	r1, [r8]
    b0aa:	4822      	ldr	r0, [pc, #136]	; (b134 <adc_thread+0xfc>)
    b0ac:	f019 fbc1 	bl	24832 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b0b0:	7963      	ldrb	r3, [r4, #5]
			val_mv = buf_adc;
    b0b2:	f9b8 5000 	ldrsh.w	r5, [r8]
    b0b6:	b1e3      	cbz	r3, b0f2 <adc_thread+0xba>
	if (spec->channel_cfg.differential) {
    b0b8:	2114      	movs	r1, #20
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0ba:	79e3      	ldrb	r3, [r4, #7]
	if (spec->channel_cfg.differential) {
    b0bc:	fb01 b107 	mla	r1, r1, r7, fp
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    b0c0:	2b04      	cmp	r3, #4
	const struct adc_driver_api *api =
    b0c2:	bf0a      	itet	eq
    b0c4:	6823      	ldreq	r3, [r4, #0]
		vref_mv = spec->vref_mv;
    b0c6:	89e2      	ldrhne	r2, [r4, #14]
	return api->ref_internal;
    b0c8:	689b      	ldreq	r3, [r3, #8]
	if (spec->channel_cfg.differential) {
    b0ca:	7a89      	ldrb	r1, [r1, #10]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    b0cc:	bf08      	it	eq
    b0ce:	891a      	ldrheq	r2, [r3, #8]
	resolution = spec->resolution;
    b0d0:	7c23      	ldrb	r3, [r4, #16]
	int32_t adc_mv = *valp * ref_mv;
    b0d2:	436a      	muls	r2, r5
	if (spec->channel_cfg.differential) {
    b0d4:	0689      	lsls	r1, r1, #26
		resolution -= 1U;
    b0d6:	bf44      	itt	mi
    b0d8:	f103 33ff 	addmi.w	r3, r3, #4294967295
    b0dc:	b2db      	uxtbmi	r3, r3
	int ret = adc_gain_invert(gain, &adc_mv);
    b0de:	79a0      	ldrb	r0, [r4, #6]
    b0e0:	a903      	add	r1, sp, #12
    b0e2:	9301      	str	r3, [sp, #4]
	int32_t adc_mv = *valp * ref_mv;
    b0e4:	9203      	str	r2, [sp, #12]
	int ret = adc_gain_invert(gain, &adc_mv);
    b0e6:	f00e f9f1 	bl	194cc <adc_gain_invert>
	if (ret == 0) {
    b0ea:	b910      	cbnz	r0, b0f2 <adc_thread+0xba>
		*valp = (adc_mv >> resolution);
    b0ec:	9d03      	ldr	r5, [sp, #12]
    b0ee:	9b01      	ldr	r3, [sp, #4]
    b0f0:	411d      	asrs	r5, r3
			adc_raw_to_millivolts_dt(&adc_channels[i],&val_mv);
			printk(" = %"PRId32" mV\n", val_mv);
    b0f2:	4629      	mov	r1, r5
    b0f4:	4810      	ldr	r0, [pc, #64]	; (b138 <adc_thread+0x100>)
    b0f6:	f019 fb9c 	bl	24832 <printk>
		for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b0fa:	3701      	adds	r7, #1
    b0fc:	2f06      	cmp	r7, #6
    b0fe:	f104 0414 	add.w	r4, r4, #20
    b102:	d1a4      	bne.n	b04e <adc_thread+0x16>
		   }
			
		}
        flag=0;
    b104:	2300      	movs	r3, #0
		k_sleep(K_MSEC(100));
    b106:	f640 40cd 	movw	r0, #3277	; 0xccd
    b10a:	2100      	movs	r1, #0
        flag=0;
    b10c:	f8c9 3000 	str.w	r3, [r9]
		k_sleep(K_MSEC(100));
    b110:	f019 f9cf 	bl	244b2 <k_sleep.isra.0>
    while (1) {	
    b114:	e796      	b.n	b044 <adc_thread+0xc>
    b116:	bf00      	nop
    b118:	200083e4 	.word	0x200083e4
    b11c:	20009d7c 	.word	0x20009d7c
    b120:	0002a880 	.word	0x0002a880
    b124:	200214e8 	.word	0x200214e8
    b128:	200214d8 	.word	0x200214d8
    b12c:	20009d78 	.word	0x20009d78
    b130:	0002b92a 	.word	0x0002b92a
    b134:	0002b93d 	.word	0x0002b93d
    b138:	0002b941 	.word	0x0002b941

0000b13c <uart_cb>:
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data){
    b13c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	switch (evt->type) {
    b13e:	780b      	ldrb	r3, [r1, #0]
    b140:	2b05      	cmp	r3, #5
    b142:	d828      	bhi.n	b196 <uart_cb+0x5a>
    b144:	e8df f003 	tbb	[pc, r3]
    b148:	672b8f03 	.word	0x672b8f03
    b14c:	467f      	.short	0x467f
		if ((evt->data.tx.len == 0) ||
    b14e:	688b      	ldr	r3, [r1, #8]
    b150:	b30b      	cbz	r3, b196 <uart_cb+0x5a>
		    (!evt->data.tx.buf)) {
    b152:	6848      	ldr	r0, [r1, #4]
		if ((evt->data.tx.len == 0) ||
    b154:	b1f8      	cbz	r0, b196 <uart_cb+0x5a>
		if (aborted_buf) {
    b156:	4a4e      	ldr	r2, [pc, #312]	; (b290 <uart_cb+0x154>)
    b158:	6813      	ldr	r3, [r2, #0]
    b15a:	b1f3      	cbz	r3, b19a <uart_cb+0x5e>
			buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b15c:	1f18      	subs	r0, r3, #4
			aborted_buf = NULL;
    b15e:	2300      	movs	r3, #0
    b160:	6013      	str	r3, [r2, #0]
			aborted_len = 0;
    b162:	4a4c      	ldr	r2, [pc, #304]	; (b294 <uart_cb+0x158>)
    b164:	6013      	str	r3, [r2, #0]
		k_free(buf);
    b166:	f01e fa70 	bl	2964a <k_free>
	return z_impl_k_queue_get(queue, timeout);
    b16a:	2200      	movs	r2, #0
    b16c:	2300      	movs	r3, #0
    b16e:	484a      	ldr	r0, [pc, #296]	; (b298 <uart_cb+0x15c>)
    b170:	f014 fd52 	bl	1fc18 <z_impl_k_queue_get>
		if (!buf) {
    b174:	b178      	cbz	r0, b196 <uart_cb+0x5a>
		if (uart_tx(uart, buf->data, buf->len, SYS_FOREVER_MS)) {
    b176:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    b178:	1d01      	adds	r1, r0, #4
    b17a:	4848      	ldr	r0, [pc, #288]	; (b29c <uart_cb+0x160>)
    b17c:	f019 f989 	bl	24492 <uart_tx.constprop.0>
    b180:	b148      	cbz	r0, b196 <uart_cb+0x5a>
			LOG_WRN("Failed to send data over UART");
    b182:	4b47      	ldr	r3, [pc, #284]	; (b2a0 <uart_cb+0x164>)
    b184:	2202      	movs	r2, #2
    b186:	9302      	str	r3, [sp, #8]
    b188:	2300      	movs	r3, #0
    b18a:	4618      	mov	r0, r3
    b18c:	e9cd 3300 	strd	r3, r3, [sp]
    b190:	4944      	ldr	r1, [pc, #272]	; (b2a4 <uart_cb+0x168>)
			LOG_WRN("Not able to allocate UART receive buffer");
    b192:	f019 f967 	bl	24464 <z_log_msg_runtime_create.constprop.0>
}
    b196:	b004      	add	sp, #16
    b198:	bd10      	pop	{r4, pc}
			buf = CONTAINER_OF(evt->data.tx.buf, struct uart_data_t,
    b19a:	3804      	subs	r0, #4
    b19c:	e7e3      	b.n	b166 <uart_cb+0x2a>
		buf = CONTAINER_OF(evt->data.rx.buf, struct uart_data_t, data);
    b19e:	684a      	ldr	r2, [r1, #4]
		buf->len += evt->data.rx.len;
    b1a0:	68cb      	ldr	r3, [r1, #12]
    b1a2:	8d10      	ldrh	r0, [r2, #40]	; 0x28
    b1a4:	4403      	add	r3, r0
		if (disable_req) {
    b1a6:	4840      	ldr	r0, [pc, #256]	; (b2a8 <uart_cb+0x16c>)
		buf->len += evt->data.rx.len;
    b1a8:	b29b      	uxth	r3, r3
    b1aa:	8513      	strh	r3, [r2, #40]	; 0x28
		if (disable_req) {
    b1ac:	7802      	ldrb	r2, [r0, #0]
    b1ae:	2a00      	cmp	r2, #0
    b1b0:	d1f1      	bne.n	b196 <uart_cb+0x5a>
		if ((evt->data.rx.buf[buf->len - 1] == '\n') ||
    b1b2:	684a      	ldr	r2, [r1, #4]
    b1b4:	4413      	add	r3, r2
    b1b6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    b1ba:	2b0a      	cmp	r3, #10
    b1bc:	d001      	beq.n	b1c2 <uart_cb+0x86>
    b1be:	2b0d      	cmp	r3, #13
    b1c0:	d1e9      	bne.n	b196 <uart_cb+0x5a>
			disable_req = true;
    b1c2:	2301      	movs	r3, #1
    b1c4:	7003      	strb	r3, [r0, #0]
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
			(const struct uart_driver_api *)dev->api;

	return api->rx_disable(dev);
    b1c6:	4835      	ldr	r0, [pc, #212]	; (b29c <uart_cb+0x160>)
    b1c8:	6883      	ldr	r3, [r0, #8]
    b1ca:	695b      	ldr	r3, [r3, #20]
}
    b1cc:	b004      	add	sp, #16
    b1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b1d2:	4718      	bx	r3
		disable_req = false;
    b1d4:	2400      	movs	r4, #0
    b1d6:	4b34      	ldr	r3, [pc, #208]	; (b2a8 <uart_cb+0x16c>)
		buf = k_malloc(sizeof(*buf));
    b1d8:	2030      	movs	r0, #48	; 0x30
		disable_req = false;
    b1da:	701c      	strb	r4, [r3, #0]
		buf = k_malloc(sizeof(*buf));
    b1dc:	f01e fa3c 	bl	29658 <k_malloc>
    b1e0:	4603      	mov	r3, r0
		if (buf) {
    b1e2:	b138      	cbz	r0, b1f4 <uart_cb+0xb8>
			buf->len = 0;
    b1e4:	8584      	strh	r4, [r0, #44]	; 0x2c
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b1e6:	1d01      	adds	r1, r0, #4
    b1e8:	482c      	ldr	r0, [pc, #176]	; (b29c <uart_cb+0x160>)
}
    b1ea:	b004      	add	sp, #16
    b1ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_rx_enable(uart, buf->data, sizeof(buf->data),
    b1f0:	f019 b947 	b.w	24482 <uart_rx_enable.constprop.0>
			LOG_WRN("Not able to allocate UART receive buffer");
    b1f4:	4a2d      	ldr	r2, [pc, #180]	; (b2ac <uart_cb+0x170>)
    b1f6:	9000      	str	r0, [sp, #0]
    b1f8:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b1fc:	4929      	ldr	r1, [pc, #164]	; (b2a4 <uart_cb+0x168>)
    b1fe:	2202      	movs	r2, #2
    b200:	f019 f930 	bl	24464 <z_log_msg_runtime_create.constprop.0>
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b204:	f240 6267 	movw	r2, #1639	; 0x667
    b208:	2300      	movs	r3, #0
    b20a:	4829      	ldr	r0, [pc, #164]	; (b2b0 <uart_cb+0x174>)
}
    b20c:	b004      	add	sp, #16
    b20e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_work_reschedule(&uart_work, UART_WAIT_FOR_BUF_DELAY);
    b212:	f015 bb0b 	b.w	2082c <k_work_reschedule>
		buf = k_malloc(sizeof(*buf));
    b216:	2030      	movs	r0, #48	; 0x30
    b218:	f01e fa1e 	bl	29658 <k_malloc>
    b21c:	4603      	mov	r3, r0
		if (buf) {
    b21e:	b158      	cbz	r0, b238 <uart_cb+0xfc>
			buf->len = 0;
    b220:	2200      	movs	r2, #0
    b222:	8582      	strh	r2, [r0, #44]	; 0x2c
	return api->rx_buf_rsp(dev, buf, len);
    b224:	481d      	ldr	r0, [pc, #116]	; (b29c <uart_cb+0x160>)
    b226:	1d19      	adds	r1, r3, #4
    b228:	6882      	ldr	r2, [r0, #8]
    b22a:	6914      	ldr	r4, [r2, #16]
    b22c:	2228      	movs	r2, #40	; 0x28
    b22e:	4623      	mov	r3, r4
}
    b230:	b004      	add	sp, #16
    b232:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    b236:	4718      	bx	r3
			LOG_WRN("Not able to allocate UART receive buffer");
    b238:	4a1c      	ldr	r2, [pc, #112]	; (b2ac <uart_cb+0x170>)
    b23a:	491a      	ldr	r1, [pc, #104]	; (b2a4 <uart_cb+0x168>)
    b23c:	e9cd 0201 	strd	r0, r2, [sp, #4]
    b240:	9000      	str	r0, [sp, #0]
    b242:	2202      	movs	r2, #2
    b244:	e7a5      	b.n	b192 <uart_cb+0x56>
		buf = CONTAINER_OF(evt->data.rx_buf.buf, struct uart_data_t,
    b246:	684b      	ldr	r3, [r1, #4]
    b248:	1f19      	subs	r1, r3, #4
		if (buf->len > 0) {
    b24a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    b24c:	b12b      	cbz	r3, b25a <uart_cb+0x11e>
			k_fifo_put(&fifo_uart_rx_data, buf);
    b24e:	4819      	ldr	r0, [pc, #100]	; (b2b4 <uart_cb+0x178>)
}
    b250:	b004      	add	sp, #16
    b252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_fifo_put(&fifo_uart_rx_data, buf);
    b256:	f01e b84b 	b.w	292f0 <k_queue_append>
			k_free(buf);
    b25a:	4608      	mov	r0, r1
}
    b25c:	b004      	add	sp, #16
    b25e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			k_free(buf);
    b262:	f01e b9f2 	b.w	2964a <k_free>
		if (!aborted_buf) {
    b266:	4a0a      	ldr	r2, [pc, #40]	; (b290 <uart_cb+0x154>)
    b268:	6813      	ldr	r3, [r2, #0]
    b26a:	b90b      	cbnz	r3, b270 <uart_cb+0x134>
			aborted_buf = (uint8_t *)evt->data.tx.buf;
    b26c:	684b      	ldr	r3, [r1, #4]
    b26e:	6013      	str	r3, [r2, #0]
		aborted_len += evt->data.tx.len;
    b270:	4808      	ldr	r0, [pc, #32]	; (b294 <uart_cb+0x158>)
    b272:	688b      	ldr	r3, [r1, #8]
    b274:	6801      	ldr	r1, [r0, #0]
    b276:	440b      	add	r3, r1
		buf = CONTAINER_OF(aborted_buf, struct uart_data_t,
    b278:	6811      	ldr	r1, [r2, #0]
		aborted_len += evt->data.tx.len;
    b27a:	6003      	str	r3, [r0, #0]
			buf->len - aborted_len, SYS_FOREVER_MS);
    b27c:	8d0a      	ldrh	r2, [r1, #40]	; 0x28
		uart_tx(uart, &buf->data[aborted_len],
    b27e:	4807      	ldr	r0, [pc, #28]	; (b29c <uart_cb+0x160>)
    b280:	1ad2      	subs	r2, r2, r3
    b282:	4419      	add	r1, r3
}
    b284:	b004      	add	sp, #16
    b286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		uart_tx(uart, &buf->data[aborted_len],
    b28a:	f019 b902 	b.w	24492 <uart_tx.constprop.0>
    b28e:	bf00      	nop
    b290:	20009d2c 	.word	0x20009d2c
    b294:	20009d28 	.word	0x20009d28
    b298:	20008b94 	.word	0x20008b94
    b29c:	0002a078 	.word	0x0002a078
    b2a0:	0002b94b 	.word	0x0002b94b
    b2a4:	0002a668 	.word	0x0002a668
    b2a8:	20021506 	.word	0x20021506
    b2ac:	0002b5f4 	.word	0x0002b5f4
    b2b0:	20009140 	.word	0x20009140
    b2b4:	20008b78 	.word	0x20008b78

0000b2b8 <shoot_minute_save_thread>:
void shoot_minute_save_thread(void){
    b2b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return z_impl_k_uptime_ticks();
    b2bc:	f01e f8d6 	bl	2946c <z_impl_k_uptime_ticks>
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    b2c0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b2c4:	fba0 0302 	umull	r0, r3, r0, r2
    b2c8:	fb02 3101 	mla	r1, r2, r1, r3
    b2cc:	0bc0      	lsrs	r0, r0, #15
   uint64_t actual_time = k_uptime_get()/1000;
    b2ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b2d2:	2300      	movs	r3, #0
    b2d4:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    b2d8:	0bc9      	lsrs	r1, r1, #15
    b2da:	f7fd fdb9 	bl	8e50 <__aeabi_ldivmod>
    h = (actual_time/3600); 
    b2de:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b2e2:	2300      	movs	r3, #0
   uint64_t actual_time = k_uptime_get()/1000;
    b2e4:	460d      	mov	r5, r1
    b2e6:	4606      	mov	r6, r0
    h = (actual_time/3600); 
    b2e8:	f7fd fe02 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b2ec:	f44f 6361 	mov.w	r3, #3600	; 0xe10
    b2f0:	fb03 f100 	mul.w	r1, r3, r0
    b2f4:	1a70      	subs	r0, r6, r1
    b2f6:	eb65 71e1 	sbc.w	r1, r5, r1, asr #31
    b2fa:	223c      	movs	r2, #60	; 0x3c
    b2fc:	2300      	movs	r3, #0
    b2fe:	f7fd fdf7 	bl	8ef0 <__aeabi_uldivmod>
    b302:	4605      	mov	r5, r0
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b304:	4f22      	ldr	r7, [pc, #136]	; (b390 <shoot_minute_save_thread+0xd8>)
    b306:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
    b30a:	f01e f8af 	bl	2946c <z_impl_k_uptime_ticks>
    b30e:	fba0 4306 	umull	r4, r3, r0, r6
    b312:	fb06 3101 	mla	r1, r6, r1, r3
    b316:	0be4      	lsrs	r4, r4, #15
    actual_time = k_uptime_get()/1000;
    b318:	ea44 4041 	orr.w	r0, r4, r1, lsl #17
    b31c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b320:	2300      	movs	r3, #0
    b322:	0bc9      	lsrs	r1, r1, #15
    b324:	f7fd fd94 	bl	8e50 <__aeabi_ldivmod>
	h = (actual_time/3600); 
    b328:	f44f 6261 	mov.w	r2, #3600	; 0xe10
    b32c:	2300      	movs	r3, #0
    actual_time = k_uptime_get()/1000;
    b32e:	4604      	mov	r4, r0
    b330:	468a      	mov	sl, r1
	m = (actual_time -(3600*h))/60;
    b332:	f44f 6861 	mov.w	r8, #3600	; 0xe10
	h = (actual_time/3600); 
    b336:	f7fd fddb 	bl	8ef0 <__aeabi_uldivmod>
	m = (actual_time -(3600*h))/60;
    b33a:	fb08 f800 	mul.w	r8, r8, r0
	h = (actual_time/3600); 
    b33e:	4681      	mov	r9, r0
	m = (actual_time -(3600*h))/60;
    b340:	ebb4 0008 	subs.w	r0, r4, r8
    b344:	f04f 023c 	mov.w	r2, #60	; 0x3c
    b348:	eb6a 71e8 	sbc.w	r1, sl, r8, asr #31
    b34c:	2300      	movs	r3, #0
    b34e:	f7fd fdcf 	bl	8ef0 <__aeabi_uldivmod>
   if (m==(last_minute+1)){
    b352:	1c6a      	adds	r2, r5, #1
    b354:	4282      	cmp	r2, r0
    b356:	d1d8      	bne.n	b30a <shoot_minute_save_thread+0x52>
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b358:	233c      	movs	r3, #60	; 0x3c
        if (m==59){last_minute=-1;}
    b35a:	2a3b      	cmp	r2, #59	; 0x3b
    b35c:	bf14      	ite	ne
    b35e:	4615      	movne	r5, r2
    b360:	f04f 35ff 	moveq.w	r5, #4294967295
	s = (actual_time -(3600*h)-(m*60));
    b364:	eba4 0408 	sub.w	r4, r4, r8
		if (h==24){h=0;} // only up to 23:59:59h
    b368:	f1b9 0f18 	cmp.w	r9, #24
		printk("LOG Circular Buffer hh:mm:ss at %02d:%02d:%02d\n",h,m,s);
    b36c:	fb03 4312 	mls	r3, r3, r2, r4
    b370:	bf14      	ite	ne
    b372:	4649      	movne	r1, r9
    b374:	2100      	moveq	r1, #0
    b376:	4638      	mov	r0, r7
    b378:	f019 fa5b 	bl	24832 <printk>
        feed_circular_buffer();
    b37c:	f000 fc8a 	bl	bc94 <feed_circular_buffer>
		print_current_position_cb(C_Buffer_Current_Position);
    b380:	4b04      	ldr	r3, [pc, #16]	; (b394 <shoot_minute_save_thread+0xdc>)
    b382:	6818      	ldr	r0, [r3, #0]
    b384:	f000 fdc0 	bl	bf08 <print_current_position_cb>
		printk(" \n");
    b388:	4803      	ldr	r0, [pc, #12]	; (b398 <shoot_minute_save_thread+0xe0>)
    b38a:	f019 fa52 	bl	24832 <printk>
    b38e:	e7ba      	b.n	b306 <shoot_minute_save_thread+0x4e>
    b390:	0002b969 	.word	0x0002b969
    b394:	20020eb0 	.word	0x20020eb0
    b398:	0002beb8 	.word	0x0002beb8

0000b39c <ble_write_thread>:
{
    b39c:	b570      	push	{r4, r5, r6, lr}
	k_sem_take(&ble_init_ok, K_FOREVER);
    b39e:	f04f 32ff 	mov.w	r2, #4294967295
    b3a2:	f04f 33ff 	mov.w	r3, #4294967295
    b3a6:	480d      	ldr	r0, [pc, #52]	; (b3dc <ble_write_thread+0x40>)
    b3a8:	f019 f87b 	bl	244a2 <k_sem_take.constprop.0.isra.0>
	return z_impl_k_queue_get(queue, timeout);
    b3ac:	4d0c      	ldr	r5, [pc, #48]	; (b3e0 <ble_write_thread+0x44>)
			printk("Falha aqui- Failed to send data over BLE connection");
    b3ae:	4e0d      	ldr	r6, [pc, #52]	; (b3e4 <ble_write_thread+0x48>)
    b3b0:	f04f 32ff 	mov.w	r2, #4294967295
    b3b4:	f04f 33ff 	mov.w	r3, #4294967295
    b3b8:	4628      	mov	r0, r5
    b3ba:	f014 fc2d 	bl	1fc18 <z_impl_k_queue_get>
    b3be:	4604      	mov	r4, r0
		if (bt_nus_send(NULL, buf->data, buf->len)) {
    b3c0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    b3c2:	1d01      	adds	r1, r0, #4
    b3c4:	2000      	movs	r0, #0
    b3c6:	f004 fbff 	bl	fbc8 <bt_nus_send>
    b3ca:	b110      	cbz	r0, b3d2 <ble_write_thread+0x36>
			printk("Falha aqui- Failed to send data over BLE connection");
    b3cc:	4630      	mov	r0, r6
    b3ce:	f019 fa30 	bl	24832 <printk>
		k_free(buf);
    b3d2:	4620      	mov	r0, r4
    b3d4:	f01e f939 	bl	2964a <k_free>
	for (;;) {
    b3d8:	e7ea      	b.n	b3b0 <ble_write_thread+0x14>
    b3da:	bf00      	nop
    b3dc:	20008ad0 	.word	0x20008ad0
    b3e0:	20008b78 	.word	0x20008b78
    b3e4:	0002b999 	.word	0x0002b999

0000b3e8 <button_pressed_4>:
void button_pressed_4(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b3e8:	b508      	push	{r3, lr}
	z_impl_k_sem_give(sem);
    b3ea:	4805      	ldr	r0, [pc, #20]	; (b400 <button_pressed_4+0x18>)
    b3ec:	f014 fc7e 	bl	1fcec <z_impl_k_sem_give>
    b3f0:	f01c fff5 	bl	283de <sys_clock_cycle_get_32>
}
    b3f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b3f8:	4601      	mov	r1, r0
	printk("Button pressed 4 at %" PRIu32 "\n", k_cycle_get_32());
    b3fa:	4802      	ldr	r0, [pc, #8]	; (b404 <button_pressed_4+0x1c>)
    b3fc:	f019 ba19 	b.w	24832 <printk>
    b400:	20008b00 	.word	0x20008b00
    b404:	0002b9cd 	.word	0x0002b9cd

0000b408 <button_pressed_3>:
void button_pressed_3(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b408:	b508      	push	{r3, lr}
    b40a:	4805      	ldr	r0, [pc, #20]	; (b420 <button_pressed_3+0x18>)
    b40c:	f014 fc6e 	bl	1fcec <z_impl_k_sem_give>
    b410:	f01c ffe5 	bl	283de <sys_clock_cycle_get_32>
}
    b414:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b418:	4601      	mov	r1, r0
	printk("Button pressed 3 at %" PRIu32 "\n", k_cycle_get_32());
    b41a:	4802      	ldr	r0, [pc, #8]	; (b424 <button_pressed_3+0x1c>)
    b41c:	f019 ba09 	b.w	24832 <printk>
    b420:	20008ae8 	.word	0x20008ae8
    b424:	0002b9e5 	.word	0x0002b9e5

0000b428 <button_pressed_2>:
void button_pressed_2(const struct device *dev, struct gpio_callback *cb,uint32_t pins){
    b428:	b508      	push	{r3, lr}
    b42a:	4807      	ldr	r0, [pc, #28]	; (b448 <button_pressed_2+0x20>)
    b42c:	f014 fc5e 	bl	1fcec <z_impl_k_sem_give>
	gpio_pin_set_dt(LED3, ON);
    b430:	2101      	movs	r1, #1
    b432:	4806      	ldr	r0, [pc, #24]	; (b44c <button_pressed_2+0x24>)
    b434:	f7ff fce2 	bl	adfc <gpio_pin_set_dt.isra.0>
    b438:	f01c ffd1 	bl	283de <sys_clock_cycle_get_32>
}
    b43c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    b440:	4601      	mov	r1, r0
	printk("Button pressed 2 at %" PRIu32 "\n", k_cycle_get_32());
    b442:	4803      	ldr	r0, [pc, #12]	; (b450 <button_pressed_2+0x28>)
    b444:	f019 b9f5 	b.w	24832 <printk>
    b448:	20008b30 	.word	0x20008b30
    b44c:	0002a900 	.word	0x0002a900
    b450:	0002b9fd 	.word	0x0002b9fd

0000b454 <uart2_teste>:
void uart2_teste(void){
    b454:	b510      	push	{r4, lr}
   buf = k_malloc(sizeof(*buf));
    b456:	2030      	movs	r0, #48	; 0x30
    b458:	f01e f8fe 	bl	29658 <k_malloc>
    buf->data[0] = 0x41;
    b45c:	f244 2341 	movw	r3, #16961	; 0x4241
    buf->len=3;
    b460:	2203      	movs	r2, #3
    buf->data[0] = 0x41;
    b462:	8083      	strh	r3, [r0, #4]
	buf->data[2] = 0x43;
    b464:	2343      	movs	r3, #67	; 0x43
   buf = k_malloc(sizeof(*buf));
    b466:	4604      	mov	r4, r0
	buf->data[2] = 0x43;
    b468:	7183      	strb	r3, [r0, #6]
    buf->len=3;
    b46a:	8582      	strh	r2, [r0, #44]	; 0x2c
   uart_tx(uart_2, buf->data, buf->len, SYS_FOREVER_MS);
    b46c:	1d01      	adds	r1, r0, #4
    b46e:	4804      	ldr	r0, [pc, #16]	; (b480 <uart2_teste+0x2c>)
    b470:	f019 f80f 	bl	24492 <uart_tx.constprop.0>
   k_free(buf);
    b474:	4620      	mov	r0, r4
}
    b476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   k_free(buf);
    b47a:	f01e b8e6 	b.w	2964a <k_free>
    b47e:	bf00      	nop
    b480:	0002a060 	.word	0x0002a060

0000b484 <flash_init>:
void flash_init(void) {
    b484:	b570      	push	{r4, r5, r6, lr}
	fs.flash_device = NVS_PARTITION_DEVICE;
    b486:	4833      	ldr	r0, [pc, #204]	; (b554 <flash_init+0xd0>)
    b488:	4c33      	ldr	r4, [pc, #204]	; (b558 <flash_init+0xd4>)
    b48a:	62a0      	str	r0, [r4, #40]	; 0x28
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    b48c:	f01d feb7 	bl	291fe <z_device_is_ready>
	if (!device_is_ready(fs.flash_device)) {
    b490:	b930      	cbnz	r0, b4a0 <flash_init+0x1c>
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b492:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    b494:	4831      	ldr	r0, [pc, #196]	; (b55c <flash_init+0xd8>)
    b496:	6819      	ldr	r1, [r3, #0]
}
    b498:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash device %s is not ready\n", fs.flash_device->name);
    b49c:	f019 b9c9 	b.w	24832 <printk>
	fs.offset = NVS_PARTITION_OFFSET;
    b4a0:	2100      	movs	r1, #0
	rc = flash_get_page_info_by_offs(fs.flash_device, fs.offset, &info);
    b4a2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	fs.offset = NVS_PARTITION_OFFSET;
    b4a4:	6021      	str	r1, [r4, #0]
		union { uintptr_t x; struct flash_pages_info * val; } parm2 = { .val = info };
		return (int) arch_syscall_invoke3(parm0.x, parm1.x, parm2.x, K_SYSCALL_FLASH_GET_PAGE_INFO_BY_OFFS);
	}
#endif
	compiler_barrier();
	return z_impl_flash_get_page_info_by_offs(dev, offset, info);
    b4a6:	4d2e      	ldr	r5, [pc, #184]	; (b560 <flash_init+0xdc>)
    b4a8:	462a      	mov	r2, r5
    b4aa:	f01c fd46 	bl	27f3a <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    b4ae:	b120      	cbz	r0, b4ba <flash_init+0x36>
		printk("Unable to get page info\n");
    b4b0:	482c      	ldr	r0, [pc, #176]	; (b564 <flash_init+0xe0>)
}
    b4b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printk("Flash Init failed\n");
    b4b6:	f019 b9bc 	b.w	24832 <printk>
	fs.sector_size = info.size;
    b4ba:	686b      	ldr	r3, [r5, #4]
	rc = nvs_mount(&fs);
    b4bc:	4620      	mov	r0, r4
	fs.sector_size = info.size;
    b4be:	81a3      	strh	r3, [r4, #12]
	fs.sector_count = 2048U; //NUMBER OF SECTORS total 0X800000 BYTES
    b4c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
    b4c4:	81e3      	strh	r3, [r4, #14]
	rc = nvs_mount(&fs);
    b4c6:	f003 fad1 	bl	ea6c <nvs_mount>
	if (rc) {
    b4ca:	b108      	cbz	r0, b4d0 <flash_init+0x4c>
		printk("Flash Init failed\n");
    b4cc:	4826      	ldr	r0, [pc, #152]	; (b568 <flash_init+0xe4>)
    b4ce:	e7f0      	b.n	b4b2 <flash_init+0x2e>
	rc = nvs_read(&fs, BOOT_POSITION, &button2_counter, sizeof(button2_counter));
    b4d0:	4d26      	ldr	r5, [pc, #152]	; (b56c <flash_init+0xe8>)
    b4d2:	2304      	movs	r3, #4
    b4d4:	462a      	mov	r2, r5
    b4d6:	2101      	movs	r1, #1
    b4d8:	4620      	mov	r0, r4
    b4da:	f019 fd99 	bl	25010 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    b4de:	2800      	cmp	r0, #0
    b4e0:	dd21      	ble.n	b526 <flash_init+0xa2>
		printk("Id: %d, button2_counter: %d\n",
    b4e2:	2101      	movs	r1, #1
    b4e4:	682a      	ldr	r2, [r5, #0]
    b4e6:	4822      	ldr	r0, [pc, #136]	; (b570 <flash_init+0xec>)
    b4e8:	f019 f9a3 	bl	24832 <printk>
	rc = nvs_read(&fs, LOG_POSITION, &C_Buffer_Current_Position, sizeof(C_Buffer_Current_Position));
    b4ec:	4c21      	ldr	r4, [pc, #132]	; (b574 <flash_init+0xf0>)
    b4ee:	2304      	movs	r3, #4
    b4f0:	4622      	mov	r2, r4
    b4f2:	2102      	movs	r1, #2
    b4f4:	4818      	ldr	r0, [pc, #96]	; (b558 <flash_init+0xd4>)
    b4f6:	f019 fd8b 	bl	25010 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    b4fa:	2800      	cmp	r0, #0
    b4fc:	dd1e      	ble.n	b53c <flash_init+0xb8>
		printk("Id: %d, Current Position: %d\n",
    b4fe:	6822      	ldr	r2, [r4, #0]
    b500:	2102      	movs	r1, #2
    b502:	481d      	ldr	r0, [pc, #116]	; (b578 <flash_init+0xf4>)
    b504:	f019 f995 	bl	24832 <printk>
			if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS) C_Buffer_Free_Position=C_Buffer_Current_Position+1;
    b508:	4b1c      	ldr	r3, [pc, #112]	; (b57c <flash_init+0xf8>)
    b50a:	681a      	ldr	r2, [r3, #0]
    b50c:	f5b2 6fb4 	cmp.w	r2, #1440	; 0x5a0
    b510:	bf3e      	ittt	cc
    b512:	6822      	ldrcc	r2, [r4, #0]
    b514:	3201      	addcc	r2, #1
    b516:	601a      	strcc	r2, [r3, #0]
			if (C_Buffer_Free_Position == CIRCULAR_BUFFER_ELEMENTS) C_Buffer_Free_Position=0;
    b518:	681a      	ldr	r2, [r3, #0]
    b51a:	f5b2 6fb4 	cmp.w	r2, #1440	; 0x5a0
    b51e:	d101      	bne.n	b524 <flash_init+0xa0>
    b520:	2200      	movs	r2, #0
    b522:	601a      	str	r2, [r3, #0]
}
    b524:	bd70      	pop	{r4, r5, r6, pc}
		printk("No Reboot counter found, adding it at id %d\n",
    b526:	2101      	movs	r1, #1
    b528:	4815      	ldr	r0, [pc, #84]	; (b580 <flash_init+0xfc>)
    b52a:	f019 f982 	bl	24832 <printk>
		(void)nvs_write(&fs, BOOT_POSITION, &button2_counter,
    b52e:	2304      	movs	r3, #4
    b530:	462a      	mov	r2, r5
    b532:	2101      	movs	r1, #1
    b534:	4620      	mov	r0, r4
    b536:	f003 fc6b 	bl	ee10 <nvs_write>
    b53a:	e7d7      	b.n	b4ec <flash_init+0x68>
		printk("Current Position counter found, adding it at id %d\n",
    b53c:	2102      	movs	r1, #2
    b53e:	4811      	ldr	r0, [pc, #68]	; (b584 <flash_init+0x100>)
    b540:	f019 f977 	bl	24832 <printk>
		(void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    b544:	4622      	mov	r2, r4
}
    b546:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		(void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    b54a:	2304      	movs	r3, #4
    b54c:	2102      	movs	r1, #2
    b54e:	4802      	ldr	r0, [pc, #8]	; (b558 <flash_init+0xd4>)
    b550:	f003 bc5e 	b.w	ee10 <nvs_write>
    b554:	0002a108 	.word	0x0002a108
    b558:	20009d48 	.word	0x20009d48
    b55c:	0002ba15 	.word	0x0002ba15
    b560:	20009d3c 	.word	0x20009d3c
    b564:	0002ba33 	.word	0x0002ba33
    b568:	0002ba4c 	.word	0x0002ba4c
    b56c:	20009d38 	.word	0x20009d38
    b570:	0002ba5f 	.word	0x0002ba5f
    b574:	20020eb0 	.word	0x20020eb0
    b578:	0002baa9 	.word	0x0002baa9
    b57c:	20020eb4 	.word	0x20020eb4
    b580:	0002ba7c 	.word	0x0002ba7c
    b584:	0002bac7 	.word	0x0002bac7

0000b588 <send_bluetooth>:
{
    b588:	b084      	sub	sp, #16
    b58a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b58e:	ac06      	add	r4, sp, #24
    b590:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b594:	203d      	movs	r0, #61	; 0x3d
    uint32_t comprimento=buf.len;
    b596:	f8bd 67f0 	ldrh.w	r6, [sp, #2032]	; 0x7f0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b59a:	f01e f85d 	bl	29658 <k_malloc>
    int k=0;
    b59e:	2400      	movs	r4, #0
	packet_data = k_malloc(BLE_NUS_MAX_DATA_LEN);
    b5a0:	4605      	mov	r5, r0
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b5a2:	f8df 8054 	ldr.w	r8, [pc, #84]	; b5f8 <send_bluetooth+0x70>
    while(k<comprimento-1){
    b5a6:	1e77      	subs	r7, r6, #1
    b5a8:	42a7      	cmp	r7, r4
    b5aa:	d91d      	bls.n	b5e8 <send_bluetooth+0x60>
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b5ac:	42b4      	cmp	r4, r6
    b5ae:	d301      	bcc.n	b5b4 <send_bluetooth+0x2c>
    b5b0:	2200      	movs	r2, #0
    b5b2:	e00f      	b.n	b5d4 <send_bluetooth+0x4c>
    b5b4:	2200      	movs	r2, #0
    b5b6:	1e6b      	subs	r3, r5, #1
       data[small_pkt]=buf.data[k];
    b5b8:	f104 0118 	add.w	r1, r4, #24
    b5bc:	4469      	add	r1, sp
       small_pkt++;
    b5be:	3201      	adds	r2, #1
	   *(packet_data+small_pkt) = buf.data[k];
    b5c0:	7909      	ldrb	r1, [r1, #4]
       small_pkt++;
    b5c2:	b292      	uxth	r2, r2
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b5c4:	2a3d      	cmp	r2, #61	; 0x3d
	   *(packet_data+small_pkt) = buf.data[k];
    b5c6:	f803 1f01 	strb.w	r1, [r3, #1]!
       k++;
    b5ca:	f104 0401 	add.w	r4, r4, #1
      while (small_pkt<BLE_NUS_MAX_DATA_LEN && k < comprimento  ){
    b5ce:	d001      	beq.n	b5d4 <send_bluetooth+0x4c>
    b5d0:	42a6      	cmp	r6, r4
    b5d2:	d8f1      	bhi.n	b5b8 <send_bluetooth+0x30>
           if (bt_nus_send(NULL, packet_data ,small_pkt)) {
    b5d4:	4629      	mov	r1, r5
    b5d6:	2000      	movs	r0, #0
    b5d8:	f004 faf6 	bl	fbc8 <bt_nus_send>
    b5dc:	2800      	cmp	r0, #0
    b5de:	d0e3      	beq.n	b5a8 <send_bluetooth+0x20>
		    	printk("FALHA - ATIVE A RECEPCAO BLUETOOTH ");
    b5e0:	4640      	mov	r0, r8
    b5e2:	f019 f926 	bl	24832 <printk>
    b5e6:	e7df      	b.n	b5a8 <send_bluetooth+0x20>
     k_free(packet_data);
    b5e8:	4628      	mov	r0, r5
    b5ea:	f01e f82e 	bl	2964a <k_free>
}
    b5ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    b5f2:	2000      	movs	r0, #0
    b5f4:	b004      	add	sp, #16
    b5f6:	4770      	bx	lr
    b5f8:	0002bafb 	.word	0x0002bafb

0000b5fc <send_protobuf_thread>:
void send_protobuf_thread(void){
    b5fc:	b510      	push	{r4, lr}
		    k_sem_take(&send_proto,K_FOREVER);
    b5fe:	4c05      	ldr	r4, [pc, #20]	; (b614 <send_protobuf_thread+0x18>)
    b600:	f04f 32ff 	mov.w	r2, #4294967295
    b604:	f04f 33ff 	mov.w	r3, #4294967295
    b608:	4620      	mov	r0, r4
    b60a:	f018 ff4a 	bl	244a2 <k_sem_take.constprop.0.isra.0>
		    send_protobuf();
    b60e:	f018 ff52 	bl	244b6 <send_protobuf>
   while(1){
    b612:	e7f5      	b.n	b600 <send_protobuf_thread+0x4>
    b614:	20008b60 	.word	0x20008b60

0000b618 <configure_all_buttons>:
void configure_all_buttons(void){
    b618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(BUTTON1_ADR, GPIO_INPUT);
    b61a:	4c30      	ldr	r4, [pc, #192]	; (b6dc <configure_all_buttons+0xc4>)
    b61c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b620:	4620      	mov	r0, r4
    b622:	f7ff fc9d 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b626:	4620      	mov	r0, r4
    b628:	f7ff fa54 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
    b62c:	492c      	ldr	r1, [pc, #176]	; (b6e0 <configure_all_buttons+0xc8>)
    b62e:	4b2d      	ldr	r3, [pc, #180]	; (b6e4 <configure_all_buttons+0xcc>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b630:	4c2d      	ldr	r4, [pc, #180]	; (b6e8 <configure_all_buttons+0xd0>)
    b632:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b634:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    b638:	4620      	mov	r0, r4
    b63a:	608b      	str	r3, [r1, #8]
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b63c:	4d2b      	ldr	r5, [pc, #172]	; (b6ec <configure_all_buttons+0xd4>)
 gpio_add_callback(BUTTON1.port, BUTTON1_CB);
    b63e:	f018 ff32 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b642:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b644:	4f2a      	ldr	r7, [pc, #168]	; (b6f0 <configure_all_buttons+0xd8>)
 printk("Set up button at %s pin %d\n", BUTTON1.port->name, BUTTON1.pin);
    b646:	2217      	movs	r2, #23
    b648:	4631      	mov	r1, r6
    b64a:	4628      	mov	r0, r5
    b64c:	f019 f8f1 	bl	24832 <printk>
 gpio_pin_configure_dt(BUTTON2_ADR, GPIO_INPUT);
    b650:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b654:	4638      	mov	r0, r7
    b656:	f7ff fc83 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b65a:	4638      	mov	r0, r7
    b65c:	f7ff fa3a 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b660:	4924      	ldr	r1, [pc, #144]	; (b6f4 <configure_all_buttons+0xdc>)
    b662:	4b25      	ldr	r3, [pc, #148]	; (b6f8 <configure_all_buttons+0xe0>)
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b664:	4620      	mov	r0, r4
    b666:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b668:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b66c:	4f23      	ldr	r7, [pc, #140]	; (b6fc <configure_all_buttons+0xe4>)
    b66e:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON2.port, BUTTON2_CB);
    b670:	f018 ff19 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON2.port->name, BUTTON2.pin);
    b674:	2218      	movs	r2, #24
    b676:	4631      	mov	r1, r6
    b678:	4628      	mov	r0, r5
    b67a:	f019 f8da 	bl	24832 <printk>
 gpio_pin_configure_dt(BUTTON3_ADR, GPIO_INPUT);
    b67e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b682:	4638      	mov	r0, r7
    b684:	f7ff fc6c 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON3_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b688:	4638      	mov	r0, r7
    b68a:	f7ff fa23 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b68e:	491c      	ldr	r1, [pc, #112]	; (b700 <configure_all_buttons+0xe8>)
    b690:	4b1c      	ldr	r3, [pc, #112]	; (b704 <configure_all_buttons+0xec>)
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b692:	4620      	mov	r0, r4
    b694:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b696:	f44f 7380 	mov.w	r3, #256	; 0x100
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b69a:	4f1b      	ldr	r7, [pc, #108]	; (b708 <configure_all_buttons+0xf0>)
    b69c:	608b      	str	r3, [r1, #8]
 gpio_add_callback(BUTTON3.port, BUTTON3_CB);
    b69e:	f018 ff02 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON3.port->name, BUTTON3.pin);
    b6a2:	2208      	movs	r2, #8
    b6a4:	4631      	mov	r1, r6
    b6a6:	4628      	mov	r0, r5
    b6a8:	f019 f8c3 	bl	24832 <printk>
 gpio_pin_configure_dt(BUTTON4_ADR, GPIO_INPUT);
    b6ac:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b6b0:	4638      	mov	r0, r7
    b6b2:	f7ff fc55 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_interrupt_configure_dt(BUTTON4_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b6b6:	4638      	mov	r0, r7
    b6b8:	f7ff fa0c 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b6bc:	4913      	ldr	r1, [pc, #76]	; (b70c <configure_all_buttons+0xf4>)
    b6be:	4b14      	ldr	r3, [pc, #80]	; (b710 <configure_all_buttons+0xf8>)
 gpio_add_callback(BUTTON4.port, BUTTON4_CB);
    b6c0:	4620      	mov	r0, r4
    b6c2:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b6c4:	f44f 7300 	mov.w	r3, #512	; 0x200
    b6c8:	608b      	str	r3, [r1, #8]
    b6ca:	f018 feec 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b6ce:	4631      	mov	r1, r6
    b6d0:	4628      	mov	r0, r5
}
    b6d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up button at %s pin %d\n", BUTTON4.port->name, BUTTON4.pin);
    b6d6:	2209      	movs	r2, #9
    b6d8:	f019 b8ab 	b.w	24832 <printk>
    b6dc:	0002a948 	.word	0x0002a948
    b6e0:	20009dd8 	.word	0x20009dd8
    b6e4:	0000ae61 	.word	0x0000ae61
    b6e8:	0002a018 	.word	0x0002a018
    b6ec:	0002bb1f 	.word	0x0002bb1f
    b6f0:	0002a940 	.word	0x0002a940
    b6f4:	20009dcc 	.word	0x20009dcc
    b6f8:	0000b429 	.word	0x0000b429
    b6fc:	0002a938 	.word	0x0002a938
    b700:	20009dc0 	.word	0x20009dc0
    b704:	0000b409 	.word	0x0000b409
    b708:	0002a930 	.word	0x0002a930
    b70c:	20009db4 	.word	0x20009db4
    b710:	0000b3e9 	.word	0x0000b3e9

0000b714 <configure_digital_inputs>:
void configure_digital_inputs(void){
    b714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 gpio_pin_configure_dt(DIG_0_ADR, GPIO_INPUT );
    b716:	4c2e      	ldr	r4, [pc, #184]	; (b7d0 <configure_digital_inputs+0xbc>)
    b718:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b71c:	4620      	mov	r0, r4
    b71e:	f7ff fc1f 	bl	af60 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 4 Value:%d \n",gpio_pin_get_dt(DIG_0_ADR));
    b722:	4620      	mov	r0, r4
    b724:	f7ff f8d4 	bl	a8d0 <gpio_pin_get_dt>
    b728:	4601      	mov	r1, r0
    b72a:	482a      	ldr	r0, [pc, #168]	; (b7d4 <configure_digital_inputs+0xc0>)
    b72c:	f019 f881 	bl	24832 <printk>
 gpio_pin_interrupt_configure_dt(DIG_0_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b730:	4620      	mov	r0, r4
    b732:	f7ff f9cf 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b736:	4928      	ldr	r1, [pc, #160]	; (b7d8 <configure_digital_inputs+0xc4>)
    b738:	4b28      	ldr	r3, [pc, #160]	; (b7dc <configure_digital_inputs+0xc8>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b73a:	4c29      	ldr	r4, [pc, #164]	; (b7e0 <configure_digital_inputs+0xcc>)
    b73c:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b73e:	2310      	movs	r3, #16
    b740:	4620      	mov	r0, r4
    b742:	608b      	str	r3, [r1, #8]
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b744:	4d27      	ldr	r5, [pc, #156]	; (b7e4 <configure_digital_inputs+0xd0>)
 gpio_add_callback(DIG_0.port, DIG_0_CB);
    b746:	f018 feae 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b74a:	6826      	ldr	r6, [r4, #0]
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b74c:	4f26      	ldr	r7, [pc, #152]	; (b7e8 <configure_digital_inputs+0xd4>)
 printk("Set up Digital Input at %s pin %d\n", DIG_0.port->name, DIG_0.pin);
    b74e:	2204      	movs	r2, #4
    b750:	4631      	mov	r1, r6
    b752:	4628      	mov	r0, r5
    b754:	f019 f86d 	bl	24832 <printk>
 gpio_pin_configure_dt(DIG_1_ADR, GPIO_INPUT);
    b758:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b75c:	4638      	mov	r0, r7
    b75e:	f7ff fbff 	bl	af60 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 5 Value:%d \n",gpio_pin_get_dt(DIG_1_ADR));
    b762:	4638      	mov	r0, r7
    b764:	f7ff f8b4 	bl	a8d0 <gpio_pin_get_dt>
    b768:	4601      	mov	r1, r0
    b76a:	4820      	ldr	r0, [pc, #128]	; (b7ec <configure_digital_inputs+0xd8>)
    b76c:	f019 f861 	bl	24832 <printk>
 gpio_pin_interrupt_configure_dt(DIG_1_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b770:	4638      	mov	r0, r7
    b772:	f7ff f9af 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b776:	491e      	ldr	r1, [pc, #120]	; (b7f0 <configure_digital_inputs+0xdc>)
    b778:	4b1e      	ldr	r3, [pc, #120]	; (b7f4 <configure_digital_inputs+0xe0>)
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b77a:	4f1f      	ldr	r7, [pc, #124]	; (b7f8 <configure_digital_inputs+0xe4>)
    b77c:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b77e:	2320      	movs	r3, #32
 gpio_add_callback(DIG_1.port, DIG_1_CB);
    b780:	4620      	mov	r0, r4
    b782:	608b      	str	r3, [r1, #8]
    b784:	f018 fe8f 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_1.port->name, DIG_1.pin);
    b788:	2205      	movs	r2, #5
    b78a:	4631      	mov	r1, r6
    b78c:	4628      	mov	r0, r5
    b78e:	f019 f850 	bl	24832 <printk>
 gpio_pin_configure_dt(DIG_2_ADR, GPIO_INPUT);
    b792:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    b796:	4638      	mov	r0, r7
    b798:	f7ff fbe2 	bl	af60 <gpio_pin_configure_dt.isra.0>
 printk("GPIO 1 Pin 6 Value:%d \n",gpio_pin_get_dt(DIG_2_ADR));
    b79c:	4638      	mov	r0, r7
    b79e:	f7ff f897 	bl	a8d0 <gpio_pin_get_dt>
    b7a2:	4601      	mov	r1, r0
    b7a4:	4815      	ldr	r0, [pc, #84]	; (b7fc <configure_digital_inputs+0xe8>)
    b7a6:	f019 f844 	bl	24832 <printk>
 gpio_pin_interrupt_configure_dt(DIG_2_ADR,GPIO_INT_EDGE_TO_ACTIVE);
    b7aa:	4638      	mov	r0, r7
    b7ac:	f7ff f992 	bl	aad4 <gpio_pin_interrupt_configure_dt.constprop.0.isra.0>
	callback->handler = handler;
    b7b0:	4913      	ldr	r1, [pc, #76]	; (b800 <configure_digital_inputs+0xec>)
    b7b2:	4b14      	ldr	r3, [pc, #80]	; (b804 <configure_digital_inputs+0xf0>)
 gpio_add_callback(DIG_2.port, DIG_2_CB);
    b7b4:	4620      	mov	r0, r4
    b7b6:	604b      	str	r3, [r1, #4]
	callback->pin_mask = pin_mask;
    b7b8:	2340      	movs	r3, #64	; 0x40
    b7ba:	608b      	str	r3, [r1, #8]
    b7bc:	f018 fe73 	bl	244a6 <gpio_add_callback.isra.0>
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b7c0:	4631      	mov	r1, r6
    b7c2:	4628      	mov	r0, r5
}
    b7c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 printk("Set up Digital Input at %s pin %d\n", DIG_2.port->name, DIG_2.pin);
    b7c8:	2206      	movs	r2, #6
    b7ca:	f019 b832 	b.w	24832 <printk>
    b7ce:	bf00      	nop
    b7d0:	0002a928 	.word	0x0002a928
    b7d4:	0002bb3b 	.word	0x0002bb3b
    b7d8:	20009da8 	.word	0x20009da8
    b7dc:	0000a931 	.word	0x0000a931
    b7e0:	0002a000 	.word	0x0002a000
    b7e4:	0002bb53 	.word	0x0002bb53
    b7e8:	0002a920 	.word	0x0002a920
    b7ec:	0002bb76 	.word	0x0002bb76
    b7f0:	20009d9c 	.word	0x20009d9c
    b7f4:	0000a955 	.word	0x0000a955
    b7f8:	0002a918 	.word	0x0002a918
    b7fc:	0002bb8e 	.word	0x0002bb8e
    b800:	20009d90 	.word	0x20009d90
    b804:	0000a979 	.word	0x0000a979

0000b808 <configure_led>:
void configure_led(void){
    b808:	b508      	push	{r3, lr}
 gpio_pin_configure_dt(LED1, GPIO_OUTPUT);
    b80a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b80e:	480a      	ldr	r0, [pc, #40]	; (b838 <configure_led+0x30>)
    b810:	f7ff fba6 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED2, GPIO_OUTPUT);
    b814:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b818:	4808      	ldr	r0, [pc, #32]	; (b83c <configure_led+0x34>)
    b81a:	f7ff fba1 	bl	af60 <gpio_pin_configure_dt.isra.0>
 gpio_pin_configure_dt(LED3, GPIO_OUTPUT);
    b81e:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b822:	4807      	ldr	r0, [pc, #28]	; (b840 <configure_led+0x38>)
    b824:	f7ff fb9c 	bl	af60 <gpio_pin_configure_dt.isra.0>
}
    b828:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 gpio_pin_configure_dt(LED4, GPIO_OUTPUT);
    b82c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    b830:	4804      	ldr	r0, [pc, #16]	; (b844 <configure_led+0x3c>)
    b832:	f7ff bb95 	b.w	af60 <gpio_pin_configure_dt.isra.0>
    b836:	bf00      	nop
    b838:	0002a910 	.word	0x0002a910
    b83c:	0002a908 	.word	0x0002a908
    b840:	0002a900 	.word	0x0002a900
    b844:	0002a8f8 	.word	0x0002a8f8

0000b848 <turn_off_all_leds>:
void turn_off_all_leds(void){
    b848:	b508      	push	{r3, lr}
       gpio_pin_set_dt(LED1, OFF);
    b84a:	2100      	movs	r1, #0
    b84c:	4808      	ldr	r0, [pc, #32]	; (b870 <turn_off_all_leds+0x28>)
    b84e:	f7ff fad5 	bl	adfc <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED2, OFF);
    b852:	2100      	movs	r1, #0
    b854:	4807      	ldr	r0, [pc, #28]	; (b874 <turn_off_all_leds+0x2c>)
    b856:	f7ff fad1 	bl	adfc <gpio_pin_set_dt.isra.0>
       gpio_pin_set_dt(LED3, OFF);
    b85a:	2100      	movs	r1, #0
    b85c:	4806      	ldr	r0, [pc, #24]	; (b878 <turn_off_all_leds+0x30>)
    b85e:	f7ff facd 	bl	adfc <gpio_pin_set_dt.isra.0>
}
    b862:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
       gpio_pin_set_dt(LED4, OFF);
    b866:	2100      	movs	r1, #0
    b868:	4804      	ldr	r0, [pc, #16]	; (b87c <turn_off_all_leds+0x34>)
    b86a:	f7ff bac7 	b.w	adfc <gpio_pin_set_dt.isra.0>
    b86e:	bf00      	nop
    b870:	0002a910 	.word	0x0002a910
    b874:	0002a908 	.word	0x0002a908
    b878:	0002a900 	.word	0x0002a900
    b87c:	0002a8f8 	.word	0x0002a8f8

0000b880 <configure_adc>:
void configure_adc(void){
    b880:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b882:	2500      	movs	r5, #0
    b884:	4c12      	ldr	r4, [pc, #72]	; (b8d0 <configure_adc+0x50>)
		if (!device_is_ready(adc_channels[i].dev)) {
    b886:	f854 0c06 	ldr.w	r0, [r4, #-6]
    b88a:	f01d fcb8 	bl	291fe <z_device_is_ready>
    b88e:	b920      	cbnz	r0, b89a <configure_adc+0x1a>
			printk("ADC controller device not ready\n");
    b890:	4810      	ldr	r0, [pc, #64]	; (b8d4 <configure_adc+0x54>)
}
    b892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("ADC controller device not ready\n");
    b896:	f018 bfcc 	b.w	24832 <printk>
	if (!spec->channel_cfg_dt_node_exists) {
    b89a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
    b89e:	b16b      	cbz	r3, b8bc <configure_adc+0x3c>
	return adc_channel_setup(spec->dev, &spec->channel_cfg);
    b8a0:	f854 0c06 	ldr.w	r0, [r4, #-6]
	return api->channel_setup(dev, channel_cfg);
    b8a4:	6883      	ldr	r3, [r0, #8]
    b8a6:	4621      	mov	r1, r4
    b8a8:	681b      	ldr	r3, [r3, #0]
    b8aa:	4798      	blx	r3
		if (err < 0) {
    b8ac:	1e02      	subs	r2, r0, #0
    b8ae:	da08      	bge.n	b8c2 <configure_adc+0x42>
			printk("Could not setup channel #%d (%d)\n", i, err);
    b8b0:	4629      	mov	r1, r5
}
    b8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			printk("Could not setup channel #%d (%d)\n", i, err);
    b8b6:	4808      	ldr	r0, [pc, #32]	; (b8d8 <configure_adc+0x58>)
    b8b8:	f018 bfbb 	b.w	24832 <printk>
		return -ENOTSUP;
    b8bc:	f06f 0285 	mvn.w	r2, #133	; 0x85
    b8c0:	e7f6      	b.n	b8b0 <configure_adc+0x30>
	for (size_t i = 0U; i < ARRAY_SIZE(adc_channels); i++) {
    b8c2:	3501      	adds	r5, #1
    b8c4:	2d06      	cmp	r5, #6
    b8c6:	f104 0414 	add.w	r4, r4, #20
    b8ca:	d1dc      	bne.n	b886 <configure_adc+0x6>
}
    b8cc:	bd38      	pop	{r3, r4, r5, pc}
    b8ce:	bf00      	nop
    b8d0:	0002a886 	.word	0x0002a886
    b8d4:	0002bba6 	.word	0x0002bba6
    b8d8:	0002bbc7 	.word	0x0002bbc7

0000b8dc <main>:
{
    b8dc:	b570      	push	{r4, r5, r6, lr}
    b8de:	b08c      	sub	sp, #48	; 0x30
	return z_impl_k_mutex_init(mutex);
    b8e0:	4865      	ldr	r0, [pc, #404]	; (ba78 <main+0x19c>)
    b8e2:	f01d fce5 	bl	292b0 <z_impl_k_mutex_init>
	configure_led();
    b8e6:	f7ff ff8f 	bl	b808 <configure_led>
	turn_off_all_leds();
    b8ea:	f7ff ffad 	bl	b848 <turn_off_all_leds>
 	configure_all_buttons();
    b8ee:	f7ff fe93 	bl	b618 <configure_all_buttons>
	configure_digital_inputs();
    b8f2:	f7ff ff0f 	bl	b714 <configure_digital_inputs>
	configure_adc();
    b8f6:	f7ff ffc3 	bl	b880 <configure_adc>
    b8fa:	4d60      	ldr	r5, [pc, #384]	; (ba7c <main+0x1a0>)
    b8fc:	4628      	mov	r0, r5
    b8fe:	f01d fc7e 	bl	291fe <z_device_is_ready>
	if (!device_is_ready(uart)) {
    b902:	b1d0      	cbz	r0, b93a <main+0x5e>
	rx = k_malloc(sizeof(*rx));
    b904:	2030      	movs	r0, #48	; 0x30
    b906:	f01d fea7 	bl	29658 <k_malloc>
	if (rx) {
    b90a:	4604      	mov	r4, r0
    b90c:	b1a8      	cbz	r0, b93a <main+0x5e>
		rx->len = 0;
    b90e:	2600      	movs	r6, #0
	k_work_init_delayable(&uart_work, uart_work_handler);
    b910:	495b      	ldr	r1, [pc, #364]	; (ba80 <main+0x1a4>)
		rx->len = 0;
    b912:	8586      	strh	r6, [r0, #44]	; 0x2c
	k_work_init_delayable(&uart_work, uart_work_handler);
    b914:	485b      	ldr	r0, [pc, #364]	; (ba84 <main+0x1a8>)
    b916:	f014 fe6d 	bl	205f4 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    b91a:	68ab      	ldr	r3, [r5, #8]
    b91c:	681b      	ldr	r3, [r3, #0]
    b91e:	b973      	cbnz	r3, b93e <main+0x62>
		k_free(rx);
    b920:	4620      	mov	r0, r4
    b922:	f01d fe92 	bl	2964a <k_free>
		LOG_ERR("Cannot initialize UART callback");
    b926:	4b58      	ldr	r3, [pc, #352]	; (ba88 <main+0x1ac>)
    b928:	2201      	movs	r2, #1
    b92a:	9302      	str	r3, [sp, #8]
    b92c:	2300      	movs	r3, #0
    b92e:	4957      	ldr	r1, [pc, #348]	; (ba8c <main+0x1b0>)
    b930:	4618      	mov	r0, r3
    b932:	e9cd 3300 	strd	r3, r3, [sp]
    b936:	f018 fd95 	bl	24464 <z_log_msg_runtime_create.constprop.0>
		error();
    b93a:	f018 fdd2 	bl	244e2 <error>
	return api->callback_set(dev, callback, user_data);
    b93e:	4632      	mov	r2, r6
    b940:	4628      	mov	r0, r5
    b942:	4953      	ldr	r1, [pc, #332]	; (ba90 <main+0x1b4>)
    b944:	4798      	blx	r3
	if (err) {
    b946:	2800      	cmp	r0, #0
    b948:	d1ea      	bne.n	b920 <main+0x44>
	tx = k_malloc(sizeof(*tx));
    b94a:	2030      	movs	r0, #48	; 0x30
    b94c:	f01d fe84 	bl	29658 <k_malloc>
	if (tx) {
    b950:	4606      	mov	r6, r0
    b952:	2800      	cmp	r0, #0
    b954:	d0f1      	beq.n	b93a <main+0x5e>
		pos = snprintf(tx->data, sizeof(tx->data),
    b956:	1d03      	adds	r3, r0, #4
    b958:	4618      	mov	r0, r3
    b95a:	494e      	ldr	r1, [pc, #312]	; (ba94 <main+0x1b8>)
    b95c:	f01d fff3 	bl	29946 <strcpy>
		tx->len = pos;
    b960:	2226      	movs	r2, #38	; 0x26
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    b962:	4601      	mov	r1, r0
		tx->len = pos;
    b964:	85b2      	strh	r2, [r6, #44]	; 0x2c
	err = uart_tx(uart, tx->data, tx->len, SYS_FOREVER_MS);
    b966:	4628      	mov	r0, r5
    b968:	f018 fd93 	bl	24492 <uart_tx.constprop.0>
	if (err) {
    b96c:	4601      	mov	r1, r0
    b96e:	b118      	cbz	r0, b978 <main+0x9c>
		printf("Cannot display welcome message (err: %d)", err);
    b970:	4849      	ldr	r0, [pc, #292]	; (ba98 <main+0x1bc>)
    b972:	f017 fe41 	bl	235f8 <iprintf>
	if (err) {
    b976:	e7e0      	b.n	b93a <main+0x5e>
	return uart_rx_enable(uart, rx->data, sizeof(rx->data), 50);
    b978:	1d21      	adds	r1, r4, #4
    b97a:	4628      	mov	r0, r5
    b97c:	f018 fd81 	bl	24482 <uart_rx_enable.constprop.0>
	if (err) {
    b980:	4604      	mov	r4, r0
    b982:	2800      	cmp	r0, #0
    b984:	d1d9      	bne.n	b93a <main+0x5e>
    b986:	4e45      	ldr	r6, [pc, #276]	; (ba9c <main+0x1c0>)
    b988:	4630      	mov	r0, r6
    b98a:	f01d fc38 	bl	291fe <z_device_is_ready>
	if (!device_is_ready(uart_2)) {
    b98e:	2800      	cmp	r0, #0
    b990:	d0d3      	beq.n	b93a <main+0x5e>
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    b992:	2030      	movs	r0, #48	; 0x30
    b994:	f01d fe60 	bl	29658 <k_malloc>
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    b998:	4941      	ldr	r1, [pc, #260]	; (baa0 <main+0x1c4>)
	rx_uart2->len = 0;
    b99a:	8584      	strh	r4, [r0, #44]	; 0x2c
	rx_uart2 = k_malloc(sizeof(*rx_uart2));
    b99c:	4605      	mov	r5, r0
	k_work_init_delayable(&uart_work_2, uart_2_work_handler);
    b99e:	4841      	ldr	r0, [pc, #260]	; (baa4 <main+0x1c8>)
    b9a0:	f014 fe28 	bl	205f4 <k_work_init_delayable>
	if (api->callback_set == NULL) {
    b9a4:	68b3      	ldr	r3, [r6, #8]
    b9a6:	681b      	ldr	r3, [r3, #0]
    b9a8:	b11b      	cbz	r3, b9b2 <main+0xd6>
	return api->callback_set(dev, callback, user_data);
    b9aa:	4622      	mov	r2, r4
    b9ac:	4630      	mov	r0, r6
    b9ae:	493e      	ldr	r1, [pc, #248]	; (baa8 <main+0x1cc>)
    b9b0:	4798      	blx	r3
	uart_rx_enable(uart_2, rx_uart2->data, sizeof(rx_uart2->data), 50);
    b9b2:	483a      	ldr	r0, [pc, #232]	; (ba9c <main+0x1c0>)
    b9b4:	1d29      	adds	r1, r5, #4
    b9b6:	f018 fd64 	bl	24482 <uart_rx_enable.constprop.0>
		err = bt_conn_auth_cb_register(&conn_auth_callbacks);
    b9ba:	483c      	ldr	r0, [pc, #240]	; (baac <main+0x1d0>)
    b9bc:	f008 ffbe 	bl	1493c <bt_conn_auth_cb_register>
		if (err) {
    b9c0:	b128      	cbz	r0, b9ce <main+0xf2>
			printk("Failed to register authorization callbacks.\n");
    b9c2:	483b      	ldr	r0, [pc, #236]	; (bab0 <main+0x1d4>)
}
    b9c4:	b00c      	add	sp, #48	; 0x30
    b9c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			printk("Failed to register authorization info callbacks.\n");
    b9ca:	f018 bf32 	b.w	24832 <printk>
		err = bt_conn_auth_info_cb_register(&conn_auth_info_callbacks);
    b9ce:	4839      	ldr	r0, [pc, #228]	; (bab4 <main+0x1d8>)
    b9d0:	f008 ffce 	bl	14970 <bt_conn_auth_info_cb_register>
		if (err) {
    b9d4:	b108      	cbz	r0, b9da <main+0xfe>
			printk("Failed to register authorization info callbacks.\n");
    b9d6:	4838      	ldr	r0, [pc, #224]	; (bab8 <main+0x1dc>)
    b9d8:	e7f4      	b.n	b9c4 <main+0xe8>
	err = bt_enable(NULL);
    b9da:	f006 fe61 	bl	126a0 <bt_enable>
	if (err) {
    b9de:	2800      	cmp	r0, #0
    b9e0:	d1ab      	bne.n	b93a <main+0x5e>
	printf("Bluetooth initialized \n\r");
    b9e2:	4836      	ldr	r0, [pc, #216]	; (babc <main+0x1e0>)
    b9e4:	f017 fe08 	bl	235f8 <iprintf>
	printf("Increase the Client MTU to 65 \n\r");
    b9e8:	4835      	ldr	r0, [pc, #212]	; (bac0 <main+0x1e4>)
    b9ea:	f017 fe05 	bl	235f8 <iprintf>
	printf("Press any key to send the Protobuffer \n\r");
    b9ee:	4835      	ldr	r0, [pc, #212]	; (bac4 <main+0x1e8>)
    b9f0:	f017 fe02 	bl	235f8 <iprintf>
	z_impl_k_sem_give(sem);
    b9f4:	4834      	ldr	r0, [pc, #208]	; (bac8 <main+0x1ec>)
    b9f6:	f014 f979 	bl	1fcec <z_impl_k_sem_give>
	err = bt_nus_init(&nus_cb);
    b9fa:	4834      	ldr	r0, [pc, #208]	; (bacc <main+0x1f0>)
    b9fc:	f004 f8d8 	bl	fbb0 <bt_nus_init>
	if (err) {
    ba00:	4601      	mov	r1, r0
    ba02:	b128      	cbz	r0, ba10 <main+0x134>
		printf("Failed to initialize UART service (err: %d)", err);
    ba04:	4832      	ldr	r0, [pc, #200]	; (bad0 <main+0x1f4>)
}
    ba06:	b00c      	add	sp, #48	; 0x30
    ba08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		printf("Failed to initialize UART service (err: %d)", err);
    ba0c:	f017 bdf4 	b.w	235f8 <iprintf>
	err = bt_le_adv_start(BT_LE_ADV_CONN, ad, ARRAY_SIZE(ad), sd,
    ba10:	4d30      	ldr	r5, [pc, #192]	; (bad4 <main+0x1f8>)
    ba12:	ac07      	add	r4, sp, #28
    ba14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    ba16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    ba18:	682b      	ldr	r3, [r5, #0]
    ba1a:	2501      	movs	r5, #1
    ba1c:	6023      	str	r3, [r4, #0]
    ba1e:	2202      	movs	r2, #2
    ba20:	4b2d      	ldr	r3, [pc, #180]	; (bad8 <main+0x1fc>)
    ba22:	492e      	ldr	r1, [pc, #184]	; (badc <main+0x200>)
    ba24:	9500      	str	r5, [sp, #0]
    ba26:	a807      	add	r0, sp, #28
    ba28:	f007 fd2e 	bl	13488 <bt_le_adv_start>
	if (err) {
    ba2c:	4604      	mov	r4, r0
    ba2e:	b128      	cbz	r0, ba3c <main+0x160>
		printf("Advertising failed to start (err %d)", err);
    ba30:	4601      	mov	r1, r0
    ba32:	482b      	ldr	r0, [pc, #172]	; (bae0 <main+0x204>)
    ba34:	f017 fde0 	bl	235f8 <iprintf>
}
    ba38:	b00c      	add	sp, #48	; 0x30
    ba3a:	bd70      	pop	{r4, r5, r6, pc}
	flag=1;//print ad values once
    ba3c:	4b29      	ldr	r3, [pc, #164]	; (bae4 <main+0x208>)
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    ba3e:	f242 6067 	movw	r0, #9831	; 0x2667
    ba42:	2100      	movs	r1, #0
    ba44:	601d      	str	r5, [r3, #0]
    ba46:	f018 fd34 	bl	244b2 <k_sleep.isra.0>
    flash_init();
    ba4a:	f7ff fd1b 	bl	b484 <flash_init>
    ba4e:	4e26      	ldr	r6, [pc, #152]	; (bae8 <main+0x20c>)
    ba50:	ad05      	add	r5, sp, #20
		led_on_off(*RUN_STATUS_LED, (++blink_status) % 2);
    ba52:	3401      	adds	r4, #1
		uart2_teste();
    ba54:	f7ff fcfe 	bl	b454 <uart2_teste>
		led_on_off(*RUN_STATUS_LED, (++blink_status) % 2);
    ba58:	e896 0003 	ldmia.w	r6, {r0, r1}
    ba5c:	e885 0003 	stmia.w	r5, {r0, r1}
        gpio_pin_set_dt(&led, value);
    ba60:	4628      	mov	r0, r5
    ba62:	f004 0101 	and.w	r1, r4, #1
    ba66:	f7ff f9c9 	bl	adfc <gpio_pin_set_dt.isra.0>
		k_sleep(K_MSEC(RUN_LED_BLINK_INTERVAL));
    ba6a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    ba6e:	2100      	movs	r1, #0
    ba70:	f018 fd1f 	bl	244b2 <k_sleep.isra.0>
	for (;;) {
    ba74:	e7ed      	b.n	ba52 <main+0x176>
    ba76:	bf00      	nop
    ba78:	20009d7c 	.word	0x20009d7c
    ba7c:	0002a078 	.word	0x0002a078
    ba80:	0000a9ed 	.word	0x0000a9ed
    ba84:	20009140 	.word	0x20009140
    ba88:	0002bbe9 	.word	0x0002bbe9
    ba8c:	0002a668 	.word	0x0002a668
    ba90:	0000b13d 	.word	0x0000b13d
    ba94:	0002bc09 	.word	0x0002bc09
    ba98:	0002bc30 	.word	0x0002bc30
    ba9c:	0002a060 	.word	0x0002a060
    baa0:	0000a99d 	.word	0x0000a99d
    baa4:	20009110 	.word	0x20009110
    baa8:	00024463 	.word	0x00024463
    baac:	200083cc 	.word	0x200083cc
    bab0:	0002bc59 	.word	0x0002bc59
    bab4:	200083bc 	.word	0x200083bc
    bab8:	0002bc86 	.word	0x0002bc86
    babc:	0002bcb8 	.word	0x0002bcb8
    bac0:	0002bcd1 	.word	0x0002bcd1
    bac4:	0002bcf2 	.word	0x0002bcf2
    bac8:	20008ad0 	.word	0x20008ad0
    bacc:	200083b0 	.word	0x200083b0
    bad0:	0002bd1b 	.word	0x0002bd1b
    bad4:	0002a6b0 	.word	0x0002a6b0
    bad8:	0002a868 	.word	0x0002a868
    badc:	0002a870 	.word	0x0002a870
    bae0:	0002bd47 	.word	0x0002bd47
    bae4:	20009d78 	.word	0x20009d78
    bae8:	0002a908 	.word	0x0002a908

0000baec <adc_raw_to_millivolts_dt.constprop.0.isra.0>:
	if (!spec->channel_cfg_dt_node_exists) {
    baec:	4b10      	ldr	r3, [pc, #64]	; (bb30 <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x44>)
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    baee:	b537      	push	{r0, r1, r2, r4, r5, lr}
	if (!spec->channel_cfg_dt_node_exists) {
    baf0:	795a      	ldrb	r2, [r3, #5]
static inline int adc_raw_to_millivolts_dt(const struct adc_dt_spec *spec,
    baf2:	4605      	mov	r5, r0
	if (!spec->channel_cfg_dt_node_exists) {
    baf4:	b1d2      	cbz	r2, bb2c <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    baf6:	79da      	ldrb	r2, [r3, #7]
	resolution = spec->resolution;
    baf8:	7c1c      	ldrb	r4, [r3, #16]
	if (spec->channel_cfg.reference == ADC_REF_INTERNAL) {
    bafa:	2a04      	cmp	r2, #4
	const struct adc_driver_api *api =
    bafc:	bf09      	itett	eq
    bafe:	681a      	ldreq	r2, [r3, #0]
		vref_mv = spec->vref_mv;
    bb00:	89d9      	ldrhne	r1, [r3, #14]
	return api->ref_internal;
    bb02:	6892      	ldreq	r2, [r2, #8]
		vref_mv = (int32_t)adc_ref_internal(spec->dev);
    bb04:	8911      	ldrheq	r1, [r2, #8]
	if (spec->channel_cfg.differential) {
    bb06:	7a9a      	ldrb	r2, [r3, #10]
    bb08:	0692      	lsls	r2, r2, #26
	int32_t adc_mv = *valp * ref_mv;
    bb0a:	6802      	ldr	r2, [r0, #0]
		resolution -= 1U;
    bb0c:	bf48      	it	mi
    bb0e:	f104 34ff 	addmi.w	r4, r4, #4294967295
	int32_t adc_mv = *valp * ref_mv;
    bb12:	fb01 f202 	mul.w	r2, r1, r2
	int ret = adc_gain_invert(gain, &adc_mv);
    bb16:	7998      	ldrb	r0, [r3, #6]
    bb18:	a901      	add	r1, sp, #4
		resolution -= 1U;
    bb1a:	bf48      	it	mi
    bb1c:	b2e4      	uxtbmi	r4, r4
	int32_t adc_mv = *valp * ref_mv;
    bb1e:	9201      	str	r2, [sp, #4]
	int ret = adc_gain_invert(gain, &adc_mv);
    bb20:	f00d fcd4 	bl	194cc <adc_gain_invert>
	if (ret == 0) {
    bb24:	b910      	cbnz	r0, bb2c <adc_raw_to_millivolts_dt.constprop.0.isra.0+0x40>
		*valp = (adc_mv >> resolution);
    bb26:	9b01      	ldr	r3, [sp, #4]
    bb28:	4123      	asrs	r3, r4
    bb2a:	602b      	str	r3, [r5, #0]
}
    bb2c:	b003      	add	sp, #12
    bb2e:	bd30      	pop	{r4, r5, pc}
    bb30:	0002a880 	.word	0x0002a880

0000bb34 <flash_button2_counter>:
void flash_button2_counter(void){
    bb34:	b510      	push	{r4, lr}
    button2_counter++;
    bb36:	4c0d      	ldr	r4, [pc, #52]	; (bb6c <flash_button2_counter+0x38>)
	(void)nvs_write(
    bb38:	2101      	movs	r1, #1
    button2_counter++;
    bb3a:	6823      	ldr	r3, [r4, #0]
	(void)nvs_write(
    bb3c:	4622      	mov	r2, r4
    button2_counter++;
    bb3e:	3301      	adds	r3, #1
    bb40:	6023      	str	r3, [r4, #0]
	(void)nvs_write(
    bb42:	480b      	ldr	r0, [pc, #44]	; (bb70 <flash_button2_counter+0x3c>)
    bb44:	2304      	movs	r3, #4
    bb46:	f003 f963 	bl	ee10 <nvs_write>
    rc = nvs_read(&fs, BOOT_POSITION, &button2_counter, sizeof(button2_counter));
    bb4a:	2304      	movs	r3, #4
    bb4c:	4622      	mov	r2, r4
    bb4e:	2101      	movs	r1, #1
    bb50:	4807      	ldr	r0, [pc, #28]	; (bb70 <flash_button2_counter+0x3c>)
    bb52:	f019 fa5d 	bl	25010 <nvs_read>
	if (rc > 0) { /* item was found, show it */
    bb56:	2800      	cmp	r0, #0
    bb58:	dd06      	ble.n	bb68 <flash_button2_counter+0x34>
		printk("Id: %d, button2_counter: %d\n",
    bb5a:	6822      	ldr	r2, [r4, #0]
    bb5c:	2101      	movs	r1, #1
}
    bb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		printk("Id: %d, button2_counter: %d\n",
    bb62:	4804      	ldr	r0, [pc, #16]	; (bb74 <flash_button2_counter+0x40>)
    bb64:	f018 be65 	b.w	24832 <printk>
}
    bb68:	bd10      	pop	{r4, pc}
    bb6a:	bf00      	nop
    bb6c:	20009d38 	.word	0x20009d38
    bb70:	20009d48 	.word	0x20009d48
    bb74:	0002ba5f 	.word	0x0002ba5f

0000bb78 <time_stamp_function>:
uint32_t time_stamp_function(void){
    bb78:	b508      	push	{r3, lr}
	return z_impl_k_uptime_ticks();
    bb7a:	f01d fc77 	bl	2946c <z_impl_k_uptime_ticks>
    bb7e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bb82:	fba0 0302 	umull	r0, r3, r0, r2
    bb86:	fb02 3101 	mla	r1, r2, r1, r3
    bb8a:	0bc0      	lsrs	r0, r0, #15
  uint64_t actual_time_seconds = k_uptime_get()/1000;
    bb8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    bb90:	2300      	movs	r3, #0
    bb92:	ea40 4041 	orr.w	r0, r0, r1, lsl #17
    bb96:	0bc9      	lsrs	r1, r1, #15
    bb98:	f7fd f95a 	bl	8e50 <__aeabi_ldivmod>
    bb9c:	4603      	mov	r3, r0
}
    bb9e:	4801      	ldr	r0, [pc, #4]	; (bba4 <time_stamp_function+0x2c>)
    bba0:	4418      	add	r0, r3
    bba2:	bd08      	pop	{r3, pc}
    bba4:	61cf9980 	.word	0x61cf9980

0000bba8 <values_of_digital_sensor>:
Digital values_of_digital_sensor(uint8_t sensor_number){
    bba8:	b538      	push	{r3, r4, r5, lr}
    bbaa:	460d      	mov	r5, r1
    bbac:	4604      	mov	r4, r0
  digital_return_value.timestamp=time_stamp_function();
    bbae:	f7ff ffe3 	bl	bb78 <time_stamp_function>
  digital_value[sensor_number]=0; //resets the counter
    bbb2:	2100      	movs	r1, #0
  digital_return_value.value=digital_value[sensor_number];
    bbb4:	4b04      	ldr	r3, [pc, #16]	; (bbc8 <values_of_digital_sensor+0x20>)
    bbb6:	f933 2015 	ldrsh.w	r2, [r3, r5, lsl #1]
  digital_value[sensor_number]=0; //resets the counter
    bbba:	f823 1015 	strh.w	r1, [r3, r5, lsl #1]
  return digital_return_value;
    bbbe:	e9c4 0200 	strd	r0, r2, [r4]
}
    bbc2:	4620      	mov	r0, r4
    bbc4:	bd38      	pop	{r3, r4, r5, pc}
    bbc6:	bf00      	nop
    bbc8:	200214c8 	.word	0x200214c8

0000bbcc <read_memory>:
_Circular_Buffer read_memory(uint32_t Pos){
    bbcc:	b570      	push	{r4, r5, r6, lr}
    bbce:	4606      	mov	r6, r0
    bbd0:	460d      	mov	r5, r1
    buf = k_malloc(size);
    bbd2:	2040      	movs	r0, #64	; 0x40
    bbd4:	f01d fd40 	bl	29658 <k_malloc>
    uint16_t Id= Pos + BASE_DATA_BUFFER;
    bbd8:	f505 717a 	add.w	r1, r5, #1000	; 0x3e8
    err=nvs_read(&fs, Id, buf, size);
    bbdc:	4602      	mov	r2, r0
    bbde:	2340      	movs	r3, #64	; 0x40
    buf = k_malloc(size);
    bbe0:	4604      	mov	r4, r0
    err=nvs_read(&fs, Id, buf, size);
    bbe2:	b289      	uxth	r1, r1
    bbe4:	4809      	ldr	r0, [pc, #36]	; (bc0c <read_memory+0x40>)
    bbe6:	f019 fa13 	bl	25010 <nvs_read>
    return *buf;
    bbea:	4635      	mov	r5, r6
    printf("Result read=%d bytes\n",err);
    bbec:	b281      	uxth	r1, r0
    bbee:	4808      	ldr	r0, [pc, #32]	; (bc10 <read_memory+0x44>)
    bbf0:	f017 fd02 	bl	235f8 <iprintf>
    return *buf;
    bbf4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bbf6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bbf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bbfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bbfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bbfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bc00:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    bc04:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
    bc08:	4630      	mov	r0, r6
    bc0a:	bd70      	pop	{r4, r5, r6, pc}
    bc0c:	20009d48 	.word	0x20009d48
    bc10:	0002bdfa 	.word	0x0002bdfa

0000bc14 <save_memory>:
void save_memory(uint32_t Pos){
    bc14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    printf("Size of structure=%d bytes\n",size);
    bc16:	2140      	movs	r1, #64	; 0x40
void save_memory(uint32_t Pos){
    bc18:	4606      	mov	r6, r0
    printf("Size of structure=%d bytes\n",size);
    bc1a:	4818      	ldr	r0, [pc, #96]	; (bc7c <save_memory+0x68>)
    bc1c:	f017 fcec 	bl	235f8 <iprintf>
    buf = k_malloc(size);
    bc20:	2040      	movs	r0, #64	; 0x40
    bc22:	f01d fd19 	bl	29658 <k_malloc>
    *buf=C_Buffer[Pos];
    bc26:	4605      	mov	r5, r0
    buf = k_malloc(size);
    bc28:	4607      	mov	r7, r0
    *buf=C_Buffer[Pos];
    bc2a:	4c15      	ldr	r4, [pc, #84]	; (bc80 <save_memory+0x6c>)
    bc2c:	eb04 1486 	add.w	r4, r4, r6, lsl #6
    bc30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bc32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bc34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bc36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bc38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bc3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bc3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    err=nvs_write(&fs, id, buf,size);
    bc40:	4c10      	ldr	r4, [pc, #64]	; (bc84 <save_memory+0x70>)
    *buf=C_Buffer[Pos];
    bc42:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    printf("Position %d\n",Pos); 
    bc46:	4631      	mov	r1, r6
    bc48:	480f      	ldr	r0, [pc, #60]	; (bc88 <save_memory+0x74>)
    bc4a:	f017 fcd5 	bl	235f8 <iprintf>
    uint16_t id= Pos + BASE_DATA_BUFFER;
    bc4e:	f506 717a 	add.w	r1, r6, #1000	; 0x3e8
    err=nvs_write(&fs, id, buf,size);
    bc52:	463a      	mov	r2, r7
    bc54:	2340      	movs	r3, #64	; 0x40
    bc56:	4620      	mov	r0, r4
    bc58:	b289      	uxth	r1, r1
    bc5a:	f003 f8d9 	bl	ee10 <nvs_write>
    printf("Result=%d bytes saved\n",err);
    bc5e:	b281      	uxth	r1, r0
    bc60:	480a      	ldr	r0, [pc, #40]	; (bc8c <save_memory+0x78>)
    bc62:	f017 fcc9 	bl	235f8 <iprintf>
    (void)nvs_write(&fs, LOG_POSITION, &C_Buffer_Current_Position,sizeof(C_Buffer_Current_Position));
    bc66:	2304      	movs	r3, #4
    bc68:	4620      	mov	r0, r4
    bc6a:	2102      	movs	r1, #2
    bc6c:	4a08      	ldr	r2, [pc, #32]	; (bc90 <save_memory+0x7c>)
    bc6e:	f003 f8cf 	bl	ee10 <nvs_write>
    k_free(buf);
    bc72:	4638      	mov	r0, r7
}
    bc74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    k_free(buf);
    bc78:	f01d bce7 	b.w	2964a <k_free>
    bc7c:	0002be10 	.word	0x0002be10
    bc80:	2000a6b0 	.word	0x2000a6b0
    bc84:	20009d48 	.word	0x20009d48
    bc88:	0002be2c 	.word	0x0002be2c
    bc8c:	0002be39 	.word	0x0002be39
    bc90:	20020eb0 	.word	0x20020eb0

0000bc94 <feed_circular_buffer>:
void feed_circular_buffer(void){
    bc94:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bc98:	4d31      	ldr	r5, [pc, #196]	; (bd60 <feed_circular_buffer+0xcc>)
    bc9a:	4b32      	ldr	r3, [pc, #200]	; (bd64 <feed_circular_buffer+0xd0>)
    bc9c:	682e      	ldr	r6, [r5, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bc9e:	f5b6 6fb4 	cmp.w	r6, #1440	; 0x5a0
    C_Buffer_Current_Position=C_Buffer_Free_Position;
    bca2:	601e      	str	r6, [r3, #0]
    if (C_Buffer_Free_Position < CIRCULAR_BUFFER_ELEMENTS){
    bca4:	d259      	bcs.n	bd5a <feed_circular_buffer+0xc6>
  gnss_return_value.timestamp=time_stamp_function();
    bca6:	f7ff ff67 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bcaa:	f04f 0800 	mov.w	r8, #0
    bcae:	4c2e      	ldr	r4, [pc, #184]	; (bd68 <feed_circular_buffer+0xd4>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bcb0:	682f      	ldr	r7, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].gnss_module=values_of_gnss_module();
    bcb2:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    bcb6:	e9c6 8802 	strd	r8, r8, [r6, #8]
    bcba:	6070      	str	r0, [r6, #4]
  analog_return_value.timestamp=time_stamp_function();
    bcbc:	f7ff ff5c 	bl	bb78 <time_stamp_function>
  analog_return_value.value=adc_value[channel];
    bcc0:	4e2a      	ldr	r6, [pc, #168]	; (bd6c <feed_circular_buffer+0xd8>)
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bcc2:	eb04 1387 	add.w	r3, r4, r7, lsl #6
  analog_return_value.value=adc_value[channel];
    bcc6:	f9b6 2000 	ldrsh.w	r2, [r6]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bcca:	466f      	mov	r7, sp
     C_Buffer[C_Buffer_Free_Position].analog=values_of_analog_sensor(ANALOG_SENSOR);
    bccc:	e9c3 0204 	strd	r0, r2, [r3, #16]
  ntc_return.timestamp=time_stamp_function();
    bcd0:	f7ff ff52 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].value=values_of_ntc_sensor(NTC_1).value;
    bcd4:	682b      	ldr	r3, [r5, #0]
    bcd6:	8872      	ldrh	r2, [r6, #2]
    bcd8:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bcdc:	839a      	strh	r2, [r3, #28]
  ntc_return.timestamp=time_stamp_function();
    bcde:	f7ff ff4b 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].value=values_of_ntc_sensor(NTC_2).value;
    bce2:	682b      	ldr	r3, [r5, #0]
    bce4:	88b2      	ldrh	r2, [r6, #4]
    bce6:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bcea:	849a      	strh	r2, [r3, #36]	; 0x24
  ntc_return.timestamp=time_stamp_function();
    bcec:	f7ff ff44 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].value=values_of_ntc_sensor(NTC_3).value;
    bcf0:	682b      	ldr	r3, [r5, #0]
    bcf2:	88f2      	ldrh	r2, [r6, #6]
    bcf4:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bcf8:	859a      	strh	r2, [r3, #44]	; 0x2c
  ntc_return.timestamp=time_stamp_function();
    bcfa:	f7ff ff3d 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[0].timestamp=values_of_ntc_sensor(NTC_1).timestamp;
    bcfe:	682b      	ldr	r3, [r5, #0]
    bd00:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bd04:	6198      	str	r0, [r3, #24]
  ntc_return.timestamp=time_stamp_function();
    bd06:	f7ff ff37 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[1].timestamp=values_of_ntc_sensor(NTC_2).timestamp;
    bd0a:	682b      	ldr	r3, [r5, #0]
    bd0c:	eb04 1383 	add.w	r3, r4, r3, lsl #6
    bd10:	6218      	str	r0, [r3, #32]
  ntc_return.timestamp=time_stamp_function();
    bd12:	f7ff ff31 	bl	bb78 <time_stamp_function>
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    bd16:	682e      	ldr	r6, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bd18:	4641      	mov	r1, r8
     C_Buffer[C_Buffer_Free_Position].ntc[2].timestamp=values_of_ntc_sensor(NTC_3).timestamp;
    bd1a:	eb04 1686 	add.w	r6, r4, r6, lsl #6
    bd1e:	62b0      	str	r0, [r6, #40]	; 0x28
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bd20:	4638      	mov	r0, r7
    bd22:	f7ff ff41 	bl	bba8 <values_of_digital_sensor>
    bd26:	e897 0003 	ldmia.w	r7, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bd2a:	682b      	ldr	r3, [r5, #0]
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bd2c:	3630      	adds	r6, #48	; 0x30
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bd2e:	eb04 1483 	add.w	r4, r4, r3, lsl #6
     C_Buffer[C_Buffer_Free_Position].digital[0]=values_of_digital_sensor(0);
    bd32:	e886 0003 	stmia.w	r6, {r0, r1}
     C_Buffer[C_Buffer_Free_Position].digital[1]=values_of_digital_sensor(1);
    bd36:	3438      	adds	r4, #56	; 0x38
    bd38:	2101      	movs	r1, #1
    bd3a:	4638      	mov	r0, r7
    bd3c:	f7ff ff34 	bl	bba8 <values_of_digital_sensor>
    bd40:	e897 0003 	ldmia.w	r7, {r0, r1}
    bd44:	e884 0003 	stmia.w	r4, {r0, r1}
     save_memory(C_Buffer_Free_Position);
    bd48:	6828      	ldr	r0, [r5, #0]
    bd4a:	f7ff ff63 	bl	bc14 <save_memory>
     C_Buffer_Free_Position++;
    bd4e:	682b      	ldr	r3, [r5, #0]
    bd50:	3301      	adds	r3, #1
    bd52:	602b      	str	r3, [r5, #0]
}
    bd54:	b002      	add	sp, #8
    bd56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bd5a:	2300      	movs	r3, #0
    bd5c:	e7f9      	b.n	bd52 <feed_circular_buffer+0xbe>
    bd5e:	bf00      	nop
    bd60:	20020eb4 	.word	0x20020eb4
    bd64:	20020eb0 	.word	0x20020eb0
    bd68:	2000a6b0 	.word	0x2000a6b0
    bd6c:	200214d8 	.word	0x200214d8

0000bd70 <fill_fields_to_test>:
History_st *fill_fields_to_test(){
    bd70:	b5f0      	push	{r4, r5, r6, r7, lr}
   char tag[30]="10203";
    bd72:	4b1c      	ldr	r3, [pc, #112]	; (bde4 <fill_fields_to_test+0x74>)
History_st *fill_fields_to_test(){
    bd74:	b089      	sub	sp, #36	; 0x24
   char tag[30]="10203";
    bd76:	6818      	ldr	r0, [r3, #0]
    bd78:	889b      	ldrh	r3, [r3, #4]
    bd7a:	9000      	str	r0, [sp, #0]
    bd7c:	2218      	movs	r2, #24
    bd7e:	2100      	movs	r1, #0
    bd80:	f10d 0006 	add.w	r0, sp, #6
    bd84:	f8ad 3004 	strh.w	r3, [sp, #4]
     msg.positions.timestamp=1;
    bd88:	2601      	movs	r6, #1
   char tag[30]="10203";
    bd8a:	f01d fcb4 	bl	296f6 <memset>
     msg.positions.timestamp=1;
    bd8e:	2300      	movs	r3, #0
    msg.timestamp=0;
    bd90:	4c15      	ldr	r4, [pc, #84]	; (bde8 <fill_fields_to_test+0x78>)
     msg.device_internal_temperatures.value=12;
    bd92:	2570      	movs	r5, #112	; 0x70
     msg.positions.timestamp=1;
    bd94:	e9c4 3600 	strd	r3, r6, [r4]
     msg.positions.latitude=2;
    bd98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    bd9c:	60a3      	str	r3, [r4, #8]
     msg.positions.longitude=3;
    bd9e:	4b13      	ldr	r3, [pc, #76]	; (bdec <fill_fields_to_test+0x7c>)
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    bda0:	2705      	movs	r7, #5
     msg.positions.longitude=3;
    bda2:	60e3      	str	r3, [r4, #12]
     msg.device_internal_temperatures.timestamp=11;
    bda4:	230b      	movs	r3, #11
    bda6:	6123      	str	r3, [r4, #16]
     msg.device_internal_temperatures.value=12;
    bda8:	4b11      	ldr	r3, [pc, #68]	; (bdf0 <fill_fields_to_test+0x80>)
    bdaa:	6163      	str	r3, [r4, #20]
    msg.input_data[sensor_id].input_id=sensor_id+112;
    bdac:	61a5      	str	r5, [r4, #24]
__ssp_bos_icheck2_restrict(stpcpy, char *, const char *)
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
    bdae:	4669      	mov	r1, sp
    msg.input_data[sensor_id].enable=sensor_id+113;
    bdb0:	7726      	strb	r6, [r4, #28]
    msg.input_data[sensor_id].has_label=0xFF; // if false the label will not show
    bdb2:	7766      	strb	r6, [r4, #29]
    bdb4:	f104 001e 	add.w	r0, r4, #30
    bdb8:	f01d fdc5 	bl	29946 <strcpy>
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bdbc:	f205 33e7 	addw	r3, r5, #999	; 0x3e7
    msg.input_data[sensor_id].has_phy_dimension=0xFF; // if false the dimension will not show
    bdc0:	f884 6032 	strb.w	r6, [r4, #50]	; 0x32
    msg.input_data[sensor_id].phy_dimension=PhysicalDimension_AREA; 
    bdc4:	f884 7033 	strb.w	r7, [r4, #51]	; 0x33
    msg.input_data[sensor_id].values.timestamp=sensor_id+1111;
    bdc8:	6363      	str	r3, [r4, #52]	; 0x34
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bdca:	f505 707a 	add.w	r0, r5, #1000	; 0x3e8
    bdce:	f7fc fe9b 	bl	8b08 <__aeabi_i2f>
   while (sensor_id<6){
    bdd2:	3501      	adds	r5, #1
    bdd4:	2d76      	cmp	r5, #118	; 0x76
    msg.input_data[sensor_id].values.value=sensor_id+1112;
    bdd6:	63a0      	str	r0, [r4, #56]	; 0x38
   while (sensor_id<6){
    bdd8:	f104 0424 	add.w	r4, r4, #36	; 0x24
    bddc:	d1e6      	bne.n	bdac <fill_fields_to_test+0x3c>
}
    bdde:	4802      	ldr	r0, [pc, #8]	; (bde8 <fill_fields_to_test+0x78>)
    bde0:	b009      	add	sp, #36	; 0x24
    bde2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bde4:	0002a70c 	.word	0x0002a70c
    bde8:	2000a5c0 	.word	0x2000a5c0
    bdec:	40400000 	.word	0x40400000
    bdf0:	41400000 	.word	0x41400000

0000bdf4 <send_array_dd_v0>:
buf_data send_array_dd_v0(void){
    bdf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    bdf6:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
    bdfa:	4607      	mov	r7, r0
   History_st *data = fill_fields_to_test();
    bdfc:	f7ff ffb8 	bl	bd70 <fill_fields_to_test>
   msg_all.type=MessageType_HISTORY; // tipo history
    be00:	2202      	movs	r2, #2
    be02:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   msg_all.which_Data=MessageType_HISTORY;
    be06:	f8ad 2032 	strh.w	r2, [sp, #50]	; 0x32
   msg_all.Data.history.timestamp=1234567;
    be0a:	4a3a      	ldr	r2, [pc, #232]	; (bef4 <send_array_dd_v0+0x100>)
    be0c:	ae0c      	add	r6, sp, #48	; 0x30
    be0e:	920d      	str	r2, [sp, #52]	; 0x34
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    be10:	4631      	mov	r1, r6
    be12:	220c      	movs	r2, #12
   History_st *data = fill_fields_to_test();
    be14:	4603      	mov	r3, r0
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    be16:	6845      	ldr	r5, [r0, #4]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    be18:	6884      	ldr	r4, [r0, #8]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    be1a:	68c0      	ldr	r0, [r0, #12]
    while (sensor_data<ARRAY_TEST){
    be1c:	3a01      	subs	r2, #1
     msg_all.Data.history.positions[sensor_data].timestamp=data->positions.timestamp;
    be1e:	608d      	str	r5, [r1, #8]
     msg_all.Data.history.positions[sensor_data].latitude=data->positions.latitude;
    be20:	60cc      	str	r4, [r1, #12]
     msg_all.Data.history.positions[sensor_data].longitude=data->positions.longitude;
    be22:	6108      	str	r0, [r1, #16]
    while (sensor_data<ARRAY_TEST){
    be24:	f101 010c 	add.w	r1, r1, #12
    be28:	d1f8      	bne.n	be1c <send_array_dd_v0+0x28>
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    be2a:	691c      	ldr	r4, [r3, #16]
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    be2c:	6958      	ldr	r0, [r3, #20]
    be2e:	a90c      	add	r1, sp, #48	; 0x30
   sensor_data++;
    be30:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    be32:	2a0c      	cmp	r2, #12
    msg_all.Data.history.device_internal_temperatures[sensor_data].timestamp=data->device_internal_temperatures.timestamp;
    be34:	f8c1 4098 	str.w	r4, [r1, #152]	; 0x98
    msg_all.Data.history.device_internal_temperatures[sensor_data].value=data->device_internal_temperatures.value;
    be38:	f8c1 009c 	str.w	r0, [r1, #156]	; 0x9c
    while (sensor_data<ARRAY_TEST){
    be3c:	f101 0108 	add.w	r1, r1, #8
    be40:	d1f6      	bne.n	be30 <send_array_dd_v0+0x3c>
    be42:	f103 051e 	add.w	r5, r3, #30
    be46:	f103 04f6 	add.w	r4, r3, #246	; 0xf6
    msg_all.Data.history.input_data[sensor_id].input_id=data->input_data[sensor_id].input_id;
    be4a:	f855 3c06 	ldr.w	r3, [r5, #-6]
    be4e:	4629      	mov	r1, r5
    be50:	f8c6 30f8 	str.w	r3, [r6, #248]	; 0xf8
    msg_all.Data.history.input_data[sensor_id].enable=data->input_data[sensor_id].enable;
    be54:	f815 3c02 	ldrb.w	r3, [r5, #-2]
    be58:	f106 00fe 	add.w	r0, r6, #254	; 0xfe
    be5c:	f886 30fc 	strb.w	r3, [r6, #252]	; 0xfc
    msg_all.Data.history.input_data[sensor_id].has_label=data->input_data[sensor_id].has_label;
    be60:	f815 3c01 	ldrb.w	r3, [r5, #-1]
    be64:	f886 30fd 	strb.w	r3, [r6, #253]	; 0xfd
    be68:	f01d fd6d 	bl	29946 <strcpy>
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    be6c:	7d2b      	ldrb	r3, [r5, #20]
    sensor_data=0;  //CORRECT 1440
    be6e:	2200      	movs	r2, #0
    msg_all.Data.history.input_data[sensor_id].has_phy_dimension=data->input_data[sensor_id].has_phy_dimension;
    be70:	f886 3112 	strb.w	r3, [r6, #274]	; 0x112
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    be74:	7d6b      	ldrb	r3, [r5, #21]
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    be76:	f8d5 0016 	ldr.w	r0, [r5, #22]
    msg_all.Data.history.input_data[sensor_id].phy_dimension=data->input_data[sensor_id].phy_dimension;
    be7a:	f886 3113 	strb.w	r3, [r6, #275]	; 0x113
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    be7e:	4633      	mov	r3, r6
    be80:	f8d5 101a 	ldr.w	r1, [r5, #26]
     sensor_data++;
    be84:	3201      	adds	r2, #1
    while (sensor_data<ARRAY_TEST){
    be86:	2a0c      	cmp	r2, #12
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].timestamp=data->input_data[sensor_id].values.timestamp;
    be88:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
    msg_all.Data.history.input_data[sensor_id].values[sensor_data].value=data->input_data[sensor_id].values.value;
    be8c:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    while (sensor_data<ARRAY_TEST){
    be90:	f103 0308 	add.w	r3, r3, #8
    be94:	d1f6      	bne.n	be84 <send_array_dd_v0+0x90>
   while (sensor_id<6){
    be96:	3524      	adds	r5, #36	; 0x24
    be98:	42a5      	cmp	r5, r4
    be9a:	f106 067c 	add.w	r6, r6, #124	; 0x7c
    be9e:	d1d4      	bne.n	be4a <send_array_dd_v0+0x56>
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bea0:	466c      	mov	r4, sp
    bea2:	f44f 62fb 	mov.w	r2, #2008	; 0x7d8
    bea6:	4668      	mov	r0, sp
    bea8:	4913      	ldr	r1, [pc, #76]	; (bef8 <send_array_dd_v0+0x104>)
    beaa:	ad07      	add	r5, sp, #28
    beac:	f000 f950 	bl	c150 <pb_ostream_from_buffer>
    beb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    beb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    beb4:	6823      	ldr	r3, [r4, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    beb6:	4911      	ldr	r1, [pc, #68]	; (befc <send_array_dd_v0+0x108>)
    beb8:	aa0c      	add	r2, sp, #48	; 0x30
    beba:	a807      	add	r0, sp, #28
   ostream = pb_ostream_from_buffer(buffer, UplinkMessage_size);
    bebc:	602b      	str	r3, [r5, #0]
   pb_encode(&ostream, UplinkMessage_fields, &msg_all);
    bebe:	f000 fbc7 	bl	c650 <pb_encode>
   int j=0;
    bec2:	2300      	movs	r3, #0
   total_bytes_encoded = ostream.bytes_written;
    bec4:	980a      	ldr	r0, [sp, #40]	; 0x28
   while(j < total_bytes_encoded ){
    bec6:	490c      	ldr	r1, [pc, #48]	; (bef8 <send_array_dd_v0+0x104>)
    bec8:	4a0d      	ldr	r2, [pc, #52]	; (bf00 <send_array_dd_v0+0x10c>)
    beca:	4283      	cmp	r3, r0
    becc:	d10b      	bne.n	bee6 <send_array_dd_v0+0xf2>
   function_return.len=total_bytes_encoded;
    bece:	490d      	ldr	r1, [pc, #52]	; (bf04 <send_array_dd_v0+0x110>)
    return function_return;
    bed0:	f240 72dc 	movw	r2, #2012	; 0x7dc
    bed4:	4638      	mov	r0, r7
   function_return.len=total_bytes_encoded;
    bed6:	f8a1 37d8 	strh.w	r3, [r1, #2008]	; 0x7d8
    return function_return;
    beda:	f01d fbd2 	bl	29682 <memcpy>
}
    bede:	4638      	mov	r0, r7
    bee0:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
    bee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   function_return.data[j]=buffer[j];
    bee6:	f811 4b01 	ldrb.w	r4, [r1], #1
   j++;
    beea:	3301      	adds	r3, #1
   function_return.data[j]=buffer[j];
    beec:	f802 4f01 	strb.w	r4, [r2, #1]!
   j++;
    bef0:	e7eb      	b.n	beca <send_array_dd_v0+0xd6>
    bef2:	bf00      	nop
    bef4:	0012d687 	.word	0x0012d687
    bef8:	20021507 	.word	0x20021507
    befc:	0002a95c 	.word	0x0002a95c
    bf00:	20009de7 	.word	0x20009de7
    bf04:	20009de4 	.word	0x20009de4

0000bf08 <print_current_position_cb>:
void print_current_position_cb(uint32_t pos){
    bf08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bf0c:	4604      	mov	r4, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    bf0e:	4d23      	ldr	r5, [pc, #140]	; (bf9c <print_current_position_cb+0x94>)
void print_current_position_cb(uint32_t pos){
    bf10:	b085      	sub	sp, #20
    printf("\n\n####Position %d #####\n",pos);
    bf12:	4601      	mov	r1, r0
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    bf14:	ea4f 1884 	mov.w	r8, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    bf18:	4821      	ldr	r0, [pc, #132]	; (bfa0 <print_current_position_cb+0x98>)
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    bf1a:	eb05 1484 	add.w	r4, r5, r4, lsl #6
    printf("\n\n####Position %d #####\n",pos);
    bf1e:	f017 fb6b 	bl	235f8 <iprintf>
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    bf22:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
    bf26:	6863      	ldr	r3, [r4, #4]
    bf28:	481e      	ldr	r0, [pc, #120]	; (bfa4 <print_current_position_cb+0x9c>)
    bf2a:	f017 fb65 	bl	235f8 <iprintf>
    val_mv = C_Buffer[pos].analog.value;
    bf2e:	6963      	ldr	r3, [r4, #20]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    bf30:	a803      	add	r0, sp, #12
    val_mv = C_Buffer[pos].analog.value;
    bf32:	9303      	str	r3, [sp, #12]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    bf34:	f7ff fdda 	bl	baec <adc_raw_to_millivolts_dt.constprop.0.isra.0>
    printf("Analog  TimeStamp=%d Value=%d  %"PRId32"mV \n",
    bf38:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    bf3c:	9b03      	ldr	r3, [sp, #12]
    bf3e:	481a      	ldr	r0, [pc, #104]	; (bfa8 <print_current_position_cb+0xa0>)
    bf40:	f017 fb5a 	bl	235f8 <iprintf>
    int i=0;
    bf44:	2600      	movs	r6, #0
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    bf46:	f8df 9064 	ldr.w	r9, [pc, #100]	; bfac <print_current_position_cb+0xa4>
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    bf4a:	1c77      	adds	r7, r6, #1
    bf4c:	8ba0      	ldrh	r0, [r4, #28]
    bf4e:	b2f9      	uxtb	r1, r7
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    bf50:	f8d4 a018 	ldr.w	sl, [r4, #24]
      C_Buffer[pos].ntc[i].value,
    bf54:	f9b4 b01c 	ldrsh.w	fp, [r4, #28]
      ntc_temperature(C_Buffer[pos].ntc[i].value,(i+1)));
    bf58:	f7fd fa0a 	bl	9370 <ntc_temperature>
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    bf5c:	f7fc fa60 	bl	8420 <__aeabi_f2d>
    bf60:	465b      	mov	r3, fp
    bf62:	e9cd 0100 	strd	r0, r1, [sp]
    bf66:	4652      	mov	r2, sl
    bf68:	4631      	mov	r1, r6
    bf6a:	4648      	mov	r0, r9
    bf6c:	f017 fb44 	bl	235f8 <iprintf>
    while (i<3){
    bf70:	2f03      	cmp	r7, #3
      i++;
    bf72:	463e      	mov	r6, r7
    while (i<3){
    bf74:	f104 0408 	add.w	r4, r4, #8
    bf78:	d1e7      	bne.n	bf4a <print_current_position_cb+0x42>
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    bf7a:	4445      	add	r5, r8
    bf7c:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
    bf80:	2100      	movs	r1, #0
    bf82:	480b      	ldr	r0, [pc, #44]	; (bfb0 <print_current_position_cb+0xa8>)
    bf84:	f017 fb38 	bl	235f8 <iprintf>
    bf88:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	; 0x38
    bf8c:	2101      	movs	r1, #1
    bf8e:	4808      	ldr	r0, [pc, #32]	; (bfb0 <print_current_position_cb+0xa8>)
}
    bf90:	b005      	add	sp, #20
    bf92:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    bf96:	f017 bb2f 	b.w	235f8 <iprintf>
    bf9a:	bf00      	nop
    bf9c:	2000a6b0 	.word	0x2000a6b0
    bfa0:	0002be50 	.word	0x0002be50
    bfa4:	0002be69 	.word	0x0002be69
    bfa8:	0002be95 	.word	0x0002be95
    bfac:	0002bebb 	.word	0x0002bebb
    bfb0:	0002bee1 	.word	0x0002bee1

0000bfb4 <print_current_position_cb_new>:
void print_current_position_cb_new(uint32_t pos){
    bfb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bfb8:	4607      	mov	r7, r0
    bfba:	b094      	sub	sp, #80	; 0x50
   C_Buffer = k_malloc(size);
    bfbc:	2040      	movs	r0, #64	; 0x40
    bfbe:	f01d fb4b 	bl	29658 <k_malloc>
    bfc2:	4606      	mov	r6, r0
   *C_Buffer=read_memory(pos);
    bfc4:	4635      	mov	r5, r6
    bfc6:	4639      	mov	r1, r7
    bfc8:	a802      	add	r0, sp, #8
    bfca:	ac02      	add	r4, sp, #8
    bfcc:	f7ff fdfe 	bl	bbcc <read_memory>
    bfd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bfd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bfd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bfd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bfd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    bfda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    bfdc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    bfe0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    printf("\n\n####Position %d #####\n",pos);
    bfe4:	4639      	mov	r1, r7
    bfe6:	4821      	ldr	r0, [pc, #132]	; (c06c <print_current_position_cb_new+0xb8>)
    bfe8:	f017 fb06 	bl	235f8 <iprintf>
    printf("GNSS Position Lat=%d Long=%d TimeStamp=%d \n",
    bfec:	e9d6 1202 	ldrd	r1, r2, [r6, #8]
    bff0:	6873      	ldr	r3, [r6, #4]
    bff2:	481f      	ldr	r0, [pc, #124]	; (c070 <print_current_position_cb_new+0xbc>)
    bff4:	f017 fb00 	bl	235f8 <iprintf>
    val_mv = C_Buffer->analog.value;
    bff8:	6973      	ldr	r3, [r6, #20]
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    bffa:	a813      	add	r0, sp, #76	; 0x4c
    val_mv = C_Buffer->analog.value;
    bffc:	9313      	str	r3, [sp, #76]	; 0x4c
    adc_raw_to_millivolts_dt(&adc_channels[ANALOG_SENSOR],&val_mv);
    bffe:	f7ff fd75 	bl	baec <adc_raw_to_millivolts_dt.constprop.0.isra.0>
    printf("Analog  TimeStamp=%d Value=%d  %"PRId32"mV \n",
    c002:	e9d6 1204 	ldrd	r1, r2, [r6, #16]
    c006:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    c008:	481a      	ldr	r0, [pc, #104]	; (c074 <print_current_position_cb_new+0xc0>)
    c00a:	f017 faf5 	bl	235f8 <iprintf>
    while (i<3){
    c00e:	4634      	mov	r4, r6
    int i=0;
    c010:	2500      	movs	r5, #0
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c012:	f8df 8064 	ldr.w	r8, [pc, #100]	; c078 <print_current_position_cb_new+0xc4>
      ntc_temperature(C_Buffer->ntc[i].value,(i+1)));
    c016:	1c6f      	adds	r7, r5, #1
    c018:	8ba0      	ldrh	r0, [r4, #28]
    c01a:	b2f9      	uxtb	r1, r7
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c01c:	f8d4 9018 	ldr.w	r9, [r4, #24]
      C_Buffer->ntc[i].value,
    c020:	f9b4 a01c 	ldrsh.w	sl, [r4, #28]
      ntc_temperature(C_Buffer->ntc[i].value,(i+1)));
    c024:	f7fd f9a4 	bl	9370 <ntc_temperature>
      printf("NTC %d TimeStamp=%d Value=%d %3.1f C\n",
    c028:	f7fc f9fa 	bl	8420 <__aeabi_f2d>
    c02c:	4653      	mov	r3, sl
    c02e:	e9cd 0100 	strd	r0, r1, [sp]
    c032:	464a      	mov	r2, r9
    c034:	4629      	mov	r1, r5
    c036:	4640      	mov	r0, r8
    c038:	f017 fade 	bl	235f8 <iprintf>
    while (i<3){
    c03c:	2f03      	cmp	r7, #3
      i++;
    c03e:	463d      	mov	r5, r7
    while (i<3){
    c040:	f104 0408 	add.w	r4, r4, #8
    c044:	d1e7      	bne.n	c016 <print_current_position_cb_new+0x62>
      printf("Digital%d  TimeStamp=%d Value=%d\n",
    c046:	e9d6 230c 	ldrd	r2, r3, [r6, #48]	; 0x30
    c04a:	2100      	movs	r1, #0
    c04c:	480b      	ldr	r0, [pc, #44]	; (c07c <print_current_position_cb_new+0xc8>)
    c04e:	f017 fad3 	bl	235f8 <iprintf>
    c052:	e9d6 230e 	ldrd	r2, r3, [r6, #56]	; 0x38
    c056:	2101      	movs	r1, #1
    c058:	4808      	ldr	r0, [pc, #32]	; (c07c <print_current_position_cb_new+0xc8>)
    c05a:	f017 facd 	bl	235f8 <iprintf>
 k_free(C_Buffer);
    c05e:	4630      	mov	r0, r6
}
    c060:	b014      	add	sp, #80	; 0x50
    c062:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 k_free(C_Buffer);
    c066:	f01d baf0 	b.w	2964a <k_free>
    c06a:	bf00      	nop
    c06c:	0002be50 	.word	0x0002be50
    c070:	0002be69 	.word	0x0002be69
    c074:	0002be95 	.word	0x0002be95
    c078:	0002bebb 	.word	0x0002bebb
    c07c:	0002bee1 	.word	0x0002bee1

0000c080 <pb_check_proto3_default_value>:
}

/* In proto3, all fields are optional and are only encoded if their value is "non-zero".
 * This function implements the check for the zero value. */
static bool checkreturn pb_check_proto3_default_value(const pb_field_iter_t *field)
{
    c080:	b500      	push	{lr}
    pb_type_t type = field->type;
    c082:	7d83      	ldrb	r3, [r0, #22]
{
    c084:	4601      	mov	r1, r0

    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    c086:	2b3f      	cmp	r3, #63	; 0x3f
{
    c088:	b08b      	sub	sp, #44	; 0x2c
    if (PB_ATYPE(type) == PB_ATYPE_STATIC)
    c08a:	d849      	bhi.n	c120 <pb_check_proto3_default_value+0xa0>
    {
        if (PB_HTYPE(type) == PB_HTYPE_REQUIRED)
    c08c:	f013 0030 	ands.w	r0, r3, #48	; 0x30
    c090:	d01c      	beq.n	c0cc <pb_check_proto3_default_value+0x4c>
        {
            /* Required proto2 fields inside proto3 submessage, pretty rare case */
            return false;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_REPEATED)
    c092:	2820      	cmp	r0, #32
    c094:	d102      	bne.n	c09c <pb_check_proto3_default_value+0x1c>
            return *(const pb_size_t*)field->pSize == 0;
        }
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
        {
            /* Oneof fields */
            return *(const pb_size_t*)field->pSize == 0;
    c096:	6a0b      	ldr	r3, [r1, #32]
            return true;
        }
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
        {
            const pb_bytes_array_t *bytes = (const pb_bytes_array_t*)field->pData;
            return bytes->size == 0;
    c098:	8818      	ldrh	r0, [r3, #0]
    c09a:	e006      	b.n	c0aa <pb_check_proto3_default_value+0x2a>
        else if (PB_HTYPE(type) == PB_HTYPE_ONEOF)
    c09c:	2830      	cmp	r0, #48	; 0x30
    c09e:	d0fa      	beq.n	c096 <pb_check_proto3_default_value+0x16>
        else if (PB_HTYPE(type) == PB_HTYPE_OPTIONAL && field->pSize != NULL)
    c0a0:	2810      	cmp	r0, #16
    c0a2:	d106      	bne.n	c0b2 <pb_check_proto3_default_value+0x32>
    c0a4:	6a0a      	ldr	r2, [r1, #32]
    c0a6:	b122      	cbz	r2, c0b2 <pb_check_proto3_default_value+0x32>
        if (p[i] != 0)
    c0a8:	7810      	ldrb	r0, [r2, #0]
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    {
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
        {
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
            return extension == NULL;
    c0aa:	fab0 f080 	clz	r0, r0
    c0ae:	0940      	lsrs	r0, r0, #5
    c0b0:	e00c      	b.n	c0cc <pb_check_proto3_default_value+0x4c>
        else if (field->descriptor->default_value)
    c0b2:	680a      	ldr	r2, [r1, #0]
    c0b4:	6890      	ldr	r0, [r2, #8]
    c0b6:	b980      	cbnz	r0, c0da <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) <= PB_LTYPE_LAST_PACKABLE)
    c0b8:	f003 020f 	and.w	r2, r3, #15
    c0bc:	2a05      	cmp	r2, #5
    c0be:	d80e      	bhi.n	c0de <pb_check_proto3_default_value+0x5e>
            for (i = 0; i < field->data_size; i++)
    c0c0:	69cb      	ldr	r3, [r1, #28]
    c0c2:	8a4a      	ldrh	r2, [r1, #18]
    c0c4:	441a      	add	r2, r3
    c0c6:	4293      	cmp	r3, r2
    c0c8:	d103      	bne.n	c0d2 <pb_check_proto3_default_value+0x52>
            return true;
    c0ca:	2001      	movs	r0, #1
            return field->descriptor->field_callback == NULL;
        }
    }

    return false; /* Not typically reached, safe default for weird special cases. */
}
    c0cc:	b00b      	add	sp, #44	; 0x2c
    c0ce:	f85d fb04 	ldr.w	pc, [sp], #4
                if (p[i] != 0)
    c0d2:	f813 1b01 	ldrb.w	r1, [r3], #1
    c0d6:	2900      	cmp	r1, #0
    c0d8:	d0f5      	beq.n	c0c6 <pb_check_proto3_default_value+0x46>
            return false;
    c0da:	2000      	movs	r0, #0
    c0dc:	e7f6      	b.n	c0cc <pb_check_proto3_default_value+0x4c>
        else if (PB_LTYPE(type) == PB_LTYPE_BYTES)
    c0de:	2a06      	cmp	r2, #6
    c0e0:	d101      	bne.n	c0e6 <pb_check_proto3_default_value+0x66>
            return bytes->size == 0;
    c0e2:	69cb      	ldr	r3, [r1, #28]
    c0e4:	e7d8      	b.n	c098 <pb_check_proto3_default_value+0x18>
        else if (PB_LTYPE(type) == PB_LTYPE_STRING)
    c0e6:	2a07      	cmp	r2, #7
    c0e8:	d102      	bne.n	c0f0 <pb_check_proto3_default_value+0x70>
            return *(const char*)field->pData == '\0';
    c0ea:	69cb      	ldr	r3, [r1, #28]
    c0ec:	7818      	ldrb	r0, [r3, #0]
    c0ee:	e7dc      	b.n	c0aa <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE(type) == PB_LTYPE_FIXED_LENGTH_BYTES)
    c0f0:	2a0b      	cmp	r2, #11
    c0f2:	d101      	bne.n	c0f8 <pb_check_proto3_default_value+0x78>
            return field->data_size == 0;
    c0f4:	8a48      	ldrh	r0, [r1, #18]
    c0f6:	e7d8      	b.n	c0aa <pb_check_proto3_default_value+0x2a>
        else if (PB_LTYPE_IS_SUBMSG(type))
    c0f8:	f003 030e 	and.w	r3, r3, #14
    c0fc:	2b08      	cmp	r3, #8
    c0fe:	d1e5      	bne.n	c0cc <pb_check_proto3_default_value+0x4c>
            if (pb_field_iter_begin(&iter, field->submsg_desc, field->pData))
    c100:	69ca      	ldr	r2, [r1, #28]
    c102:	4668      	mov	r0, sp
    c104:	6a49      	ldr	r1, [r1, #36]	; 0x24
    c106:	f018 fa97 	bl	24638 <pb_field_iter_begin>
    c10a:	2800      	cmp	r0, #0
    c10c:	d0dd      	beq.n	c0ca <pb_check_proto3_default_value+0x4a>
                    if (!pb_check_proto3_default_value(&iter))
    c10e:	4668      	mov	r0, sp
    c110:	f7ff ffb6 	bl	c080 <pb_check_proto3_default_value>
    c114:	2800      	cmp	r0, #0
    c116:	d0d9      	beq.n	c0cc <pb_check_proto3_default_value+0x4c>
                } while (pb_field_iter_next(&iter));
    c118:	4668      	mov	r0, sp
    c11a:	f018 fab0 	bl	2467e <pb_field_iter_next>
    c11e:	e7f4      	b.n	c10a <pb_check_proto3_default_value+0x8a>
    c120:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    else if (PB_ATYPE(type) == PB_ATYPE_POINTER)
    c124:	2a80      	cmp	r2, #128	; 0x80
    c126:	d101      	bne.n	c12c <pb_check_proto3_default_value+0xac>
        return field->pData == NULL;
    c128:	69c0      	ldr	r0, [r0, #28]
    c12a:	e7be      	b.n	c0aa <pb_check_proto3_default_value+0x2a>
    else if (PB_ATYPE(type) == PB_ATYPE_CALLBACK)
    c12c:	2a40      	cmp	r2, #64	; 0x40
    c12e:	d1d4      	bne.n	c0da <pb_check_proto3_default_value+0x5a>
        if (PB_LTYPE(type) == PB_LTYPE_EXTENSION)
    c130:	f003 030f 	and.w	r3, r3, #15
    c134:	2b0a      	cmp	r3, #10
    c136:	d102      	bne.n	c13e <pb_check_proto3_default_value+0xbe>
            const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    c138:	69cb      	ldr	r3, [r1, #28]
            return extension == NULL;
    c13a:	6818      	ldr	r0, [r3, #0]
    c13c:	e7b5      	b.n	c0aa <pb_check_proto3_default_value+0x2a>
        else if (field->descriptor->field_callback == pb_default_field_callback)
    c13e:	6803      	ldr	r3, [r0, #0]
    c140:	4a02      	ldr	r2, [pc, #8]	; (c14c <pb_check_proto3_default_value+0xcc>)
    c142:	68d8      	ldr	r0, [r3, #12]
    c144:	4290      	cmp	r0, r2
    c146:	d1b0      	bne.n	c0aa <pb_check_proto3_default_value+0x2a>
    c148:	e7f6      	b.n	c138 <pb_check_proto3_default_value+0xb8>
    c14a:	bf00      	nop
    c14c:	0002469d 	.word	0x0002469d

0000c150 <pb_ostream_from_buffer>:
    return stream;
    c150:	6082      	str	r2, [r0, #8]
    c152:	2200      	movs	r2, #0
{
    c154:	b510      	push	{r4, lr}
    return stream;
    c156:	4c03      	ldr	r4, [pc, #12]	; (c164 <pb_ostream_from_buffer+0x14>)
    c158:	e9c0 2203 	strd	r2, r2, [r0, #12]
    c15c:	e9c0 4100 	strd	r4, r1, [r0]
}
    c160:	bd10      	pop	{r4, pc}
    c162:	bf00      	nop
    c164:	000246cd 	.word	0x000246cd

0000c168 <pb_write>:
{
    c168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c16a:	4604      	mov	r4, r0
    if (count > 0 && stream->callback != NULL)
    c16c:	4615      	mov	r5, r2
        if (stream->bytes_written + count < stream->bytes_written ||
    c16e:	68c3      	ldr	r3, [r0, #12]
    if (count > 0 && stream->callback != NULL)
    c170:	b19a      	cbz	r2, c19a <pb_write+0x32>
    c172:	6806      	ldr	r6, [r0, #0]
    c174:	b18e      	cbz	r6, c19a <pb_write+0x32>
    c176:	18d3      	adds	r3, r2, r3
    c178:	d202      	bcs.n	c180 <pb_write+0x18>
        if (stream->bytes_written + count < stream->bytes_written ||
    c17a:	6887      	ldr	r7, [r0, #8]
    c17c:	429f      	cmp	r7, r3
    c17e:	d207      	bcs.n	c190 <pb_write+0x28>
            PB_RETURN_ERROR(stream, "stream full");
    c180:	6923      	ldr	r3, [r4, #16]
    c182:	4a08      	ldr	r2, [pc, #32]	; (c1a4 <pb_write+0x3c>)
            PB_RETURN_ERROR(stream, "io error");
    c184:	2b00      	cmp	r3, #0
    c186:	bf08      	it	eq
    c188:	4613      	moveq	r3, r2
            PB_RETURN_ERROR(stream, "stream full");
    c18a:	2000      	movs	r0, #0
            PB_RETURN_ERROR(stream, "io error");
    c18c:	6123      	str	r3, [r4, #16]
}
    c18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (!stream->callback(stream, buf, count))
    c190:	47b0      	blx	r6
    c192:	b910      	cbnz	r0, c19a <pb_write+0x32>
            PB_RETURN_ERROR(stream, "io error");
    c194:	6923      	ldr	r3, [r4, #16]
    c196:	4a04      	ldr	r2, [pc, #16]	; (c1a8 <pb_write+0x40>)
    c198:	e7f4      	b.n	c184 <pb_write+0x1c>
    stream->bytes_written += count;
    c19a:	68e3      	ldr	r3, [r4, #12]
    return true;
    c19c:	2001      	movs	r0, #1
    stream->bytes_written += count;
    c19e:	442b      	add	r3, r5
    c1a0:	60e3      	str	r3, [r4, #12]
    return true;
    c1a2:	e7f4      	b.n	c18e <pb_write+0x26>
    c1a4:	0002bf03 	.word	0x0002bf03
    c1a8:	0002bf0f 	.word	0x0002bf0f

0000c1ac <pb_enc_varint>:
    PB_UNUSED(field);
    return pb_encode_varint(stream, value);
}

static bool checkreturn pb_enc_varint(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    c1ac:	b410      	push	{r4}
    c1ae:	7d8c      	ldrb	r4, [r1, #22]
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    {
        /* Perform unsigned integer extension */
        pb_uint64_t value = 0;

        if (field->data_size == sizeof(uint_least8_t))
    c1b0:	8a4b      	ldrh	r3, [r1, #18]
    c1b2:	f004 040f 	and.w	r4, r4, #15
    if (PB_LTYPE(field->type) == PB_LTYPE_UVARINT)
    c1b6:	2c02      	cmp	r4, #2
    c1b8:	d117      	bne.n	c1ea <pb_enc_varint+0x3e>
        if (field->data_size == sizeof(uint_least8_t))
    c1ba:	2b01      	cmp	r3, #1
    c1bc:	d105      	bne.n	c1ca <pb_enc_varint+0x1e>
            value = *(const uint_least8_t*)field->pData;
    c1be:	69cb      	ldr	r3, [r1, #28]
    c1c0:	781a      	ldrb	r2, [r3, #0]
        else if (field->data_size == sizeof(uint_least16_t))
            value = *(const uint_least16_t*)field->pData;
        else if (field->data_size == sizeof(uint32_t))
            value = *(const uint32_t*)field->pData;
    c1c2:	2300      	movs	r3, #0
#endif
        else
            return pb_encode_varint(stream, (pb_uint64_t)value);

    }
}
    c1c4:	bc10      	pop	{r4}
            return pb_encode_varint(stream, (pb_uint64_t)value);
    c1c6:	f018 ba8a 	b.w	246de <pb_encode_varint>
        else if (field->data_size == sizeof(uint_least16_t))
    c1ca:	2b02      	cmp	r3, #2
    c1cc:	d102      	bne.n	c1d4 <pb_enc_varint+0x28>
            value = *(const uint_least16_t*)field->pData;
    c1ce:	69cb      	ldr	r3, [r1, #28]
    c1d0:	881a      	ldrh	r2, [r3, #0]
    c1d2:	e7f6      	b.n	c1c2 <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(uint32_t))
    c1d4:	2b04      	cmp	r3, #4
    c1d6:	d102      	bne.n	c1de <pb_enc_varint+0x32>
            value = *(const uint32_t*)field->pData;
    c1d8:	69cb      	ldr	r3, [r1, #28]
    c1da:	681a      	ldr	r2, [r3, #0]
    c1dc:	e7f1      	b.n	c1c2 <pb_enc_varint+0x16>
        else if (field->data_size == sizeof(pb_uint64_t))
    c1de:	2b08      	cmp	r3, #8
    c1e0:	d11f      	bne.n	c222 <pb_enc_varint+0x76>
            value = *(const pb_uint64_t*)field->pData;
    c1e2:	69cb      	ldr	r3, [r1, #28]
    c1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    c1e8:	e7ec      	b.n	c1c4 <pb_enc_varint+0x18>
        if (field->data_size == sizeof(int_least8_t))
    c1ea:	2b01      	cmp	r3, #1
    c1ec:	d108      	bne.n	c200 <pb_enc_varint+0x54>
            value = *(const int_least8_t*)field->pData;
    c1ee:	69cb      	ldr	r3, [r1, #28]
    c1f0:	f993 2000 	ldrsb.w	r2, [r3]
            value = *(const int32_t*)field->pData;
    c1f4:	17d3      	asrs	r3, r2, #31
        if (PB_LTYPE(field->type) == PB_LTYPE_SVARINT)
    c1f6:	2c03      	cmp	r4, #3
    c1f8:	d1e4      	bne.n	c1c4 <pb_enc_varint+0x18>
}
    c1fa:	bc10      	pop	{r4}
            return pb_encode_svarint(stream, value);
    c1fc:	f018 baae 	b.w	2475c <pb_encode_svarint>
        else if (field->data_size == sizeof(int_least16_t))
    c200:	2b02      	cmp	r3, #2
    c202:	d103      	bne.n	c20c <pb_enc_varint+0x60>
            value = *(const int_least16_t*)field->pData;
    c204:	69cb      	ldr	r3, [r1, #28]
    c206:	f9b3 2000 	ldrsh.w	r2, [r3]
    c20a:	e7f3      	b.n	c1f4 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(int32_t))
    c20c:	2b04      	cmp	r3, #4
    c20e:	d102      	bne.n	c216 <pb_enc_varint+0x6a>
            value = *(const int32_t*)field->pData;
    c210:	69cb      	ldr	r3, [r1, #28]
    c212:	681a      	ldr	r2, [r3, #0]
    c214:	e7ee      	b.n	c1f4 <pb_enc_varint+0x48>
        else if (field->data_size == sizeof(pb_int64_t))
    c216:	2b08      	cmp	r3, #8
    c218:	d103      	bne.n	c222 <pb_enc_varint+0x76>
            value = *(const pb_int64_t*)field->pData;
    c21a:	69cb      	ldr	r3, [r1, #28]
    c21c:	e9d3 2300 	ldrd	r2, r3, [r3]
    c220:	e7e9      	b.n	c1f6 <pb_enc_varint+0x4a>
            PB_RETURN_ERROR(stream, "invalid data_size");
    c222:	6903      	ldr	r3, [r0, #16]
    c224:	4a03      	ldr	r2, [pc, #12]	; (c234 <pb_enc_varint+0x88>)
    c226:	2b00      	cmp	r3, #0
    c228:	bf08      	it	eq
    c22a:	4613      	moveq	r3, r2
    c22c:	6103      	str	r3, [r0, #16]
}
    c22e:	bc10      	pop	{r4}
    c230:	2000      	movs	r0, #0
    c232:	4770      	bx	lr
    c234:	0002bf18 	.word	0x0002bf18

0000c238 <pb_enc_fixed>:
    {
        return pb_encode_float_as_double(stream, *(float*)field->pData);
    }
#endif

    if (field->data_size == sizeof(uint32_t))
    c238:	8a4a      	ldrh	r2, [r1, #18]
    c23a:	2a04      	cmp	r2, #4
    c23c:	d102      	bne.n	c244 <pb_enc_fixed+0xc>
    {
        return pb_encode_fixed32(stream, field->pData);
    c23e:	69c9      	ldr	r1, [r1, #28]
    c240:	f018 ba95 	b.w	2476e <pb_encode_fixed32>
    }
#ifndef PB_WITHOUT_64BIT
    else if (field->data_size == sizeof(uint64_t))
    c244:	2a08      	cmp	r2, #8
    c246:	d102      	bne.n	c24e <pb_enc_fixed+0x16>
    {
        return pb_encode_fixed64(stream, field->pData);
    c248:	69c9      	ldr	r1, [r1, #28]
    c24a:	f018 ba93 	b.w	24774 <pb_encode_fixed64>
    }
#endif
    else
    {
        PB_RETURN_ERROR(stream, "invalid data_size");
    c24e:	6902      	ldr	r2, [r0, #16]
    c250:	4903      	ldr	r1, [pc, #12]	; (c260 <pb_enc_fixed+0x28>)
    c252:	2a00      	cmp	r2, #0
    c254:	bf08      	it	eq
    c256:	460a      	moveq	r2, r1
    c258:	6102      	str	r2, [r0, #16]
    }
}
    c25a:	2000      	movs	r0, #0
    c25c:	4770      	bx	lr
    c25e:	bf00      	nop
    c260:	0002bf18 	.word	0x0002bf18

0000c264 <pb_encode_tag_for_field>:
    switch (PB_LTYPE(field->type))
    c264:	7d8a      	ldrb	r2, [r1, #22]
{
    c266:	460b      	mov	r3, r1
    switch (PB_LTYPE(field->type))
    c268:	f002 020f 	and.w	r2, r2, #15
    c26c:	2a0b      	cmp	r2, #11
    c26e:	d811      	bhi.n	c294 <pb_encode_tag_for_field+0x30>
    c270:	e8df f002 	tbb	[pc, r2]
    c274:	0c0c0c0c 	.word	0x0c0c0c0c
    c278:	0a0a060e 	.word	0x0a0a060e
    c27c:	0a100a0a 	.word	0x0a100a0a
            wiretype = PB_WT_64BIT;
    c280:	2101      	movs	r1, #1
    return pb_encode_tag(stream, wiretype, field->tag);
    c282:	8a1a      	ldrh	r2, [r3, #16]
    c284:	f018 ba79 	b.w	2477a <pb_encode_tag>
            wiretype = PB_WT_STRING;
    c288:	2102      	movs	r1, #2
            break;
    c28a:	e7fa      	b.n	c282 <pb_encode_tag_for_field+0x1e>
            wiretype = PB_WT_VARINT;
    c28c:	2100      	movs	r1, #0
    c28e:	e7f8      	b.n	c282 <pb_encode_tag_for_field+0x1e>
    switch (PB_LTYPE(field->type))
    c290:	2105      	movs	r1, #5
    c292:	e7f6      	b.n	c282 <pb_encode_tag_for_field+0x1e>
            PB_RETURN_ERROR(stream, "invalid field type");
    c294:	6903      	ldr	r3, [r0, #16]
    c296:	4a03      	ldr	r2, [pc, #12]	; (c2a4 <pb_encode_tag_for_field+0x40>)
    c298:	2b00      	cmp	r3, #0
    c29a:	bf08      	it	eq
    c29c:	4613      	moveq	r3, r2
    c29e:	6103      	str	r3, [r0, #16]
}
    c2a0:	2000      	movs	r0, #0
    c2a2:	4770      	bx	lr
    c2a4:	0002bf2a 	.word	0x0002bf2a

0000c2a8 <pb_encode_submessage>:
{
    c2a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c2ac:	460e      	mov	r6, r1
    c2ae:	4617      	mov	r7, r2
    c2b0:	b086      	sub	sp, #24
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c2b2:	2214      	movs	r2, #20
    c2b4:	2100      	movs	r1, #0
{
    c2b6:	4604      	mov	r4, r0
    pb_ostream_t substream = PB_OSTREAM_SIZING;
    c2b8:	a801      	add	r0, sp, #4
    c2ba:	f01d fa1c 	bl	296f6 <memset>
    if (!pb_encode(&substream, fields, src_struct))
    c2be:	463a      	mov	r2, r7
    c2c0:	4631      	mov	r1, r6
    c2c2:	a801      	add	r0, sp, #4
    c2c4:	f000 f9c4 	bl	c650 <pb_encode>
    c2c8:	b910      	cbnz	r0, c2d0 <pb_encode_submessage+0x28>
        stream->errmsg = substream.errmsg;
    c2ca:	9b05      	ldr	r3, [sp, #20]
        PB_RETURN_ERROR(stream, "stream full");
    c2cc:	6123      	str	r3, [r4, #16]
    c2ce:	e008      	b.n	c2e2 <pb_encode_submessage+0x3a>
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c2d0:	f04f 0800 	mov.w	r8, #0
    size = substream.bytes_written;
    c2d4:	9d04      	ldr	r5, [sp, #16]
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c2d6:	4643      	mov	r3, r8
    c2d8:	462a      	mov	r2, r5
    c2da:	4620      	mov	r0, r4
    c2dc:	f018 f9ff 	bl	246de <pb_encode_varint>
    c2e0:	b918      	cbnz	r0, c2ea <pb_encode_submessage+0x42>
        return false;
    c2e2:	2000      	movs	r0, #0
}
    c2e4:	b006      	add	sp, #24
    c2e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (stream->callback == NULL)
    c2ea:	6821      	ldr	r1, [r4, #0]
    c2ec:	b921      	cbnz	r1, c2f8 <pb_encode_submessage+0x50>
        return pb_write(stream, NULL, size); /* Just sizing */
    c2ee:	462a      	mov	r2, r5
    c2f0:	4620      	mov	r0, r4
    c2f2:	f7ff ff39 	bl	c168 <pb_write>
    c2f6:	e7f5      	b.n	c2e4 <pb_encode_submessage+0x3c>
    if (stream->bytes_written + size > stream->max_size)
    c2f8:	68e3      	ldr	r3, [r4, #12]
    c2fa:	68a2      	ldr	r2, [r4, #8]
    c2fc:	442b      	add	r3, r5
    c2fe:	4293      	cmp	r3, r2
    c300:	d905      	bls.n	c30e <pb_encode_submessage+0x66>
        PB_RETURN_ERROR(stream, "stream full");
    c302:	6923      	ldr	r3, [r4, #16]
    c304:	4a0e      	ldr	r2, [pc, #56]	; (c340 <pb_encode_submessage+0x98>)
    c306:	2b00      	cmp	r3, #0
    c308:	bf08      	it	eq
    c30a:	4613      	moveq	r3, r2
    c30c:	e7de      	b.n	c2cc <pb_encode_submessage+0x24>
    substream.state = stream->state;
    c30e:	6863      	ldr	r3, [r4, #4]
    status = pb_encode(&substream, fields, src_struct);
    c310:	463a      	mov	r2, r7
    substream.callback = stream->callback;
    c312:	9101      	str	r1, [sp, #4]
    status = pb_encode(&substream, fields, src_struct);
    c314:	a801      	add	r0, sp, #4
    c316:	4631      	mov	r1, r6
    substream.max_size = size;
    c318:	e9cd 3502 	strd	r3, r5, [sp, #8]
    substream.errmsg = NULL;
    c31c:	e9cd 8804 	strd	r8, r8, [sp, #16]
    status = pb_encode(&substream, fields, src_struct);
    c320:	f000 f996 	bl	c650 <pb_encode>
    stream->bytes_written += substream.bytes_written;
    c324:	9a04      	ldr	r2, [sp, #16]
    c326:	68e3      	ldr	r3, [r4, #12]
    if (substream.bytes_written != size)
    c328:	42aa      	cmp	r2, r5
    stream->bytes_written += substream.bytes_written;
    c32a:	4413      	add	r3, r2
    c32c:	60e3      	str	r3, [r4, #12]
    stream->state = substream.state;
    c32e:	9b02      	ldr	r3, [sp, #8]
    c330:	6063      	str	r3, [r4, #4]
    stream->errmsg = substream.errmsg;
    c332:	9b05      	ldr	r3, [sp, #20]
    if (substream.bytes_written != size)
    c334:	d101      	bne.n	c33a <pb_encode_submessage+0x92>
    stream->errmsg = substream.errmsg;
    c336:	6123      	str	r3, [r4, #16]
    c338:	e7d4      	b.n	c2e4 <pb_encode_submessage+0x3c>
        PB_RETURN_ERROR(stream, "submsg size changed");
    c33a:	4a02      	ldr	r2, [pc, #8]	; (c344 <pb_encode_submessage+0x9c>)
    c33c:	e7e3      	b.n	c306 <pb_encode_submessage+0x5e>
    c33e:	bf00      	nop
    c340:	0002bf03 	.word	0x0002bf03
    c344:	0002bf3d 	.word	0x0002bf3d

0000c348 <encode_basic_field>:
{
    c348:	b570      	push	{r4, r5, r6, lr}
    if (!field->pData)
    c34a:	69cb      	ldr	r3, [r1, #28]
{
    c34c:	4604      	mov	r4, r0
    c34e:	460d      	mov	r5, r1
    if (!field->pData)
    c350:	2b00      	cmp	r3, #0
    c352:	d07f      	beq.n	c454 <encode_basic_field+0x10c>
    if (!pb_encode_tag_for_field(stream, field))
    c354:	f7ff ff86 	bl	c264 <pb_encode_tag_for_field>
    c358:	2800      	cmp	r0, #0
    c35a:	d073      	beq.n	c444 <encode_basic_field+0xfc>
    switch (PB_LTYPE(field->type))
    c35c:	7da8      	ldrb	r0, [r5, #22]
    c35e:	f000 030f 	and.w	r3, r0, #15
    c362:	2b0b      	cmp	r3, #11
    c364:	d873      	bhi.n	c44e <encode_basic_field+0x106>
    c366:	e8df f003 	tbb	[pc, r3]
    c36a:	1106      	.short	0x1106
    c36c:	17171111 	.word	0x17171111
    c370:	5252351d 	.word	0x5252351d
    c374:	6f72      	.short	0x6f72
        if (p[i] != 0)
    c376:	69eb      	ldr	r3, [r5, #28]
    return pb_encode_varint(stream, value);
    c378:	4620      	mov	r0, r4
}
    c37a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        if (p[i] != 0)
    c37e:	781a      	ldrb	r2, [r3, #0]
    return pb_encode_varint(stream, value);
    c380:	2300      	movs	r3, #0
    c382:	3a00      	subs	r2, #0
    c384:	bf18      	it	ne
    c386:	2201      	movne	r2, #1
    c388:	f018 b9a9 	b.w	246de <pb_encode_varint>
            return pb_enc_varint(stream, field);
    c38c:	4629      	mov	r1, r5
    c38e:	4620      	mov	r0, r4
}
    c390:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_varint(stream, field);
    c394:	f7ff bf0a 	b.w	c1ac <pb_enc_varint>
            return pb_enc_fixed(stream, field);
    c398:	4629      	mov	r1, r5
    c39a:	4620      	mov	r0, r4
}
    c39c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            return pb_enc_fixed(stream, field);
    c3a0:	f7ff bf4a 	b.w	c238 <pb_enc_fixed>

static bool checkreturn pb_enc_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    const pb_bytes_array_t *bytes = NULL;

    bytes = (const pb_bytes_array_t*)field->pData;
    c3a4:	69e9      	ldr	r1, [r5, #28]
    
    if (bytes == NULL)
    c3a6:	b909      	cbnz	r1, c3ac <encode_basic_field+0x64>
    }


    if (str == NULL)
    {
        size = 0; /* Treat null pointer as an empty string */
    c3a8:	460a      	mov	r2, r1
#ifdef PB_VALIDATE_UTF8
    if (!pb_validate_utf8(str))
        PB_RETURN_ERROR(stream, "invalid utf8");
#endif

    return pb_encode_string(stream, (const pb_byte_t*)str, size);
    c3aa:	e00e      	b.n	c3ca <encode_basic_field+0x82>
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c3ac:	283f      	cmp	r0, #63	; 0x3f
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c3ae:	880a      	ldrh	r2, [r1, #0]
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c3b0:	d80a      	bhi.n	c3c8 <encode_basic_field+0x80>
        bytes->size > field->data_size - offsetof(pb_bytes_array_t, bytes))
    c3b2:	8a6b      	ldrh	r3, [r5, #18]
    c3b4:	3b02      	subs	r3, #2
    if (PB_ATYPE(field->type) == PB_ATYPE_STATIC &&
    c3b6:	4293      	cmp	r3, r2
    c3b8:	d206      	bcs.n	c3c8 <encode_basic_field+0x80>
        PB_RETURN_ERROR(stream, "bytes size exceeded");
    c3ba:	6923      	ldr	r3, [r4, #16]
    c3bc:	4a26      	ldr	r2, [pc, #152]	; (c458 <encode_basic_field+0x110>)
            PB_RETURN_ERROR(stream, "invalid field type");
    c3be:	2b00      	cmp	r3, #0
    c3c0:	bf08      	it	eq
    c3c2:	4613      	moveq	r3, r2
    c3c4:	6123      	str	r3, [r4, #16]
    c3c6:	e03d      	b.n	c444 <encode_basic_field+0xfc>
    return pb_encode_string(stream, bytes->bytes, (size_t)bytes->size);
    c3c8:	3102      	adds	r1, #2
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
}

static bool checkreturn pb_enc_fixed_length_bytes(pb_ostream_t *stream, const pb_field_iter_t *field)
{
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c3ca:	4620      	mov	r0, r4
}
    c3cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c3d0:	f018 b9d9 	b.w	24786 <pb_encode_string>
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c3d4:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
    c3d8:	2880      	cmp	r0, #128	; 0x80
    size_t max_size = (size_t)field->data_size;
    c3da:	8a6b      	ldrh	r3, [r5, #18]
    const char *str = (const char*)field->pData;
    c3dc:	69e9      	ldr	r1, [r5, #28]
    if (PB_ATYPE(field->type) == PB_ATYPE_POINTER)
    c3de:	d00e      	beq.n	c3fe <encode_basic_field+0xb6>
        if (max_size == 0)
    c3e0:	b913      	cbnz	r3, c3e8 <encode_basic_field+0xa0>
            PB_RETURN_ERROR(stream, "zero-length string");
    c3e2:	6923      	ldr	r3, [r4, #16]
    c3e4:	4a1d      	ldr	r2, [pc, #116]	; (c45c <encode_basic_field+0x114>)
    c3e6:	e7ea      	b.n	c3be <encode_basic_field+0x76>
        max_size -= 1;
    c3e8:	3b01      	subs	r3, #1
    if (str == NULL)
    c3ea:	2900      	cmp	r1, #0
    c3ec:	d0dc      	beq.n	c3a8 <encode_basic_field+0x60>
    size_t size = 0;
    c3ee:	2200      	movs	r2, #0
        while (size < max_size && *p != '\0')
    c3f0:	429a      	cmp	r2, r3
    c3f2:	5c88      	ldrb	r0, [r1, r2]
    c3f4:	d006      	beq.n	c404 <encode_basic_field+0xbc>
    c3f6:	2800      	cmp	r0, #0
    c3f8:	d0e7      	beq.n	c3ca <encode_basic_field+0x82>
            size++;
    c3fa:	3201      	adds	r2, #1
            p++;
    c3fc:	e7f8      	b.n	c3f0 <encode_basic_field+0xa8>
        max_size = (size_t)-1;
    c3fe:	f04f 33ff 	mov.w	r3, #4294967295
    c402:	e7f2      	b.n	c3ea <encode_basic_field+0xa2>
        if (*p != '\0')
    c404:	2800      	cmp	r0, #0
    c406:	d0e0      	beq.n	c3ca <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "unterminated string");
    c408:	6923      	ldr	r3, [r4, #16]
    c40a:	4a15      	ldr	r2, [pc, #84]	; (c460 <encode_basic_field+0x118>)
    c40c:	e7d7      	b.n	c3be <encode_basic_field+0x76>
    if (field->submsg_desc == NULL)
    c40e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    c410:	b912      	cbnz	r2, c418 <encode_basic_field+0xd0>
        PB_RETURN_ERROR(stream, "invalid field descriptor");
    c412:	6923      	ldr	r3, [r4, #16]
    c414:	4a13      	ldr	r2, [pc, #76]	; (c464 <encode_basic_field+0x11c>)
    c416:	e7d2      	b.n	c3be <encode_basic_field+0x76>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c418:	2b09      	cmp	r3, #9
    c41a:	d006      	beq.n	c42a <encode_basic_field+0xe2>
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c41c:	4620      	mov	r0, r4
    c41e:	69ea      	ldr	r2, [r5, #28]
    c420:	6a69      	ldr	r1, [r5, #36]	; 0x24
}
    c422:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_encode_submessage(stream, field->submsg_desc, field->pData);
    c426:	f7ff bf3f 	b.w	c2a8 <pb_encode_submessage>
    if (PB_LTYPE(field->type) == PB_LTYPE_SUBMSG_W_CB && field->pSize != NULL)
    c42a:	6a2a      	ldr	r2, [r5, #32]
    c42c:	2a00      	cmp	r2, #0
    c42e:	d0f5      	beq.n	c41c <encode_basic_field+0xd4>
        if (callback->funcs.encode)
    c430:	f852 3c08 	ldr.w	r3, [r2, #-8]
    c434:	2b00      	cmp	r3, #0
    c436:	d0f1      	beq.n	c41c <encode_basic_field+0xd4>
            if (!callback->funcs.encode(stream, field, &callback->arg))
    c438:	4629      	mov	r1, r5
    c43a:	4620      	mov	r0, r4
    c43c:	3a04      	subs	r2, #4
    c43e:	4798      	blx	r3
    c440:	2800      	cmp	r0, #0
    c442:	d1eb      	bne.n	c41c <encode_basic_field+0xd4>
        return false;
    c444:	2000      	movs	r0, #0
}
    c446:	bd70      	pop	{r4, r5, r6, pc}
    return pb_encode_string(stream, (const pb_byte_t*)field->pData, (size_t)field->data_size);
    c448:	8a6a      	ldrh	r2, [r5, #18]
    c44a:	69e9      	ldr	r1, [r5, #28]
    c44c:	e7bd      	b.n	c3ca <encode_basic_field+0x82>
            PB_RETURN_ERROR(stream, "invalid field type");
    c44e:	6923      	ldr	r3, [r4, #16]
    c450:	4a05      	ldr	r2, [pc, #20]	; (c468 <encode_basic_field+0x120>)
    c452:	e7b4      	b.n	c3be <encode_basic_field+0x76>
        return true;
    c454:	2001      	movs	r0, #1
    c456:	e7f6      	b.n	c446 <encode_basic_field+0xfe>
    c458:	0002bf51 	.word	0x0002bf51
    c45c:	0002bf65 	.word	0x0002bf65
    c460:	0002bf78 	.word	0x0002bf78
    c464:	0002bf8c 	.word	0x0002bf8c
    c468:	0002bf2a 	.word	0x0002bf2a

0000c46c <encode_field>:
{
    c46c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c470:	7d8b      	ldrb	r3, [r1, #22]
{
    c472:	4605      	mov	r5, r0
    c474:	f003 0230 	and.w	r2, r3, #48	; 0x30
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c478:	2a30      	cmp	r2, #48	; 0x30
{
    c47a:	460c      	mov	r4, r1
    c47c:	b087      	sub	sp, #28
    if (PB_HTYPE(field->type) == PB_HTYPE_ONEOF)
    c47e:	d112      	bne.n	c4a6 <encode_field+0x3a>
        if (*(const pb_size_t*)field->pSize != field->tag)
    c480:	6a0b      	ldr	r3, [r1, #32]
    c482:	881a      	ldrh	r2, [r3, #0]
    c484:	8a0b      	ldrh	r3, [r1, #16]
    c486:	429a      	cmp	r2, r3
    c488:	d114      	bne.n	c4b4 <encode_field+0x48>
    if (!field->pData)
    c48a:	69e2      	ldr	r2, [r4, #28]
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c48c:	7da3      	ldrb	r3, [r4, #22]
    if (!field->pData)
    c48e:	b9ea      	cbnz	r2, c4cc <encode_field+0x60>
        if (PB_HTYPE(field->type) == PB_HTYPE_REQUIRED)
    c490:	f013 0f30 	tst.w	r3, #48	; 0x30
    c494:	d10e      	bne.n	c4b4 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "missing required field");
    c496:	692b      	ldr	r3, [r5, #16]
    c498:	4a69      	ldr	r2, [pc, #420]	; (c640 <encode_field+0x1d4>)
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c49a:	2b00      	cmp	r3, #0
    c49c:	bf08      	it	eq
    c49e:	4613      	moveq	r3, r2
    c4a0:	612b      	str	r3, [r5, #16]
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c4a2:	2000      	movs	r0, #0
    c4a4:	e007      	b.n	c4b6 <encode_field+0x4a>
    else if (PB_HTYPE(field->type) == PB_HTYPE_OPTIONAL)
    c4a6:	2a10      	cmp	r2, #16
    c4a8:	d1ef      	bne.n	c48a <encode_field+0x1e>
        if (field->pSize)
    c4aa:	6a0a      	ldr	r2, [r1, #32]
    c4ac:	b132      	cbz	r2, c4bc <encode_field+0x50>
        if (p[i] != 0)
    c4ae:	7813      	ldrb	r3, [r2, #0]
    c4b0:	2b00      	cmp	r3, #0
    c4b2:	d1ea      	bne.n	c48a <encode_field+0x1e>
            return true;
    c4b4:	2001      	movs	r0, #1
}
    c4b6:	b007      	add	sp, #28
    c4b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        else if (PB_ATYPE(field->type) == PB_ATYPE_STATIC)
    c4bc:	2b3f      	cmp	r3, #63	; 0x3f
    c4be:	d8e4      	bhi.n	c48a <encode_field+0x1e>
            if (pb_check_proto3_default_value(field))
    c4c0:	4608      	mov	r0, r1
    c4c2:	f7ff fddd 	bl	c080 <pb_check_proto3_default_value>
    c4c6:	2800      	cmp	r0, #0
    c4c8:	d0df      	beq.n	c48a <encode_field+0x1e>
    c4ca:	e7f3      	b.n	c4b4 <encode_field+0x48>
    if (PB_ATYPE(field->type) == PB_ATYPE_CALLBACK)
    c4cc:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
    c4d0:	2a40      	cmp	r2, #64	; 0x40
    c4d2:	d10c      	bne.n	c4ee <encode_field+0x82>
    if (field->descriptor->field_callback != NULL)
    c4d4:	6823      	ldr	r3, [r4, #0]
    c4d6:	68db      	ldr	r3, [r3, #12]
    c4d8:	2b00      	cmp	r3, #0
    c4da:	d0eb      	beq.n	c4b4 <encode_field+0x48>
        if (!field->descriptor->field_callback(NULL, stream, field))
    c4dc:	4622      	mov	r2, r4
    c4de:	4629      	mov	r1, r5
    c4e0:	2000      	movs	r0, #0
    c4e2:	4798      	blx	r3
    c4e4:	2800      	cmp	r0, #0
    c4e6:	d1e5      	bne.n	c4b4 <encode_field+0x48>
            PB_RETURN_ERROR(stream, "callback error");
    c4e8:	692b      	ldr	r3, [r5, #16]
    c4ea:	4a56      	ldr	r2, [pc, #344]	; (c644 <encode_field+0x1d8>)
    c4ec:	e7d5      	b.n	c49a <encode_field+0x2e>
    else if (PB_HTYPE(field->type) == PB_HTYPE_REPEATED)
    c4ee:	f003 0130 	and.w	r1, r3, #48	; 0x30
    c4f2:	2920      	cmp	r1, #32
    c4f4:	f040 809d 	bne.w	c632 <encode_field+0x1c6>
    count = *(pb_size_t*)field->pSize;
    c4f8:	6a21      	ldr	r1, [r4, #32]
    c4fa:	880e      	ldrh	r6, [r1, #0]
    if (count == 0)
    c4fc:	2e00      	cmp	r6, #0
    c4fe:	d0d9      	beq.n	c4b4 <encode_field+0x48>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c500:	2a80      	cmp	r2, #128	; 0x80
    c502:	d120      	bne.n	c546 <encode_field+0xda>
    if (PB_LTYPE(field->type) <= PB_LTYPE_LAST_PACKABLE)
    c504:	f003 030f 	and.w	r3, r3, #15
    c508:	2b05      	cmp	r3, #5
    c50a:	d85e      	bhi.n	c5ca <encode_field+0x15e>
        if (!pb_encode_tag(stream, PB_WT_STRING, field->tag))
    c50c:	2102      	movs	r1, #2
    c50e:	4628      	mov	r0, r5
    c510:	8a22      	ldrh	r2, [r4, #16]
    c512:	f018 f932 	bl	2477a <pb_encode_tag>
    c516:	2800      	cmp	r0, #0
    c518:	d0c3      	beq.n	c4a2 <encode_field+0x36>
        if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32)
    c51a:	7da3      	ldrb	r3, [r4, #22]
    c51c:	f003 030f 	and.w	r3, r3, #15
    c520:	2b04      	cmp	r3, #4
    c522:	d116      	bne.n	c552 <encode_field+0xe6>
            size = 4 * (size_t)count;
    c524:	00b7      	lsls	r7, r6, #2
        if (!pb_encode_varint(stream, (pb_uint64_t)size))
    c526:	463a      	mov	r2, r7
    c528:	2300      	movs	r3, #0
    c52a:	4628      	mov	r0, r5
    c52c:	f018 f8d7 	bl	246de <pb_encode_varint>
    c530:	2800      	cmp	r0, #0
    c532:	d0b6      	beq.n	c4a2 <encode_field+0x36>
        if (stream->callback == NULL)
    c534:	6829      	ldr	r1, [r5, #0]
    c536:	bb79      	cbnz	r1, c598 <encode_field+0x12c>
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c538:	463a      	mov	r2, r7
    c53a:	4628      	mov	r0, r5
}
    c53c:	b007      	add	sp, #28
    c53e:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
            return pb_write(stream, NULL, size); /* Just sizing.. */
    c542:	f7ff be11 	b.w	c168 <pb_write>
    if (PB_ATYPE(field->type) != PB_ATYPE_POINTER && count > field->array_size)
    c546:	8aa2      	ldrh	r2, [r4, #20]
    c548:	42b2      	cmp	r2, r6
    c54a:	d2db      	bcs.n	c504 <encode_field+0x98>
        PB_RETURN_ERROR(stream, "array max size exceeded");
    c54c:	692b      	ldr	r3, [r5, #16]
    c54e:	4a3e      	ldr	r2, [pc, #248]	; (c648 <encode_field+0x1dc>)
    c550:	e7a3      	b.n	c49a <encode_field+0x2e>
        else if (PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c552:	2b05      	cmp	r3, #5
    c554:	d101      	bne.n	c55a <encode_field+0xee>
            size = 8 * (size_t)count;
    c556:	00f7      	lsls	r7, r6, #3
    c558:	e7e5      	b.n	c526 <encode_field+0xba>
            void *pData_orig = field->pData;
    c55a:	2700      	movs	r7, #0
            pb_ostream_t sizestream = PB_OSTREAM_SIZING;
    c55c:	2214      	movs	r2, #20
    c55e:	2100      	movs	r1, #0
    c560:	a801      	add	r0, sp, #4
    c562:	f01d f8c8 	bl	296f6 <memset>
            void *pData_orig = field->pData;
    c566:	f8d4 801c 	ldr.w	r8, [r4, #28]
                if (!pb_enc_varint(&sizestream, field))
    c56a:	4621      	mov	r1, r4
    c56c:	a801      	add	r0, sp, #4
    c56e:	f7ff fe1d 	bl	c1ac <pb_enc_varint>
    c572:	b928      	cbnz	r0, c580 <encode_field+0x114>
                    PB_RETURN_ERROR(stream, PB_GET_ERROR(&sizestream));
    c574:	692b      	ldr	r3, [r5, #16]
    c576:	2b00      	cmp	r3, #0
    c578:	d192      	bne.n	c4a0 <encode_field+0x34>
    c57a:	9b05      	ldr	r3, [sp, #20]
    c57c:	4a33      	ldr	r2, [pc, #204]	; (c64c <encode_field+0x1e0>)
    c57e:	e78c      	b.n	c49a <encode_field+0x2e>
                field->pData = (char*)field->pData + field->data_size;
    c580:	69e3      	ldr	r3, [r4, #28]
    c582:	8a62      	ldrh	r2, [r4, #18]
            for (i = 0; i < count; i++)
    c584:	3701      	adds	r7, #1
                field->pData = (char*)field->pData + field->data_size;
    c586:	4413      	add	r3, r2
    c588:	61e3      	str	r3, [r4, #28]
            for (i = 0; i < count; i++)
    c58a:	b2bb      	uxth	r3, r7
    c58c:	429e      	cmp	r6, r3
    c58e:	d8ec      	bhi.n	c56a <encode_field+0xfe>
            size = sizestream.bytes_written;
    c590:	9f04      	ldr	r7, [sp, #16]
            field->pData = pData_orig;
    c592:	f8c4 801c 	str.w	r8, [r4, #28]
            size = sizestream.bytes_written;
    c596:	e7c6      	b.n	c526 <encode_field+0xba>
    c598:	2700      	movs	r7, #0
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c59a:	7da3      	ldrb	r3, [r4, #22]
                if (!pb_enc_fixed(stream, field))
    c59c:	4621      	mov	r1, r4
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c59e:	f003 030e 	and.w	r3, r3, #14
    c5a2:	2b04      	cmp	r3, #4
                if (!pb_enc_fixed(stream, field))
    c5a4:	4628      	mov	r0, r5
            if (PB_LTYPE(field->type) == PB_LTYPE_FIXED32 || PB_LTYPE(field->type) == PB_LTYPE_FIXED64)
    c5a6:	d10d      	bne.n	c5c4 <encode_field+0x158>
                if (!pb_enc_fixed(stream, field))
    c5a8:	f7ff fe46 	bl	c238 <pb_enc_fixed>
    c5ac:	2800      	cmp	r0, #0
    c5ae:	f43f af78 	beq.w	c4a2 <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c5b2:	69e3      	ldr	r3, [r4, #28]
    c5b4:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c5b6:	3701      	adds	r7, #1
            field->pData = (char*)field->pData + field->data_size;
    c5b8:	4413      	add	r3, r2
    c5ba:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c5bc:	b2bb      	uxth	r3, r7
    c5be:	429e      	cmp	r6, r3
    c5c0:	d8eb      	bhi.n	c59a <encode_field+0x12e>
    c5c2:	e777      	b.n	c4b4 <encode_field+0x48>
                if (!pb_enc_varint(stream, field))
    c5c4:	f7ff fdf2 	bl	c1ac <pb_enc_varint>
    c5c8:	e7f0      	b.n	c5ac <encode_field+0x140>
    c5ca:	f04f 0800 	mov.w	r8, #0
            if (PB_ATYPE(field->type) == PB_ATYPE_POINTER &&
    c5ce:	7da3      	ldrb	r3, [r4, #22]
    c5d0:	f003 03ce 	and.w	r3, r3, #206	; 0xce
    c5d4:	2b86      	cmp	r3, #134	; 0x86
    c5d6:	d127      	bne.n	c628 <encode_field+0x1bc>
                void *pData_orig = field->pData;
    c5d8:	69e7      	ldr	r7, [r4, #28]
                    status = pb_encode_tag_for_field(stream, field) &&
    c5da:	4621      	mov	r1, r4
                field->pData = *(void* const*)field->pData;
    c5dc:	f8d7 9000 	ldr.w	r9, [r7]
                    status = pb_encode_tag_for_field(stream, field) &&
    c5e0:	4628      	mov	r0, r5
                field->pData = *(void* const*)field->pData;
    c5e2:	f8c4 901c 	str.w	r9, [r4, #28]
                if (!field->pData)
    c5e6:	f1b9 0f00 	cmp.w	r9, #0
    c5ea:	d11a      	bne.n	c622 <encode_field+0x1b6>
                    status = pb_encode_tag_for_field(stream, field) &&
    c5ec:	f7ff fe3a 	bl	c264 <pb_encode_tag_for_field>
    c5f0:	b908      	cbnz	r0, c5f6 <encode_field+0x18a>
                field->pData = pData_orig;
    c5f2:	61e7      	str	r7, [r4, #28]
                if (!status)
    c5f4:	e755      	b.n	c4a2 <encode_field+0x36>
        return pb_write(stream, &byte, 1);
    c5f6:	2201      	movs	r2, #1
    c5f8:	4628      	mov	r0, r5
    c5fa:	a901      	add	r1, sp, #4
        pb_byte_t byte = (pb_byte_t)value;
    c5fc:	f88d 9004 	strb.w	r9, [sp, #4]
        return pb_write(stream, &byte, 1);
    c600:	f7ff fdb2 	bl	c168 <pb_write>
                field->pData = pData_orig;
    c604:	61e7      	str	r7, [r4, #28]
                if (!encode_basic_field(stream, field))
    c606:	2800      	cmp	r0, #0
    c608:	f43f af4b 	beq.w	c4a2 <encode_field+0x36>
            field->pData = (char*)field->pData + field->data_size;
    c60c:	69e3      	ldr	r3, [r4, #28]
    c60e:	8a62      	ldrh	r2, [r4, #18]
        for (i = 0; i < count; i++)
    c610:	f108 0801 	add.w	r8, r8, #1
            field->pData = (char*)field->pData + field->data_size;
    c614:	4413      	add	r3, r2
    c616:	61e3      	str	r3, [r4, #28]
        for (i = 0; i < count; i++)
    c618:	fa1f f388 	uxth.w	r3, r8
    c61c:	429e      	cmp	r6, r3
    c61e:	d8d6      	bhi.n	c5ce <encode_field+0x162>
    c620:	e748      	b.n	c4b4 <encode_field+0x48>
                    status = encode_basic_field(stream, field);
    c622:	f7ff fe91 	bl	c348 <encode_basic_field>
    c626:	e7ed      	b.n	c604 <encode_field+0x198>
                if (!encode_basic_field(stream, field))
    c628:	4621      	mov	r1, r4
    c62a:	4628      	mov	r0, r5
    c62c:	f7ff fe8c 	bl	c348 <encode_basic_field>
    c630:	e7e9      	b.n	c606 <encode_field+0x19a>
        return encode_basic_field(stream, field);
    c632:	4621      	mov	r1, r4
    c634:	4628      	mov	r0, r5
}
    c636:	b007      	add	sp, #28
    c638:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
        return encode_basic_field(stream, field);
    c63c:	f7ff be84 	b.w	c348 <encode_basic_field>
    c640:	0002bfa5 	.word	0x0002bfa5
    c644:	0002bfbc 	.word	0x0002bfbc
    c648:	0002bfcb 	.word	0x0002bfcb
    c64c:	0002bfe3 	.word	0x0002bfe3

0000c650 <pb_encode>:
{
    c650:	b530      	push	{r4, r5, lr}
    c652:	b095      	sub	sp, #84	; 0x54
    c654:	4604      	mov	r4, r0
    if (!pb_field_iter_begin_const(&iter, fields, src_struct))
    c656:	4668      	mov	r0, sp
    c658:	f018 f81c 	bl	24694 <pb_field_iter_begin_const>
    c65c:	b370      	cbz	r0, c6bc <pb_encode+0x6c>
        if (PB_LTYPE(iter.type) == PB_LTYPE_EXTENSION)
    c65e:	f89d 3016 	ldrb.w	r3, [sp, #22]
    c662:	f003 030f 	and.w	r3, r3, #15
    c666:	2b0a      	cmp	r3, #10
    c668:	d121      	bne.n	c6ae <pb_encode+0x5e>
    const pb_extension_t *extension = *(const pb_extension_t* const *)field->pData;
    c66a:	9b07      	ldr	r3, [sp, #28]
    c66c:	681d      	ldr	r5, [r3, #0]
    while (extension)
    c66e:	b91d      	cbnz	r5, c678 <pb_encode+0x28>
    } while (pb_field_iter_next(&iter));
    c670:	4668      	mov	r0, sp
    c672:	f018 f804 	bl	2467e <pb_field_iter_next>
    c676:	e7f1      	b.n	c65c <pb_encode+0xc>
        if (extension->type->encode)
    c678:	682b      	ldr	r3, [r5, #0]
            status = extension->type->encode(stream, extension);
    c67a:	4629      	mov	r1, r5
        if (extension->type->encode)
    c67c:	685b      	ldr	r3, [r3, #4]
    c67e:	b123      	cbz	r3, c68a <pb_encode+0x3a>
            status = extension->type->encode(stream, extension);
    c680:	4620      	mov	r0, r4
    c682:	4798      	blx	r3
        if (!status)
    c684:	b158      	cbz	r0, c69e <pb_encode+0x4e>
        extension = extension->next;
    c686:	68ad      	ldr	r5, [r5, #8]
    c688:	e7f1      	b.n	c66e <pb_encode+0x1e>
    if (!pb_field_iter_begin_extension_const(&iter, extension))
    c68a:	a80a      	add	r0, sp, #40	; 0x28
    c68c:	f018 f804 	bl	24698 <pb_field_iter_begin_extension_const>
    c690:	b940      	cbnz	r0, c6a4 <pb_encode+0x54>
        PB_RETURN_ERROR(stream, "invalid extension");
    c692:	6923      	ldr	r3, [r4, #16]
    c694:	4a0a      	ldr	r2, [pc, #40]	; (c6c0 <pb_encode+0x70>)
    c696:	2b00      	cmp	r3, #0
    c698:	bf08      	it	eq
    c69a:	4613      	moveq	r3, r2
    c69c:	6123      	str	r3, [r4, #16]
                return false;
    c69e:	2000      	movs	r0, #0
}
    c6a0:	b015      	add	sp, #84	; 0x54
    c6a2:	bd30      	pop	{r4, r5, pc}
    return encode_field(stream, &iter);
    c6a4:	4620      	mov	r0, r4
    c6a6:	a90a      	add	r1, sp, #40	; 0x28
    c6a8:	f7ff fee0 	bl	c46c <encode_field>
    c6ac:	e7ea      	b.n	c684 <pb_encode+0x34>
            if (!encode_field(stream, &iter))
    c6ae:	4669      	mov	r1, sp
    c6b0:	4620      	mov	r0, r4
    c6b2:	f7ff fedb 	bl	c46c <encode_field>
    c6b6:	2800      	cmp	r0, #0
    c6b8:	d1da      	bne.n	c670 <pb_encode+0x20>
    c6ba:	e7f0      	b.n	c69e <pb_encode+0x4e>
        return true; /* Empty message type */
    c6bc:	2001      	movs	r0, #1
    c6be:	e7ef      	b.n	c6a0 <pb_encode+0x50>
    c6c0:	0002bfea 	.word	0x0002bfea

0000c6c4 <cbvprintf_package>:
	return cb(str, strl, ctx);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    c6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c6c8:	b091      	sub	sp, #68	; 0x44
    c6ca:	9300      	str	r3, [sp, #0]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    c6cc:	f002 0304 	and.w	r3, r2, #4
    c6d0:	9301      	str	r3, [sp, #4]
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    c6d2:	f3c2 03c2 	ubfx	r3, r2, #3, #3
    c6d6:	3301      	adds	r3, #1
    c6d8:	9304      	str	r3, [sp, #16]
	bool is_str_arg = false;
	union cbprintf_package_hdr *pkg_hdr = packaged;

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    c6da:	0783      	lsls	r3, r0, #30
{
    c6dc:	4605      	mov	r5, r0
    c6de:	460e      	mov	r6, r1
    c6e0:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
    c6e4:	9202      	str	r2, [sp, #8]
	if ((uintptr_t)packaged % sizeof(void *)) {
    c6e6:	f040 81fe 	bne.w	cae6 <cbvprintf_package+0x422>
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * multiple of pointer size for the above to preserve alignment.
	 *
	 * Refer to union cbprintf_package_hdr for more details.
	 */
	buf += sizeof(*pkg_hdr);
    c6ea:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    c6ec:	b130      	cbz	r0, c6fc <cbvprintf_package+0x38>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    c6ee:	2907      	cmp	r1, #7
    c6f0:	d809      	bhi.n	c706 <cbvprintf_package+0x42>
		return -ENOSPC;
    c6f2:	f06f 001b 	mvn.w	r0, #27
	return BUF_OFFSET;

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    c6f6:	b011      	add	sp, #68	; 0x44
    c6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    c6fc:	f001 0607 	and.w	r6, r1, #7
    c700:	1d34      	adds	r4, r6, #4
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    c702:	f1c6 0608 	rsb	r6, r6, #8
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    c706:	f04f 0800 	mov.w	r8, #0
	align = VA_STACK_ALIGN(char *);
    c70a:	f04f 0b04 	mov.w	fp, #4
	s = fmt--;
    c70e:	9b00      	ldr	r3, [sp, #0]
	unsigned int s_idx = 0;    /* index into str_ptr_pos[] */
    c710:	4647      	mov	r7, r8
	s = fmt--;
    c712:	1e59      	subs	r1, r3, #1
	int arg_idx	      = -1; /* Argument index. Preincremented thus starting from -1.*/
    c714:	f04f 32ff 	mov.w	r2, #4294967295
	bool parsing = false;
    c718:	4643      	mov	r3, r8
	size = sizeof(char *);
    c71a:	46da      	mov	sl, fp
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    c71c:	f8cd 800c 	str.w	r8, [sp, #12]
			if (buf0 != NULL) {
    c720:	b10d      	cbz	r5, c726 <cbvprintf_package+0x62>
				*(const char **)buf = s;
    c722:	9800      	ldr	r0, [sp, #0]
    c724:	6020      	str	r0, [r4, #0]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c726:	9804      	ldr	r0, [sp, #16]
    c728:	2800      	cmp	r0, #0
    c72a:	f300 80e1 	bgt.w	c8f0 <cbvprintf_package+0x22c>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    c72e:	489c      	ldr	r0, [pc, #624]	; (c9a0 <cbvprintf_package+0x2dc>)
    c730:	f8dd c000 	ldr.w	ip, [sp]
    c734:	4584      	cmp	ip, r0
    c736:	d303      	bcc.n	c740 <cbvprintf_package+0x7c>
    c738:	489a      	ldr	r0, [pc, #616]	; (c9a4 <cbvprintf_package+0x2e0>)
    c73a:	4584      	cmp	ip, r0
    c73c:	f0c0 80d8 	bcc.w	c8f0 <cbvprintf_package+0x22c>
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c740:	f8dd c008 	ldr.w	ip, [sp, #8]
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c744:	eba4 0e05 	sub.w	lr, r4, r5
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c748:	f01c 0f02 	tst.w	ip, #2
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c74c:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c750:	f000 80e9 	beq.w	c926 <cbvprintf_package+0x262>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c754:	f04f 0c00 	mov.w	ip, #0
    c758:	e0d3      	b.n	c902 <cbvprintf_package+0x23e>
			switch (*fmt) {
    c75a:	287a      	cmp	r0, #122	; 0x7a
    c75c:	d864      	bhi.n	c828 <cbvprintf_package+0x164>
    c75e:	284b      	cmp	r0, #75	; 0x4b
    c760:	d80f      	bhi.n	c782 <cbvprintf_package+0xbe>
    c762:	2847      	cmp	r0, #71	; 0x47
    c764:	d860      	bhi.n	c828 <cbvprintf_package+0x164>
    c766:	2829      	cmp	r0, #41	; 0x29
    c768:	d82f      	bhi.n	c7ca <cbvprintf_package+0x106>
    c76a:	2825      	cmp	r0, #37	; 0x25
    c76c:	d05b      	beq.n	c826 <cbvprintf_package+0x162>
    c76e:	d85b      	bhi.n	c828 <cbvprintf_package+0x164>
    c770:	2820      	cmp	r0, #32
    c772:	d07f      	beq.n	c874 <cbvprintf_package+0x1b0>
    c774:	f1a0 0923 	sub.w	r9, r0, #35	; 0x23
    c778:	f1d9 0300 	rsbs	r3, r9, #0
    c77c:	eb43 0309 	adc.w	r3, r3, r9
    c780:	e078      	b.n	c874 <cbvprintf_package+0x1b0>
    c782:	f1a0 0e4c 	sub.w	lr, r0, #76	; 0x4c
    c786:	f1be 0f2e 	cmp.w	lr, #46	; 0x2e
    c78a:	d84d      	bhi.n	c828 <cbvprintf_package+0x164>
    c78c:	e8df f00e 	tbb	[pc, lr]
    c790:	4c4c4c72 	.word	0x4c4c4c72
    c794:	4c4c4c4c 	.word	0x4c4c4c4c
    c798:	4c4c4c4c 	.word	0x4c4c4c4c
    c79c:	4c4c4c4e 	.word	0x4c4c4c4e
    c7a0:	4c4c4c4c 	.word	0x4c4c4c4c
    c7a4:	4e4c5c4c 	.word	0x4e4c5c4c
    c7a8:	5c5c5c4e 	.word	0x5c5c5c4e
    c7ac:	4c6f4e72 	.word	0x4c6f4e72
    c7b0:	4e184c72 	.word	0x4e184c72
    c7b4:	814c4c18 	.word	0x814c4c18
    c7b8:	4c4c4e7e 	.word	0x4c4c4e7e
    c7bc:	4c4e      	.short	0x4c4e
    c7be:	7e          	.byte	0x7e
    c7bf:	00          	.byte	0x00
    c7c0:	2000      	movs	r0, #0
    c7c2:	2300      	movs	r3, #0
				align = VA_STACK_ALIGN(void *);
    c7c4:	f04f 0b04 	mov.w	fp, #4
    c7c8:	e03c      	b.n	c844 <cbvprintf_package+0x180>
			switch (*fmt) {
    c7ca:	f1a0 0e2a 	sub.w	lr, r0, #42	; 0x2a
    c7ce:	2001      	movs	r0, #1
    c7d0:	fa5f fe8e 	uxtb.w	lr, lr
    c7d4:	fa00 fe0e 	lsl.w	lr, r0, lr
    c7d8:	f64f 70da 	movw	r0, #65498	; 0xffda
    c7dc:	ea1e 0f00 	tst.w	lr, r0
    c7e0:	d148      	bne.n	c874 <cbvprintf_package+0x1b0>
    c7e2:	f01e 5062 	ands.w	r0, lr, #947912704	; 0x38800000
    c7e6:	d12f      	bne.n	c848 <cbvprintf_package+0x184>
    c7e8:	f01e 0301 	ands.w	r3, lr, #1
    c7ec:	d042      	beq.n	c874 <cbvprintf_package+0x1b0>
		buf = (void *) ROUND_UP(buf, align);
    c7ee:	3c01      	subs	r4, #1
    c7f0:	445c      	add	r4, fp
    c7f2:	f1cb 0e00 	rsb	lr, fp, #0
    c7f6:	ea04 040e 	and.w	r4, r4, lr
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    c7fa:	2d00      	cmp	r5, #0
    c7fc:	d05e      	beq.n	c8bc <cbvprintf_package+0x1f8>
    c7fe:	ebaa 0e05 	sub.w	lr, sl, r5
    c802:	44a6      	add	lr, r4
    c804:	4576      	cmp	r6, lr
    c806:	f4ff af74 	bcc.w	c6f2 <cbvprintf_package+0x2e>
		if (is_str_arg) {
    c80a:	2800      	cmp	r0, #0
    c80c:	d168      	bne.n	c8e0 <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c80e:	f1ba 0f04 	cmp.w	sl, #4
    c812:	d143      	bne.n	c89c <cbvprintf_package+0x1d8>
			int v = va_arg(ap, int);
    c814:	46e1      	mov	r9, ip
    c816:	f859 0b04 	ldr.w	r0, [r9], #4
				*(int *)buf = v;
    c81a:	6020      	str	r0, [r4, #0]
			buf += sizeof(int);
    c81c:	46cc      	mov	ip, r9
    c81e:	f04f 0a04 	mov.w	sl, #4
    c822:	3404      	adds	r4, #4
    c824:	e026      	b.n	c874 <cbvprintf_package+0x1b0>
				arg_idx--;
    c826:	3a01      	subs	r2, #1
				parsing = false;
    c828:	2300      	movs	r3, #0
				continue;
    c82a:	e023      	b.n	c874 <cbvprintf_package+0x1b0>
				if (fmt[-1] == 'l') {
    c82c:	f811 3c01 	ldrb.w	r3, [r1, #-1]
    c830:	2b6c      	cmp	r3, #108	; 0x6c
    c832:	d130      	bne.n	c896 <cbvprintf_package+0x1d2>
					if (fmt[-2] == 'l') {
    c834:	2000      	movs	r0, #0
    c836:	f811 3c02 	ldrb.w	r3, [r1, #-2]
    c83a:	2b6c      	cmp	r3, #108	; 0x6c
				parsing = false;
    c83c:	4603      	mov	r3, r0
					if (fmt[-2] == 'l') {
    c83e:	d1c1      	bne.n	c7c4 <cbvprintf_package+0x100>
						align = VA_STACK_ALIGN(long long);
    c840:	f04f 0b08 	mov.w	fp, #8
				size = sizeof(void *);
    c844:	46da      	mov	sl, fp
    c846:	e7d2      	b.n	c7ee <cbvprintf_package+0x12a>
					v.ld = va_arg(ap, long double);
    c848:	f10c 0907 	add.w	r9, ip, #7
    c84c:	f029 0c07 	bic.w	ip, r9, #7
				buf = (void *) ROUND_UP(buf, align);
    c850:	3407      	adds	r4, #7
    c852:	f024 0407 	bic.w	r4, r4, #7
					v.ld = va_arg(ap, long double);
    c856:	e8fc ab02 	ldrd	sl, fp, [ip], #8
				if (buf0 != NULL) {
    c85a:	b135      	cbz	r5, c86a <cbvprintf_package+0x1a6>
					if (BUF_OFFSET + size > len) {
    c85c:	9805      	ldr	r0, [sp, #20]
    c85e:	4420      	add	r0, r4
    c860:	42b0      	cmp	r0, r6
    c862:	f63f af46 	bhi.w	c6f2 <cbvprintf_package+0x2e>
						*(long double *)buf = v.ld;
    c866:	e9c4 ab00 	strd	sl, fp, [r4]
				parsing = false;
    c86a:	2300      	movs	r3, #0
				buf += size;
    c86c:	3408      	adds	r4, #8
			switch (*fmt) {
    c86e:	f04f 0b08 	mov.w	fp, #8
    c872:	46da      	mov	sl, fp
			if (*++fmt == '\0') {
    c874:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    c878:	2800      	cmp	r0, #0
    c87a:	f000 80bc 	beq.w	c9f6 <cbvprintf_package+0x332>
			if (!parsing) {
    c87e:	2b00      	cmp	r3, #0
    c880:	f47f af6b 	bne.w	c75a <cbvprintf_package+0x96>
				if (*fmt == '%') {
    c884:	2825      	cmp	r0, #37	; 0x25
    c886:	d1f5      	bne.n	c874 <cbvprintf_package+0x1b0>
					parsing = true;
    c888:	2301      	movs	r3, #1
					arg_idx++;
    c88a:	3201      	adds	r2, #1
				align = VA_STACK_ALIGN(size_t);
    c88c:	f04f 0b04 	mov.w	fp, #4
    c890:	e7ef      	b.n	c872 <cbvprintf_package+0x1ae>
			switch (*fmt) {
    c892:	4618      	mov	r0, r3
    c894:	e795      	b.n	c7c2 <cbvprintf_package+0xfe>
    c896:	2000      	movs	r0, #0
				parsing = false;
    c898:	4603      	mov	r3, r0
    c89a:	e7a8      	b.n	c7ee <cbvprintf_package+0x12a>
		} else if (size == sizeof(long long)) {
    c89c:	f1ba 0f08 	cmp.w	sl, #8
    c8a0:	f040 809b 	bne.w	c9da <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c8a4:	f10c 0907 	add.w	r9, ip, #7
    c8a8:	f029 0c07 	bic.w	ip, r9, #7
    c8ac:	e8fc 9a02 	ldrd	r9, sl, [ip], #8
					*(long long *)buf = v;
    c8b0:	e9c4 9a00 	strd	r9, sl, [r4]
			buf += sizeof(long long);
    c8b4:	f04f 0a08 	mov.w	sl, #8
    c8b8:	3408      	adds	r4, #8
    c8ba:	e7db      	b.n	c874 <cbvprintf_package+0x1b0>
		if (is_str_arg) {
    c8bc:	b980      	cbnz	r0, c8e0 <cbvprintf_package+0x21c>
		} else if (size == sizeof(int)) {
    c8be:	f1ba 0f04 	cmp.w	sl, #4
    c8c2:	d102      	bne.n	c8ca <cbvprintf_package+0x206>
			int v = va_arg(ap, int);
    c8c4:	f10c 0904 	add.w	r9, ip, #4
			if (buf0 != NULL) {
    c8c8:	e7a8      	b.n	c81c <cbvprintf_package+0x158>
		} else if (size == sizeof(long long)) {
    c8ca:	f1ba 0f08 	cmp.w	sl, #8
    c8ce:	f040 8084 	bne.w	c9da <cbvprintf_package+0x316>
			long long v = va_arg(ap, long long);
    c8d2:	f10c 0907 	add.w	r9, ip, #7
    c8d6:	f029 0907 	bic.w	r9, r9, #7
    c8da:	f109 0c08 	add.w	ip, r9, #8
			if (buf0 != NULL) {
    c8de:	e7e9      	b.n	c8b4 <cbvprintf_package+0x1f0>
			s = va_arg(ap, char *);
    c8e0:	46e1      	mov	r9, ip
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c8e2:	9804      	ldr	r0, [sp, #16]
    c8e4:	3801      	subs	r0, #1
    c8e6:	9004      	str	r0, [sp, #16]
			s = va_arg(ap, char *);
    c8e8:	f859 0b04 	ldr.w	r0, [r9], #4
    c8ec:	9000      	str	r0, [sp, #0]
    c8ee:	e717      	b.n	c720 <cbvprintf_package+0x5c>
			if (is_ro && !do_ro) {
    c8f0:	9802      	ldr	r0, [sp, #8]
    c8f2:	0780      	lsls	r0, r0, #30
    c8f4:	d548      	bpl.n	c988 <cbvprintf_package+0x2c4>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    c8f6:	f04f 0c01 	mov.w	ip, #1
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    c8fa:	eba4 0e05 	sub.w	lr, r4, r5
    c8fe:	ea4f 009e 	mov.w	r0, lr, lsr #2
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    c902:	f5be 7f00 	cmp.w	lr, #512	; 0x200
    c906:	d31d      	bcc.n	c944 <cbvprintf_package+0x280>
					__ASSERT(false, "String with too many arguments");
    c908:	4927      	ldr	r1, [pc, #156]	; (c9a8 <cbvprintf_package+0x2e4>)
    c90a:	f240 237b 	movw	r3, #635	; 0x27b
    c90e:	4a27      	ldr	r2, [pc, #156]	; (c9ac <cbvprintf_package+0x2e8>)
    c910:	4827      	ldr	r0, [pc, #156]	; (c9b0 <cbvprintf_package+0x2ec>)
    c912:	f018 f950 	bl	24bb6 <assert_print>
    c916:	4827      	ldr	r0, [pc, #156]	; (c9b4 <cbvprintf_package+0x2f0>)
    c918:	f018 f94d 	bl	24bb6 <assert_print>
    c91c:	f240 217b 	movw	r1, #635	; 0x27b
					__ASSERT(false, "str_ptr_pos[] too small");
    c920:	4822      	ldr	r0, [pc, #136]	; (c9ac <cbvprintf_package+0x2e8>)
    c922:	f018 f941 	bl	24ba8 <assert_post_action>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    c926:	2f0f      	cmp	r7, #15
    c928:	d80e      	bhi.n	c948 <cbvprintf_package+0x284>
				if (buf0 != NULL) {
    c92a:	2d00      	cmp	r5, #0
    c92c:	d046      	beq.n	c9bc <cbvprintf_package+0x2f8>
					str_ptr_pos[s_idx] = s_ptr_idx;
    c92e:	f107 0c40 	add.w	ip, r7, #64	; 0x40
    c932:	44ec      	add	ip, sp
    c934:	f80c 0c20 	strb.w	r0, [ip, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    c938:	f80c 2c10 	strb.w	r2, [ip, #-16]
						s_rw_cnt++;
    c93c:	9803      	ldr	r0, [sp, #12]
    c93e:	3001      	adds	r0, #1
    c940:	9003      	str	r0, [sp, #12]
    c942:	e020      	b.n	c986 <cbvprintf_package+0x2c2>
				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    c944:	2f0f      	cmp	r7, #15
    c946:	d90c      	bls.n	c962 <cbvprintf_package+0x29e>
					__ASSERT(false, "str_ptr_pos[] too small");
    c948:	4917      	ldr	r1, [pc, #92]	; (c9a8 <cbvprintf_package+0x2e4>)
    c94a:	f44f 7320 	mov.w	r3, #640	; 0x280
    c94e:	4a17      	ldr	r2, [pc, #92]	; (c9ac <cbvprintf_package+0x2e8>)
    c950:	4817      	ldr	r0, [pc, #92]	; (c9b0 <cbvprintf_package+0x2ec>)
    c952:	f018 f930 	bl	24bb6 <assert_print>
    c956:	4818      	ldr	r0, [pc, #96]	; (c9b8 <cbvprintf_package+0x2f4>)
    c958:	f018 f92d 	bl	24bb6 <assert_print>
    c95c:	f44f 7120 	mov.w	r1, #640	; 0x280
    c960:	e7de      	b.n	c920 <cbvprintf_package+0x25c>
				if (buf0 != NULL) {
    c962:	b1bd      	cbz	r5, c994 <cbvprintf_package+0x2d0>
					str_ptr_pos[s_idx] = s_ptr_idx;
    c964:	f107 0e40 	add.w	lr, r7, #64	; 0x40
    c968:	44ee      	add	lr, sp
    c96a:	b2c0      	uxtb	r0, r0
    c96c:	f80e 0c20 	strb.w	r0, [lr, #-32]
					str_ptr_arg[s_idx] = arg_idx;
    c970:	f80e 2c10 	strb.w	r2, [lr, #-16]
					if (is_ro) {
    c974:	f1bc 0f00 	cmp.w	ip, #0
    c978:	d0e0      	beq.n	c93c <cbvprintf_package+0x278>
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    c97a:	f060 007f 	orn	r0, r0, #127	; 0x7f
    c97e:	f80e 0c20 	strb.w	r0, [lr, #-32]
						s_ro_cnt++;
    c982:	f108 0801 	add.w	r8, r8, #1
				s_idx++;
    c986:	3701      	adds	r7, #1
					if (BUF_OFFSET + size > len) {
    c988:	f1c5 0008 	rsb	r0, r5, #8
    c98c:	46cc      	mov	ip, r9
			buf += sizeof(char *);
    c98e:	3404      	adds	r4, #4
					if (BUF_OFFSET + size > len) {
    c990:	9005      	str	r0, [sp, #20]
    c992:	e76f      	b.n	c874 <cbvprintf_package+0x1b0>
				} else if (is_ro) {
    c994:	f1bc 0f00 	cmp.w	ip, #0
    c998:	d010      	beq.n	c9bc <cbvprintf_package+0x2f8>
					len += 1;
    c99a:	3601      	adds	r6, #1
    c99c:	e7f3      	b.n	c986 <cbvprintf_package+0x2c2>
    c99e:	bf00      	nop
    c9a0:	00029ef0 	.word	0x00029ef0
    c9a4:	00031068 	.word	0x00031068
    c9a8:	00030d67 	.word	0x00030d67
    c9ac:	0002bffc 	.word	0x0002bffc
    c9b0:	0002b549 	.word	0x0002b549
    c9b4:	0002c02a 	.word	0x0002c02a
    c9b8:	0002c04b 	.word	0x0002c04b
				} else if (rws_pos_en) {
    c9bc:	9801      	ldr	r0, [sp, #4]
					len += 2;
    c9be:	3602      	adds	r6, #2
				} else if (rws_pos_en) {
    c9c0:	2800      	cmp	r0, #0
    c9c2:	d1e0      	bne.n	c986 <cbvprintf_package+0x2c2>
					len += strlen(s) + 1 + 1;
    c9c4:	9800      	ldr	r0, [sp, #0]
    c9c6:	e9cd 3106 	strd	r3, r1, [sp, #24]
    c9ca:	9205      	str	r2, [sp, #20]
    c9cc:	f7fc fcc8 	bl	9360 <strlen>
    c9d0:	e9dd 3106 	ldrd	r3, r1, [sp, #24]
    c9d4:	9a05      	ldr	r2, [sp, #20]
    c9d6:	4406      	add	r6, r0
    c9d8:	e7d5      	b.n	c986 <cbvprintf_package+0x2c2>
			__ASSERT(false, "unexpected size %u", size);
    c9da:	f240 23c5 	movw	r3, #709	; 0x2c5
    c9de:	4a43      	ldr	r2, [pc, #268]	; (caec <cbvprintf_package+0x428>)
    c9e0:	4943      	ldr	r1, [pc, #268]	; (caf0 <cbvprintf_package+0x42c>)
    c9e2:	4844      	ldr	r0, [pc, #272]	; (caf4 <cbvprintf_package+0x430>)
    c9e4:	f018 f8e7 	bl	24bb6 <assert_print>
    c9e8:	4651      	mov	r1, sl
    c9ea:	4843      	ldr	r0, [pc, #268]	; (caf8 <cbvprintf_package+0x434>)
    c9ec:	f018 f8e3 	bl	24bb6 <assert_print>
    c9f0:	f240 21c5 	movw	r1, #709	; 0x2c5
    c9f4:	e794      	b.n	c920 <cbvprintf_package+0x25c>
	if (BUF_OFFSET / sizeof(int) > 255) {
    c9f6:	1b63      	subs	r3, r4, r5
    c9f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    c9fc:	d30c      	bcc.n	ca18 <cbvprintf_package+0x354>
		__ASSERT(false, "too many format args");
    c9fe:	493c      	ldr	r1, [pc, #240]	; (caf0 <cbvprintf_package+0x42c>)
    ca00:	f240 23d1 	movw	r3, #721	; 0x2d1
    ca04:	4a39      	ldr	r2, [pc, #228]	; (caec <cbvprintf_package+0x428>)
    ca06:	483b      	ldr	r0, [pc, #236]	; (caf4 <cbvprintf_package+0x430>)
    ca08:	f018 f8d5 	bl	24bb6 <assert_print>
    ca0c:	483b      	ldr	r0, [pc, #236]	; (cafc <cbvprintf_package+0x438>)
    ca0e:	f018 f8d2 	bl	24bb6 <assert_print>
    ca12:	f240 21d1 	movw	r1, #721	; 0x2d1
    ca16:	e783      	b.n	c920 <cbvprintf_package+0x25c>
	if (buf0 == NULL) {
    ca18:	b91d      	cbnz	r5, ca22 <cbvprintf_package+0x35e>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    ca1a:	f1a6 0408 	sub.w	r4, r6, #8
    ca1e:	18e0      	adds	r0, r4, r3
    ca20:	e669      	b.n	c6f6 <cbvprintf_package+0x32>
	if (rws_pos_en) {
    ca22:	9a01      	ldr	r2, [sp, #4]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    ca24:	089b      	lsrs	r3, r3, #2
	*(char **)buf0 = NULL;
    ca26:	6028      	str	r0, [r5, #0]
	pkg_hdr->desc.len = BUF_OFFSET / sizeof(int);
    ca28:	702b      	strb	r3, [r5, #0]
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    ca2a:	f89d 300c 	ldrb.w	r3, [sp, #12]
	if (rws_pos_en) {
    ca2e:	b1c2      	cbz	r2, ca62 <cbvprintf_package+0x39e>
		pkg_hdr->desc.rw_str_cnt = s_rw_cnt;
    ca30:	70eb      	strb	r3, [r5, #3]
	pkg_hdr->desc.ro_str_cnt = s_ro_cnt;
    ca32:	f885 8002 	strb.w	r8, [r5, #2]
	if (s_ro_cnt) {
    ca36:	f1b8 0f00 	cmp.w	r8, #0
    ca3a:	d005      	beq.n	ca48 <cbvprintf_package+0x384>
		for (i = 0; i < s_idx; i++) {
    ca3c:	2200      	movs	r2, #0
    ca3e:	a808      	add	r0, sp, #32
			if (BUF_OFFSET + 1 > len) {
    ca40:	f1c5 0c01 	rsb	ip, r5, #1
		for (i = 0; i < s_idx; i++) {
    ca44:	4297      	cmp	r7, r2
    ca46:	d10e      	bne.n	ca66 <cbvprintf_package+0x3a2>
			*buf++ = str_ptr_arg[i];
    ca48:	f04f 0a00 	mov.w	sl, #0
		if (BUF_OFFSET + 1 + size > len) {
    ca4c:	f1c5 0301 	rsb	r3, r5, #1
    ca50:	f10d 0920 	add.w	r9, sp, #32
    ca54:	9302      	str	r3, [sp, #8]
			*buf++ = str_ptr_arg[i];
    ca56:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
	for (i = 0; i < s_idx; i++) {
    ca5a:	4557      	cmp	r7, sl
    ca5c:	d112      	bne.n	ca84 <cbvprintf_package+0x3c0>
	return BUF_OFFSET;
    ca5e:	1b60      	subs	r0, r4, r5
    ca60:	e649      	b.n	c6f6 <cbvprintf_package+0x32>
		pkg_hdr->desc.str_cnt = s_rw_cnt;
    ca62:	706b      	strb	r3, [r5, #1]
		pkg_hdr->desc.rw_str_cnt = 0;
    ca64:	e7e5      	b.n	ca32 <cbvprintf_package+0x36e>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    ca66:	f810 3b01 	ldrb.w	r3, [r0], #1
    ca6a:	0619      	lsls	r1, r3, #24
    ca6c:	d508      	bpl.n	ca80 <cbvprintf_package+0x3bc>
			if (BUF_OFFSET + 1 > len) {
    ca6e:	eb04 0e0c 	add.w	lr, r4, ip
    ca72:	4576      	cmp	r6, lr
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    ca74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    ca78:	f4ff ae3b 	bcc.w	c6f2 <cbvprintf_package+0x2e>
			*buf++ = pos;
    ca7c:	f804 3b01 	strb.w	r3, [r4], #1
		for (i = 0; i < s_idx; i++) {
    ca80:	3201      	adds	r2, #1
    ca82:	e7df      	b.n	ca44 <cbvprintf_package+0x380>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    ca84:	f1b8 0f00 	cmp.w	r8, #0
    ca88:	d003      	beq.n	ca92 <cbvprintf_package+0x3ce>
    ca8a:	f999 2000 	ldrsb.w	r2, [r9]
    ca8e:	2a00      	cmp	r2, #0
    ca90:	db17      	blt.n	cac2 <cbvprintf_package+0x3fe>
		if (rws_pos_en) {
    ca92:	9b01      	ldr	r3, [sp, #4]
    ca94:	b1d3      	cbz	r3, cacc <cbvprintf_package+0x408>
			*buf++ = str_ptr_arg[i];
    ca96:	f81a 200b 	ldrb.w	r2, [sl, fp]
    ca9a:	f804 2b01 	strb.w	r2, [r4], #1
			size = 0;
    ca9e:	2200      	movs	r2, #0
		if (BUF_OFFSET + 1 + size > len) {
    caa0:	9b02      	ldr	r3, [sp, #8]
    caa2:	1898      	adds	r0, r3, r2
    caa4:	4420      	add	r0, r4
    caa6:	4286      	cmp	r6, r0
    caa8:	f4ff ae23 	bcc.w	c6f2 <cbvprintf_package+0x2e>
		*buf++ = str_ptr_pos[i];
    caac:	f899 0000 	ldrb.w	r0, [r9]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    cab0:	9900      	ldr	r1, [sp, #0]
    cab2:	f804 0b01 	strb.w	r0, [r4], #1
    cab6:	4620      	mov	r0, r4
    cab8:	9203      	str	r2, [sp, #12]
    caba:	f01c fde2 	bl	29682 <memcpy>
		buf += size;
    cabe:	9a03      	ldr	r2, [sp, #12]
    cac0:	4414      	add	r4, r2
	for (i = 0; i < s_idx; i++) {
    cac2:	f10a 0a01 	add.w	sl, sl, #1
    cac6:	f109 0901 	add.w	r9, r9, #1
    caca:	e7c6      	b.n	ca5a <cbvprintf_package+0x396>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    cacc:	f899 2000 	ldrb.w	r2, [r9]
    cad0:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
    cad4:	9300      	str	r3, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    cad6:	9b01      	ldr	r3, [sp, #4]
			size = strlen(s) + 1;
    cad8:	9800      	ldr	r0, [sp, #0]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    cada:	f845 3022 	str.w	r3, [r5, r2, lsl #2]
			size = strlen(s) + 1;
    cade:	f7fc fc3f 	bl	9360 <strlen>
    cae2:	1c42      	adds	r2, r0, #1
    cae4:	e7dc      	b.n	caa0 <cbvprintf_package+0x3dc>
		return -EFAULT;
    cae6:	f06f 000d 	mvn.w	r0, #13
    caea:	e604      	b.n	c6f6 <cbvprintf_package+0x32>
    caec:	0002bffc 	.word	0x0002bffc
    caf0:	00030d67 	.word	0x00030d67
    caf4:	0002b549 	.word	0x0002b549
    caf8:	0002c065 	.word	0x0002c065
    cafc:	0002c07a 	.word	0x0002c07a

0000cb00 <char_out>:
}

static int char_out(int c, void *ctx_p)
{
	(void) ctx_p;
	return _char_out(c);
    cb00:	4b01      	ldr	r3, [pc, #4]	; (cb08 <char_out+0x8>)
    cb02:	681b      	ldr	r3, [r3, #0]
    cb04:	4718      	bx	r3
    cb06:	bf00      	nop
    cb08:	200083f8 	.word	0x200083f8

0000cb0c <__printk_hook_install>:
	_char_out = fn;
    cb0c:	4b01      	ldr	r3, [pc, #4]	; (cb14 <__printk_hook_install+0x8>)
    cb0e:	6018      	str	r0, [r3, #0]
}
    cb10:	4770      	bx	lr
    cb12:	bf00      	nop
    cb14:	200083f8 	.word	0x200083f8

0000cb18 <vprintk>:
}

void vprintk(const char *fmt, va_list ap)
{
    cb18:	b507      	push	{r0, r1, r2, lr}
    cb1a:	460b      	mov	r3, r1
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap);
#else
static inline
int cbvprintf(cbprintf_cb out, void *ctx, const char *format, va_list ap)
{
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
    cb1c:	2100      	movs	r1, #0
    cb1e:	4602      	mov	r2, r0
    cb20:	9100      	str	r1, [sp, #0]
    cb22:	4803      	ldr	r0, [pc, #12]	; (cb30 <vprintk+0x18>)
    cb24:	f000 fcb0 	bl	d488 <z_cbvprintf_impl>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    cb28:	b003      	add	sp, #12
    cb2a:	f85d fb04 	ldr.w	pc, [sp], #4
    cb2e:	bf00      	nop
    cb30:	0000cb01 	.word	0x0000cb01

0000cb34 <vsnprintk>:

	return ret;
}

int vsnprintk(char *str, size_t size, const char *fmt, va_list ap)
{
    cb34:	b530      	push	{r4, r5, lr}
	struct str_context ctx = { str, size, 0 };
    cb36:	2500      	movs	r5, #0
{
    cb38:	b087      	sub	sp, #28
	struct str_context ctx = { str, size, 0 };
    cb3a:	e9cd 0103 	strd	r0, r1, [sp, #12]
{
    cb3e:	4604      	mov	r4, r0
    cb40:	9500      	str	r5, [sp, #0]
    cb42:	a903      	add	r1, sp, #12
    cb44:	4805      	ldr	r0, [pc, #20]	; (cb5c <vsnprintk+0x28>)
	struct str_context ctx = { str, size, 0 };
    cb46:	9505      	str	r5, [sp, #20]
    cb48:	f000 fc9e 	bl	d488 <z_cbvprintf_impl>

	cbvprintf(str_out, &ctx, fmt, ap);

	if (ctx.count < ctx.max) {
    cb4c:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
    cb50:	4298      	cmp	r0, r3
		str[ctx.count] = '\0';
    cb52:	bfb8      	it	lt
    cb54:	5425      	strblt	r5, [r4, r0]
	}

	return ctx.count;
}
    cb56:	b007      	add	sp, #28
    cb58:	bd30      	pop	{r4, r5, pc}
    cb5a:	bf00      	nop
    cb5c:	0002480d 	.word	0x0002480d

0000cb60 <sys_heap_free>:
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
}

void sys_heap_free(struct sys_heap *heap, void *mem)
{
    cb60:	b570      	push	{r4, r5, r6, lr}
	if (mem == NULL) {
    cb62:	460c      	mov	r4, r1
    cb64:	2900      	cmp	r1, #0
    cb66:	d034      	beq.n	cbd2 <sys_heap_free+0x72>
		return; /* ISO C free() semantics */
	}
	struct z_heap *h = heap->heap;
    cb68:	6802      	ldr	r2, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cb6a:	1f0b      	subs	r3, r1, #4
    cb6c:	1a9b      	subs	r3, r3, r2
    cb6e:	08d9      	lsrs	r1, r3, #3

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    cb70:	f023 0307 	bic.w	r3, r3, #7

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    cb74:	4413      	add	r3, r2
	}
}

static inline bool chunk_used(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    cb76:	885d      	ldrh	r5, [r3, #2]

	/*
	 * This should catch many double-free cases.
	 * This is cheap enough so let's do it all the time.
	 */
	__ASSERT(chunk_used(h, c),
    cb78:	07e8      	lsls	r0, r5, #31
    cb7a:	d40d      	bmi.n	cb98 <sys_heap_free+0x38>
    cb7c:	23af      	movs	r3, #175	; 0xaf
    cb7e:	4a15      	ldr	r2, [pc, #84]	; (cbd4 <sys_heap_free+0x74>)
    cb80:	4915      	ldr	r1, [pc, #84]	; (cbd8 <sys_heap_free+0x78>)
    cb82:	4816      	ldr	r0, [pc, #88]	; (cbdc <sys_heap_free+0x7c>)
    cb84:	f018 f817 	bl	24bb6 <assert_print>
    cb88:	4621      	mov	r1, r4
    cb8a:	4815      	ldr	r0, [pc, #84]	; (cbe0 <sys_heap_free+0x80>)
    cb8c:	f018 f813 	bl	24bb6 <assert_print>
    cb90:	21af      	movs	r1, #175	; 0xaf
	/*
	 * It is easy to catch many common memory overflow cases with
	 * a quick check on this and next chunk header fields that are
	 * immediately before and after the freed memory.
	 */
	__ASSERT(left_chunk(h, right_chunk(h, c)) == c,
    cb92:	4810      	ldr	r0, [pc, #64]	; (cbd4 <sys_heap_free+0x74>)
    cb94:	f018 f808 	bl	24ba8 <assert_post_action>
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
    cb98:	4610      	mov	r0, r2
    cb9a:	f017 fe6e 	bl	2487a <chunk_size>
    cb9e:	4408      	add	r0, r1
		return ((uint16_t *)cmem)[f];
    cba0:	f832 6030 	ldrh.w	r6, [r2, r0, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    cba4:	1b80      	subs	r0, r0, r6
    cba6:	4281      	cmp	r1, r0
    cba8:	d00b      	beq.n	cbc2 <sys_heap_free+0x62>
    cbaa:	23b7      	movs	r3, #183	; 0xb7
    cbac:	4a09      	ldr	r2, [pc, #36]	; (cbd4 <sys_heap_free+0x74>)
    cbae:	490d      	ldr	r1, [pc, #52]	; (cbe4 <sys_heap_free+0x84>)
    cbb0:	480a      	ldr	r0, [pc, #40]	; (cbdc <sys_heap_free+0x7c>)
    cbb2:	f018 f800 	bl	24bb6 <assert_print>
    cbb6:	4621      	mov	r1, r4
    cbb8:	480b      	ldr	r0, [pc, #44]	; (cbe8 <sys_heap_free+0x88>)
    cbba:	f017 fffc 	bl	24bb6 <assert_print>
    cbbe:	21b7      	movs	r1, #183	; 0xb7
    cbc0:	e7e7      	b.n	cb92 <sys_heap_free+0x32>
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    cbc2:	f025 0501 	bic.w	r5, r5, #1
    cbc6:	805d      	strh	r5, [r3, #2]
#ifdef CONFIG_SYS_HEAP_LISTENER
	heap_listener_notify_free(HEAP_ID_FROM_POINTER(heap), mem,
				  chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	free_chunk(h, c);
    cbc8:	4610      	mov	r0, r2
}
    cbca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	free_chunk(h, c);
    cbce:	f017 bf11 	b.w	249f4 <free_chunk>
}
    cbd2:	bd70      	pop	{r4, r5, r6, pc}
    cbd4:	0002c0a2 	.word	0x0002c0a2
    cbd8:	0002c0c3 	.word	0x0002c0c3
    cbdc:	0002b549 	.word	0x0002b549
    cbe0:	0002c0d4 	.word	0x0002c0d4
    cbe4:	0002c10c 	.word	0x0002c10c
    cbe8:	0002c132 	.word	0x0002c132

0000cbec <sys_heap_aligned_alloc>:
	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}

void *sys_heap_aligned_alloc(struct sys_heap *heap, size_t align, size_t bytes)
{
    cbec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cbf0:	1e4b      	subs	r3, r1, #1
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
	if (align != rew) {
    cbf2:	400b      	ands	r3, r1
{
    cbf4:	460f      	mov	r7, r1
    cbf6:	4614      	mov	r4, r2
	struct z_heap *h = heap->heap;
    cbf8:	6806      	ldr	r6, [r0, #0]
	if (align != rew) {
    cbfa:	d010      	beq.n	cc1e <sys_heap_aligned_alloc+0x32>
	rew = align & -align;
    cbfc:	f1c1 0900 	rsb	r9, r1, #0
    cc00:	ea09 0901 	and.w	r9, r9, r1
		align -= rew;
		gap = MIN(rew, chunk_header_bytes(h));
    cc04:	464a      	mov	r2, r9
			return sys_heap_alloc(heap, bytes);
		}
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cc06:	1e59      	subs	r1, r3, #1
		gap = MIN(rew, chunk_header_bytes(h));
    cc08:	2a04      	cmp	r2, #4
    cc0a:	bf28      	it	cs
    cc0c:	2204      	movcs	r2, #4
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cc0e:	4219      	tst	r1, r3
    cc10:	d10c      	bne.n	cc2c <sys_heap_aligned_alloc+0x40>
    cc12:	461f      	mov	r7, r3

	if (bytes == 0 || size_too_big(h, bytes)) {
    cc14:	b9e4      	cbnz	r4, cc50 <sys_heap_aligned_alloc+0x64>
		return NULL;
    cc16:	2500      	movs	r5, #0
				   chunksz_to_bytes(h, chunk_size(h, c)));
#endif

	IF_ENABLED(CONFIG_MSAN, (__msan_allocated_memory(mem, bytes)));
	return mem;
}
    cc18:	4628      	mov	r0, r5
    cc1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (align <= chunk_header_bytes(h)) {
    cc1e:	2904      	cmp	r1, #4
    cc20:	d813      	bhi.n	cc4a <sys_heap_aligned_alloc+0x5e>
}
    cc22:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			return sys_heap_alloc(heap, bytes);
    cc26:	4611      	mov	r1, r2
    cc28:	f017 bf15 	b.w	24a56 <sys_heap_alloc>
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    cc2c:	492c      	ldr	r1, [pc, #176]	; (cce0 <sys_heap_aligned_alloc+0xf4>)
    cc2e:	f44f 73a2 	mov.w	r3, #324	; 0x144
    cc32:	4a2c      	ldr	r2, [pc, #176]	; (cce4 <sys_heap_aligned_alloc+0xf8>)
    cc34:	482c      	ldr	r0, [pc, #176]	; (cce8 <sys_heap_aligned_alloc+0xfc>)
    cc36:	f017 ffbe 	bl	24bb6 <assert_print>
    cc3a:	482c      	ldr	r0, [pc, #176]	; (ccec <sys_heap_aligned_alloc+0x100>)
    cc3c:	f017 ffbb 	bl	24bb6 <assert_print>
    cc40:	f44f 71a2 	mov.w	r1, #324	; 0x144
    cc44:	4827      	ldr	r0, [pc, #156]	; (cce4 <sys_heap_aligned_alloc+0xf8>)
    cc46:	f017 ffaf 	bl	24ba8 <assert_post_action>
		rew = 0;
    cc4a:	4699      	mov	r9, r3
		gap = chunk_header_bytes(h);
    cc4c:	2204      	movs	r2, #4
    cc4e:	e7e1      	b.n	cc14 <sys_heap_aligned_alloc+0x28>
	if (bytes == 0 || size_too_big(h, bytes)) {
    cc50:	68b3      	ldr	r3, [r6, #8]
    cc52:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    cc56:	d9de      	bls.n	cc16 <sys_heap_aligned_alloc+0x2a>
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    cc58:	f104 010b 	add.w	r1, r4, #11
    cc5c:	4439      	add	r1, r7
    cc5e:	1a89      	subs	r1, r1, r2
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    cc60:	4630      	mov	r0, r6
    cc62:	08c9      	lsrs	r1, r1, #3
    cc64:	f017 fe5f 	bl	24926 <alloc_chunk>
	if (c0 == 0) {
    cc68:	4680      	mov	r8, r0
    cc6a:	2800      	cmp	r0, #0
    cc6c:	d0d3      	beq.n	cc16 <sys_heap_aligned_alloc+0x2a>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    cc6e:	f109 0504 	add.w	r5, r9, #4
    cc72:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    cc76:	1e7b      	subs	r3, r7, #1
    cc78:	4435      	add	r5, r6
    cc7a:	441d      	add	r5, r3
    cc7c:	427f      	negs	r7, r7
    cc7e:	403d      	ands	r5, r7
    cc80:	eba5 0509 	sub.w	r5, r5, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cc84:	442c      	add	r4, r5
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cc86:	1f2b      	subs	r3, r5, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cc88:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cc8a:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    cc8c:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    cc90:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    cc92:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    cc96:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    cc9a:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    cc9e:	d208      	bcs.n	ccb2 <sys_heap_aligned_alloc+0xc6>
		split_chunks(h, c0, c);
    cca0:	4601      	mov	r1, r0
    cca2:	463a      	mov	r2, r7
    cca4:	4630      	mov	r0, r6
    cca6:	f017 fe8b 	bl	249c0 <split_chunks>
		free_list_add(h, c0);
    ccaa:	4641      	mov	r1, r8
    ccac:	4630      	mov	r0, r6
    ccae:	f017 fde9 	bl	24884 <free_list_add>
	return c + chunk_size(h, c);
    ccb2:	4639      	mov	r1, r7
    ccb4:	4630      	mov	r0, r6
    ccb6:	f017 fde0 	bl	2487a <chunk_size>
    ccba:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    ccbc:	4284      	cmp	r4, r0
    ccbe:	d207      	bcs.n	ccd0 <sys_heap_aligned_alloc+0xe4>
		split_chunks(h, c, c_end);
    ccc0:	4630      	mov	r0, r6
    ccc2:	4622      	mov	r2, r4
    ccc4:	f017 fe7c 	bl	249c0 <split_chunks>
		free_list_add(h, c_end);
    ccc8:	4621      	mov	r1, r4
    ccca:	4630      	mov	r0, r6
    cccc:	f017 fdda 	bl	24884 <free_list_add>
	void *cmem = &buf[c];
    ccd0:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    ccd4:	8873      	ldrh	r3, [r6, #2]
    ccd6:	f043 0301 	orr.w	r3, r3, #1
    ccda:	8073      	strh	r3, [r6, #2]
    ccdc:	e79c      	b.n	cc18 <sys_heap_aligned_alloc+0x2c>
    ccde:	bf00      	nop
    cce0:	0002c16e 	.word	0x0002c16e
    cce4:	0002c0a2 	.word	0x0002c0a2
    cce8:	0002b549 	.word	0x0002b549
    ccec:	0002c189 	.word	0x0002c189

0000ccf0 <sys_heap_init>:
{
	IF_ENABLED(CONFIG_MSAN, (__sanitizer_dtor_callback(mem, bytes)));

	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    ccf0:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    ccf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ccf6:	4604      	mov	r4, r0
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    ccf8:	d30e      	bcc.n	cd18 <sys_heap_init+0x28>
    ccfa:	493a      	ldr	r1, [pc, #232]	; (cde4 <sys_heap_init+0xf4>)
    ccfc:	f240 13eb 	movw	r3, #491	; 0x1eb
    cd00:	4a39      	ldr	r2, [pc, #228]	; (cde8 <sys_heap_init+0xf8>)
    cd02:	483a      	ldr	r0, [pc, #232]	; (cdec <sys_heap_init+0xfc>)
    cd04:	f017 ff57 	bl	24bb6 <assert_print>
    cd08:	4839      	ldr	r0, [pc, #228]	; (cdf0 <sys_heap_init+0x100>)
    cd0a:	f017 ff54 	bl	24bb6 <assert_print>
    cd0e:	f240 11eb 	movw	r1, #491	; 0x1eb
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    cd12:	4835      	ldr	r0, [pc, #212]	; (cde8 <sys_heap_init+0xf8>)
    cd14:	f017 ff48 	bl	24ba8 <assert_post_action>
    cd18:	2a04      	cmp	r2, #4
    cd1a:	d80c      	bhi.n	cd36 <sys_heap_init+0x46>
    cd1c:	4935      	ldr	r1, [pc, #212]	; (cdf4 <sys_heap_init+0x104>)
    cd1e:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
    cd22:	4a31      	ldr	r2, [pc, #196]	; (cde8 <sys_heap_init+0xf8>)
    cd24:	4831      	ldr	r0, [pc, #196]	; (cdec <sys_heap_init+0xfc>)
    cd26:	f017 ff46 	bl	24bb6 <assert_print>
    cd2a:	4833      	ldr	r0, [pc, #204]	; (cdf8 <sys_heap_init+0x108>)
    cd2c:	f017 ff43 	bl	24bb6 <assert_print>
    cd30:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
    cd34:	e7ed      	b.n	cd12 <sys_heap_init+0x22>
	bytes -= heap_footer_bytes(bytes);
    cd36:	3a04      	subs	r2, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cd38:	1dc8      	adds	r0, r1, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cd3a:	440a      	add	r2, r1
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    cd3c:	f020 0007 	bic.w	r0, r0, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    cd40:	f022 0207 	bic.w	r2, r2, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    cd44:	1a12      	subs	r2, r2, r0

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    cd46:	2a17      	cmp	r2, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    cd48:	ea4f 03d2 	mov.w	r3, r2, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    cd4c:	d80c      	bhi.n	cd68 <sys_heap_init+0x78>
    cd4e:	492b      	ldr	r1, [pc, #172]	; (cdfc <sys_heap_init+0x10c>)
    cd50:	f240 13fb 	movw	r3, #507	; 0x1fb
    cd54:	4a24      	ldr	r2, [pc, #144]	; (cde8 <sys_heap_init+0xf8>)
    cd56:	4825      	ldr	r0, [pc, #148]	; (cdec <sys_heap_init+0xfc>)
    cd58:	f017 ff2d 	bl	24bb6 <assert_print>
    cd5c:	4826      	ldr	r0, [pc, #152]	; (cdf8 <sys_heap_init+0x108>)
    cd5e:	f017 ff2a 	bl	24bb6 <assert_print>
    cd62:	f240 11fb 	movw	r1, #507	; 0x1fb
    cd66:	e7d4      	b.n	cd12 <sys_heap_init+0x22>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    cd68:	fab3 f183 	clz	r1, r3

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    cd6c:	6020      	str	r0, [r4, #0]
	h->end_chunk = heap_sz;
	h->avail_buckets = 0;
    cd6e:	2400      	movs	r4, #0
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    cd70:	f1c1 0620 	rsb	r6, r1, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    cd74:	f1c1 0124 	rsb	r1, r1, #36	; 0x24
    cd78:	0089      	lsls	r1, r1, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    cd7a:	3107      	adds	r1, #7
    cd7c:	08c9      	lsrs	r1, r1, #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    cd7e:	1c4d      	adds	r5, r1, #1
    cd80:	429d      	cmp	r5, r3
	h->end_chunk = heap_sz;
    cd82:	6083      	str	r3, [r0, #8]
	h->avail_buckets = 0;
    cd84:	60c4      	str	r4, [r0, #12]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    cd86:	d90c      	bls.n	cda2 <sys_heap_init+0xb2>
    cd88:	491d      	ldr	r1, [pc, #116]	; (ce00 <sys_heap_init+0x110>)
    cd8a:	f44f 7303 	mov.w	r3, #524	; 0x20c
    cd8e:	4a16      	ldr	r2, [pc, #88]	; (cde8 <sys_heap_init+0xf8>)
    cd90:	4816      	ldr	r0, [pc, #88]	; (cdec <sys_heap_init+0xfc>)
    cd92:	f017 ff10 	bl	24bb6 <assert_print>
    cd96:	4818      	ldr	r0, [pc, #96]	; (cdf8 <sys_heap_init+0x108>)
    cd98:	f017 ff0d 	bl	24bb6 <assert_print>
    cd9c:	f44f 7103 	mov.w	r1, #524	; 0x20c
    cda0:	e7b7      	b.n	cd12 <sys_heap_init+0x22>
    cda2:	f100 050c 	add.w	r5, r0, #12
    cda6:	eb05 0686 	add.w	r6, r5, r6, lsl #2

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    cdaa:	f845 4f04 	str.w	r4, [r5, #4]!
	for (int i = 0; i < nb_buckets; i++) {
    cdae:	42b5      	cmp	r5, r6
    cdb0:	d1fb      	bne.n	cdaa <sys_heap_init+0xba>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cdb2:	004d      	lsls	r5, r1, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cdb4:	f045 0501 	orr.w	r5, r5, #1
    cdb8:	8045      	strh	r5, [r0, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    cdba:	1a5d      	subs	r5, r3, r1
		((uint16_t *)cmem)[f] = val;
    cdbc:	eb00 06c1 	add.w	r6, r0, r1, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    cdc0:	006f      	lsls	r7, r5, #1
		((uint16_t *)cmem)[f] = val;
    cdc2:	8004      	strh	r4, [r0, #0]
    cdc4:	8077      	strh	r7, [r6, #2]
    cdc6:	1886      	adds	r6, r0, r2
    cdc8:	f820 1031 	strh.w	r1, [r0, r1, lsl #3]
	void *cmem = &buf[c];
    cdcc:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
		((uint16_t *)cmem)[f] = val;
    cdd0:	8074      	strh	r4, [r6, #2]
    cdd2:	5285      	strh	r5, [r0, r2]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    cdd4:	885a      	ldrh	r2, [r3, #2]
    cdd6:	f042 0201 	orr.w	r2, r2, #1
    cdda:	805a      	strh	r2, [r3, #2]
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
}
    cddc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_list_add(h, chunk0_size);
    cde0:	f017 bd50 	b.w	24884 <free_list_add>
    cde4:	0002c1a6 	.word	0x0002c1a6
    cde8:	0002c0a2 	.word	0x0002c0a2
    cdec:	0002b549 	.word	0x0002b549
    cdf0:	0002c1bc 	.word	0x0002c1bc
    cdf4:	0002c1d3 	.word	0x0002c1d3
    cdf8:	0002c1f4 	.word	0x0002c1f4
    cdfc:	0002c20d 	.word	0x0002c20d
    ce00:	0002c236 	.word	0x0002c236

0000ce04 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    ce04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ce08:	4604      	mov	r4, r0
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    ce0a:	8ba3      	ldrh	r3, [r4, #28]
{
    ce0c:	4608      	mov	r0, r1
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    ce0e:	0719      	lsls	r1, r3, #28
{
    ce10:	4615      	mov	r5, r2
	if (processing) {
    ce12:	d412      	bmi.n	ce3a <process_event+0x36>

	sys_slist_init(&clients);
	do {
		onoff_transition_fn transit = NULL;

		if (evt == EVT_RECHECK) {
    ce14:	2802      	cmp	r0, #2
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    ce16:	f003 0107 	and.w	r1, r3, #7
		if (evt == EVT_RECHECK) {
    ce1a:	d164      	bne.n	cee6 <process_event+0xe2>
			evt = process_recheck(mgr);
    ce1c:	4620      	mov	r0, r4
    ce1e:	f017 fe43 	bl	24aa8 <process_recheck>
		}

		if (evt == EVT_NOP) {
    ce22:	b188      	cbz	r0, ce48 <process_event+0x44>
			break;
		}

		res = 0;
		if (evt == EVT_COMPLETE) {
    ce24:	3801      	subs	r0, #1
    ce26:	2804      	cmp	r0, #4
    ce28:	f200 8134 	bhi.w	d094 <process_event+0x290>
    ce2c:	e8df f010 	tbh	[pc, r0, lsl #1]
    ce30:	0132005b 	.word	0x0132005b
    ce34:	00d10081 	.word	0x00d10081
    ce38:	0101      	.short	0x0101
		if (evt == EVT_COMPLETE) {
    ce3a:	2801      	cmp	r0, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    ce3c:	bf0c      	ite	eq
    ce3e:	f043 0110 	orreq.w	r1, r3, #16
			mgr->flags |= ONOFF_FLAG_RECHECK;
    ce42:	f043 0120 	orrne.w	r1, r3, #32
    ce46:	83a1      	strh	r1, [r4, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    ce48:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ce4a:	4620      	mov	r0, r4
    ce4c:	f012 fca4 	bl	1f798 <z_spin_unlock_valid>
    ce50:	2800      	cmp	r0, #0
    ce52:	f040 819b 	bne.w	d18c <process_event+0x388>
    ce56:	4998      	ldr	r1, [pc, #608]	; (d0b8 <process_event+0x2b4>)
    ce58:	23c2      	movs	r3, #194	; 0xc2
    ce5a:	4a98      	ldr	r2, [pc, #608]	; (d0bc <process_event+0x2b8>)
    ce5c:	4898      	ldr	r0, [pc, #608]	; (d0c0 <process_event+0x2bc>)
    ce5e:	f017 feaa 	bl	24bb6 <assert_print>
    ce62:	4621      	mov	r1, r4
    ce64:	e0b0      	b.n	cfc8 <process_event+0x1c4>
    ce66:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    ce6a:	1f50      	subs	r0, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    ce6c:	2801      	cmp	r0, #1
    ce6e:	d81e      	bhi.n	ceae <process_event+0xaa>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    ce70:	2000      	movs	r0, #0
		if (state == ONOFF_STATE_TO_ON) {
    ce72:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    ce74:	6827      	ldr	r7, [r4, #0]
	list->tail = NULL;
    ce76:	e9c4 0000 	strd	r0, r0, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    ce7a:	d114      	bne.n	cea6 <process_event+0xa2>
		*clients = mgr->clients;
    ce7c:	463a      	mov	r2, r7
    ce7e:	e003      	b.n	ce88 <process_event+0x84>
				mgr->refs += 1U;
    ce80:	8be0      	ldrh	r0, [r4, #30]
    ce82:	3001      	adds	r0, #1
    ce84:	83e0      	strh	r0, [r4, #30]

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
    ce86:	6812      	ldr	r2, [r2, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    ce88:	2a00      	cmp	r2, #0
    ce8a:	d1f9      	bne.n	ce80 <process_event+0x7c>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ce8c:	f023 0307 	bic.w	r3, r3, #7
    ce90:	f043 0202 	orr.w	r2, r3, #2
		if (process_recheck(mgr) != EVT_NOP) {
    ce94:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    ce96:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    ce98:	f017 fe06 	bl	24aa8 <process_recheck>
    ce9c:	b390      	cbz	r0, cf04 <process_event+0x100>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    ce9e:	f042 0220 	orr.w	r2, r2, #32
    cea2:	83a2      	strh	r2, [r4, #28]
    cea4:	e02e      	b.n	cf04 <process_event+0x100>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cea6:	f023 0307 	bic.w	r3, r3, #7
    ceaa:	b29a      	uxth	r2, r3
}
    ceac:	e7f2      	b.n	ce94 <process_event+0x90>
	} else if (state == ONOFF_STATE_TO_OFF) {
    ceae:	2a04      	cmp	r2, #4
    ceb0:	d133      	bne.n	cf1a <process_event+0x116>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ceb2:	f023 0307 	bic.w	r3, r3, #7
    ceb6:	b29a      	uxth	r2, r3
		if (process_recheck(mgr) != EVT_NOP) {
    ceb8:	4620      	mov	r0, r4
	mgr->flags = (state & ONOFF_STATE_MASK)
    ceba:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    cebc:	f017 fdf4 	bl	24aa8 <process_recheck>
    cec0:	b110      	cbz	r0, cec8 <process_event+0xc4>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    cec2:	f042 0220 	orr.w	r2, r2, #32
    cec6:	83a2      	strh	r2, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cec8:	8ba3      	ldrh	r3, [r4, #28]
    ceca:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    cece:	4589      	cmp	r9, r1
    ced0:	f040 80ea 	bne.w	d0a8 <process_event+0x2a4>
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    ced4:	8ba1      	ldrh	r1, [r4, #28]
    ced6:	06ca      	lsls	r2, r1, #27
    ced8:	f140 814f 	bpl.w	d17a <process_event+0x376>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    cedc:	f021 0310 	bic.w	r3, r1, #16
    cee0:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    cee2:	f001 0107 	and.w	r1, r1, #7
			res = mgr->last_res;
    cee6:	f8d4 8018 	ldr.w	r8, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    ceea:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    ceec:	f1b8 0f00 	cmp.w	r8, #0
    cef0:	dab9      	bge.n	ce66 <process_event+0x62>
	list->head = NULL;
    cef2:	2200      	movs	r2, #0
		*clients = mgr->clients;
    cef4:	6827      	ldr	r7, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cef6:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    cefa:	e9c4 2200 	strd	r2, r2, [r4]
    cefe:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    cf02:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cf04:	8ba3      	ldrh	r3, [r4, #28]
    cf06:	f003 0907 	and.w	r9, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    cf0a:	4589      	cmp	r9, r1
    cf0c:	f040 80cd 	bne.w	d0aa <process_event+0x2a6>
		    || !sys_slist_is_empty(&clients)
    cf10:	2f00      	cmp	r7, #0
    cf12:	d0df      	beq.n	ced4 <process_event+0xd0>
    cf14:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cf16:	46b2      	mov	sl, r6
    cf18:	e044      	b.n	cfa4 <process_event+0x1a0>
		__ASSERT_NO_MSG(false);
    cf1a:	496a      	ldr	r1, [pc, #424]	; (d0c4 <process_event+0x2c0>)
    cf1c:	f240 131b 	movw	r3, #283	; 0x11b
    cf20:	4a69      	ldr	r2, [pc, #420]	; (d0c8 <process_event+0x2c4>)
    cf22:	4867      	ldr	r0, [pc, #412]	; (d0c0 <process_event+0x2bc>)
    cf24:	f017 fe47 	bl	24bb6 <assert_print>
    cf28:	f240 111b 	movw	r1, #283	; 0x11b
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    cf2c:	4866      	ldr	r0, [pc, #408]	; (d0c8 <process_event+0x2c4>)
    cf2e:	f017 fe3b 	bl	24ba8 <assert_post_action>
    cf32:	b149      	cbz	r1, cf48 <process_event+0x144>
    cf34:	4965      	ldr	r1, [pc, #404]	; (d0cc <process_event+0x2c8>)
    cf36:	f44f 73ab 	mov.w	r3, #342	; 0x156
    cf3a:	4a63      	ldr	r2, [pc, #396]	; (d0c8 <process_event+0x2c4>)
    cf3c:	4860      	ldr	r0, [pc, #384]	; (d0c0 <process_event+0x2bc>)
    cf3e:	f017 fe3a 	bl	24bb6 <assert_print>
    cf42:	f44f 71ab 	mov.w	r1, #342	; 0x156
    cf46:	e7f1      	b.n	cf2c <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    cf48:	6823      	ldr	r3, [r4, #0]
    cf4a:	b94b      	cbnz	r3, cf60 <process_event+0x15c>
    cf4c:	4960      	ldr	r1, [pc, #384]	; (d0d0 <process_event+0x2cc>)
    cf4e:	f240 1357 	movw	r3, #343	; 0x157
    cf52:	4a5d      	ldr	r2, [pc, #372]	; (d0c8 <process_event+0x2c4>)
    cf54:	485a      	ldr	r0, [pc, #360]	; (d0c0 <process_event+0x2bc>)
    cf56:	f017 fe2e 	bl	24bb6 <assert_print>
    cf5a:	f240 1157 	movw	r1, #343	; 0x157
    cf5e:	e7e5      	b.n	cf2c <process_event+0x128>
			transit = mgr->transitions->start;
    cf60:	6923      	ldr	r3, [r4, #16]
    cf62:	681e      	ldr	r6, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    cf64:	b94e      	cbnz	r6, cf7a <process_event+0x176>
    cf66:	495b      	ldr	r1, [pc, #364]	; (d0d4 <process_event+0x2d0>)
    cf68:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    cf6c:	4a56      	ldr	r2, [pc, #344]	; (d0c8 <process_event+0x2c4>)
    cf6e:	4854      	ldr	r0, [pc, #336]	; (d0c0 <process_event+0x2bc>)
    cf70:	f017 fe21 	bl	24bb6 <assert_print>
    cf74:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    cf78:	e7d8      	b.n	cf2c <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    cf7a:	460f      	mov	r7, r1
		res = 0;
    cf7c:	4688      	mov	r8, r1
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cf7e:	f04f 0906 	mov.w	r9, #6
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    cf82:	8ba3      	ldrh	r3, [r4, #28]
    cf84:	f023 0307 	bic.w	r3, r3, #7
    cf88:	f043 0306 	orr.w	r3, r3, #6
    cf8c:	b29b      	uxth	r3, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    cf8e:	83a3      	strh	r3, [r4, #28]
				   && !sys_slist_is_empty(&mgr->monitors);
    cf90:	68a2      	ldr	r2, [r4, #8]
    cf92:	2a00      	cmp	r2, #0
    cf94:	f040 808b 	bne.w	d0ae <process_event+0x2aa>
		    || !sys_slist_is_empty(&clients)
    cf98:	2f00      	cmp	r7, #0
    cf9a:	f040 808b 	bne.w	d0b4 <process_event+0x2b0>
		    || (transit != NULL)) {
    cf9e:	2e00      	cmp	r6, #0
    cfa0:	d098      	beq.n	ced4 <process_event+0xd0>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    cfa2:	46ba      	mov	sl, r7
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    cfa4:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    cfa8:	f104 0b14 	add.w	fp, r4, #20
    cfac:	4658      	mov	r0, fp
			mgr->flags = flags;
    cfae:	83a3      	strh	r3, [r4, #28]
    cfb0:	f012 fbf2 	bl	1f798 <z_spin_unlock_valid>
    cfb4:	2800      	cmp	r0, #0
    cfb6:	f040 8097 	bne.w	d0e8 <process_event+0x2e4>
    cfba:	493f      	ldr	r1, [pc, #252]	; (d0b8 <process_event+0x2b4>)
    cfbc:	23c2      	movs	r3, #194	; 0xc2
    cfbe:	4a3f      	ldr	r2, [pc, #252]	; (d0bc <process_event+0x2b8>)
    cfc0:	483f      	ldr	r0, [pc, #252]	; (d0c0 <process_event+0x2bc>)
    cfc2:	f017 fdf8 	bl	24bb6 <assert_print>
    cfc6:	4659      	mov	r1, fp
    cfc8:	4843      	ldr	r0, [pc, #268]	; (d0d8 <process_event+0x2d4>)
    cfca:	f017 fdf4 	bl	24bb6 <assert_print>
    cfce:	21c2      	movs	r1, #194	; 0xc2
    cfd0:	e0ae      	b.n	d130 <process_event+0x32c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    cfd2:	2902      	cmp	r1, #2
    cfd4:	d009      	beq.n	cfea <process_event+0x1e6>
    cfd6:	4941      	ldr	r1, [pc, #260]	; (d0dc <process_event+0x2d8>)
    cfd8:	f240 135d 	movw	r3, #349	; 0x15d
    cfdc:	4a3a      	ldr	r2, [pc, #232]	; (d0c8 <process_event+0x2c4>)
    cfde:	4838      	ldr	r0, [pc, #224]	; (d0c0 <process_event+0x2bc>)
    cfe0:	f017 fde9 	bl	24bb6 <assert_print>
    cfe4:	f240 115d 	movw	r1, #349	; 0x15d
    cfe8:	e7a0      	b.n	cf2c <process_event+0x128>
			__ASSERT_NO_MSG(mgr->refs == 0);
    cfea:	8be7      	ldrh	r7, [r4, #30]
    cfec:	b14f      	cbz	r7, d002 <process_event+0x1fe>
    cfee:	493c      	ldr	r1, [pc, #240]	; (d0e0 <process_event+0x2dc>)
    cff0:	f44f 73af 	mov.w	r3, #350	; 0x15e
    cff4:	4a34      	ldr	r2, [pc, #208]	; (d0c8 <process_event+0x2c4>)
    cff6:	4832      	ldr	r0, [pc, #200]	; (d0c0 <process_event+0x2bc>)
    cff8:	f017 fddd 	bl	24bb6 <assert_print>
    cffc:	f44f 71af 	mov.w	r1, #350	; 0x15e
    d000:	e794      	b.n	cf2c <process_event+0x128>
			transit = mgr->transitions->stop;
    d002:	6923      	ldr	r3, [r4, #16]
    d004:	685e      	ldr	r6, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    d006:	b94e      	cbnz	r6, d01c <process_event+0x218>
    d008:	4932      	ldr	r1, [pc, #200]	; (d0d4 <process_event+0x2d0>)
    d00a:	f240 1361 	movw	r3, #353	; 0x161
    d00e:	4a2e      	ldr	r2, [pc, #184]	; (d0c8 <process_event+0x2c4>)
    d010:	482b      	ldr	r0, [pc, #172]	; (d0c0 <process_event+0x2bc>)
    d012:	f017 fdd0 	bl	24bb6 <assert_print>
    d016:	f240 1161 	movw	r1, #353	; 0x161
    d01a:	e787      	b.n	cf2c <process_event+0x128>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d01c:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    d01e:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d020:	f023 0307 	bic.w	r3, r3, #7
    d024:	f043 0304 	orr.w	r3, r3, #4
    d028:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d02a:	f04f 0904 	mov.w	r9, #4
	mgr->flags = (state & ONOFF_STATE_MASK)
    d02e:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d030:	e7ae      	b.n	cf90 <process_event+0x18c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    d032:	2901      	cmp	r1, #1
    d034:	d009      	beq.n	d04a <process_event+0x246>
    d036:	492b      	ldr	r1, [pc, #172]	; (d0e4 <process_event+0x2e0>)
    d038:	f44f 73b2 	mov.w	r3, #356	; 0x164
    d03c:	4a22      	ldr	r2, [pc, #136]	; (d0c8 <process_event+0x2c4>)
    d03e:	4820      	ldr	r0, [pc, #128]	; (d0c0 <process_event+0x2bc>)
    d040:	f017 fdb9 	bl	24bb6 <assert_print>
    d044:	f44f 71b2 	mov.w	r1, #356	; 0x164
    d048:	e770      	b.n	cf2c <process_event+0x128>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    d04a:	6823      	ldr	r3, [r4, #0]
    d04c:	b94b      	cbnz	r3, d062 <process_event+0x25e>
    d04e:	4920      	ldr	r1, [pc, #128]	; (d0d0 <process_event+0x2cc>)
    d050:	f240 1365 	movw	r3, #357	; 0x165
    d054:	4a1c      	ldr	r2, [pc, #112]	; (d0c8 <process_event+0x2c4>)
    d056:	481a      	ldr	r0, [pc, #104]	; (d0c0 <process_event+0x2bc>)
    d058:	f017 fdad 	bl	24bb6 <assert_print>
    d05c:	f240 1165 	movw	r1, #357	; 0x165
    d060:	e764      	b.n	cf2c <process_event+0x128>
			transit = mgr->transitions->reset;
    d062:	6923      	ldr	r3, [r4, #16]
    d064:	689e      	ldr	r6, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    d066:	b94e      	cbnz	r6, d07c <process_event+0x278>
    d068:	491a      	ldr	r1, [pc, #104]	; (d0d4 <process_event+0x2d0>)
    d06a:	f44f 73b4 	mov.w	r3, #360	; 0x168
    d06e:	4a16      	ldr	r2, [pc, #88]	; (d0c8 <process_event+0x2c4>)
    d070:	4813      	ldr	r0, [pc, #76]	; (d0c0 <process_event+0x2bc>)
    d072:	f017 fda0 	bl	24bb6 <assert_print>
    d076:	f44f 71b4 	mov.w	r1, #360	; 0x168
    d07a:	e757      	b.n	cf2c <process_event+0x128>
	mgr->flags = (state & ONOFF_STATE_MASK)
    d07c:	2700      	movs	r7, #0
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d07e:	8ba3      	ldrh	r3, [r4, #28]
		res = 0;
    d080:	46b8      	mov	r8, r7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    d082:	f023 0307 	bic.w	r3, r3, #7
    d086:	f043 0305 	orr.w	r3, r3, #5
    d08a:	b29b      	uxth	r3, r3
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d08c:	f04f 0905 	mov.w	r9, #5
	mgr->flags = (state & ONOFF_STATE_MASK)
    d090:	83a3      	strh	r3, [r4, #28]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d092:	e77d      	b.n	cf90 <process_event+0x18c>
			__ASSERT_NO_MSG(false);
    d094:	490b      	ldr	r1, [pc, #44]	; (d0c4 <process_event+0x2c0>)
    d096:	f240 136b 	movw	r3, #363	; 0x16b
    d09a:	4a0b      	ldr	r2, [pc, #44]	; (d0c8 <process_event+0x2c4>)
    d09c:	4808      	ldr	r0, [pc, #32]	; (d0c0 <process_event+0x2bc>)
    d09e:	f017 fd8a 	bl	24bb6 <assert_print>
    d0a2:	f240 116b 	movw	r1, #363	; 0x16b
    d0a6:	e741      	b.n	cf2c <process_event+0x128>
				   && !sys_slist_is_empty(&mgr->monitors);
    d0a8:	2700      	movs	r7, #0
    d0aa:	2600      	movs	r6, #0
    d0ac:	e770      	b.n	cf90 <process_event+0x18c>
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    d0ae:	f04f 0a01 	mov.w	sl, #1
    d0b2:	e777      	b.n	cfa4 <process_event+0x1a0>
    d0b4:	4692      	mov	sl, r2
    d0b6:	e775      	b.n	cfa4 <process_event+0x1a0>
    d0b8:	0002c331 	.word	0x0002c331
    d0bc:	0002c304 	.word	0x0002c304
    d0c0:	0002b549 	.word	0x0002b549
    d0c4:	00030d67 	.word	0x00030d67
    d0c8:	0002c261 	.word	0x0002c261
    d0cc:	0002c283 	.word	0x0002c283
    d0d0:	0002c28f 	.word	0x0002c28f
    d0d4:	0002c2b2 	.word	0x0002c2b2
    d0d8:	0002c348 	.word	0x0002c348
    d0dc:	0002c2c9 	.word	0x0002c2c9
    d0e0:	0002c2df 	.word	0x0002c2df
    d0e4:	0002c2ee 	.word	0x0002c2ee
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    d0e8:	f385 8811 	msr	BASEPRI, r5
    d0ec:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    d0f0:	f1ba 0f00 	cmp.w	sl, #0
    d0f4:	d11e      	bne.n	d134 <process_event+0x330>
	while (!sys_slist_is_empty(list)) {
    d0f6:	2f00      	cmp	r7, #0
    d0f8:	d12f      	bne.n	d15a <process_event+0x356>
			if (transit != NULL) {
    d0fa:	b116      	cbz	r6, d102 <process_event+0x2fe>
				transit(mgr, transition_complete);
    d0fc:	4620      	mov	r0, r4
    d0fe:	4926      	ldr	r1, [pc, #152]	; (d198 <process_event+0x394>)
    d100:	47b0      	blx	r6
	__asm__ volatile(
    d102:	f04f 0320 	mov.w	r3, #32
    d106:	f3ef 8511 	mrs	r5, BASEPRI
    d10a:	f383 8812 	msr	BASEPRI_MAX, r3
    d10e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d112:	4658      	mov	r0, fp
    d114:	f012 fb32 	bl	1f77c <z_spin_lock_valid>
    d118:	bb38      	cbnz	r0, d16a <process_event+0x366>
    d11a:	2394      	movs	r3, #148	; 0x94
    d11c:	4a1f      	ldr	r2, [pc, #124]	; (d19c <process_event+0x398>)
    d11e:	4920      	ldr	r1, [pc, #128]	; (d1a0 <process_event+0x39c>)
    d120:	4820      	ldr	r0, [pc, #128]	; (d1a4 <process_event+0x3a0>)
    d122:	f017 fd48 	bl	24bb6 <assert_print>
    d126:	4659      	mov	r1, fp
    d128:	481f      	ldr	r0, [pc, #124]	; (d1a8 <process_event+0x3a4>)
    d12a:	f017 fd44 	bl	24bb6 <assert_print>
    d12e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d130:	481a      	ldr	r0, [pc, #104]	; (d19c <process_event+0x398>)
    d132:	e6fc      	b.n	cf2e <process_event+0x12a>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    d134:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    d136:	2900      	cmp	r1, #0
    d138:	d0dd      	beq.n	d0f6 <process_event+0x2f2>
	return node->next;
    d13a:	680d      	ldr	r5, [r1, #0]
    d13c:	2900      	cmp	r1, #0
    d13e:	d0da      	beq.n	d0f6 <process_event+0x2f2>
		mon->callback(mgr, mon, state, res);
    d140:	4643      	mov	r3, r8
    d142:	464a      	mov	r2, r9
    d144:	4620      	mov	r0, r4
    d146:	f8d1 a004 	ldr.w	sl, [r1, #4]
    d14a:	47d0      	blx	sl
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    d14c:	b11d      	cbz	r5, d156 <process_event+0x352>
    d14e:	682b      	ldr	r3, [r5, #0]
    d150:	4629      	mov	r1, r5
    d152:	461d      	mov	r5, r3
    d154:	e7f2      	b.n	d13c <process_event+0x338>
    d156:	462b      	mov	r3, r5
    d158:	e7fa      	b.n	d150 <process_event+0x34c>
    d15a:	4639      	mov	r1, r7
		notify_one(mgr, cli, state, res);
    d15c:	4643      	mov	r3, r8
    d15e:	464a      	mov	r2, r9
    d160:	4620      	mov	r0, r4
    d162:	683f      	ldr	r7, [r7, #0]
    d164:	f017 fccc 	bl	24b00 <notify_one>
    d168:	e7c5      	b.n	d0f6 <process_event+0x2f2>
	z_spin_lock_set_owner(l);
    d16a:	4658      	mov	r0, fp
    d16c:	f012 fb22 	bl	1f7b4 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    d170:	8ba3      	ldrh	r3, [r4, #28]
    d172:	f023 0308 	bic.w	r3, r3, #8
    d176:	83a3      	strh	r3, [r4, #28]
    d178:	e6ac      	b.n	ced4 <process_event+0xd0>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    d17a:	068b      	lsls	r3, r1, #26
    d17c:	f57f ae64 	bpl.w	ce48 <process_event+0x44>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    d180:	f021 0320 	bic.w	r3, r1, #32
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    d184:	83a3      	strh	r3, [r4, #28]
		state = mgr->flags & ONOFF_STATE_MASK;
    d186:	f001 0107 	and.w	r1, r1, #7
		if (evt == EVT_RECHECK) {
    d18a:	e647      	b.n	ce1c <process_event+0x18>
	__asm__ volatile(
    d18c:	f385 8811 	msr	BASEPRI, r5
    d190:	f3bf 8f6f 	isb	sy
}
    d194:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d198:	0000d1ad 	.word	0x0000d1ad
    d19c:	0002c304 	.word	0x0002c304
    d1a0:	0002c35d 	.word	0x0002c35d
    d1a4:	0002b549 	.word	0x0002b549
    d1a8:	0002c372 	.word	0x0002c372

0000d1ac <transition_complete>:
{
    d1ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d1ae:	4604      	mov	r4, r0
    d1b0:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d1b2:	f100 0614 	add.w	r6, r0, #20
	__asm__ volatile(
    d1b6:	f04f 0320 	mov.w	r3, #32
    d1ba:	f3ef 8711 	mrs	r7, BASEPRI
    d1be:	f383 8812 	msr	BASEPRI_MAX, r3
    d1c2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d1c6:	4630      	mov	r0, r6
    d1c8:	f012 fad8 	bl	1f77c <z_spin_lock_valid>
    d1cc:	b968      	cbnz	r0, d1ea <transition_complete+0x3e>
    d1ce:	2394      	movs	r3, #148	; 0x94
    d1d0:	4a0b      	ldr	r2, [pc, #44]	; (d200 <transition_complete+0x54>)
    d1d2:	490c      	ldr	r1, [pc, #48]	; (d204 <transition_complete+0x58>)
    d1d4:	480c      	ldr	r0, [pc, #48]	; (d208 <transition_complete+0x5c>)
    d1d6:	f017 fcee 	bl	24bb6 <assert_print>
    d1da:	4631      	mov	r1, r6
    d1dc:	480b      	ldr	r0, [pc, #44]	; (d20c <transition_complete+0x60>)
    d1de:	f017 fcea 	bl	24bb6 <assert_print>
    d1e2:	2194      	movs	r1, #148	; 0x94
    d1e4:	4806      	ldr	r0, [pc, #24]	; (d200 <transition_complete+0x54>)
    d1e6:	f017 fcdf 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
    d1ea:	4630      	mov	r0, r6
    d1ec:	f012 fae2 	bl	1f7b4 <z_spin_lock_set_owner>
	mgr->last_res = res;
    d1f0:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    d1f2:	463a      	mov	r2, r7
    d1f4:	4620      	mov	r0, r4
}
    d1f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    d1fa:	2101      	movs	r1, #1
    d1fc:	f7ff be02 	b.w	ce04 <process_event>
    d200:	0002c304 	.word	0x0002c304
    d204:	0002c35d 	.word	0x0002c35d
    d208:	0002b549 	.word	0x0002b549
    d20c:	0002c372 	.word	0x0002c372

0000d210 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    d210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d214:	4604      	mov	r4, r0
    d216:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    d218:	f017 fc62 	bl	24ae0 <validate_args>

	if (rv < 0) {
    d21c:	1e05      	subs	r5, r0, #0
    d21e:	db67      	blt.n	d2f0 <onoff_request+0xe0>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    d220:	f104 0914 	add.w	r9, r4, #20
    d224:	f04f 0320 	mov.w	r3, #32
    d228:	f3ef 8a11 	mrs	sl, BASEPRI
    d22c:	f383 8812 	msr	BASEPRI_MAX, r3
    d230:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    d234:	4648      	mov	r0, r9
    d236:	f012 faa1 	bl	1f77c <z_spin_lock_valid>
    d23a:	4680      	mov	r8, r0
    d23c:	b960      	cbnz	r0, d258 <onoff_request+0x48>
    d23e:	2394      	movs	r3, #148	; 0x94
    d240:	4a37      	ldr	r2, [pc, #220]	; (d320 <onoff_request+0x110>)
    d242:	4938      	ldr	r1, [pc, #224]	; (d324 <onoff_request+0x114>)
    d244:	4838      	ldr	r0, [pc, #224]	; (d328 <onoff_request+0x118>)
    d246:	f017 fcb6 	bl	24bb6 <assert_print>
    d24a:	4649      	mov	r1, r9
    d24c:	4837      	ldr	r0, [pc, #220]	; (d32c <onoff_request+0x11c>)
    d24e:	f017 fcb2 	bl	24bb6 <assert_print>
    d252:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d254:	4832      	ldr	r0, [pc, #200]	; (d320 <onoff_request+0x110>)
    d256:	e040      	b.n	d2da <onoff_request+0xca>
	z_spin_lock_set_owner(l);
    d258:	4648      	mov	r0, r9
    d25a:	f012 faab 	bl	1f7b4 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    d25e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    d262:	8be3      	ldrh	r3, [r4, #30]
    d264:	8ba6      	ldrh	r6, [r4, #28]
    d266:	4293      	cmp	r3, r2
    d268:	f006 0607 	and.w	r6, r6, #7
    d26c:	d043      	beq.n	d2f6 <onoff_request+0xe6>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    d26e:	2e02      	cmp	r6, #2
    d270:	d113      	bne.n	d29a <onoff_request+0x8a>
	rv = state;
    d272:	4635      	mov	r5, r6
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    d274:	3301      	adds	r3, #1
    d276:	83e3      	strh	r3, [r4, #30]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    d278:	4648      	mov	r0, r9
    d27a:	f012 fa8d 	bl	1f798 <z_spin_unlock_valid>
    d27e:	2800      	cmp	r0, #0
    d280:	d13f      	bne.n	d302 <onoff_request+0xf2>
    d282:	23c2      	movs	r3, #194	; 0xc2
    d284:	4a26      	ldr	r2, [pc, #152]	; (d320 <onoff_request+0x110>)
    d286:	492a      	ldr	r1, [pc, #168]	; (d330 <onoff_request+0x120>)
    d288:	4827      	ldr	r0, [pc, #156]	; (d328 <onoff_request+0x118>)
    d28a:	f017 fc94 	bl	24bb6 <assert_print>
    d28e:	4649      	mov	r1, r9
    d290:	4828      	ldr	r0, [pc, #160]	; (d334 <onoff_request+0x124>)
    d292:	f017 fc90 	bl	24bb6 <assert_print>
    d296:	21c2      	movs	r1, #194	; 0xc2
    d298:	e7dc      	b.n	d254 <onoff_request+0x44>
	} else if ((state == ONOFF_STATE_OFF)
    d29a:	2e06      	cmp	r6, #6
    d29c:	d813      	bhi.n	d2c6 <onoff_request+0xb6>
    d29e:	e8df f006 	tbb	[pc, r6]
    d2a2:	2d09      	.short	0x2d09
    d2a4:	04091212 	.word	0x04091212
    d2a8:	09          	.byte	0x09
    d2a9:	00          	.byte	0x00
	if (state == ONOFF_STATE_ON) {
    d2aa:	f06f 0585 	mvn.w	r5, #133	; 0x85
    d2ae:	f04f 0800 	mov.w	r8, #0
    d2b2:	e7e1      	b.n	d278 <onoff_request+0x68>
	parent->next = child;
    d2b4:	2300      	movs	r3, #0
    d2b6:	603b      	str	r3, [r7, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    d2b8:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    d2ba:	b983      	cbnz	r3, d2de <onoff_request+0xce>
	list->head = node;
    d2bc:	e9c4 7700 	strd	r7, r7, [r4]
out:
	if (add_client) {
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    d2c0:	b186      	cbz	r6, d2e4 <onoff_request+0xd4>
	rv = state;
    d2c2:	4635      	mov	r5, r6
    d2c4:	e7f3      	b.n	d2ae <onoff_request+0x9e>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    d2c6:	491c      	ldr	r1, [pc, #112]	; (d338 <onoff_request+0x128>)
    d2c8:	4817      	ldr	r0, [pc, #92]	; (d328 <onoff_request+0x118>)
    d2ca:	f44f 73e4 	mov.w	r3, #456	; 0x1c8
    d2ce:	4a1b      	ldr	r2, [pc, #108]	; (d33c <onoff_request+0x12c>)
    d2d0:	f017 fc71 	bl	24bb6 <assert_print>
    d2d4:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
    d2d8:	4818      	ldr	r0, [pc, #96]	; (d33c <onoff_request+0x12c>)
    d2da:	f017 fc65 	bl	24ba8 <assert_post_action>
	parent->next = child;
    d2de:	601f      	str	r7, [r3, #0]
	list->tail = node;
    d2e0:	6067      	str	r7, [r4, #4]
}
    d2e2:	e7ed      	b.n	d2c0 <onoff_request+0xb0>
		process_event(mgr, EVT_RECHECK, key);
    d2e4:	4652      	mov	r2, sl
    d2e6:	2102      	movs	r1, #2
    d2e8:	4620      	mov	r0, r4
    d2ea:	f7ff fd8b 	bl	ce04 <process_event>
    d2ee:	4635      	mov	r5, r6
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    d2f0:	4628      	mov	r0, r5
    d2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		rv = -EAGAIN;
    d2f6:	f06f 050a 	mvn.w	r5, #10
    d2fa:	e7d8      	b.n	d2ae <onoff_request+0x9e>
	if (state == ONOFF_STATE_ON) {
    d2fc:	f06f 0504 	mvn.w	r5, #4
    d300:	e7d5      	b.n	d2ae <onoff_request+0x9e>
	__asm__ volatile(
    d302:	f38a 8811 	msr	BASEPRI, sl
    d306:	f3bf 8f6f 	isb	sy
		if (notify) {
    d30a:	f1b8 0f00 	cmp.w	r8, #0
    d30e:	d0ef      	beq.n	d2f0 <onoff_request+0xe0>
			notify_one(mgr, cli, state, 0);
    d310:	2300      	movs	r3, #0
    d312:	4632      	mov	r2, r6
    d314:	4639      	mov	r1, r7
    d316:	4620      	mov	r0, r4
    d318:	f017 fbf2 	bl	24b00 <notify_one>
    d31c:	e7e8      	b.n	d2f0 <onoff_request+0xe0>
    d31e:	bf00      	nop
    d320:	0002c304 	.word	0x0002c304
    d324:	0002c35d 	.word	0x0002c35d
    d328:	0002b549 	.word	0x0002b549
    d32c:	0002c372 	.word	0x0002c372
    d330:	0002c331 	.word	0x0002c331
    d334:	0002c348 	.word	0x0002c348
    d338:	0002c2ee 	.word	0x0002c2ee
    d33c:	0002c261 	.word	0x0002c261

0000d340 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    d340:	b508      	push	{r3, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    d342:	6842      	ldr	r2, [r0, #4]
    d344:	4603      	mov	r3, r0

	return method & SYS_NOTIFY_METHOD_MASK;
    d346:	f002 0203 	and.w	r2, r2, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    d34a:	2a02      	cmp	r2, #2
	notify->result = res;
    d34c:	6081      	str	r1, [r0, #8]
	switch (method) {
    d34e:	d00a      	beq.n	d366 <sys_notify_finalize+0x26>
    d350:	2a03      	cmp	r2, #3
    d352:	f04f 0100 	mov.w	r1, #0
    d356:	d003      	beq.n	d360 <sys_notify_finalize+0x20>
    d358:	2a01      	cmp	r2, #1
    d35a:	d10a      	bne.n	d372 <sys_notify_finalize+0x32>
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d35c:	6059      	str	r1, [r3, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d35e:	e006      	b.n	d36e <sys_notify_finalize+0x2e>
		rv = notify->method.callback;
    d360:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d362:	6059      	str	r1, [r3, #4]
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    d364:	bd08      	pop	{r3, pc}
		sig = notify->method.signal;
    d366:	6818      	ldr	r0, [r3, #0]
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    d368:	2200      	movs	r2, #0
    d36a:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    d36c:	b958      	cbnz	r0, d386 <sys_notify_finalize+0x46>
	sys_notify_generic_callback rv = NULL;
    d36e:	2000      	movs	r0, #0
    d370:	e7f8      	b.n	d364 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    d372:	4906      	ldr	r1, [pc, #24]	; (d38c <sys_notify_finalize+0x4c>)
    d374:	4806      	ldr	r0, [pc, #24]	; (d390 <sys_notify_finalize+0x50>)
    d376:	2345      	movs	r3, #69	; 0x45
    d378:	4a06      	ldr	r2, [pc, #24]	; (d394 <sys_notify_finalize+0x54>)
    d37a:	f017 fc1c 	bl	24bb6 <assert_print>
    d37e:	2145      	movs	r1, #69	; 0x45
    d380:	4804      	ldr	r0, [pc, #16]	; (d394 <sys_notify_finalize+0x54>)
    d382:	f017 fc11 	bl	24ba8 <assert_post_action>
		union { uintptr_t x; int val; } parm1 = { .val = result };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    d386:	f015 fbff 	bl	22b88 <z_impl_k_poll_signal_raise>
    d38a:	e7f0      	b.n	d36e <sys_notify_finalize+0x2e>
    d38c:	00030d67 	.word	0x00030d67
    d390:	0002b549 	.word	0x0002b549
    d394:	0002c38a 	.word	0x0002c38a

0000d398 <crc8_ccitt>:
	0x00, 0x07, 0x0e, 0x09, 0x1c, 0x1b, 0x12, 0x15,
	0x38, 0x3f, 0x36, 0x31, 0x24, 0x23, 0x2a, 0x2d
};

uint8_t crc8_ccitt(uint8_t val, const void *buf, size_t cnt)
{
    d398:	b510      	push	{r4, lr}
	size_t i;
	const uint8_t *p = buf;

	for (i = 0; i < cnt; i++) {
		val ^= p[i];
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d39a:	4c09      	ldr	r4, [pc, #36]	; (d3c0 <crc8_ccitt+0x28>)
    d39c:	440a      	add	r2, r1
	for (i = 0; i < cnt; i++) {
    d39e:	4291      	cmp	r1, r2
    d3a0:	d100      	bne.n	d3a4 <crc8_ccitt+0xc>
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
	}
	return val;
}
    d3a2:	bd10      	pop	{r4, pc}
		val ^= p[i];
    d3a4:	f811 3b01 	ldrb.w	r3, [r1], #1
    d3a8:	4058      	eors	r0, r3
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d3aa:	0903      	lsrs	r3, r0, #4
    d3ac:	5ce3      	ldrb	r3, [r4, r3]
    d3ae:	0100      	lsls	r0, r0, #4
    d3b0:	b2c0      	uxtb	r0, r0
    d3b2:	4043      	eors	r3, r0
		val = (val << 4) ^ crc8_ccitt_small_table[val >> 4];
    d3b4:	0918      	lsrs	r0, r3, #4
    d3b6:	5c20      	ldrb	r0, [r4, r0]
    d3b8:	011b      	lsls	r3, r3, #4
    d3ba:	b2db      	uxtb	r3, r3
    d3bc:	4058      	eors	r0, r3
	for (i = 0; i < cnt; i++) {
    d3be:	e7ee      	b.n	d39e <crc8_ccitt+0x6>
    d3c0:	0002c3ad 	.word	0x0002c3ad

0000d3c4 <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    d3c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d3c6:	4602      	mov	r2, r0
    d3c8:	6801      	ldr	r1, [r0, #0]
	const char *sp = *str;
	size_t val = 0;

	while (isdigit((int)(unsigned char)*sp)) {
		val = 10U * val + *sp++ - '0';
    d3ca:	270a      	movs	r7, #10
	size_t val = 0;
    d3cc:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    d3ce:	4e07      	ldr	r6, [pc, #28]	; (d3ec <extract_decimal+0x28>)
    d3d0:	460b      	mov	r3, r1
    d3d2:	781c      	ldrb	r4, [r3, #0]
    d3d4:	3101      	adds	r1, #1
    d3d6:	5d35      	ldrb	r5, [r6, r4]
    d3d8:	076d      	lsls	r5, r5, #29
    d3da:	d401      	bmi.n	d3e0 <extract_decimal+0x1c>
	}
	*str = sp;
    d3dc:	6013      	str	r3, [r2, #0]
	return val;
}
    d3de:	bdf0      	pop	{r4, r5, r6, r7, pc}
		val = 10U * val + *sp++ - '0';
    d3e0:	fb07 4300 	mla	r3, r7, r0, r4
    d3e4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    d3e8:	e7f2      	b.n	d3d0 <extract_decimal+0xc>
    d3ea:	bf00      	nop
    d3ec:	00030dc9 	.word	0x00030dc9

0000d3f0 <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    d3f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d3f4:	4615      	mov	r5, r2
    d3f6:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    d3f8:	78d3      	ldrb	r3, [r2, #3]
    d3fa:	4a22      	ldr	r2, [pc, #136]	; (d484 <encode_uint+0x94>)
	switch (specifier) {
    d3fc:	2b6f      	cmp	r3, #111	; 0x6f
    d3fe:	f812 b003 	ldrb.w	fp, [r2, r3]
{
    d402:	4680      	mov	r8, r0
    d404:	460f      	mov	r7, r1
    d406:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    d40a:	d029      	beq.n	d460 <encode_uint+0x70>
    d40c:	d824      	bhi.n	d458 <encode_uint+0x68>
		return 10;
    d40e:	2b58      	cmp	r3, #88	; 0x58
    d410:	bf0c      	ite	eq
    d412:	2610      	moveq	r6, #16
    d414:	260a      	movne	r6, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    d416:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28

	do {
		unsigned int lsv = (unsigned int)(value % radix);
    d41a:	4632      	mov	r2, r6
    d41c:	2300      	movs	r3, #0
    d41e:	4640      	mov	r0, r8
    d420:	4639      	mov	r1, r7
    d422:	f7fb fd65 	bl	8ef0 <__aeabi_uldivmod>

		*--bp = (lsv <= 9) ? ('0' + lsv)
    d426:	2a09      	cmp	r2, #9
    d428:	b2d4      	uxtb	r4, r2
    d42a:	d81e      	bhi.n	d46a <encode_uint+0x7a>
    d42c:	3430      	adds	r4, #48	; 0x30
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
	} while ((value != 0) && (bps < bp));
    d42e:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d430:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    d432:	f177 0700 	sbcs.w	r7, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d436:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    d43a:	d301      	bcc.n	d440 <encode_uint+0x50>
    d43c:	45d1      	cmp	r9, sl
    d43e:	d811      	bhi.n	d464 <encode_uint+0x74>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    d440:	782b      	ldrb	r3, [r5, #0]
    d442:	069b      	lsls	r3, r3, #26
    d444:	d505      	bpl.n	d452 <encode_uint+0x62>
		if (radix == 8) {
    d446:	2e08      	cmp	r6, #8
    d448:	d115      	bne.n	d476 <encode_uint+0x86>
			conv->altform_0 = true;
    d44a:	78ab      	ldrb	r3, [r5, #2]
    d44c:	f043 0308 	orr.w	r3, r3, #8
		} else if (radix == 16) {
			conv->altform_0c = true;
    d450:	70ab      	strb	r3, [r5, #2]
			;
		}
	}

	return bp;
}
    d452:	4648      	mov	r0, r9
    d454:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    d458:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 10;
    d45c:	2b70      	cmp	r3, #112	; 0x70
    d45e:	e7d7      	b.n	d410 <encode_uint+0x20>
	switch (specifier) {
    d460:	2608      	movs	r6, #8
    d462:	e7d8      	b.n	d416 <encode_uint+0x26>
		value /= radix;
    d464:	4680      	mov	r8, r0
    d466:	460f      	mov	r7, r1
    d468:	e7d7      	b.n	d41a <encode_uint+0x2a>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    d46a:	f1bb 0f01 	cmp.w	fp, #1
    d46e:	bf0c      	ite	eq
    d470:	3437      	addeq	r4, #55	; 0x37
    d472:	3457      	addne	r4, #87	; 0x57
    d474:	e7db      	b.n	d42e <encode_uint+0x3e>
		} else if (radix == 16) {
    d476:	2e10      	cmp	r6, #16
    d478:	d1eb      	bne.n	d452 <encode_uint+0x62>
			conv->altform_0c = true;
    d47a:	78ab      	ldrb	r3, [r5, #2]
    d47c:	f043 0310 	orr.w	r3, r3, #16
    d480:	e7e6      	b.n	d450 <encode_uint+0x60>
    d482:	bf00      	nop
    d484:	00030dc9 	.word	0x00030dc9

0000d488 <z_cbvprintf_impl>:
	return (int)count;
}

int z_cbvprintf_impl(cbprintf_cb out, void *ctx, const char *fp,
		     va_list ap, uint32_t flags)
{
    d488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d48c:	4682      	mov	sl, r0
    d48e:	4617      	mov	r7, r2
    d490:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    d492:	2500      	movs	r5, #0
{
    d494:	b097      	sub	sp, #92	; 0x5c
    d496:	9103      	str	r1, [sp, #12]
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    d498:	7838      	ldrb	r0, [r7, #0]
    d49a:	b908      	cbnz	r0, d4a0 <z_cbvprintf_impl+0x18>
			OUTC(' ');
			--width;
		}
	}

	return count;
    d49c:	4628      	mov	r0, r5
    d49e:	e349      	b.n	db34 <z_cbvprintf_impl+0x6ac>
			OUTC(*fp++);
    d4a0:	1c7b      	adds	r3, r7, #1
		if (*fp != '%') {
    d4a2:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
    d4a4:	9304      	str	r3, [sp, #16]
		if (*fp != '%') {
    d4a6:	d006      	beq.n	d4b6 <z_cbvprintf_impl+0x2e>
			OUTC('%');
    d4a8:	9903      	ldr	r1, [sp, #12]
    d4aa:	47d0      	blx	sl
    d4ac:	2800      	cmp	r0, #0
    d4ae:	f2c0 8341 	blt.w	db34 <z_cbvprintf_impl+0x6ac>
    d4b2:	3501      	adds	r5, #1
		if (bps == NULL) {
    d4b4:	e1f0      	b.n	d898 <z_cbvprintf_impl+0x410>
		} state = {
    d4b6:	2218      	movs	r2, #24
    d4b8:	2100      	movs	r1, #0
    d4ba:	a810      	add	r0, sp, #64	; 0x40
    d4bc:	f01c f91b 	bl	296f6 <memset>
	if (*sp == '%') {
    d4c0:	787b      	ldrb	r3, [r7, #1]
    d4c2:	2b25      	cmp	r3, #37	; 0x25
    d4c4:	f000 80a3 	beq.w	d60e <z_cbvprintf_impl+0x186>
    d4c8:	2300      	movs	r3, #0
    d4ca:	4698      	mov	r8, r3
    d4cc:	469e      	mov	lr, r3
    d4ce:	469c      	mov	ip, r3
    d4d0:	4618      	mov	r0, r3
    d4d2:	1c79      	adds	r1, r7, #1
    d4d4:	460e      	mov	r6, r1
		switch (*sp) {
    d4d6:	f811 2b01 	ldrb.w	r2, [r1], #1
    d4da:	2a2b      	cmp	r2, #43	; 0x2b
    d4dc:	f000 80c6 	beq.w	d66c <z_cbvprintf_impl+0x1e4>
    d4e0:	f200 80bd 	bhi.w	d65e <z_cbvprintf_impl+0x1d6>
    d4e4:	2a20      	cmp	r2, #32
    d4e6:	f000 80c4 	beq.w	d672 <z_cbvprintf_impl+0x1ea>
    d4ea:	2a23      	cmp	r2, #35	; 0x23
    d4ec:	f000 80c4 	beq.w	d678 <z_cbvprintf_impl+0x1f0>
    d4f0:	b12b      	cbz	r3, d4fe <z_cbvprintf_impl+0x76>
    d4f2:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d4f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d4fa:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d4fe:	f1b8 0f00 	cmp.w	r8, #0
    d502:	d005      	beq.n	d510 <z_cbvprintf_impl+0x88>
    d504:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d508:	f043 0320 	orr.w	r3, r3, #32
    d50c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d510:	f1be 0f00 	cmp.w	lr, #0
    d514:	d005      	beq.n	d522 <z_cbvprintf_impl+0x9a>
    d516:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d51a:	f043 0310 	orr.w	r3, r3, #16
    d51e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d522:	f1bc 0f00 	cmp.w	ip, #0
    d526:	d005      	beq.n	d534 <z_cbvprintf_impl+0xac>
    d528:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d52c:	f043 0308 	orr.w	r3, r3, #8
    d530:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    d534:	b128      	cbz	r0, d542 <z_cbvprintf_impl+0xba>
    d536:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d53a:	f043 0304 	orr.w	r3, r3, #4
    d53e:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (conv->flag_zero && conv->flag_dash) {
    d542:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d546:	f003 0144 	and.w	r1, r3, #68	; 0x44
    d54a:	2944      	cmp	r1, #68	; 0x44
    d54c:	d103      	bne.n	d556 <z_cbvprintf_impl+0xce>
		conv->flag_zero = false;
    d54e:	f36f 1386 	bfc	r3, #6, #1
    d552:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	conv->width_present = true;
    d556:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d55a:	2a2a      	cmp	r2, #42	; 0x2a
	conv->width_present = true;
    d55c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d560:	9609      	str	r6, [sp, #36]	; 0x24
    d562:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	if (*sp == '*') {
    d566:	f040 808c 	bne.w	d682 <z_cbvprintf_impl+0x1fa>
		conv->width_star = true;
    d56a:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d56e:	f043 0301 	orr.w	r3, r3, #1
    d572:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		return ++sp;
    d576:	1c73      	adds	r3, r6, #1
	conv->prec_present = (*sp == '.');
    d578:	781a      	ldrb	r2, [r3, #0]
    d57a:	2a2e      	cmp	r2, #46	; 0x2e
    d57c:	bf0c      	ite	eq
    d57e:	2101      	moveq	r1, #1
    d580:	2100      	movne	r1, #0
    d582:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d586:	f361 0241 	bfi	r2, r1, #1, #1
    d58a:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	if (!conv->prec_present) {
    d58e:	d10c      	bne.n	d5aa <z_cbvprintf_impl+0x122>
	++sp;
    d590:	1c5a      	adds	r2, r3, #1
    d592:	9209      	str	r2, [sp, #36]	; 0x24
	if (*sp == '*') {
    d594:	785a      	ldrb	r2, [r3, #1]
    d596:	2a2a      	cmp	r2, #42	; 0x2a
    d598:	f040 8083 	bne.w	d6a2 <z_cbvprintf_impl+0x21a>
		conv->prec_star = true;
    d59c:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
		return ++sp;
    d5a0:	3302      	adds	r3, #2
		conv->prec_star = true;
    d5a2:	f042 0204 	orr.w	r2, r2, #4
    d5a6:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
	switch (*sp) {
    d5aa:	781a      	ldrb	r2, [r3, #0]
    d5ac:	2a6c      	cmp	r2, #108	; 0x6c
    d5ae:	f000 80a4 	beq.w	d6fa <z_cbvprintf_impl+0x272>
    d5b2:	f200 8086 	bhi.w	d6c2 <z_cbvprintf_impl+0x23a>
    d5b6:	2a68      	cmp	r2, #104	; 0x68
    d5b8:	f000 808c 	beq.w	d6d4 <z_cbvprintf_impl+0x24c>
    d5bc:	2a6a      	cmp	r2, #106	; 0x6a
    d5be:	f000 80a5 	beq.w	d70c <z_cbvprintf_impl+0x284>
    d5c2:	2a4c      	cmp	r2, #76	; 0x4c
    d5c4:	f000 80aa 	beq.w	d71c <z_cbvprintf_impl+0x294>
	conv->specifier = *sp++;
    d5c8:	461a      	mov	r2, r3
    d5ca:	f812 3b01 	ldrb.w	r3, [r2], #1
	switch (conv->specifier) {
    d5ce:	2b78      	cmp	r3, #120	; 0x78
	conv->specifier = *sp++;
    d5d0:	9204      	str	r2, [sp, #16]
    d5d2:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->length_mod == LENGTH_UPPER_L) {
    d5d6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
	switch (conv->specifier) {
    d5da:	f200 8117 	bhi.w	d80c <z_cbvprintf_impl+0x384>
    d5de:	2b6d      	cmp	r3, #109	; 0x6d
    d5e0:	f200 80a9 	bhi.w	d736 <z_cbvprintf_impl+0x2ae>
    d5e4:	2b69      	cmp	r3, #105	; 0x69
    d5e6:	f200 8111 	bhi.w	d80c <z_cbvprintf_impl+0x384>
    d5ea:	2b57      	cmp	r3, #87	; 0x57
    d5ec:	f200 80be 	bhi.w	d76c <z_cbvprintf_impl+0x2e4>
    d5f0:	2b41      	cmp	r3, #65	; 0x41
    d5f2:	d003      	beq.n	d5fc <z_cbvprintf_impl+0x174>
    d5f4:	3b45      	subs	r3, #69	; 0x45
    d5f6:	2b02      	cmp	r3, #2
    d5f8:	f200 8108 	bhi.w	d80c <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_FP;
    d5fc:	2204      	movs	r2, #4
    d5fe:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d602:	f362 0302 	bfi	r3, r2, #0, #3
    d606:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
			unsupported = true;
    d60a:	2301      	movs	r3, #1
			break;
    d60c:	e0ca      	b.n	d7a4 <z_cbvprintf_impl+0x31c>
		conv->specifier = *sp++;
    d60e:	1cba      	adds	r2, r7, #2
    d610:	9204      	str	r2, [sp, #16]
    d612:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
		if (conv->width_star) {
    d616:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d61a:	07da      	lsls	r2, r3, #31
    d61c:	f140 80fd 	bpl.w	d81a <z_cbvprintf_impl+0x392>
			width = va_arg(ap, int);
    d620:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    d624:	f1b9 0f00 	cmp.w	r9, #0
    d628:	da07      	bge.n	d63a <z_cbvprintf_impl+0x1b2>
				conv->flag_dash = true;
    d62a:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				width = -width;
    d62e:	f1c9 0900 	rsb	r9, r9, #0
				conv->flag_dash = true;
    d632:	f042 0204 	orr.w	r2, r2, #4
    d636:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
		if (conv->prec_star) {
    d63a:	075e      	lsls	r6, r3, #29
    d63c:	f140 80f6 	bpl.w	d82c <z_cbvprintf_impl+0x3a4>
			int arg = va_arg(ap, int);
    d640:	f854 bb04 	ldr.w	fp, [r4], #4
			if (arg < 0) {
    d644:	f1bb 0f00 	cmp.w	fp, #0
    d648:	f280 80f5 	bge.w	d836 <z_cbvprintf_impl+0x3ae>
				conv->prec_present = false;
    d64c:	f89d 3049 	ldrb.w	r3, [sp, #73]	; 0x49
    d650:	f36f 0341 	bfc	r3, #1, #1
    d654:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
		int precision = -1;
    d658:	f04f 3bff 	mov.w	fp, #4294967295
    d65c:	e0eb      	b.n	d836 <z_cbvprintf_impl+0x3ae>
		switch (*sp) {
    d65e:	2a2d      	cmp	r2, #45	; 0x2d
    d660:	d00d      	beq.n	d67e <z_cbvprintf_impl+0x1f6>
    d662:	2a30      	cmp	r2, #48	; 0x30
    d664:	f47f af44 	bne.w	d4f0 <z_cbvprintf_impl+0x68>
    d668:	2301      	movs	r3, #1
	} while (loop);
    d66a:	e733      	b.n	d4d4 <z_cbvprintf_impl+0x4c>
		switch (*sp) {
    d66c:	f04f 0c01 	mov.w	ip, #1
    d670:	e730      	b.n	d4d4 <z_cbvprintf_impl+0x4c>
    d672:	f04f 0e01 	mov.w	lr, #1
    d676:	e72d      	b.n	d4d4 <z_cbvprintf_impl+0x4c>
    d678:	f04f 0801 	mov.w	r8, #1
    d67c:	e72a      	b.n	d4d4 <z_cbvprintf_impl+0x4c>
    d67e:	2001      	movs	r0, #1
    d680:	e728      	b.n	d4d4 <z_cbvprintf_impl+0x4c>
	size_t width = extract_decimal(&sp);
    d682:	a809      	add	r0, sp, #36	; 0x24
    d684:	f7ff fe9e 	bl	d3c4 <extract_decimal>
	if (sp != wp) {
    d688:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d68a:	42b3      	cmp	r3, r6
    d68c:	f43f af74 	beq.w	d578 <z_cbvprintf_impl+0xf0>
		conv->unsupported |= ((conv->width_value < 0)
    d690:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
		conv->width_value = width;
    d694:	9013      	str	r0, [sp, #76]	; 0x4c
				      || (width != (size_t)conv->width_value));
    d696:	0fc0      	lsrs	r0, r0, #31
		conv->unsupported |= ((conv->width_value < 0)
    d698:	f360 0241 	bfi	r2, r0, #1, #1
    d69c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
    d6a0:	e76a      	b.n	d578 <z_cbvprintf_impl+0xf0>
	size_t prec = extract_decimal(&sp);
    d6a2:	a809      	add	r0, sp, #36	; 0x24
    d6a4:	f7ff fe8e 	bl	d3c4 <extract_decimal>
	conv->unsupported |= ((conv->prec_value < 0)
    d6a8:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
	conv->prec_value = prec;
    d6ac:	9014      	str	r0, [sp, #80]	; 0x50
	conv->unsupported |= ((conv->prec_value < 0)
    d6ae:	f3c3 0240 	ubfx	r2, r3, #1, #1
    d6b2:	ea42 72d0 	orr.w	r2, r2, r0, lsr #31
    d6b6:	f362 0341 	bfi	r3, r2, #1, #1
    d6ba:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
	return sp;
    d6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d6c0:	e773      	b.n	d5aa <z_cbvprintf_impl+0x122>
	switch (*sp) {
    d6c2:	2a74      	cmp	r2, #116	; 0x74
    d6c4:	d026      	beq.n	d714 <z_cbvprintf_impl+0x28c>
    d6c6:	2a7a      	cmp	r2, #122	; 0x7a
    d6c8:	f47f af7e 	bne.w	d5c8 <z_cbvprintf_impl+0x140>
		conv->length_mod = LENGTH_Z;
    d6cc:	2106      	movs	r1, #6
    d6ce:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d6d2:	e00c      	b.n	d6ee <z_cbvprintf_impl+0x266>
		if (*++sp == 'h') {
    d6d4:	785a      	ldrb	r2, [r3, #1]
    d6d6:	2a68      	cmp	r2, #104	; 0x68
    d6d8:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d6dc:	d106      	bne.n	d6ec <z_cbvprintf_impl+0x264>
			conv->length_mod = LENGTH_HH;
    d6de:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    d6e0:	f361 02c6 	bfi	r2, r1, #3, #4
    d6e4:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
			++sp;
    d6e8:	3302      	adds	r3, #2
    d6ea:	e76d      	b.n	d5c8 <z_cbvprintf_impl+0x140>
			conv->length_mod = LENGTH_H;
    d6ec:	2102      	movs	r1, #2
    d6ee:	f361 02c6 	bfi	r2, r1, #3, #4
    d6f2:	f88d 2049 	strb.w	r2, [sp, #73]	; 0x49
		if (*++sp == 'h') {
    d6f6:	3301      	adds	r3, #1
    d6f8:	e766      	b.n	d5c8 <z_cbvprintf_impl+0x140>
		if (*++sp == 'l') {
    d6fa:	785a      	ldrb	r2, [r3, #1]
    d6fc:	2a6c      	cmp	r2, #108	; 0x6c
    d6fe:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d702:	d101      	bne.n	d708 <z_cbvprintf_impl+0x280>
			conv->length_mod = LENGTH_LL;
    d704:	2104      	movs	r1, #4
    d706:	e7eb      	b.n	d6e0 <z_cbvprintf_impl+0x258>
			conv->length_mod = LENGTH_L;
    d708:	2103      	movs	r1, #3
    d70a:	e7f0      	b.n	d6ee <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_J;
    d70c:	2105      	movs	r1, #5
    d70e:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d712:	e7ec      	b.n	d6ee <z_cbvprintf_impl+0x266>
		conv->length_mod = LENGTH_T;
    d714:	2107      	movs	r1, #7
    d716:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
    d71a:	e7e8      	b.n	d6ee <z_cbvprintf_impl+0x266>
		conv->unsupported = true;
    d71c:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
    d720:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
    d724:	f022 0202 	bic.w	r2, r2, #2
    d728:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    d72c:	f042 0202 	orr.w	r2, r2, #2
    d730:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
		break;
    d734:	e7df      	b.n	d6f6 <z_cbvprintf_impl+0x26e>
	switch (conv->specifier) {
    d736:	3b6e      	subs	r3, #110	; 0x6e
    d738:	b2d9      	uxtb	r1, r3
    d73a:	2301      	movs	r3, #1
    d73c:	408b      	lsls	r3, r1
    d73e:	f240 4182 	movw	r1, #1154	; 0x482
    d742:	420b      	tst	r3, r1
    d744:	d138      	bne.n	d7b8 <z_cbvprintf_impl+0x330>
    d746:	f013 0f24 	tst.w	r3, #36	; 0x24
    d74a:	d152      	bne.n	d7f2 <z_cbvprintf_impl+0x36a>
    d74c:	07d8      	lsls	r0, r3, #31
    d74e:	d55d      	bpl.n	d80c <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_PTR;
    d750:	2103      	movs	r1, #3
    d752:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d756:	f361 0302 	bfi	r3, r1, #0, #3
    d75a:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d75e:	f002 0378 	and.w	r3, r2, #120	; 0x78
    d762:	f1a3 0140 	sub.w	r1, r3, #64	; 0x40
    d766:	424b      	negs	r3, r1
    d768:	414b      	adcs	r3, r1
    d76a:	e01b      	b.n	d7a4 <z_cbvprintf_impl+0x31c>
    d76c:	2001      	movs	r0, #1
	switch (conv->specifier) {
    d76e:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
    d772:	b2c9      	uxtb	r1, r1
    d774:	fa00 f101 	lsl.w	r1, r0, r1
    d778:	f411 4f62 	tst.w	r1, #57856	; 0xe200
    d77c:	f47f af3e 	bne.w	d5fc <z_cbvprintf_impl+0x174>
    d780:	f640 0601 	movw	r6, #2049	; 0x801
    d784:	4231      	tst	r1, r6
    d786:	d11d      	bne.n	d7c4 <z_cbvprintf_impl+0x33c>
    d788:	f411 3f04 	tst.w	r1, #135168	; 0x21000
    d78c:	d03e      	beq.n	d80c <z_cbvprintf_impl+0x384>
		conv->specifier_cat = SPECIFIER_SINT;
    d78e:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d792:	f360 0302 	bfi	r3, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d796:	f002 0278 	and.w	r2, r2, #120	; 0x78
    d79a:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_SINT;
    d79c:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d7a0:	d034      	beq.n	d80c <z_cbvprintf_impl+0x384>
	bool unsupported = false;
    d7a2:	2300      	movs	r3, #0
	conv->unsupported |= unsupported;
    d7a4:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
    d7a8:	f3c2 0140 	ubfx	r1, r2, #1, #1
    d7ac:	430b      	orrs	r3, r1
    d7ae:	f363 0241 	bfi	r2, r3, #1, #1
    d7b2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
	return sp;
    d7b6:	e72e      	b.n	d616 <z_cbvprintf_impl+0x18e>
		conv->specifier_cat = SPECIFIER_UINT;
    d7b8:	2102      	movs	r1, #2
    d7ba:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    d7be:	f361 0302 	bfi	r3, r1, #0, #3
    d7c2:	e7e8      	b.n	d796 <z_cbvprintf_impl+0x30e>
    d7c4:	2002      	movs	r0, #2
    d7c6:	f89d 104a 	ldrb.w	r1, [sp, #74]	; 0x4a
		if (conv->length_mod == LENGTH_UPPER_L) {
    d7ca:	f002 0278 	and.w	r2, r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    d7ce:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    d7d2:	2a40      	cmp	r2, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    d7d4:	f88d 104a 	strb.w	r1, [sp, #74]	; 0x4a
			conv->invalid = true;
    d7d8:	bf02      	ittt	eq
    d7da:	f89d 1048 	ldrbeq.w	r1, [sp, #72]	; 0x48
    d7de:	f041 0101 	orreq.w	r1, r1, #1
    d7e2:	f88d 1048 	strbeq.w	r1, [sp, #72]	; 0x48
		if (conv->specifier == 'c') {
    d7e6:	2b63      	cmp	r3, #99	; 0x63
    d7e8:	d1db      	bne.n	d7a2 <z_cbvprintf_impl+0x31a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    d7ea:	1e13      	subs	r3, r2, #0
    d7ec:	bf18      	it	ne
    d7ee:	2301      	movne	r3, #1
    d7f0:	e7d8      	b.n	d7a4 <z_cbvprintf_impl+0x31c>
		conv->specifier_cat = SPECIFIER_PTR;
    d7f2:	2103      	movs	r1, #3
    d7f4:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d7f8:	f012 0f78 	tst.w	r2, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    d7fc:	f361 0302 	bfi	r3, r1, #0, #3
    d800:	f88d 304a 	strb.w	r3, [sp, #74]	; 0x4a
		if (conv->length_mod != LENGTH_NONE) {
    d804:	bf14      	ite	ne
    d806:	2301      	movne	r3, #1
    d808:	2300      	moveq	r3, #0
    d80a:	e7cb      	b.n	d7a4 <z_cbvprintf_impl+0x31c>
		conv->invalid = true;
    d80c:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d810:	f043 0301 	orr.w	r3, r3, #1
    d814:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
		break;
    d818:	e7c3      	b.n	d7a2 <z_cbvprintf_impl+0x31a>
		} else if (conv->width_present) {
    d81a:	f99d 2048 	ldrsb.w	r2, [sp, #72]	; 0x48
    d81e:	2a00      	cmp	r2, #0
		int width = -1;
    d820:	bfac      	ite	ge
    d822:	f04f 39ff 	movge.w	r9, #4294967295
			width = conv->width_value;
    d826:	f8dd 904c 	ldrlt.w	r9, [sp, #76]	; 0x4c
    d82a:	e706      	b.n	d63a <z_cbvprintf_impl+0x1b2>
		} else if (conv->prec_present) {
    d82c:	0798      	lsls	r0, r3, #30
    d82e:	f57f af13 	bpl.w	d658 <z_cbvprintf_impl+0x1d0>
			precision = conv->prec_value;
    d832:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
		conv->pad0_value = 0;
    d836:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    d838:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
			= (enum specifier_cat_enum)conv->specifier_cat;
    d83c:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
			= (enum length_mod_enum)conv->length_mod;
    d840:	f89d 1049 	ldrb.w	r1, [sp, #73]	; 0x49
		enum specifier_cat_enum specifier_cat
    d844:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    d848:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    d84a:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    d84e:	d133      	bne.n	d8b8 <z_cbvprintf_impl+0x430>
			switch (length_mod) {
    d850:	1ecb      	subs	r3, r1, #3
    d852:	2b04      	cmp	r3, #4
    d854:	d804      	bhi.n	d860 <z_cbvprintf_impl+0x3d8>
    d856:	e8df f003 	tbb	[pc, r3]
    d85a:	4621      	.short	0x4621
    d85c:	2146      	.short	0x2146
    d85e:	21          	.byte	0x21
    d85f:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    d860:	6823      	ldr	r3, [r4, #0]
			if (length_mod == LENGTH_HH) {
    d862:	2901      	cmp	r1, #1
				value->sint = va_arg(ap, int);
    d864:	ea4f 72e3 	mov.w	r2, r3, asr #31
    d868:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    d86c:	d11c      	bne.n	d8a8 <z_cbvprintf_impl+0x420>
				value->sint = (signed char)value->sint;
    d86e:	f99d 3040 	ldrsb.w	r3, [sp, #64]	; 0x40
    d872:	17da      	asrs	r2, r3, #31
    d874:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
				value->sint = va_arg(ap, int);
    d878:	3404      	adds	r4, #4
		if (conv->invalid || conv->unsupported) {
    d87a:	f89d 3048 	ldrb.w	r3, [sp, #72]	; 0x48
    d87e:	f013 0603 	ands.w	r6, r3, #3
    d882:	d050      	beq.n	d926 <z_cbvprintf_impl+0x49e>
			OUTS(sp, fp);
    d884:	463a      	mov	r2, r7
    d886:	4650      	mov	r0, sl
    d888:	9b04      	ldr	r3, [sp, #16]
    d88a:	9903      	ldr	r1, [sp, #12]
    d88c:	f017 f975 	bl	24b7a <outs>
    d890:	2800      	cmp	r0, #0
    d892:	f2c0 814f 	blt.w	db34 <z_cbvprintf_impl+0x6ac>
    d896:	4405      	add	r5, r0
			continue;
    d898:	9f04      	ldr	r7, [sp, #16]
    d89a:	e5fd      	b.n	d498 <z_cbvprintf_impl+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    d89c:	f854 3b04 	ldr.w	r3, [r4], #4
    d8a0:	17da      	asrs	r2, r3, #31
				value->uint = (unsigned char)value->uint;
    d8a2:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
    d8a6:	e7e8      	b.n	d87a <z_cbvprintf_impl+0x3f2>
			} else if (length_mod == LENGTH_H) {
    d8a8:	2902      	cmp	r1, #2
    d8aa:	d1e5      	bne.n	d878 <z_cbvprintf_impl+0x3f0>
				value->sint = (short)value->sint;
    d8ac:	b21a      	sxth	r2, r3
    d8ae:	f343 33c0 	sbfx	r3, r3, #15, #1
    d8b2:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d8b6:	e7df      	b.n	d878 <z_cbvprintf_impl+0x3f0>
		} else if (specifier_cat == SPECIFIER_UINT) {
    d8b8:	2b02      	cmp	r3, #2
    d8ba:	d124      	bne.n	d906 <z_cbvprintf_impl+0x47e>
			switch (length_mod) {
    d8bc:	1ecb      	subs	r3, r1, #3
    d8be:	2b04      	cmp	r3, #4
    d8c0:	d804      	bhi.n	d8cc <z_cbvprintf_impl+0x444>
    d8c2:	e8df f003 	tbb	[pc, r3]
    d8c6:	1018      	.short	0x1018
    d8c8:	1810      	.short	0x1810
    d8ca:	18          	.byte	0x18
    d8cb:	00          	.byte	0x00
			if (length_mod == LENGTH_HH) {
    d8cc:	2901      	cmp	r1, #1
    d8ce:	f04f 0200 	mov.w	r2, #0
				value->uint = va_arg(ap, unsigned int);
    d8d2:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
    d8d6:	d014      	beq.n	d902 <z_cbvprintf_impl+0x47a>
			} else if (length_mod == LENGTH_H) {
    d8d8:	2902      	cmp	r1, #2
				value->uint = va_arg(ap, unsigned int);
    d8da:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
			} else if (length_mod == LENGTH_H) {
    d8de:	d1cc      	bne.n	d87a <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned short)value->uint;
    d8e0:	b29b      	uxth	r3, r3
			value->ptr = va_arg(ap, void *);
    d8e2:	9310      	str	r3, [sp, #64]	; 0x40
    d8e4:	e7c9      	b.n	d87a <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap,
    d8e6:	3407      	adds	r4, #7
    d8e8:	f024 0407 	bic.w	r4, r4, #7
				value->uint =
    d8ec:	e8f4 2302 	ldrd	r2, r3, [r4], #8
    d8f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
			if (length_mod == LENGTH_HH) {
    d8f4:	e7c1      	b.n	d87a <z_cbvprintf_impl+0x3f2>
					(uint_value_type)va_arg(ap, size_t);
    d8f6:	f854 3b04 	ldr.w	r3, [r4], #4
    d8fa:	9310      	str	r3, [sp, #64]	; 0x40
    d8fc:	2300      	movs	r3, #0
    d8fe:	9311      	str	r3, [sp, #68]	; 0x44
			} else if (length_mod == LENGTH_H) {
    d900:	e7bb      	b.n	d87a <z_cbvprintf_impl+0x3f2>
				value->uint = (unsigned char)value->uint;
    d902:	b2db      	uxtb	r3, r3
    d904:	e7cd      	b.n	d8a2 <z_cbvprintf_impl+0x41a>
		} else if (specifier_cat == SPECIFIER_FP) {
    d906:	2b04      	cmp	r3, #4
    d908:	d108      	bne.n	d91c <z_cbvprintf_impl+0x494>
					(sint_value_type)va_arg(ap, long long);
    d90a:	3407      	adds	r4, #7
				value->ldbl = va_arg(ap, long double);
    d90c:	f024 0407 	bic.w	r4, r4, #7
    d910:	e9d4 2300 	ldrd	r2, r3, [r4]
    d914:	3408      	adds	r4, #8
    d916:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    d91a:	e7ae      	b.n	d87a <z_cbvprintf_impl+0x3f2>
		} else if (specifier_cat == SPECIFIER_PTR) {
    d91c:	2b03      	cmp	r3, #3
    d91e:	d1ac      	bne.n	d87a <z_cbvprintf_impl+0x3f2>
			value->ptr = va_arg(ap, void *);
    d920:	f854 3b04 	ldr.w	r3, [r4], #4
    d924:	e7dd      	b.n	d8e2 <z_cbvprintf_impl+0x45a>
		switch (conv->specifier) {
    d926:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    d92a:	2878      	cmp	r0, #120	; 0x78
    d92c:	d8b4      	bhi.n	d898 <z_cbvprintf_impl+0x410>
    d92e:	2862      	cmp	r0, #98	; 0x62
    d930:	d81c      	bhi.n	d96c <z_cbvprintf_impl+0x4e4>
    d932:	2825      	cmp	r0, #37	; 0x25
    d934:	f43f adb8 	beq.w	d4a8 <z_cbvprintf_impl+0x20>
    d938:	2858      	cmp	r0, #88	; 0x58
    d93a:	d1ad      	bne.n	d898 <z_cbvprintf_impl+0x410>
			bps = encode_uint(value->uint, conv, buf, bpe);
    d93c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    d940:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    d944:	9300      	str	r3, [sp, #0]
    d946:	aa12      	add	r2, sp, #72	; 0x48
    d948:	ab0a      	add	r3, sp, #40	; 0x28
    d94a:	f7ff fd51 	bl	d3f0 <encode_uint>
			if (precision >= 0) {
    d94e:	f1bb 0f00 	cmp.w	fp, #0
			bps = encode_uint(value->uint, conv, buf, bpe);
    d952:	4607      	mov	r7, r0
			if (precision >= 0) {
    d954:	f280 8097 	bge.w	da86 <z_cbvprintf_impl+0x5fe>
		if (bps == NULL) {
    d958:	2f00      	cmp	r7, #0
    d95a:	d09d      	beq.n	d898 <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    d95c:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    d960:	eba8 0007 	sub.w	r0, r8, r7
		if (sign != 0) {
    d964:	2e00      	cmp	r6, #0
    d966:	d04e      	beq.n	da06 <z_cbvprintf_impl+0x57e>
			nj_len += 1U;
    d968:	3001      	adds	r0, #1
    d96a:	e04c      	b.n	da06 <z_cbvprintf_impl+0x57e>
		switch (conv->specifier) {
    d96c:	3863      	subs	r0, #99	; 0x63
    d96e:	2815      	cmp	r0, #21
    d970:	d892      	bhi.n	d898 <z_cbvprintf_impl+0x410>
    d972:	a201      	add	r2, pc, #4	; (adr r2, d978 <z_cbvprintf_impl+0x4f0>)
    d974:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    d978:	0000d9f7 	.word	0x0000d9f7
    d97c:	0000da5d 	.word	0x0000da5d
    d980:	0000d899 	.word	0x0000d899
    d984:	0000d899 	.word	0x0000d899
    d988:	0000d899 	.word	0x0000d899
    d98c:	0000d899 	.word	0x0000d899
    d990:	0000da5d 	.word	0x0000da5d
    d994:	0000d899 	.word	0x0000d899
    d998:	0000d899 	.word	0x0000d899
    d99c:	0000d899 	.word	0x0000d899
    d9a0:	0000d899 	.word	0x0000d899
    d9a4:	0000dae5 	.word	0x0000dae5
    d9a8:	0000da81 	.word	0x0000da81
    d9ac:	0000daa7 	.word	0x0000daa7
    d9b0:	0000d899 	.word	0x0000d899
    d9b4:	0000d899 	.word	0x0000d899
    d9b8:	0000d9d1 	.word	0x0000d9d1
    d9bc:	0000d899 	.word	0x0000d899
    d9c0:	0000da81 	.word	0x0000da81
    d9c4:	0000d899 	.word	0x0000d899
    d9c8:	0000d899 	.word	0x0000d899
    d9cc:	0000da81 	.word	0x0000da81
			if (precision >= 0) {
    d9d0:	f1bb 0f00 	cmp.w	fp, #0
			bps = (const char *)value->ptr;
    d9d4:	9f10      	ldr	r7, [sp, #64]	; 0x40
			if (precision >= 0) {
    d9d6:	db0a      	blt.n	d9ee <z_cbvprintf_impl+0x566>
				len = strnlen(bps, precision);
    d9d8:	4659      	mov	r1, fp
    d9da:	4638      	mov	r0, r7
    d9dc:	f01b ffe0 	bl	299a0 <strnlen>
			bpe = bps + len;
    d9e0:	eb07 0800 	add.w	r8, r7, r0
		if (bps == NULL) {
    d9e4:	2f00      	cmp	r7, #0
    d9e6:	f43f af57 	beq.w	d898 <z_cbvprintf_impl+0x410>
		char sign = 0;
    d9ea:	2600      	movs	r6, #0
    d9ec:	e00b      	b.n	da06 <z_cbvprintf_impl+0x57e>
				len = strlen(bps);
    d9ee:	4638      	mov	r0, r7
    d9f0:	f7fb fcb6 	bl	9360 <strlen>
    d9f4:	e7f4      	b.n	d9e0 <z_cbvprintf_impl+0x558>
		char sign = 0;
    d9f6:	2600      	movs	r6, #0
		size_t nj_len = (bpe - bps);
    d9f8:	2001      	movs	r0, #1
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    d9fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
			bpe = buf + 1;
    d9fc:	f10d 0829 	add.w	r8, sp, #41	; 0x29
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    da00:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
			bps = buf;
    da04:	af0a      	add	r7, sp, #40	; 0x28
		if (conv->altform_0c) {
    da06:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    da0a:	f013 0210 	ands.w	r2, r3, #16
    da0e:	9205      	str	r2, [sp, #20]
    da10:	f000 8083 	beq.w	db1a <z_cbvprintf_impl+0x692>
			nj_len += 2U;
    da14:	3002      	adds	r0, #2
		if (conv->pad_fp) {
    da16:	065b      	lsls	r3, r3, #25
		nj_len += conv->pad0_value;
    da18:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
			nj_len += conv->pad0_pre_exp;
    da1c:	bf48      	it	mi
    da1e:	9b14      	ldrmi	r3, [sp, #80]	; 0x50
		nj_len += conv->pad0_value;
    da20:	4458      	add	r0, fp
			nj_len += conv->pad0_pre_exp;
    da22:	bf48      	it	mi
    da24:	18c0      	addmi	r0, r0, r3
		if (width > 0) {
    da26:	f1b9 0f00 	cmp.w	r9, #0
    da2a:	f340 8090 	ble.w	db4e <z_cbvprintf_impl+0x6c6>
			if (!conv->flag_dash) {
    da2e:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
			width -= (int)nj_len;
    da32:	eba9 0900 	sub.w	r9, r9, r0
			if (!conv->flag_dash) {
    da36:	f3c2 0380 	ubfx	r3, r2, #2, #1
    da3a:	0750      	lsls	r0, r2, #29
    da3c:	9306      	str	r3, [sp, #24]
    da3e:	f100 8086 	bmi.w	db4e <z_cbvprintf_impl+0x6c6>
				if (conv->flag_zero) {
    da42:	0651      	lsls	r1, r2, #25
    da44:	d579      	bpl.n	db3a <z_cbvprintf_impl+0x6b2>
					if (sign != 0) {
    da46:	b13e      	cbz	r6, da58 <z_cbvprintf_impl+0x5d0>
						OUTC(sign);
    da48:	4630      	mov	r0, r6
    da4a:	9903      	ldr	r1, [sp, #12]
    da4c:	47d0      	blx	sl
    da4e:	2800      	cmp	r0, #0
    da50:	db70      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    da52:	9b06      	ldr	r3, [sp, #24]
    da54:	3501      	adds	r5, #1
    da56:	461e      	mov	r6, r3
					pad = '0';
    da58:	2230      	movs	r2, #48	; 0x30
    da5a:	e06f      	b.n	db3c <z_cbvprintf_impl+0x6b4>
			if (conv->flag_plus) {
    da5c:	0719      	lsls	r1, r3, #28
			} else if (conv->flag_space) {
    da5e:	bf5a      	itte	pl
    da60:	f3c3 1300 	ubfxpl	r3, r3, #4, #1
    da64:	015e      	lslpl	r6, r3, #5
				sign = '+';
    da66:	262b      	movmi	r6, #43	; 0x2b
			sint = value->sint;
    da68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
			if (sint < 0) {
    da6c:	2b00      	cmp	r3, #0
    da6e:	f6bf af65 	bge.w	d93c <z_cbvprintf_impl+0x4b4>
				value->uint = (uint_value_type)-sint;
    da72:	4252      	negs	r2, r2
    da74:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
				sign = '-';
    da78:	262d      	movs	r6, #45	; 0x2d
				value->uint = (uint_value_type)-sint;
    da7a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
    da7e:	e75d      	b.n	d93c <z_cbvprintf_impl+0x4b4>
		switch (conv->specifier) {
    da80:	2600      	movs	r6, #0
    da82:	e75b      	b.n	d93c <z_cbvprintf_impl+0x4b4>
		char sign = 0;
    da84:	2600      	movs	r6, #0
				conv->flag_zero = false;
    da86:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
				size_t len = bpe - bps;
    da8a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    da8e:	1bdb      	subs	r3, r3, r7
				conv->flag_zero = false;
    da90:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    da94:	459b      	cmp	fp, r3
				conv->flag_zero = false;
    da96:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
				if (len < (size_t)precision) {
    da9a:	f67f af5d 	bls.w	d958 <z_cbvprintf_impl+0x4d0>
					conv->pad0_value = precision - (int)len;
    da9e:	ebab 0303 	sub.w	r3, fp, r3
    daa2:	9313      	str	r3, [sp, #76]	; 0x4c
    daa4:	e758      	b.n	d958 <z_cbvprintf_impl+0x4d0>
			if (value->ptr != NULL) {
    daa6:	9810      	ldr	r0, [sp, #64]	; 0x40
    daa8:	b380      	cbz	r0, db0c <z_cbvprintf_impl+0x684>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    daaa:	f10d 083e 	add.w	r8, sp, #62	; 0x3e
    daae:	ab0a      	add	r3, sp, #40	; 0x28
    dab0:	2100      	movs	r1, #0
    dab2:	f8cd 8000 	str.w	r8, [sp]
    dab6:	aa12      	add	r2, sp, #72	; 0x48
    dab8:	f7ff fc9a 	bl	d3f0 <encode_uint>
				conv->altform_0c = true;
    dabc:	f8bd 304a 	ldrh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    dac0:	f1bb 0f00 	cmp.w	fp, #0
				conv->altform_0c = true;
    dac4:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    dac8:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    dacc:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    dad0:	4607      	mov	r7, r0
				conv->altform_0c = true;
    dad2:	f8ad 304a 	strh.w	r3, [sp, #74]	; 0x4a
			if (precision >= 0) {
    dad6:	dad5      	bge.n	da84 <z_cbvprintf_impl+0x5fc>
		if (bps == NULL) {
    dad8:	2800      	cmp	r0, #0
    dada:	f43f aedd 	beq.w	d898 <z_cbvprintf_impl+0x410>
		size_t nj_len = (bpe - bps);
    dade:	eba8 0000 	sub.w	r0, r8, r0
    dae2:	e782      	b.n	d9ea <z_cbvprintf_impl+0x562>
				store_count(conv, value->ptr, count);
    dae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
	switch ((enum length_mod_enum)conv->length_mod) {
    dae6:	2907      	cmp	r1, #7
    dae8:	f63f aed6 	bhi.w	d898 <z_cbvprintf_impl+0x410>
    daec:	e8df f001 	tbb	[pc, r1]
    daf0:	0c06040c 	.word	0x0c06040c
    daf4:	0c0c0808 	.word	0x0c0c0808
		*(signed char *)dp = (signed char)count;
    daf8:	701d      	strb	r5, [r3, #0]
		if (bps == NULL) {
    dafa:	e6cd      	b.n	d898 <z_cbvprintf_impl+0x410>
		*(short *)dp = (short)count;
    dafc:	801d      	strh	r5, [r3, #0]
		if (bps == NULL) {
    dafe:	e6cb      	b.n	d898 <z_cbvprintf_impl+0x410>
		*(intmax_t *)dp = (intmax_t)count;
    db00:	17ea      	asrs	r2, r5, #31
    db02:	e9c3 5200 	strd	r5, r2, [r3]
		if (bps == NULL) {
    db06:	e6c7      	b.n	d898 <z_cbvprintf_impl+0x410>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    db08:	601d      	str	r5, [r3, #0]
		if (bps == NULL) {
    db0a:	e6c5      	b.n	d898 <z_cbvprintf_impl+0x410>
			bpe = bps + 5;
    db0c:	f8df 80bc 	ldr.w	r8, [pc, #188]	; dbcc <z_cbvprintf_impl+0x744>
		char sign = 0;
    db10:	4606      	mov	r6, r0
    db12:	f1a8 0705 	sub.w	r7, r8, #5
		size_t nj_len = (bpe - bps);
    db16:	2005      	movs	r0, #5
    db18:	e775      	b.n	da06 <z_cbvprintf_impl+0x57e>
		} else if (conv->altform_0) {
    db1a:	071a      	lsls	r2, r3, #28
			nj_len += 1U;
    db1c:	bf48      	it	mi
    db1e:	3001      	addmi	r0, #1
    db20:	e779      	b.n	da16 <z_cbvprintf_impl+0x58e>
					OUTC(pad);
    db22:	4610      	mov	r0, r2
    db24:	9307      	str	r3, [sp, #28]
    db26:	9206      	str	r2, [sp, #24]
    db28:	9903      	ldr	r1, [sp, #12]
    db2a:	47d0      	blx	sl
    db2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    db30:	2800      	cmp	r0, #0
    db32:	da04      	bge.n	db3e <z_cbvprintf_impl+0x6b6>
#undef OUTS
#undef OUTC
}
    db34:	b017      	add	sp, #92	; 0x5c
    db36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    db3a:	2220      	movs	r2, #32
					pad = '0';
    db3c:	464b      	mov	r3, r9
				while (width-- > 0) {
    db3e:	4619      	mov	r1, r3
    db40:	2900      	cmp	r1, #0
    db42:	f103 33ff 	add.w	r3, r3, #4294967295
    db46:	dcec      	bgt.n	db22 <z_cbvprintf_impl+0x69a>
    db48:	444d      	add	r5, r9
    db4a:	4699      	mov	r9, r3
    db4c:	1a6d      	subs	r5, r5, r1
		if (sign != 0) {
    db4e:	b12e      	cbz	r6, db5c <z_cbvprintf_impl+0x6d4>
			OUTC(sign);
    db50:	4630      	mov	r0, r6
    db52:	9903      	ldr	r1, [sp, #12]
    db54:	47d0      	blx	sl
    db56:	2800      	cmp	r0, #0
    db58:	dbec      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    db5a:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    db5c:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
    db60:	06da      	lsls	r2, r3, #27
    db62:	d401      	bmi.n	db68 <z_cbvprintf_impl+0x6e0>
    db64:	071b      	lsls	r3, r3, #28
    db66:	d505      	bpl.n	db74 <z_cbvprintf_impl+0x6ec>
				OUTC('0');
    db68:	2030      	movs	r0, #48	; 0x30
    db6a:	9903      	ldr	r1, [sp, #12]
    db6c:	47d0      	blx	sl
    db6e:	2800      	cmp	r0, #0
    db70:	dbe0      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    db72:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    db74:	9b05      	ldr	r3, [sp, #20]
    db76:	b133      	cbz	r3, db86 <z_cbvprintf_impl+0x6fe>
				OUTC(conv->specifier);
    db78:	9903      	ldr	r1, [sp, #12]
    db7a:	f89d 004b 	ldrb.w	r0, [sp, #75]	; 0x4b
    db7e:	47d0      	blx	sl
    db80:	2800      	cmp	r0, #0
    db82:	dbd7      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    db84:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    db86:	44ab      	add	fp, r5
    db88:	e005      	b.n	db96 <z_cbvprintf_impl+0x70e>
				OUTC('0');
    db8a:	2030      	movs	r0, #48	; 0x30
    db8c:	9903      	ldr	r1, [sp, #12]
    db8e:	47d0      	blx	sl
    db90:	2800      	cmp	r0, #0
    db92:	dbcf      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    db94:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    db96:	ebab 0305 	sub.w	r3, fp, r5
    db9a:	2b00      	cmp	r3, #0
    db9c:	dcf5      	bgt.n	db8a <z_cbvprintf_impl+0x702>
			OUTS(bps, bpe);
    db9e:	4643      	mov	r3, r8
    dba0:	463a      	mov	r2, r7
    dba2:	4650      	mov	r0, sl
    dba4:	9903      	ldr	r1, [sp, #12]
    dba6:	f016 ffe8 	bl	24b7a <outs>
    dbaa:	2800      	cmp	r0, #0
    dbac:	dbc2      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    dbae:	4405      	add	r5, r0
		while (width > 0) {
    dbb0:	44a9      	add	r9, r5
    dbb2:	eba9 0305 	sub.w	r3, r9, r5
    dbb6:	2b00      	cmp	r3, #0
    dbb8:	f77f ae6e 	ble.w	d898 <z_cbvprintf_impl+0x410>
			OUTC(' ');
    dbbc:	2020      	movs	r0, #32
    dbbe:	9903      	ldr	r1, [sp, #12]
    dbc0:	47d0      	blx	sl
    dbc2:	2800      	cmp	r0, #0
    dbc4:	dbb6      	blt.n	db34 <z_cbvprintf_impl+0x6ac>
    dbc6:	3501      	adds	r5, #1
			--width;
    dbc8:	e7f3      	b.n	dbb2 <z_cbvprintf_impl+0x72a>
    dbca:	bf00      	nop
    dbcc:	0002c3c2 	.word	0x0002c3c2

0000dbd0 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    dbd0:	b148      	cbz	r0, dbe6 <arch_busy_wait+0x16>

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    dbd2:	4b05      	ldr	r3, [pc, #20]	; (dbe8 <arch_busy_wait+0x18>)
    dbd4:	4a05      	ldr	r2, [pc, #20]	; (dbec <arch_busy_wait+0x1c>)
    dbd6:	681b      	ldr	r3, [r3, #0]
    dbd8:	fbb3 f3f2 	udiv	r3, r3, r2
    delay_cycles(cycles);
    dbdc:	4358      	muls	r0, r3
    dbde:	4b04      	ldr	r3, [pc, #16]	; (dbf0 <arch_busy_wait+0x20>)
    dbe0:	f043 0301 	orr.w	r3, r3, #1
    dbe4:	4718      	bx	r3
}

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    dbe6:	4770      	bx	lr
    dbe8:	20008684 	.word	0x20008684
    dbec:	000f4240 	.word	0x000f4240
    dbf0:	0002a770 	.word	0x0002a770

0000dbf4 <z_log_msg_runtime_create.constprop.0>:
 *
 * @param fmt String.
 *
 * @param ... String arguments.
 */
static inline void z_log_msg_runtime_create(uint8_t domain_id,
    dbf4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
					     size_t dlen, uint32_t package_flags,
					     const char *fmt, ...)
{
	va_list ap;

	va_start(ap, fmt);
    dbf6:	ab0b      	add	r3, sp, #44	; 0x2c
    dbf8:	9305      	str	r3, [sp, #20]
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    dbfa:	9303      	str	r3, [sp, #12]
    dbfc:	4b05      	ldr	r3, [pc, #20]	; (dc14 <z_log_msg_runtime_create.constprop.0+0x20>)
    dbfe:	2201      	movs	r2, #1
    dc00:	9302      	str	r3, [sp, #8]
    dc02:	2300      	movs	r3, #0
    dc04:	4618      	mov	r0, r3
    dc06:	e9cd 3300 	strd	r3, r3, [sp]
    dc0a:	f000 fb09 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
	z_log_msg_runtime_vcreate(domain_id, source, level,
				   data, dlen, package_flags, fmt, ap);
	va_end(ap);
}
    dc0e:	b007      	add	sp, #28
    dc10:	f85d fb04 	ldr.w	pc, [sp], #4
    dc14:	0002c3c7 	.word	0x0002c3c7

0000dc18 <ppi_ipc_to_rtc.isra.0>:
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
}

NRF_STATIC_INLINE nrf_ipc_event_t nrf_ipc_receive_event_get(uint8_t index)
{
    NRFX_ASSERT(index < IPC_CH_NUM);
    dc18:	2a0f      	cmp	r2, #15
/* Setup or clear connection from IPC_RECEIVE to RTC_CAPTURE
 *
 * @param channels Details about channels
 * @param setup If true connection is setup, else it is cleared.
 */
static void ppi_ipc_to_rtc(union rtc_sync_channels channels, bool setup)
    dc1a:	b570      	push	{r4, r5, r6, lr}
    dc1c:	4605      	mov	r5, r0
    dc1e:	461e      	mov	r6, r3
    dc20:	4608      	mov	r0, r1
    dc22:	d90b      	bls.n	dc3c <ppi_ipc_to_rtc.isra.0+0x24>
    dc24:	491d      	ldr	r1, [pc, #116]	; (dc9c <ppi_ipc_to_rtc.isra.0+0x84>)
    dc26:	481e      	ldr	r0, [pc, #120]	; (dca0 <ppi_ipc_to_rtc.isra.0+0x88>)
    dc28:	f240 13e7 	movw	r3, #487	; 0x1e7
    dc2c:	4a1d      	ldr	r2, [pc, #116]	; (dca4 <ppi_ipc_to_rtc.isra.0+0x8c>)
    dc2e:	f016 ffc2 	bl	24bb6 <assert_print>
    dc32:	f240 11e7 	movw	r1, #487	; 0x1e7
    dc36:	481b      	ldr	r0, [pc, #108]	; (dca4 <ppi_ipc_to_rtc.isra.0+0x8c>)
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_setup(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    dc38:	f016 ffb6 	bl	24ba8 <assert_post_action>
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
    dc3c:	0094      	lsls	r4, r2, #2
{
	nrf_ipc_event_t ipc_evt = nrf_ipc_receive_event_get(channels.ch.ipc_in);
	uint32_t task_addr = z_nrf_rtc_timer_capture_task_address_get(channels.ch.rtc);
    dc3e:	f00e f917 	bl	1be70 <z_nrf_rtc_timer_capture_task_address_get>

	if (setup) {
    dc42:	f504 72c0 	add.w	r2, r4, #384	; 0x180
    dc46:	b1ae      	cbz	r6, dc74 <ppi_ipc_to_rtc.isra.0+0x5c>
    dc48:	b950      	cbnz	r0, dc60 <ppi_ipc_to_rtc.isra.0+0x48>
    dc4a:	4917      	ldr	r1, [pc, #92]	; (dca8 <ppi_ipc_to_rtc.isra.0+0x90>)
    dc4c:	f240 234e 	movw	r3, #590	; 0x24e
    dc50:	4a16      	ldr	r2, [pc, #88]	; (dcac <ppi_ipc_to_rtc.isra.0+0x94>)
    dc52:	4813      	ldr	r0, [pc, #76]	; (dca0 <ppi_ipc_to_rtc.isra.0+0x88>)
    dc54:	f016 ffaf 	bl	24bb6 <assert_print>
    dc58:	f240 214e 	movw	r1, #590	; 0x24e
    dc5c:	4813      	ldr	r0, [pc, #76]	; (dcac <ppi_ipc_to_rtc.isra.0+0x94>)
    dc5e:	e7eb      	b.n	dc38 <ppi_ipc_to_rtc.isra.0+0x20>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) =
    dc60:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dc64:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
    dc68:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    dc6c:	f8c0 5080 	str.w	r5, [r0, #128]	; 0x80
    dc70:	6015      	str	r5, [r2, #0]
		nrf_ipc_publish_set(NRF_IPC, ipc_evt, channels.ch.ppi);
	} else {
		nrfx_gppi_task_endpoint_clear(channels.ch.ppi, task_addr);
		nrf_ipc_publish_clear(NRF_IPC, ipc_evt);
	}
}
    dc72:	bd70      	pop	{r4, r5, r6, pc}
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
}

__STATIC_INLINE void nrfx_gppi_task_endpoint_clear(uint8_t channel, uint32_t tep)
{
    NRFX_ASSERT(tep);
    dc74:	b948      	cbnz	r0, dc8a <ppi_ipc_to_rtc.isra.0+0x72>
    dc76:	490c      	ldr	r1, [pc, #48]	; (dca8 <ppi_ipc_to_rtc.isra.0+0x90>)
    dc78:	f240 2363 	movw	r3, #611	; 0x263
    dc7c:	4a0b      	ldr	r2, [pc, #44]	; (dcac <ppi_ipc_to_rtc.isra.0+0x94>)
    dc7e:	4808      	ldr	r0, [pc, #32]	; (dca0 <ppi_ipc_to_rtc.isra.0+0x88>)
    dc80:	f016 ff99 	bl	24bb6 <assert_print>
    dc84:	f240 2163 	movw	r1, #611	; 0x263
    dc88:	e7e8      	b.n	dc5c <ppi_ipc_to_rtc.isra.0+0x44>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) event + 0x80uL)) = 0;
    dc8a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    dc8e:	f502 3228 	add.w	r2, r2, #172032	; 0x2a000
    (void)channel;
    *((volatile uint32_t *)(tep + 0x80uL)) = 0;
    dc92:	f8c0 6080 	str.w	r6, [r0, #128]	; 0x80
    dc96:	6016      	str	r6, [r2, #0]
    dc98:	e7eb      	b.n	dc72 <ppi_ipc_to_rtc.isra.0+0x5a>
    dc9a:	bf00      	nop
    dc9c:	0002c421 	.word	0x0002c421
    dca0:	0002b549 	.word	0x0002b549
    dca4:	0002c3ef 	.word	0x0002c3ef
    dca8:	0002c464 	.word	0x0002c464
    dcac:	0002c42c 	.word	0x0002c42c

0000dcb0 <sync_rtc_setup>:
	return mbox_set_enabled(&channel, true);
}

/* Setup RTC synchronization. */
static int sync_rtc_setup(const struct device *unused)
{
    dcb0:	b570      	push	{r4, r5, r6, lr}
    dcb2:	b086      	sub	sp, #24
	nrfx_err_t err;
	union rtc_sync_channels channels;
	int32_t sync_rtc_ch;
	int rv;

	err = nrfx_dppi_channel_alloc(&channels.ch.ppi);
    dcb4:	a805      	add	r0, sp, #20
    dcb6:	f00e ff8f 	bl	1cbd8 <nrfx_dppi_channel_alloc>
	if (err != NRFX_SUCCESS) {
    dcba:	4b25      	ldr	r3, [pc, #148]	; (dd50 <sync_rtc_setup+0xa0>)
    dcbc:	4298      	cmp	r0, r3
    dcbe:	d143      	bne.n	dd48 <sync_rtc_setup+0x98>
		rv = -ENODEV;
		goto bail;
	}

	sync_rtc_ch = z_nrf_rtc_timer_chan_alloc();
    dcc0:	f00e faca 	bl	1c258 <z_nrf_rtc_timer_chan_alloc>
	if (sync_rtc_ch < 0) {
    dcc4:	1e04      	subs	r4, r0, #0
    dcc6:	da0f      	bge.n	dce8 <sync_rtc_setup+0x38>
		nrfx_dppi_channel_free(channels.ch.ppi);
    dcc8:	f89d 0014 	ldrb.w	r0, [sp, #20]
    dccc:	f00e ff8a 	bl	1cbe4 <nrfx_dppi_channel_free>
		irq_unlock(key);
	}

bail:
	if (rv != 0) {
		LOG_ERR("Failed synchronized RTC setup (err: %d)", rv);
    dcd0:	4b20      	ldr	r3, [pc, #128]	; (dd54 <sync_rtc_setup+0xa4>)
    dcd2:	2201      	movs	r2, #1
    dcd4:	9302      	str	r3, [sp, #8]
    dcd6:	2300      	movs	r3, #0
    dcd8:	491f      	ldr	r1, [pc, #124]	; (dd58 <sync_rtc_setup+0xa8>)
    dcda:	4618      	mov	r0, r3
    dcdc:	e9cd 3300 	strd	r3, r3, [sp]
    dce0:	9403      	str	r4, [sp, #12]
    dce2:	f7ff ff87 	bl	dbf4 <z_log_msg_runtime_create.constprop.0>
	}

	return rv;
    dce6:	e02c      	b.n	dd42 <sync_rtc_setup+0x92>
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    dce8:	f640 0307 	movw	r3, #2055	; 0x807
 */
static inline int mbox_register_callback(const struct mbox_channel *channel,
					 mbox_callback_t cb,
					 void *user_data)
{
	const struct mbox_driver_api *api =
    dcec:	4d1b      	ldr	r5, [pc, #108]	; (dd5c <sync_rtc_setup+0xac>)
	channels.ch.rtc = (uint8_t)sync_rtc_ch;
    dcee:	f88d 4015 	strb.w	r4, [sp, #21]
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->register_callback == NULL) {
    dcf2:	68ae      	ldr	r6, [r5, #8]
	channels.ch.ipc_out = CONFIG_NRF53_SYNC_RTC_IPM_OUT;
    dcf4:	f8ad 3016 	strh.w	r3, [sp, #22]
    dcf8:	6874      	ldr	r4, [r6, #4]
	rv = mbox_rx_init((void *)channels.raw);
    dcfa:	9b05      	ldr	r3, [sp, #20]
    dcfc:	b914      	cbnz	r4, dd04 <sync_rtc_setup+0x54>
		return -ENOSYS;
    dcfe:	f06f 0457 	mvn.w	r4, #87	; 0x57
    dd02:	e7e5      	b.n	dcd0 <sync_rtc_setup+0x20>
	}

	return api->register_callback(channel->dev, channel->id, cb, user_data);
    dd04:	2108      	movs	r1, #8
    dd06:	4628      	mov	r0, r5
    dd08:	4a15      	ldr	r2, [pc, #84]	; (dd60 <sync_rtc_setup+0xb0>)
    dd0a:	47a0      	blx	r4
	if (err < 0) {
    dd0c:	1e04      	subs	r4, r0, #0
    dd0e:	dbdf      	blt.n	dcd0 <sync_rtc_setup+0x20>
static inline int z_impl_mbox_set_enabled(const struct mbox_channel *channel, bool enable)
{
	const struct mbox_driver_api *api =
		(const struct mbox_driver_api *)channel->dev->api;

	if (api->set_enabled == NULL) {
    dd10:	6933      	ldr	r3, [r6, #16]
    dd12:	2b00      	cmp	r3, #0
    dd14:	d0f3      	beq.n	dcfe <sync_rtc_setup+0x4e>
		return -ENOSYS;
	}

	return api->set_enabled(channel->dev, channel->id, enable);
    dd16:	2201      	movs	r2, #1
    dd18:	2108      	movs	r1, #8
    dd1a:	4628      	mov	r0, r5
    dd1c:	4798      	blx	r3
	if (rv < 0) {
    dd1e:	1e04      	subs	r4, r0, #0
    dd20:	dbd6      	blt.n	dcd0 <sync_rtc_setup+0x20>
	nrfx_gppi_channels_enable(BIT(channels.ch.ppi));
    dd22:	2301      	movs	r3, #1
    dd24:	f89d 0014 	ldrb.w	r0, [sp, #20]
    p_reg->CHENCLR = 0xFFFFFFFFuL;
}

NRF_STATIC_INLINE void nrf_dppi_channels_enable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENSET = mask;
    dd28:	4a0e      	ldr	r2, [pc, #56]	; (dd64 <sync_rtc_setup+0xb4>)
    dd2a:	fa03 f100 	lsl.w	r1, r3, r0
    dd2e:	f8c2 1504 	str.w	r1, [r2, #1284]	; 0x504
		ppi_ipc_to_rtc(channels, true);
    dd32:	f89d 2017 	ldrb.w	r2, [sp, #23]
    dd36:	f89d 1015 	ldrb.w	r1, [sp, #21]
    dd3a:	f7ff ff6d 	bl	dc18 <ppi_ipc_to_rtc.isra.0>
	if (rv != 0) {
    dd3e:	2c00      	cmp	r4, #0
    dd40:	d1c6      	bne.n	dcd0 <sync_rtc_setup+0x20>
}
    dd42:	4620      	mov	r0, r4
    dd44:	b006      	add	sp, #24
    dd46:	bd70      	pop	{r4, r5, r6, pc}
		rv = -ENODEV;
    dd48:	f06f 0412 	mvn.w	r4, #18
    dd4c:	e7c0      	b.n	dcd0 <sync_rtc_setup+0x20>
    dd4e:	bf00      	nop
    dd50:	0bad0000 	.word	0x0bad0000
    dd54:	0002c3c7 	.word	0x0002c3c7
    dd58:	0002a690 	.word	0x0002a690
    dd5c:	0002a0d8 	.word	0x0002a0d8
    dd60:	0000de19 	.word	0x0000de19
    dd64:	40017000 	.word	0x40017000

0000dd68 <rtc_cb>:
{
    dd68:	b570      	push	{r4, r5, r6, lr}
    dd6a:	9e04      	ldr	r6, [sp, #16]
    dd6c:	f3c6 4407 	ubfx	r4, r6, #16, #8
static void ppi_rtc_to_ipc(union rtc_sync_channels channels, bool setup)
    dd70:	b2f5      	uxtb	r5, r6
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    dd72:	f3c6 2607 	ubfx	r6, r6, #8, #8
    dd76:	4630      	mov	r0, r6
    dd78:	f00e f860 	bl	1be3c <z_nrf_rtc_timer_compare_evt_address_get>
    NRFX_ASSERT(index < IPC_CH_NUM);
    dd7c:	2c0f      	cmp	r4, #15
    dd7e:	d90b      	bls.n	dd98 <rtc_cb+0x30>
    dd80:	491b      	ldr	r1, [pc, #108]	; (ddf0 <rtc_cb+0x88>)
    dd82:	481c      	ldr	r0, [pc, #112]	; (ddf4 <rtc_cb+0x8c>)
    dd84:	f240 13e1 	movw	r3, #481	; 0x1e1
    dd88:	4a1b      	ldr	r2, [pc, #108]	; (ddf8 <rtc_cb+0x90>)
    dd8a:	f016 ff14 	bl	24bb6 <assert_print>
    dd8e:	f240 11e1 	movw	r1, #481	; 0x1e1
    dd92:	4819      	ldr	r0, [pc, #100]	; (ddf8 <rtc_cb+0x90>)
    NRFX_ASSERT(eep);
    dd94:	f016 ff08 	bl	24ba8 <assert_post_action>
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    dd98:	00a4      	lsls	r4, r4, #2
    dd9a:	b2e4      	uxtb	r4, r4
    dd9c:	b950      	cbnz	r0, ddb4 <rtc_cb+0x4c>
    dd9e:	4917      	ldr	r1, [pc, #92]	; (ddfc <rtc_cb+0x94>)
    dda0:	4814      	ldr	r0, [pc, #80]	; (ddf4 <rtc_cb+0x8c>)
    dda2:	f44f 7317 	mov.w	r3, #604	; 0x25c
    dda6:	4a16      	ldr	r2, [pc, #88]	; (de00 <rtc_cb+0x98>)
    dda8:	f016 ff05 	bl	24bb6 <assert_print>
    ddac:	f44f 7117 	mov.w	r1, #604	; 0x25c
    ddb0:	4813      	ldr	r0, [pc, #76]	; (de00 <rtc_cb+0x98>)
    ddb2:	e7ef      	b.n	dd94 <rtc_cb+0x2c>
    *((volatile uint32_t *)(eep + 0x80uL)) = 0;
    ddb4:	2200      	movs	r2, #0
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) = 0;
    ddb6:	4b13      	ldr	r3, [pc, #76]	; (de04 <rtc_cb+0x9c>)
    ddb8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
    ddbc:	511a      	str	r2, [r3, r4]
	nrfx_gppi_channels_disable(BIT(channels.ch.ppi));
    ddbe:	2301      	movs	r3, #1
}

NRF_STATIC_INLINE void nrf_dppi_channels_disable(NRF_DPPIC_Type * p_reg, uint32_t mask)
{
    p_reg->CHENCLR = mask;
    ddc0:	4a11      	ldr	r2, [pc, #68]	; (de08 <rtc_cb+0xa0>)
    ddc2:	40ab      	lsls	r3, r5
    ddc4:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
	z_nrf_rtc_timer_chan_free(channels.ch.rtc);
    ddc8:	4630      	mov	r0, r6
    ddca:	f00e fa63 	bl	1c294 <z_nrf_rtc_timer_chan_free>
	err = nrfx_dppi_channel_free(channels.ch.ppi);
    ddce:	4628      	mov	r0, r5
    ddd0:	f00e ff08 	bl	1cbe4 <nrfx_dppi_channel_free>
	__ASSERT_NO_MSG(err == NRFX_SUCCESS);
    ddd4:	4b0d      	ldr	r3, [pc, #52]	; (de0c <rtc_cb+0xa4>)
    ddd6:	4298      	cmp	r0, r3
    ddd8:	d008      	beq.n	ddec <rtc_cb+0x84>
    ddda:	490d      	ldr	r1, [pc, #52]	; (de10 <rtc_cb+0xa8>)
    dddc:	4805      	ldr	r0, [pc, #20]	; (ddf4 <rtc_cb+0x8c>)
    ddde:	2374      	movs	r3, #116	; 0x74
    dde0:	4a0c      	ldr	r2, [pc, #48]	; (de14 <rtc_cb+0xac>)
    dde2:	f016 fee8 	bl	24bb6 <assert_print>
    dde6:	2174      	movs	r1, #116	; 0x74
    dde8:	480a      	ldr	r0, [pc, #40]	; (de14 <rtc_cb+0xac>)
    ddea:	e7d3      	b.n	dd94 <rtc_cb+0x2c>
}
    ddec:	bd70      	pop	{r4, r5, r6, pc}
    ddee:	bf00      	nop
    ddf0:	0002c421 	.word	0x0002c421
    ddf4:	0002b549 	.word	0x0002b549
    ddf8:	0002c3ef 	.word	0x0002c3ef
    ddfc:	0002c468 	.word	0x0002c468
    de00:	0002c42c 	.word	0x0002c42c
    de04:	4002a080 	.word	0x4002a080
    de08:	40017000 	.word	0x40017000
    de0c:	0bad0000 	.word	0x0bad0000
    de10:	0002c4a3 	.word	0x0002c4a3
    de14:	0002c46c 	.word	0x0002c46c

0000de18 <mbox_callback>:
{
    de18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    de1c:	4614      	mov	r4, r2
	if (api->set_enabled == NULL) {
    de1e:	6883      	ldr	r3, [r0, #8]
    de20:	691b      	ldr	r3, [r3, #16]
    de22:	b94b      	cbnz	r3, de38 <mbox_callback+0x20>
	__ASSERT_NO_MSG(err == 0);
    de24:	4927      	ldr	r1, [pc, #156]	; (dec4 <mbox_callback+0xac>)
    de26:	4828      	ldr	r0, [pc, #160]	; (dec8 <mbox_callback+0xb0>)
    de28:	23ca      	movs	r3, #202	; 0xca
    de2a:	4a28      	ldr	r2, [pc, #160]	; (decc <mbox_callback+0xb4>)
    de2c:	f016 fec3 	bl	24bb6 <assert_print>
    de30:	21ca      	movs	r1, #202	; 0xca
    de32:	4826      	ldr	r0, [pc, #152]	; (decc <mbox_callback+0xb4>)
    NRFX_ASSERT(index < IPC_CH_NUM);
    de34:	f016 feb8 	bl	24ba8 <assert_post_action>
	return api->set_enabled(channel->dev, channel->id, enable);
    de38:	2200      	movs	r2, #0
    de3a:	4798      	blx	r3
    de3c:	4606      	mov	r6, r0
    de3e:	2800      	cmp	r0, #0
    de40:	d1f0      	bne.n	de24 <mbox_callback+0xc>
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    de42:	f3c4 2907 	ubfx	r9, r4, #8, #8
    de46:	4648      	mov	r0, r9
    de48:	f00e f82c 	bl	1bea4 <z_nrf_rtc_timer_compare_read>
	ppi_ipc_to_rtc(channels, false);
    de4c:	fa5f f884 	uxtb.w	r8, r4
    de50:	4633      	mov	r3, r6
    de52:	4649      	mov	r1, r9
    de54:	0e22      	lsrs	r2, r4, #24
	cc = z_nrf_rtc_timer_compare_read(channels.ch.rtc);
    de56:	4607      	mov	r7, r0
	ppi_ipc_to_rtc(channels, false);
    de58:	4640      	mov	r0, r8
    de5a:	f7ff fedd 	bl	dc18 <ppi_ipc_to_rtc.isra.0>
		ppi_rtc_to_ipc(channels, true);
    de5e:	f3c4 4507 	ubfx	r5, r4, #16, #8
	uint32_t evt_addr = z_nrf_rtc_timer_compare_evt_address_get(channels.ch.rtc);
    de62:	4648      	mov	r0, r9
    de64:	f00d ffea 	bl	1be3c <z_nrf_rtc_timer_compare_evt_address_get>
    de68:	2d0f      	cmp	r5, #15
    de6a:	d90a      	bls.n	de82 <mbox_callback+0x6a>
    de6c:	4918      	ldr	r1, [pc, #96]	; (ded0 <mbox_callback+0xb8>)
    de6e:	4816      	ldr	r0, [pc, #88]	; (dec8 <mbox_callback+0xb0>)
    de70:	f240 13e1 	movw	r3, #481	; 0x1e1
    de74:	4a17      	ldr	r2, [pc, #92]	; (ded4 <mbox_callback+0xbc>)
    de76:	f016 fe9e 	bl	24bb6 <assert_print>
    de7a:	f240 11e1 	movw	r1, #481	; 0x1e1
    de7e:	4815      	ldr	r0, [pc, #84]	; (ded4 <mbox_callback+0xbc>)
    de80:	e7d8      	b.n	de34 <mbox_callback+0x1c>
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    de82:	4a15      	ldr	r2, [pc, #84]	; (ded8 <mbox_callback+0xc0>)
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
    de84:	00ad      	lsls	r5, r5, #2
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    de86:	b2ed      	uxtb	r5, r5
            ((uint32_t)channel | IPC_SUBSCRIBE_SEND_EN_Msk);
    de88:	f048 4300 	orr.w	r3, r8, #2147483648	; 0x80000000
    *((volatile uint32_t *) ((uint8_t *) p_reg + (uint32_t) task + 0x80uL)) =
    de8c:	5153      	str	r3, [r2, r5]
    NRFX_ASSERT(eep);
    de8e:	b950      	cbnz	r0, dea6 <mbox_callback+0x8e>
    de90:	4912      	ldr	r1, [pc, #72]	; (dedc <mbox_callback+0xc4>)
    de92:	480d      	ldr	r0, [pc, #52]	; (dec8 <mbox_callback+0xb0>)
    de94:	f44f 7312 	mov.w	r3, #584	; 0x248
    de98:	4a11      	ldr	r2, [pc, #68]	; (dee0 <mbox_callback+0xc8>)
    de9a:	f016 fe8c 	bl	24bb6 <assert_print>
    de9e:	f44f 7112 	mov.w	r1, #584	; 0x248
    dea2:	480f      	ldr	r0, [pc, #60]	; (dee0 <mbox_callback+0xc8>)
    dea4:	e7c6      	b.n	de34 <mbox_callback+0x1c>
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
    dea6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		z_nrf_rtc_timer_set(channels.ch.rtc, cc + cc + RTC_SYNC_ARBITRARY_DELAY,
    deaa:	4b0e      	ldr	r3, [pc, #56]	; (dee4 <mbox_callback+0xcc>)
    deac:	f107 0232 	add.w	r2, r7, #50	; 0x32
    deb0:	9300      	str	r3, [sp, #0]
    deb2:	4648      	mov	r0, r9
    deb4:	4633      	mov	r3, r6
    deb6:	9401      	str	r4, [sp, #4]
    deb8:	0052      	lsls	r2, r2, #1
    deba:	f00e f8dd 	bl	1c078 <z_nrf_rtc_timer_set>
}
    debe:	b003      	add	sp, #12
    dec0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    dec4:	0002c4b7 	.word	0x0002c4b7
    dec8:	0002b549 	.word	0x0002b549
    decc:	0002c46c 	.word	0x0002c46c
    ded0:	0002c421 	.word	0x0002c421
    ded4:	0002c3ef 	.word	0x0002c3ef
    ded8:	4002a080 	.word	0x4002a080
    dedc:	0002c468 	.word	0x0002c468
    dee0:	0002c42c 	.word	0x0002c42c
    dee4:	0000dd69 	.word	0x0000dd69

0000dee8 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    dee8:	f01a bbc7 	b.w	2867a <SystemInit>

0000deec <soc_secure_gpio_pin_mcu_select>:
#include "tfm_platform_api.h"
#include "tfm_ioctl_api.h"

#if NRF_GPIO_HAS_SEL
void soc_secure_gpio_pin_mcu_select(uint32_t pin_number, nrf_gpio_pin_sel_t mcu)
{
    deec:	b513      	push	{r0, r1, r4, lr}
	uint32_t result;
	enum tfm_platform_err_t err;

	err = tfm_platform_gpio_pin_mcu_select(pin_number, mcu, &result);
    deee:	aa01      	add	r2, sp, #4
    def0:	f01a fbaa 	bl	28648 <tfm_platform_gpio_pin_mcu_select>
	__ASSERT(err == TFM_PLATFORM_ERR_SUCCESS, "TFM platform error (%d)", err);
    def4:	4604      	mov	r4, r0
    def6:	b168      	cbz	r0, df14 <soc_secure_gpio_pin_mcu_select+0x28>
    def8:	2316      	movs	r3, #22
    defa:	4a0e      	ldr	r2, [pc, #56]	; (df34 <soc_secure_gpio_pin_mcu_select+0x48>)
    defc:	490e      	ldr	r1, [pc, #56]	; (df38 <soc_secure_gpio_pin_mcu_select+0x4c>)
    defe:	480f      	ldr	r0, [pc, #60]	; (df3c <soc_secure_gpio_pin_mcu_select+0x50>)
    df00:	f016 fe59 	bl	24bb6 <assert_print>
    df04:	4621      	mov	r1, r4
    df06:	480e      	ldr	r0, [pc, #56]	; (df40 <soc_secure_gpio_pin_mcu_select+0x54>)
    df08:	f016 fe55 	bl	24bb6 <assert_print>
    df0c:	2116      	movs	r1, #22
	__ASSERT(result == 0, "GPIO service error (%d)", result);
    df0e:	4809      	ldr	r0, [pc, #36]	; (df34 <soc_secure_gpio_pin_mcu_select+0x48>)
    df10:	f016 fe4a 	bl	24ba8 <assert_post_action>
    df14:	9b01      	ldr	r3, [sp, #4]
    df16:	b15b      	cbz	r3, df30 <soc_secure_gpio_pin_mcu_select+0x44>
    df18:	2317      	movs	r3, #23
    df1a:	4a06      	ldr	r2, [pc, #24]	; (df34 <soc_secure_gpio_pin_mcu_select+0x48>)
    df1c:	4909      	ldr	r1, [pc, #36]	; (df44 <soc_secure_gpio_pin_mcu_select+0x58>)
    df1e:	4807      	ldr	r0, [pc, #28]	; (df3c <soc_secure_gpio_pin_mcu_select+0x50>)
    df20:	f016 fe49 	bl	24bb6 <assert_print>
    df24:	9901      	ldr	r1, [sp, #4]
    df26:	4808      	ldr	r0, [pc, #32]	; (df48 <soc_secure_gpio_pin_mcu_select+0x5c>)
    df28:	f016 fe45 	bl	24bb6 <assert_print>
    df2c:	2117      	movs	r1, #23
    df2e:	e7ee      	b.n	df0e <soc_secure_gpio_pin_mcu_select+0x22>
}
    df30:	b002      	add	sp, #8
    df32:	bd10      	pop	{r4, pc}
    df34:	0002c4c9 	.word	0x0002c4c9
    df38:	0002c503 	.word	0x0002c503
    df3c:	0002b549 	.word	0x0002b549
    df40:	0002c523 	.word	0x0002c523
    df44:	0002c53d 	.word	0x0002c53d
    df48:	0002c549 	.word	0x0002c549

0000df4c <z_log_init.isra.0>:
	}

	return mask;
}

static uint32_t z_log_init(bool blocking, bool can_sleep)
    df4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
static inline int log_backend_count_get(void)
{
	int cnt;

	STRUCT_SECTION_COUNT(log_backend, &cnt);
    df50:	f8df a0fc 	ldr.w	sl, [pc, #252]	; e050 <z_log_init.isra.0+0x104>
    df54:	4f3f      	ldr	r7, [pc, #252]	; (e054 <z_log_init.isra.0+0x108>)
    df56:	4681      	mov	r9, r0
    df58:	ebaa 0307 	sub.w	r3, sl, r7

	if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
		return 0;
	}

	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    df5c:	2b9f      	cmp	r3, #159	; 0x9f
static uint32_t z_log_init(bool blocking, bool can_sleep)
    df5e:	4688      	mov	r8, r1
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    df60:	d90b      	bls.n	df7a <z_log_init.isra.0+0x2e>
    df62:	493d      	ldr	r1, [pc, #244]	; (e058 <z_log_init.isra.0+0x10c>)
    df64:	f240 1315 	movw	r3, #277	; 0x115
    df68:	4a3c      	ldr	r2, [pc, #240]	; (e05c <z_log_init.isra.0+0x110>)
    df6a:	483d      	ldr	r0, [pc, #244]	; (e060 <z_log_init.isra.0+0x114>)
    df6c:	f016 fe23 	bl	24bb6 <assert_print>
    df70:	f240 1115 	movw	r1, #277	; 0x115
		z_log_links_initiate();
	}


	/* Assign ids to backends. */
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    df74:	4839      	ldr	r0, [pc, #228]	; (e05c <z_log_init.isra.0+0x110>)
    df76:	f016 fe17 	bl	24ba8 <assert_post_action>
	if (atomic_inc(&initialized) != 0) {
    df7a:	483a      	ldr	r0, [pc, #232]	; (e064 <z_log_init.isra.0+0x118>)
    df7c:	f016 fe84 	bl	24c88 <atomic_inc>
    df80:	4606      	mov	r6, r0
    df82:	2800      	cmp	r0, #0
    df84:	d134      	bne.n	dff0 <z_log_init.isra.0+0xa4>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    df86:	463c      	mov	r4, r7
	uint32_t mask = 0;
    df88:	4605      	mov	r5, r0
			if (log_backend_is_ready(backend) == 0) {
				log_backend_enable(backend,
						   backend->cb->ctx,
						   CONFIG_LOG_MAX_LEVEL);
			} else {
				mask |= BIT(i);
    df8a:	f04f 0b01 	mov.w	fp, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    df8e:	4554      	cmp	r4, sl
    df90:	d927      	bls.n	dfe2 <z_log_init.isra.0+0x96>
    df92:	4935      	ldr	r1, [pc, #212]	; (e068 <z_log_init.isra.0+0x11c>)
    df94:	f44f 7391 	mov.w	r3, #290	; 0x122
    df98:	4a30      	ldr	r2, [pc, #192]	; (e05c <z_log_init.isra.0+0x110>)
    df9a:	4831      	ldr	r0, [pc, #196]	; (e060 <z_log_init.isra.0+0x114>)
    df9c:	f016 fe0b 	bl	24bb6 <assert_print>
    dfa0:	4832      	ldr	r0, [pc, #200]	; (e06c <z_log_init.isra.0+0x120>)
    dfa2:	f016 fe08 	bl	24bb6 <assert_print>
    dfa6:	f44f 7191 	mov.w	r1, #290	; 0x122
    dfaa:	e7e3      	b.n	df74 <z_log_init.isra.0+0x28>
		if (backend->autostart) {
    dfac:	7b23      	ldrb	r3, [r4, #12]
    dfae:	b173      	cbz	r3, dfce <z_log_init.isra.0+0x82>
	if (backend->api->init) {
    dfb0:	6823      	ldr	r3, [r4, #0]
    dfb2:	68db      	ldr	r3, [r3, #12]
    dfb4:	b10b      	cbz	r3, dfba <z_log_init.isra.0+0x6e>
		backend->api->init(backend);
    dfb6:	4620      	mov	r0, r4
    dfb8:	4798      	blx	r3
	if (backend->api->is_ready != NULL) {
    dfba:	6823      	ldr	r3, [r4, #0]
    dfbc:	691b      	ldr	r3, [r3, #16]
    dfbe:	b943      	cbnz	r3, dfd2 <z_log_init.isra.0+0x86>
				log_backend_enable(backend,
    dfc0:	6863      	ldr	r3, [r4, #4]
    dfc2:	2204      	movs	r2, #4
    dfc4:	4620      	mov	r0, r4
    dfc6:	6819      	ldr	r1, [r3, #0]
    dfc8:	f000 f904 	bl	e1d4 <log_backend_enable>
			}

			i++;
    dfcc:	3601      	adds	r6, #1
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dfce:	3410      	adds	r4, #16
    dfd0:	e7dd      	b.n	df8e <z_log_init.isra.0+0x42>
		return backend->api->is_ready(backend);
    dfd2:	4620      	mov	r0, r4
    dfd4:	4798      	blx	r3
			if (log_backend_is_ready(backend) == 0) {
    dfd6:	2800      	cmp	r0, #0
    dfd8:	d0f2      	beq.n	dfc0 <z_log_init.isra.0+0x74>
				mask |= BIT(i);
    dfda:	fa0b f306 	lsl.w	r3, fp, r6
    dfde:	431d      	orrs	r5, r3
    dfe0:	e7f4      	b.n	dfcc <z_log_init.isra.0+0x80>
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    dfe2:	d3e3      	bcc.n	dfac <z_log_init.isra.0+0x60>
		}
	}

	/* If blocking init, wait until all backends are activated. */
	if (blocking) {
    dfe4:	f1b9 0f00 	cmp.w	r9, #0
    dfe8:	d002      	beq.n	dff0 <z_log_init.isra.0+0xa4>
		mask_cpy &= ~BIT(i);
    dfea:	f04f 0a01 	mov.w	sl, #1
		while (mask) {
    dfee:	b90d      	cbnz	r5, dff4 <z_log_init.isra.0+0xa8>
			}
		}
	}

	return mask;
}
    dff0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dff4:	46a9      	mov	r9, r5
		uint32_t i = __builtin_ctz(mask_cpy);
    dff6:	fa95 f4a5 	rbit	r4, r5
    dffa:	fab4 f484 	clz	r4, r4
		mask_cpy &= ~BIT(i);
    dffe:	fa0a f304 	lsl.w	r3, sl, r4
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e002:	0126      	lsls	r6, r4, #4
    e004:	eb07 1404 	add.w	r4, r7, r4, lsl #4
		mask_cpy &= ~BIT(i);
    e008:	ea6f 0b03 	mvn.w	fp, r3
    e00c:	ea25 0503 	bic.w	r5, r5, r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e010:	7b23      	ldrb	r3, [r4, #12]
    e012:	b15b      	cbz	r3, e02c <z_log_init.isra.0+0xe0>
	if (backend->api->is_ready != NULL) {
    e014:	59bb      	ldr	r3, [r7, r6]
    e016:	691b      	ldr	r3, [r3, #16]
    e018:	b9a3      	cbnz	r3, e044 <z_log_init.isra.0+0xf8>
					   backend->cb->ctx,
    e01a:	443e      	add	r6, r7
			log_backend_enable(backend,
    e01c:	6873      	ldr	r3, [r6, #4]
    e01e:	2204      	movs	r2, #4
    e020:	4620      	mov	r0, r4
    e022:	6819      	ldr	r1, [r3, #0]
			mask &= ~BIT(i);
    e024:	ea09 090b 	and.w	r9, r9, fp
			log_backend_enable(backend,
    e028:	f000 f8d4 	bl	e1d4 <log_backend_enable>
	while (mask_cpy) {
    e02c:	2d00      	cmp	r5, #0
    e02e:	d1e2      	bne.n	dff6 <z_log_init.isra.0+0xaa>
			if (IS_ENABLED(CONFIG_MULTITHREADING) && can_sleep) {
    e030:	f1b8 0f00 	cmp.w	r8, #0
    e034:	d004      	beq.n	e040 <z_log_init.isra.0+0xf4>
	return z_impl_k_sleep(timeout);
    e036:	f44f 70a4 	mov.w	r0, #328	; 0x148
    e03a:	2100      	movs	r1, #0
    e03c:	f013 fd4a 	bl	21ad4 <z_impl_k_sleep>
    e040:	464d      	mov	r5, r9
    e042:	e7d4      	b.n	dfee <z_log_init.isra.0+0xa2>
		return backend->api->is_ready(backend);
    e044:	4620      	mov	r0, r4
    e046:	4798      	blx	r3
		if (backend->autostart && (log_backend_is_ready(backend) == 0)) {
    e048:	2800      	cmp	r0, #0
    e04a:	d1ef      	bne.n	e02c <z_log_init.isra.0+0xe0>
    e04c:	e7e5      	b.n	e01a <z_log_init.isra.0+0xce>
    e04e:	bf00      	nop
    e050:	0002a6b0 	.word	0x0002a6b0
    e054:	0002a6a0 	.word	0x0002a6a0
    e058:	0002c590 	.word	0x0002c590
    e05c:	0002c563 	.word	0x0002c563
    e060:	0002b549 	.word	0x0002b549
    e064:	20020ec0 	.word	0x20020ec0
    e068:	0002c5b4 	.word	0x0002c5b4
    e06c:	0002c5d5 	.word	0x0002c5d5

0000e070 <log_format_func_t_get>:
}
    e070:	4b01      	ldr	r3, [pc, #4]	; (e078 <log_format_func_t_get+0x8>)
    e072:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    e076:	4770      	bx	lr
    e078:	0002ab74 	.word	0x0002ab74

0000e07c <log_set_timestamp_func>:
		thread_set(process_tid);
	}
}

int log_set_timestamp_func(log_timestamp_get_t timestamp_getter, uint32_t freq)
{
    e07c:	b508      	push	{r3, lr}
    e07e:	4603      	mov	r3, r0
    e080:	4608      	mov	r0, r1
	if (timestamp_getter == NULL) {
    e082:	b12b      	cbz	r3, e090 <log_set_timestamp_func+0x14>
		return -EINVAL;
	}

	timestamp_func = timestamp_getter;
    e084:	4a04      	ldr	r2, [pc, #16]	; (e098 <log_set_timestamp_func+0x1c>)
    e086:	6013      	str	r3, [r2, #0]
	if (CONFIG_LOG_PROCESSING_LATENCY_US) {
		proc_latency = (freq * CONFIG_LOG_PROCESSING_LATENCY_US) / 1000000;
	}

	if (IS_ENABLED(CONFIG_LOG_OUTPUT)) {
		log_output_timestamp_freq_set(freq);
    e088:	f000 faec 	bl	e664 <log_output_timestamp_freq_set>
	}

	return 0;
    e08c:	2000      	movs	r0, #0
}
    e08e:	bd08      	pop	{r3, pc}
		return -EINVAL;
    e090:	f06f 0015 	mvn.w	r0, #21
    e094:	e7fb      	b.n	e08e <log_set_timestamp_func+0x12>
    e096:	bf00      	nop
    e098:	200083fc 	.word	0x200083fc

0000e09c <log_core_init>:
	panic_mode = false;
    e09c:	2300      	movs	r3, #0
    e09e:	4a04      	ldr	r2, [pc, #16]	; (e0b0 <log_core_init+0x14>)
		log_set_timestamp_func(default_get_timestamp,
    e0a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	panic_mode = false;
    e0a4:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    e0a6:	4a03      	ldr	r2, [pc, #12]	; (e0b4 <log_core_init+0x18>)
		log_set_timestamp_func(default_get_timestamp,
    e0a8:	4803      	ldr	r0, [pc, #12]	; (e0b8 <log_core_init+0x1c>)
	dropped_cnt = 0;
    e0aa:	6013      	str	r3, [r2, #0]
		log_set_timestamp_func(default_get_timestamp,
    e0ac:	f7ff bfe6 	b.w	e07c <log_set_timestamp_func>
    e0b0:	20021cda 	.word	0x20021cda
    e0b4:	20020eb8 	.word	0x20020eb8
    e0b8:	00024c85 	.word	0x00024c85

0000e0bc <z_impl_log_panic>:

void z_impl_log_panic(void)
{
    e0bc:	b570      	push	{r4, r5, r6, lr}
	if (panic_mode) {
    e0be:	4d13      	ldr	r5, [pc, #76]	; (e10c <z_impl_log_panic+0x50>)
    e0c0:	7829      	ldrb	r1, [r5, #0]
    e0c2:	bb09      	cbnz	r1, e108 <z_impl_log_panic+0x4c>
	}

	/* If panic happened early logger might not be initialized.
	 * Forcing initialization of the logger and auto-starting backends.
	 */
	(void)z_log_init(true, false);
    e0c4:	2001      	movs	r0, #1
    e0c6:	f7ff ff41 	bl	df4c <z_log_init.isra.0>
		if (IS_ENABLED(CONFIG_LOG_FRONTEND_ONLY)) {
			goto out;
		}
	}

	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0ca:	4c11      	ldr	r4, [pc, #68]	; (e110 <z_impl_log_panic+0x54>)
    e0cc:	4e11      	ldr	r6, [pc, #68]	; (e114 <z_impl_log_panic+0x58>)
    e0ce:	42b4      	cmp	r4, r6
    e0d0:	d917      	bls.n	e102 <z_impl_log_panic+0x46>
    e0d2:	4911      	ldr	r1, [pc, #68]	; (e118 <z_impl_log_panic+0x5c>)
    e0d4:	f44f 73c2 	mov.w	r3, #388	; 0x184
    e0d8:	4a10      	ldr	r2, [pc, #64]	; (e11c <z_impl_log_panic+0x60>)
    e0da:	4811      	ldr	r0, [pc, #68]	; (e120 <z_impl_log_panic+0x64>)
    e0dc:	f016 fd6b 	bl	24bb6 <assert_print>
    e0e0:	4810      	ldr	r0, [pc, #64]	; (e124 <z_impl_log_panic+0x68>)
    e0e2:	f016 fd68 	bl	24bb6 <assert_print>
    e0e6:	f44f 71c2 	mov.w	r1, #388	; 0x184
    e0ea:	480c      	ldr	r0, [pc, #48]	; (e11c <z_impl_log_panic+0x60>)
    e0ec:	f016 fd5c 	bl	24ba8 <assert_post_action>
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
	return backend->cb->active;
    e0f0:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend)) {
    e0f2:	795b      	ldrb	r3, [r3, #5]
    e0f4:	b11b      	cbz	r3, e0fe <z_impl_log_panic+0x42>
	backend->api->panic(backend);
    e0f6:	6823      	ldr	r3, [r4, #0]
    e0f8:	4620      	mov	r0, r4
    e0fa:	689b      	ldr	r3, [r3, #8]
    e0fc:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e0fe:	3410      	adds	r4, #16
    e100:	e7e5      	b.n	e0ce <z_impl_log_panic+0x12>
    e102:	d3f5      	bcc.n	e0f0 <z_impl_log_panic+0x34>
		while (log_process() == true) {
		}
	}

out:
	panic_mode = true;
    e104:	2301      	movs	r3, #1
    e106:	702b      	strb	r3, [r5, #0]
}
    e108:	bd70      	pop	{r4, r5, r6, pc}
    e10a:	bf00      	nop
    e10c:	20021cda 	.word	0x20021cda
    e110:	0002a6a0 	.word	0x0002a6a0
    e114:	0002a6b0 	.word	0x0002a6b0
    e118:	0002c5b4 	.word	0x0002c5b4
    e11c:	0002c563 	.word	0x0002c563
    e120:	0002b549 	.word	0x0002b549
    e124:	0002c5d5 	.word	0x0002c5d5

0000e128 <z_log_dropped>:
}
#include <syscalls/log_buffered_cnt_mrsh.c>
#endif

void z_log_dropped(bool buffered)
{
    e128:	b510      	push	{r4, lr}
    e12a:	4604      	mov	r4, r0
	atomic_inc(&dropped_cnt);
    e12c:	4806      	ldr	r0, [pc, #24]	; (e148 <z_log_dropped+0x20>)
    e12e:	f016 fdab 	bl	24c88 <atomic_inc>
	if (buffered) {
    e132:	b13c      	cbz	r4, e144 <z_log_dropped+0x1c>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    e134:	4b05      	ldr	r3, [pc, #20]	; (e14c <z_log_dropped+0x24>)
    e136:	e8d3 1fef 	ldaex	r1, [r3]
    e13a:	3901      	subs	r1, #1
    e13c:	e8c3 1fe2 	stlex	r2, r1, [r3]
    e140:	2a00      	cmp	r2, #0
    e142:	d1f8      	bne.n	e136 <z_log_dropped+0xe>
		atomic_dec(&buffered_cnt);
	}
}
    e144:	bd10      	pop	{r4, pc}
    e146:	bf00      	nop
    e148:	20020eb8 	.word	0x20020eb8
    e14c:	20020ebc 	.word	0x20020ebc

0000e150 <z_log_msg_commit>:
	mpsc_pbuf_commit(buffer, &m->buf);
	z_log_msg_post_finalize();
}

void z_log_msg_commit(struct log_msg *msg)
{
    e150:	b570      	push	{r4, r5, r6, lr}
	msg->hdr.timestamp = timestamp_func();
    e152:	4b12      	ldr	r3, [pc, #72]	; (e19c <z_log_msg_commit+0x4c>)
{
    e154:	4605      	mov	r5, r0
	msg->hdr.timestamp = timestamp_func();
    e156:	681b      	ldr	r3, [r3, #0]
    e158:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e15a:	4c11      	ldr	r4, [pc, #68]	; (e1a0 <z_log_msg_commit+0x50>)
    e15c:	4e11      	ldr	r6, [pc, #68]	; (e1a4 <z_log_msg_commit+0x54>)
	msg->hdr.timestamp = timestamp_func();
    e15e:	60a8      	str	r0, [r5, #8]
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e160:	42b4      	cmp	r4, r6
    e162:	d918      	bls.n	e196 <z_log_msg_commit+0x46>
    e164:	4910      	ldr	r1, [pc, #64]	; (e1a8 <z_log_msg_commit+0x58>)
    e166:	f240 13c1 	movw	r3, #449	; 0x1c1
    e16a:	4a10      	ldr	r2, [pc, #64]	; (e1ac <z_log_msg_commit+0x5c>)
    e16c:	4810      	ldr	r0, [pc, #64]	; (e1b0 <z_log_msg_commit+0x60>)
    e16e:	f016 fd22 	bl	24bb6 <assert_print>
    e172:	4810      	ldr	r0, [pc, #64]	; (e1b4 <z_log_msg_commit+0x64>)
    e174:	f016 fd1f 	bl	24bb6 <assert_print>
    e178:	f240 11c1 	movw	r1, #449	; 0x1c1
    e17c:	480b      	ldr	r0, [pc, #44]	; (e1ac <z_log_msg_commit+0x5c>)
    e17e:	f016 fd13 	bl	24ba8 <assert_post_action>
	return backend->cb->active;
    e182:	6863      	ldr	r3, [r4, #4]
		if (log_backend_is_active(backend) &&
    e184:	795b      	ldrb	r3, [r3, #5]
    e186:	b123      	cbz	r3, e192 <z_log_msg_commit+0x42>
	backend->api->process(backend, msg);
    e188:	6823      	ldr	r3, [r4, #0]
    e18a:	4629      	mov	r1, r5
    e18c:	4620      	mov	r0, r4
    e18e:	681b      	ldr	r3, [r3, #0]
    e190:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(log_backend, backend) {
    e192:	3410      	adds	r4, #16
    e194:	e7e4      	b.n	e160 <z_log_msg_commit+0x10>
    e196:	d3f4      	bcc.n	e182 <z_log_msg_commit+0x32>
	msg_commit(&log_buffer, msg);
}
    e198:	bd70      	pop	{r4, r5, r6, pc}
    e19a:	bf00      	nop
    e19c:	200083fc 	.word	0x200083fc
    e1a0:	0002a6a0 	.word	0x0002a6a0
    e1a4:	0002a6b0 	.word	0x0002a6b0
    e1a8:	0002c5b4 	.word	0x0002c5b4
    e1ac:	0002c563 	.word	0x0002c563
    e1b0:	0002b549 	.word	0x0002b549
    e1b4:	0002c5d5 	.word	0x0002c5d5

0000e1b8 <log_source_name_get>:
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    e1b8:	4a04      	ldr	r2, [pc, #16]	; (e1cc <log_source_name_get+0x14>)
    e1ba:	4b05      	ldr	r3, [pc, #20]	; (e1d0 <log_source_name_get+0x18>)
    e1bc:	1a9b      	subs	r3, r3, r2
}

const char *log_source_name_get(uint32_t domain_id, uint32_t source_id)
{
	if (z_log_is_local_domain(domain_id)) {
		if (source_id < log_src_cnt_get(domain_id)) {
    e1be:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
			return __log_const_start[source_id].name;
    e1c2:	bf34      	ite	cc
    e1c4:	f852 0031 	ldrcc.w	r0, [r2, r1, lsl #3]
		} else {
			return NULL;
    e1c8:	2000      	movcs	r0, #0
		}
	}

	return link_source_name_get(domain_id, source_id);
}
    e1ca:	4770      	bx	lr
    e1cc:	0002a548 	.word	0x0002a548
    e1d0:	0002a6a0 	.word	0x0002a6a0

0000e1d4 <log_backend_enable>:
			uint32_t level)
{
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    e1d4:	4b0e      	ldr	r3, [pc, #56]	; (e210 <log_backend_enable+0x3c>)
{
    e1d6:	b510      	push	{r4, lr}
	id += backend - log_backend_get(0);
    e1d8:	1ac3      	subs	r3, r0, r3
    e1da:	111b      	asrs	r3, r3, #4
    e1dc:	3301      	adds	r3, #1

	log_backend_id_set(backend, id);
    e1de:	b2db      	uxtb	r3, r3
	__ASSERT_NO_MSG(backend != NULL);
    e1e0:	b948      	cbnz	r0, e1f6 <log_backend_enable+0x22>
    e1e2:	490c      	ldr	r1, [pc, #48]	; (e214 <log_backend_enable+0x40>)
    e1e4:	480c      	ldr	r0, [pc, #48]	; (e218 <log_backend_enable+0x44>)
    e1e6:	23de      	movs	r3, #222	; 0xde
    e1e8:	4a0c      	ldr	r2, [pc, #48]	; (e21c <log_backend_enable+0x48>)
    e1ea:	f016 fce4 	bl	24bb6 <assert_print>
    e1ee:	21de      	movs	r1, #222	; 0xde
    e1f0:	480a      	ldr	r0, [pc, #40]	; (e21c <log_backend_enable+0x48>)
    e1f2:	f016 fcd9 	bl	24ba8 <assert_post_action>
	backend->cb->id = id;
    e1f6:	6844      	ldr	r4, [r0, #4]
    e1f8:	7123      	strb	r3, [r4, #4]
	backend->cb->level = level;
    e1fa:	6843      	ldr	r3, [r0, #4]
    e1fc:	719a      	strb	r2, [r3, #6]
	backend->cb->active = true;
    e1fe:	2201      	movs	r2, #1
	backend->cb->ctx = ctx;
    e200:	6843      	ldr	r3, [r0, #4]
    e202:	6019      	str	r1, [r3, #0]
	backend->cb->active = true;
    e204:	6843      	ldr	r3, [r0, #4]
    e206:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
}
    e208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_log_notify_backend_enabled();
    e20c:	f016 bd4c 	b.w	24ca8 <z_log_notify_backend_enabled>
    e210:	0002a6a0 	.word	0x0002a6a0
    e214:	0002c678 	.word	0x0002c678
    e218:	0002b549 	.word	0x0002b549
    e21c:	0002c640 	.word	0x0002c640

0000e220 <z_impl_z_log_msg_runtime_vcreate>:
#endif

void z_impl_z_log_msg_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    e220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e224:	b085      	sub	sp, #20
    e226:	af02      	add	r7, sp, #8
    e228:	4604      	mov	r4, r0
    e22a:	e9d7 a90e 	ldrd	sl, r9, [r7, #56]	; 0x38
    e22e:	460e      	mov	r6, r1
    e230:	4693      	mov	fp, r2
    e232:	4698      	mov	r8, r3
    e234:	6b3d      	ldr	r5, [r7, #48]	; 0x30
	int plen;

	if (fmt) {
    e236:	f1ba 0f00 	cmp.w	sl, #0
    e23a:	d015      	beq.n	e268 <z_impl_z_log_msg_runtime_vcreate+0x48>
		va_list ap2;

		va_copy(ap2, ap);
    e23c:	f8c7 9004 	str.w	r9, [r7, #4]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    e240:	f8cd 9000 	str.w	r9, [sp]
    e244:	2110      	movs	r1, #16
    e246:	4653      	mov	r3, sl
    e248:	2000      	movs	r0, #0
    e24a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e24c:	f7fe fa3a 	bl	c6c4 <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    e250:	1e01      	subs	r1, r0, #0
    e252:	da0a      	bge.n	e26a <z_impl_z_log_msg_runtime_vcreate+0x4a>
    e254:	491f      	ldr	r1, [pc, #124]	; (e2d4 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e256:	2368      	movs	r3, #104	; 0x68
    e258:	4a1f      	ldr	r2, [pc, #124]	; (e2d8 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e25a:	4820      	ldr	r0, [pc, #128]	; (e2dc <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e25c:	f016 fcab 	bl	24bb6 <assert_print>
    e260:	2168      	movs	r1, #104	; 0x68
		pkg = msg->data;
	}

	if (pkg && fmt) {
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
		__ASSERT_NO_MSG(plen >= 0);
    e262:	481d      	ldr	r0, [pc, #116]	; (e2d8 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e264:	f016 fca0 	bl	24ba8 <assert_post_action>
		plen = 0;
    e268:	4651      	mov	r1, sl
	struct log_msg_desc desc =
    e26a:	4a1d      	ldr	r2, [pc, #116]	; (e2e0 <z_impl_z_log_msg_runtime_vcreate+0xc0>)
    e26c:	f004 0407 	and.w	r4, r4, #7
    e270:	f00b 0b07 	and.w	fp, fp, #7
    e274:	00e4      	lsls	r4, r4, #3
    e276:	ea02 2241 	and.w	r2, r2, r1, lsl #9
    e27a:	ea44 148b 	orr.w	r4, r4, fp, lsl #6
    e27e:	4314      	orrs	r4, r2
    e280:	4a18      	ldr	r2, [pc, #96]	; (e2e4 <z_impl_z_log_msg_runtime_vcreate+0xc4>)
    e282:	ea02 42c5 	and.w	r2, r2, r5, lsl #19
	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    e286:	3517      	adds	r5, #23
    e288:	440d      	add	r5, r1
		msg = alloca(msg_wlen * sizeof(int));
    e28a:	f025 0507 	bic.w	r5, r5, #7
    e28e:	ebad 0d05 	sub.w	sp, sp, r5
	struct log_msg_desc desc =
    e292:	4314      	orrs	r4, r2
		msg = alloca(msg_wlen * sizeof(int));
    e294:	ad02      	add	r5, sp, #8
	if (pkg && fmt) {
    e296:	f1ba 0f00 	cmp.w	sl, #0
    e29a:	d011      	beq.n	e2c0 <z_impl_z_log_msg_runtime_vcreate+0xa0>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    e29c:	f8cd 9000 	str.w	r9, [sp]
    e2a0:	4653      	mov	r3, sl
    e2a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    e2a4:	f105 0010 	add.w	r0, r5, #16
    e2a8:	f7fe fa0c 	bl	c6c4 <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    e2ac:	2800      	cmp	r0, #0
    e2ae:	da07      	bge.n	e2c0 <z_impl_z_log_msg_runtime_vcreate+0xa0>
    e2b0:	4908      	ldr	r1, [pc, #32]	; (e2d4 <z_impl_z_log_msg_runtime_vcreate+0xb4>)
    e2b2:	2382      	movs	r3, #130	; 0x82
    e2b4:	4a08      	ldr	r2, [pc, #32]	; (e2d8 <z_impl_z_log_msg_runtime_vcreate+0xb8>)
    e2b6:	4809      	ldr	r0, [pc, #36]	; (e2dc <z_impl_z_log_msg_runtime_vcreate+0xbc>)
    e2b8:	f016 fc7d 	bl	24bb6 <assert_print>
    e2bc:	2182      	movs	r1, #130	; 0x82
    e2be:	e7d0      	b.n	e262 <z_impl_z_log_msg_runtime_vcreate+0x42>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg_finalize(msg, source, desc, data);
    e2c0:	4643      	mov	r3, r8
    e2c2:	4622      	mov	r2, r4
    e2c4:	4631      	mov	r1, r6
    e2c6:	4628      	mov	r0, r5
    e2c8:	f016 fcf1 	bl	24cae <z_log_msg_finalize>
	}
}
    e2cc:	370c      	adds	r7, #12
    e2ce:	46bd      	mov	sp, r7
    e2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e2d4:	0002c6c4 	.word	0x0002c6c4
    e2d8:	0002c698 	.word	0x0002c698
    e2dc:	0002b549 	.word	0x0002b549
    e2e0:	0007fe00 	.word	0x0007fe00
    e2e4:	7ff80000 	.word	0x7ff80000

0000e2e8 <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    e2e8:	b40e      	push	{r1, r2, r3}
    e2ea:	b503      	push	{r0, r1, lr}
    e2ec:	ab03      	add	r3, sp, #12
    e2ee:	f853 2b04 	ldr.w	r2, [r3], #4
    e2f2:	4601      	mov	r1, r0
	va_list args;
	int length = 0;

	va_start(args, fmt);
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e2f4:	4804      	ldr	r0, [pc, #16]	; (e308 <print_formatted+0x20>)
	va_start(args, fmt);
    e2f6:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    e2f8:	f016 fd1c 	bl	24d34 <cbvprintf>
	va_end(args);

	return length;
}
    e2fc:	b002      	add	sp, #8
    e2fe:	f85d eb04 	ldr.w	lr, [sp], #4
    e302:	b003      	add	sp, #12
    e304:	4770      	bx	lr
    e306:	bf00      	nop
    e308:	00024ce3 	.word	0x00024ce3

0000e30c <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    e30c:	06ca      	lsls	r2, r1, #27
    e30e:	d405      	bmi.n	e31c <newline_print+0x10>
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    e310:	068b      	lsls	r3, r1, #26
		print_formatted(ctx, "\n");
    e312:	bf4c      	ite	mi
    e314:	4902      	ldrmi	r1, [pc, #8]	; (e320 <newline_print+0x14>)
	} else {
		print_formatted(ctx, "\r\n");
    e316:	4903      	ldrpl	r1, [pc, #12]	; (e324 <newline_print+0x18>)
    e318:	f7ff bfe6 	b.w	e2e8 <print_formatted>
	}
}
    e31c:	4770      	bx	lr
    e31e:	bf00      	nop
    e320:	0002f10b 	.word	0x0002f10b
    e324:	0002bc2d 	.word	0x0002bc2d

0000e328 <log_output_process>:
			uint8_t level,
			const uint8_t *package,
			const uint8_t *data,
			size_t data_len,
			uint32_t flags)
{
    e328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e32c:	b089      	sub	sp, #36	; 0x24
    e32e:	469a      	mov	sl, r3
    e330:	e9dd 7313 	ldrd	r7, r3, [sp, #76]	; 0x4c
    e334:	f89d b048 	ldrb.w	fp, [sp, #72]	; 0x48
    e338:	9305      	str	r3, [sp, #20]
    e33a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    e33c:	4604      	mov	r4, r0
    e33e:	460d      	mov	r5, r1
    e340:	9e16      	ldr	r6, [sp, #88]	; 0x58
    e342:	9206      	str	r2, [sp, #24]
    e344:	9304      	str	r3, [sp, #16]
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;
	cbprintf_cb cb;

	if (!raw_string) {
    e346:	f1bb 0f00 	cmp.w	fp, #0
    e34a:	f000 8085 	beq.w	e458 <log_output_process+0x130>
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    e34e:	f006 0308 	and.w	r3, r6, #8
    e352:	9307      	str	r3, [sp, #28]
	const char *tag = IS_ENABLED(CONFIG_LOG) ? z_log_get_tag() : NULL;
    e354:	f016 fca9 	bl	24caa <z_log_get_tag>
	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    e358:	f006 0902 	and.w	r9, r6, #2
	if (tag) {
    e35c:	4602      	mov	r2, r0
    e35e:	2800      	cmp	r0, #0
    e360:	d049      	beq.n	e3f6 <log_output_process+0xce>
		length += print_formatted(output, "%s ", tag);
    e362:	4620      	mov	r0, r4
    e364:	498c      	ldr	r1, [pc, #560]	; (e598 <log_output_process+0x270>)
    e366:	f7ff ffbf 	bl	e2e8 <print_formatted>
    e36a:	4680      	mov	r8, r0
	if (stamp) {
    e36c:	f1b9 0f00 	cmp.w	r9, #0
    e370:	d008      	beq.n	e384 <log_output_process+0x5c>
	if (!format) {
    e372:	f016 0f44 	tst.w	r6, #68	; 0x44
    e376:	d140      	bne.n	e3fa <log_output_process+0xd2>
		length = print_formatted(output, "[%08lu] ", timestamp);
    e378:	462a      	mov	r2, r5
    e37a:	4620      	mov	r0, r4
    e37c:	4987      	ldr	r1, [pc, #540]	; (e59c <log_output_process+0x274>)
    e37e:	f7ff ffb3 	bl	e2e8 <print_formatted>
		length += timestamp_print(output, flags, timestamp);
    e382:	4480      	add	r8, r0
	if (color) {
    e384:	f006 0301 	and.w	r3, r6, #1
    e388:	b153      	cbz	r3, e3a0 <log_output_process+0x78>
		const char *log_color = start && (colors[level] != NULL) ?
    e38a:	4b85      	ldr	r3, [pc, #532]	; (e5a0 <log_output_process+0x278>)
		print_formatted(output, "%s", log_color);
    e38c:	4620      	mov	r0, r4
		const char *log_color = start && (colors[level] != NULL) ?
    e38e:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
		print_formatted(output, "%s", log_color);
    e392:	4b84      	ldr	r3, [pc, #528]	; (e5a4 <log_output_process+0x27c>)
    e394:	4984      	ldr	r1, [pc, #528]	; (e5a8 <log_output_process+0x280>)
    e396:	2a00      	cmp	r2, #0
    e398:	bf08      	it	eq
    e39a:	461a      	moveq	r2, r3
    e39c:	f7ff ffa4 	bl	e2e8 <print_formatted>
	if (level_on) {
    e3a0:	f006 0308 	and.w	r3, r6, #8
    e3a4:	2b00      	cmp	r3, #0
    e3a6:	d054      	beq.n	e452 <log_output_process+0x12a>
		total += print_formatted(output, "<%s> ", severity[level]);
    e3a8:	4b80      	ldr	r3, [pc, #512]	; (e5ac <log_output_process+0x284>)
    e3aa:	4620      	mov	r0, r4
    e3ac:	f853 202b 	ldr.w	r2, [r3, fp, lsl #2]
    e3b0:	497f      	ldr	r1, [pc, #508]	; (e5b0 <log_output_process+0x288>)
    e3b2:	f7ff ff99 	bl	e2e8 <print_formatted>
    e3b6:	4605      	mov	r5, r0
	if (domain) {
    e3b8:	9b06      	ldr	r3, [sp, #24]
    e3ba:	b12b      	cbz	r3, e3c8 <log_output_process+0xa0>
		total += print_formatted(output, "%s/", domain);
    e3bc:	461a      	mov	r2, r3
    e3be:	4620      	mov	r0, r4
    e3c0:	497c      	ldr	r1, [pc, #496]	; (e5b4 <log_output_process+0x28c>)
    e3c2:	f7ff ff91 	bl	e2e8 <print_formatted>
    e3c6:	4405      	add	r5, r0
	if (source) {
    e3c8:	f1ba 0f00 	cmp.w	sl, #0
    e3cc:	d005      	beq.n	e3da <log_output_process+0xb2>
		total += print_formatted(output,
    e3ce:	4652      	mov	r2, sl
    e3d0:	4620      	mov	r0, r4
    e3d2:	4979      	ldr	r1, [pc, #484]	; (e5b8 <log_output_process+0x290>)
    e3d4:	f7ff ff88 	bl	e2e8 <print_formatted>
    e3d8:	4405      	add	r5, r0
	length += ids_print(output, level_on, func_on, domain, source, level);
    e3da:	4445      	add	r5, r8
		 * appending <CR> to the new line character).
		 */
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
	}

	if (package) {
    e3dc:	2f00      	cmp	r7, #0
    e3de:	d149      	bne.n	e474 <log_output_process+0x14c>

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
	}

	if (data_len) {
    e3e0:	9b04      	ldr	r3, [sp, #16]
    e3e2:	2b00      	cmp	r3, #0
    e3e4:	d160      	bne.n	e4a8 <log_output_process+0x180>
	if (color) {
    e3e6:	07f3      	lsls	r3, r6, #31
    e3e8:	f100 80cf 	bmi.w	e58a <log_output_process+0x262>
	newline_print(output, flags);
    e3ec:	4631      	mov	r1, r6
    e3ee:	4620      	mov	r0, r4
    e3f0:	f7ff ff8c 	bl	e30c <newline_print>
}
    e3f4:	e0c3      	b.n	e57e <log_output_process+0x256>
	uint32_t length = 0U;
    e3f6:	4680      	mov	r8, r0
    e3f8:	e7b8      	b.n	e36c <log_output_process+0x44>
	} else if (freq != 0U) {
    e3fa:	4b70      	ldr	r3, [pc, #448]	; (e5bc <log_output_process+0x294>)
    e3fc:	6818      	ldr	r0, [r3, #0]
    e3fe:	2800      	cmp	r0, #0
    e400:	d0bf      	beq.n	e382 <log_output_process+0x5a>
		timestamp /= timestamp_div;
    e402:	4b6f      	ldr	r3, [pc, #444]	; (e5c0 <log_output_process+0x298>)
		ms = (remainder * 1000U) / freq;
    e404:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
		timestamp /= timestamp_div;
    e408:	681b      	ldr	r3, [r3, #0]
    e40a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
    e40e:	fbb5 f5f3 	udiv	r5, r5, r3
		total_seconds = timestamp / freq;
    e412:	fbb5 f3f0 	udiv	r3, r5, r0
		remainder = timestamp % freq;
    e416:	fb00 5513 	mls	r5, r0, r3, r5
		ms = (remainder * 1000U) / freq;
    e41a:	fb09 f505 	mul.w	r5, r9, r5
    e41e:	fbb3 f2f1 	udiv	r2, r3, r1
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e422:	fbb5 fef0 	udiv	lr, r5, r0
		mins = seconds / 60U;
    e426:	f04f 0c3c 	mov.w	ip, #60	; 0x3c
    e42a:	fb01 3112 	mls	r1, r1, r2, r3
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e42e:	fb00 551e 	mls	r5, r0, lr, r5
		mins = seconds / 60U;
    e432:	fbb1 f3fc 	udiv	r3, r1, ip
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    e436:	fb09 f505 	mul.w	r5, r9, r5
    e43a:	fbb5 f5f0 	udiv	r5, r5, r0
				length = print_formatted(output,
    e43e:	fb0c 1113 	mls	r1, ip, r3, r1
    e442:	4620      	mov	r0, r4
    e444:	9100      	str	r1, [sp, #0]
    e446:	e9cd e501 	strd	lr, r5, [sp, #4]
    e44a:	495e      	ldr	r1, [pc, #376]	; (e5c4 <log_output_process+0x29c>)
    e44c:	f7ff ff4c 	bl	e2e8 <print_formatted>
    e450:	e797      	b.n	e382 <log_output_process+0x5a>
	int total = 0;
    e452:	f006 0508 	and.w	r5, r6, #8
    e456:	e7af      	b.n	e3b8 <log_output_process+0x90>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e458:	f1ba 0f01 	cmp.w	sl, #1
    e45c:	d106      	bne.n	e46c <log_output_process+0x144>
	if (package) {
    e45e:	b9ef      	cbnz	r7, e49c <log_output_process+0x174>
	if (data_len) {
    e460:	9b04      	ldr	r3, [sp, #16]
    e462:	2b00      	cmp	r3, #0
    e464:	f000 808b 	beq.w	e57e <log_output_process+0x256>
		prefix_offset = 0;
    e468:	2500      	movs	r5, #0
    e46a:	e01d      	b.n	e4a8 <log_output_process+0x180>
	if (package) {
    e46c:	2f00      	cmp	r7, #0
    e46e:	d0f7      	beq.n	e460 <log_output_process+0x138>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e470:	4855      	ldr	r0, [pc, #340]	; (e5c8 <log_output_process+0x2a0>)
    e472:	e014      	b.n	e49e <log_output_process+0x176>
		cb = out_func;
    e474:	4855      	ldr	r0, [pc, #340]	; (e5cc <log_output_process+0x2a4>)
		return cbpprintf_external(out, cbvprintf_tagged_args,
					  ctx, packaged);
	}
#endif

	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    e476:	463b      	mov	r3, r7
    e478:	4622      	mov	r2, r4
    e47a:	4955      	ldr	r1, [pc, #340]	; (e5d0 <log_output_process+0x2a8>)
    e47c:	f016 f993 	bl	247a6 <cbpprintf_external>
		__ASSERT_NO_MSG(err >= 0);
    e480:	2800      	cmp	r0, #0
    e482:	da0e      	bge.n	e4a2 <log_output_process+0x17a>
    e484:	4953      	ldr	r1, [pc, #332]	; (e5d4 <log_output_process+0x2ac>)
    e486:	4854      	ldr	r0, [pc, #336]	; (e5d8 <log_output_process+0x2b0>)
    e488:	f44f 7300 	mov.w	r3, #512	; 0x200
    e48c:	4a53      	ldr	r2, [pc, #332]	; (e5dc <log_output_process+0x2b4>)
    e48e:	f016 fb92 	bl	24bb6 <assert_print>
    e492:	f44f 7100 	mov.w	r1, #512	; 0x200
    e496:	4851      	ldr	r0, [pc, #324]	; (e5dc <log_output_process+0x2b4>)
    e498:	f016 fb86 	bl	24ba8 <assert_post_action>
		cb = ((uintptr_t)source == 1) ? out_func : cr_out_func;
    e49c:	484b      	ldr	r0, [pc, #300]	; (e5cc <log_output_process+0x2a4>)
		prefix_offset = 0;
    e49e:	465d      	mov	r5, fp
    e4a0:	e7e9      	b.n	e476 <log_output_process+0x14e>
	if (data_len) {
    e4a2:	9b04      	ldr	r3, [sp, #16]
    e4a4:	2b00      	cmp	r3, #0
    e4a6:	d066      	beq.n	e576 <log_output_process+0x24e>
		print_formatted(output, " ");
    e4a8:	f8df 8134 	ldr.w	r8, [pc, #308]	; e5e0 <log_output_process+0x2b8>
			print_formatted(output, "%02x ", data[i]);
    e4ac:	f8df 9134 	ldr.w	r9, [pc, #308]	; e5e4 <log_output_process+0x2bc>
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e4b0:	9f04      	ldr	r7, [sp, #16]
	newline_print(output, flags);
    e4b2:	4631      	mov	r1, r6
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e4b4:	2f10      	cmp	r7, #16
	newline_print(output, flags);
    e4b6:	4620      	mov	r0, r4
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    e4b8:	bf28      	it	cs
    e4ba:	2710      	movcs	r7, #16
	for (int i = 0; i < prefix_offset; i++) {
    e4bc:	f04f 0a00 	mov.w	sl, #0
	newline_print(output, flags);
    e4c0:	f7ff ff24 	bl	e30c <newline_print>
	for (int i = 0; i < prefix_offset; i++) {
    e4c4:	4555      	cmp	r5, sl
    e4c6:	dc43      	bgt.n	e550 <log_output_process+0x228>
			print_formatted(output, "%02x ", data[i]);
    e4c8:	9b05      	ldr	r3, [sp, #20]
    e4ca:	4649      	mov	r1, r9
    e4cc:	4620      	mov	r0, r4
    e4ce:	781a      	ldrb	r2, [r3, #0]
    e4d0:	f7ff ff0a 	bl	e2e8 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e4d4:	f04f 0a01 	mov.w	sl, #1
		if (i > 0 && !(i % 8)) {
    e4d8:	f01a 0f07 	tst.w	sl, #7
    e4dc:	d103      	bne.n	e4e6 <log_output_process+0x1be>
			print_formatted(output, " ");
    e4de:	4641      	mov	r1, r8
    e4e0:	4620      	mov	r0, r4
    e4e2:	f7ff ff01 	bl	e2e8 <print_formatted>
		if (i < length) {
    e4e6:	4557      	cmp	r7, sl
    e4e8:	d939      	bls.n	e55e <log_output_process+0x236>
			print_formatted(output, "%02x ", data[i]);
    e4ea:	9b05      	ldr	r3, [sp, #20]
    e4ec:	4649      	mov	r1, r9
    e4ee:	4620      	mov	r0, r4
    e4f0:	f813 200a 	ldrb.w	r2, [r3, sl]
    e4f4:	f7ff fef8 	bl	e2e8 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e4f8:	f10a 0a01 	add.w	sl, sl, #1
    e4fc:	f1ba 0f10 	cmp.w	sl, #16
    e500:	d1ea      	bne.n	e4d8 <log_output_process+0x1b0>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e502:	f04f 0a00 	mov.w	sl, #0
	print_formatted(output, "|");
    e506:	4620      	mov	r0, r4
    e508:	4937      	ldr	r1, [pc, #220]	; (e5e8 <log_output_process+0x2c0>)
    e50a:	f7ff feed 	bl	e2e8 <print_formatted>
		if (i < length) {
    e50e:	4652      	mov	r2, sl
			unsigned char c = (unsigned char)data[i];
    e510:	9b05      	ldr	r3, [sp, #20]
			print_formatted(output, "%c",
    e512:	4620      	mov	r0, r4
			unsigned char c = (unsigned char)data[i];
    e514:	5c9a      	ldrb	r2, [r3, r2]
			print_formatted(output, "%c",
    e516:	4b35      	ldr	r3, [pc, #212]	; (e5ec <log_output_process+0x2c4>)
    e518:	5c99      	ldrb	r1, [r3, r2]
    e51a:	f011 0f97 	tst.w	r1, #151	; 0x97
    e51e:	bf08      	it	eq
    e520:	222e      	moveq	r2, #46	; 0x2e
    e522:	4933      	ldr	r1, [pc, #204]	; (e5f0 <log_output_process+0x2c8>)
    e524:	f7ff fee0 	bl	e2e8 <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    e528:	f10a 0a01 	add.w	sl, sl, #1
    e52c:	f1ba 0f10 	cmp.w	sl, #16
    e530:	d01a      	beq.n	e568 <log_output_process+0x240>
		if (i > 0 && !(i % 8)) {
    e532:	f01a 0f07 	tst.w	sl, #7
    e536:	d103      	bne.n	e540 <log_output_process+0x218>
			print_formatted(output, " ");
    e538:	4641      	mov	r1, r8
    e53a:	4620      	mov	r0, r4
    e53c:	f7ff fed4 	bl	e2e8 <print_formatted>
		if (i < length) {
    e540:	4557      	cmp	r7, sl
    e542:	4652      	mov	r2, sl
    e544:	d8e4      	bhi.n	e510 <log_output_process+0x1e8>
			print_formatted(output, " ");
    e546:	4641      	mov	r1, r8
    e548:	4620      	mov	r0, r4
    e54a:	f7ff fecd 	bl	e2e8 <print_formatted>
    e54e:	e7eb      	b.n	e528 <log_output_process+0x200>
		print_formatted(output, " ");
    e550:	4641      	mov	r1, r8
    e552:	4620      	mov	r0, r4
    e554:	f7ff fec8 	bl	e2e8 <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    e558:	f10a 0a01 	add.w	sl, sl, #1
    e55c:	e7b2      	b.n	e4c4 <log_output_process+0x19c>
			print_formatted(output, "   ");
    e55e:	4620      	mov	r0, r4
    e560:	4924      	ldr	r1, [pc, #144]	; (e5f4 <log_output_process+0x2cc>)
    e562:	f7ff fec1 	bl	e2e8 <print_formatted>
    e566:	e7c7      	b.n	e4f8 <log_output_process+0x1d0>
		data += length;
    e568:	9b05      	ldr	r3, [sp, #20]
    e56a:	443b      	add	r3, r7
    e56c:	9305      	str	r3, [sp, #20]
	} while (len);
    e56e:	9b04      	ldr	r3, [sp, #16]
    e570:	1bdb      	subs	r3, r3, r7
    e572:	9304      	str	r3, [sp, #16]
    e574:	d19c      	bne.n	e4b0 <log_output_process+0x188>
		log_msg_hexdump(output, (uint8_t *)data, data_len, prefix_offset, flags);
	}

	if (!raw_string) {
    e576:	f1bb 0f00 	cmp.w	fp, #0
    e57a:	f47f af34 	bne.w	e3e6 <log_output_process+0xbe>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    e57e:	4620      	mov	r0, r4
}
    e580:	b009      	add	sp, #36	; 0x24
    e582:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	log_output_flush(output);
    e586:	f016 bbdc 	b.w	24d42 <log_output_flush>
		print_formatted(output, "%s", log_color);
    e58a:	4620      	mov	r0, r4
    e58c:	4a05      	ldr	r2, [pc, #20]	; (e5a4 <log_output_process+0x27c>)
    e58e:	4906      	ldr	r1, [pc, #24]	; (e5a8 <log_output_process+0x280>)
    e590:	f7ff feaa 	bl	e2e8 <print_formatted>
}
    e594:	e72a      	b.n	e3ec <log_output_process+0xc4>
    e596:	bf00      	nop
    e598:	0002c6d3 	.word	0x0002c6d3
    e59c:	0002c6d7 	.word	0x0002c6d7
    e5a0:	0002ab84 	.word	0x0002ab84
    e5a4:	0002c6ce 	.word	0x0002c6ce
    e5a8:	0002b714 	.word	0x0002b714
    e5ac:	0002ab98 	.word	0x0002ab98
    e5b0:	0002c6fc 	.word	0x0002c6fc
    e5b4:	0002c702 	.word	0x0002c702
    e5b8:	0002c706 	.word	0x0002c706
    e5bc:	20020ec8 	.word	0x20020ec8
    e5c0:	20020ec4 	.word	0x20020ec4
    e5c4:	0002c6e0 	.word	0x0002c6e0
    e5c8:	00024cff 	.word	0x00024cff
    e5cc:	00024ce3 	.word	0x00024ce3
    e5d0:	00024d35 	.word	0x00024d35
    e5d4:	0002c73a 	.word	0x0002c73a
    e5d8:	0002b549 	.word	0x0002b549
    e5dc:	0002c70b 	.word	0x0002c70b
    e5e0:	00030289 	.word	0x00030289
    e5e4:	0002c743 	.word	0x0002c743
    e5e8:	0002c749 	.word	0x0002c749
    e5ec:	00030dc9 	.word	0x00030dc9
    e5f0:	0002c74b 	.word	0x0002c74b
    e5f4:	00030287 	.word	0x00030287

0000e5f8 <log_output_msg_process>:

void log_output_msg_process(const struct log_output *output,
			    struct log_msg *msg, uint32_t flags)
{
    e5f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 *
 * @return Log level.
 */
static inline uint8_t log_msg_get_level(struct log_msg *msg)
{
	return msg->hdr.desc.level;
    e5fc:	880f      	ldrh	r7, [r1, #0]
 *
 * @return Pointer to the source data.
 */
static inline const void *log_msg_get_source(struct log_msg *msg)
{
	return msg->hdr.source;
    e5fe:	684b      	ldr	r3, [r1, #4]
    e600:	4605      	mov	r5, r0
    e602:	460c      	mov	r4, r1
    e604:	4690      	mov	r8, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg_get_timestamp(struct log_msg *msg)
{
	return msg->hdr.timestamp;
    e606:	688e      	ldr	r6, [r1, #8]
    e608:	b086      	sub	sp, #24
	return msg->hdr.desc.level;
    e60a:	f3c7 1782 	ubfx	r7, r7, #6, #3
		/* Remote domain is converting source pointer to ID */
		source_id = (int16_t)(uintptr_t)log_msg_get_source(msg);
	} else {
		void *source = (void *)log_msg_get_source(msg);

		if (source != NULL) {
    e60e:	b15b      	cbz	r3, e628 <log_output_msg_process+0x30>
    e610:	4a13      	ldr	r2, [pc, #76]	; (e660 <log_output_msg_process+0x68>)
    e612:	1a9b      	subs	r3, r3, r2
			source_id = IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
    e614:	f343 01cf 	sbfx	r1, r3, #3, #16
		} else {
			source_id = -1;
		}
	}

	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e618:	2900      	cmp	r1, #0
    e61a:	db1f      	blt.n	e65c <log_output_msg_process+0x64>
	return msg->hdr.desc.domain;
    e61c:	7820      	ldrb	r0, [r4, #0]
    e61e:	f3c0 00c2 	ubfx	r0, r0, #3, #3
    e622:	f7ff fdc9 	bl	e1b8 <log_source_name_get>
    e626:	4603      	mov	r3, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg_get_package(struct log_msg *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    e628:	4621      	mov	r1, r4
    e62a:	f851 2b10 	ldr.w	r2, [r1], #16
	*len = msg->hdr.desc.data_len;
    e62e:	8860      	ldrh	r0, [r4, #2]
	*len = msg->hdr.desc.package_len;
    e630:	f3c2 2249 	ubfx	r2, r2, #9, #10
	size_t plen, dlen;
	uint8_t *package = log_msg_get_package(msg, &plen);
	uint8_t *data = log_msg_get_data(msg, &dlen);

	log_output_process(output, timestamp, NULL, sname, level,
    e634:	2a00      	cmp	r2, #0
	return msg->data + msg->hdr.desc.package_len;
    e636:	eb01 0402 	add.w	r4, r1, r2
    e63a:	bf08      	it	eq
    e63c:	2100      	moveq	r1, #0
	*len = msg->hdr.desc.data_len;
    e63e:	f3c0 00cb 	ubfx	r0, r0, #3, #12
    e642:	e9cd 0803 	strd	r0, r8, [sp, #12]
    e646:	e9cd 1401 	strd	r1, r4, [sp, #4]
    e64a:	2200      	movs	r2, #0
    e64c:	4631      	mov	r1, r6
    e64e:	4628      	mov	r0, r5
    e650:	9700      	str	r7, [sp, #0]
    e652:	f7ff fe69 	bl	e328 <log_output_process>
			   plen > 0 ? package : NULL, data, dlen, flags);
}
    e656:	b006      	add	sp, #24
    e658:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	const char *sname = source_id >= 0 ? log_source_name_get(domain_id, source_id) : NULL;
    e65c:	2300      	movs	r3, #0
    e65e:	e7e3      	b.n	e628 <log_output_msg_process+0x30>
    e660:	0002a548 	.word	0x0002a548

0000e664 <log_output_timestamp_freq_set>:
{
	timestamp_div = 1U;
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    e664:	2100      	movs	r1, #0
    e666:	2301      	movs	r3, #1
    e668:	4a06      	ldr	r2, [pc, #24]	; (e684 <log_output_timestamp_freq_set+0x20>)
    e66a:	4290      	cmp	r0, r2
    e66c:	d806      	bhi.n	e67c <log_output_timestamp_freq_set+0x18>
    e66e:	4a06      	ldr	r2, [pc, #24]	; (e688 <log_output_timestamp_freq_set+0x24>)
    e670:	b901      	cbnz	r1, e674 <log_output_timestamp_freq_set+0x10>
	timestamp_div = 1U;
    e672:	2301      	movs	r3, #1
    e674:	6013      	str	r3, [r2, #0]
		frequency /= 2U;
		timestamp_div *= 2U;
	}

	freq = frequency;
    e676:	4b05      	ldr	r3, [pc, #20]	; (e68c <log_output_timestamp_freq_set+0x28>)
    e678:	6018      	str	r0, [r3, #0]
}
    e67a:	4770      	bx	lr
		timestamp_div *= 2U;
    e67c:	2101      	movs	r1, #1
		frequency /= 2U;
    e67e:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    e680:	005b      	lsls	r3, r3, #1
    e682:	e7f2      	b.n	e66a <log_output_timestamp_freq_set+0x6>
    e684:	000f4240 	.word	0x000f4240
    e688:	20020ec4 	.word	0x20020ec4
    e68c:	20020ec8 	.word	0x20020ec8

0000e690 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    e690:	2201      	movs	r2, #1
    e692:	4b01      	ldr	r3, [pc, #4]	; (e698 <log_backend_rtt_init+0x8>)
    e694:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
}
    e696:	4770      	bx	lr
    e698:	20021cdb 	.word	0x20021cdb

0000e69c <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    e69c:	4b01      	ldr	r3, [pc, #4]	; (e6a4 <format_set+0x8>)
	return 0;
}
    e69e:	2000      	movs	r0, #0
	log_format_current = log_type;
    e6a0:	6019      	str	r1, [r3, #0]
}
    e6a2:	4770      	bx	lr
    e6a4:	20020ee0 	.word	0x20020ee0

0000e6a8 <panic>:
	panic_mode = true;
    e6a8:	2201      	movs	r2, #1
    e6aa:	4b02      	ldr	r3, [pc, #8]	; (e6b4 <panic+0xc>)
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    e6ac:	4802      	ldr	r0, [pc, #8]	; (e6b8 <panic+0x10>)
    e6ae:	701a      	strb	r2, [r3, #0]
    e6b0:	f016 bb47 	b.w	24d42 <log_output_flush>
    e6b4:	20021cdc 	.word	0x20021cdc
    e6b8:	0002abc8 	.word	0x0002abc8

0000e6bc <process>:
{
    e6bc:	b510      	push	{r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e6be:	4b06      	ldr	r3, [pc, #24]	; (e6d8 <process+0x1c>)
{
    e6c0:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e6c2:	6818      	ldr	r0, [r3, #0]
    e6c4:	f7ff fcd4 	bl	e070 <log_format_func_t_get>
	log_output_func(&log_output_rtt, &msg->log, flags);
    e6c8:	4621      	mov	r1, r4
}
    e6ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    e6ce:	4603      	mov	r3, r0
	log_output_func(&log_output_rtt, &msg->log, flags);
    e6d0:	220f      	movs	r2, #15
    e6d2:	4802      	ldr	r0, [pc, #8]	; (e6dc <process+0x20>)
    e6d4:	4718      	bx	r3
    e6d6:	bf00      	nop
    e6d8:	20020ee0 	.word	0x20020ee0
    e6dc:	0002abc8 	.word	0x0002abc8

0000e6e0 <data_out_block_mode>:
{
    e6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e6e2:	4607      	mov	r7, r0
    e6e4:	460e      	mov	r6, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    e6e6:	2404      	movs	r4, #4
    e6e8:	4d17      	ldr	r5, [pc, #92]	; (e748 <data_out_block_mode+0x68>)
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    e6ea:	4632      	mov	r2, r6
    e6ec:	4639      	mov	r1, r7
    e6ee:	2000      	movs	r0, #0
    e6f0:	f010 fb58 	bl	1eda4 <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    e6f4:	b1c8      	cbz	r0, e72a <data_out_block_mode+0x4a>
	host_present = true;
    e6f6:	2301      	movs	r3, #1
    e6f8:	702b      	strb	r3, [r5, #0]
	return panic_mode;
    e6fa:	4b14      	ldr	r3, [pc, #80]	; (e74c <data_out_block_mode+0x6c>)
	if (is_panic_mode()) {
    e6fc:	781b      	ldrb	r3, [r3, #0]
    e6fe:	b92b      	cbnz	r3, e70c <data_out_block_mode+0x2c>
}
    e700:	4630      	mov	r0, r6
    e702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (retry_cnt == 0) {
    e704:	b95c      	cbnz	r4, e71e <data_out_block_mode+0x3e>
		host_present = false;
    e706:	702c      	strb	r4, [r5, #0]
    e708:	f04f 34ff 	mov.w	r4, #4294967295
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    e70c:	2000      	movs	r0, #0
    e70e:	f010 fb91 	bl	1ee34 <SEGGER_RTT_HasDataUp>
    e712:	2800      	cmp	r0, #0
    e714:	d0f4      	beq.n	e700 <data_out_block_mode+0x20>
    e716:	782b      	ldrb	r3, [r5, #0]
    e718:	2b00      	cmp	r3, #0
    e71a:	d1f3      	bne.n	e704 <data_out_block_mode+0x24>
    e71c:	e7f0      	b.n	e700 <data_out_block_mode+0x20>
			on_failed_write(retry_cnt--);
    e71e:	3c01      	subs	r4, #1
	z_impl_k_busy_wait(usec_to_wait);
    e720:	f241 3088 	movw	r0, #5000	; 0x1388
    e724:	f01a fea4 	bl	29470 <z_impl_k_busy_wait>
}
    e728:	e7f0      	b.n	e70c <data_out_block_mode+0x2c>
		} else if (host_present) {
    e72a:	782b      	ldrb	r3, [r5, #0]
    e72c:	b113      	cbz	r3, e734 <data_out_block_mode+0x54>
	if (retry_cnt == 0) {
    e72e:	3c01      	subs	r4, #1
    e730:	d104      	bne.n	e73c <data_out_block_mode+0x5c>
		host_present = false;
    e732:	702c      	strb	r4, [r5, #0]
	} while ((ret == 0) && host_present);
    e734:	782b      	ldrb	r3, [r5, #0]
    e736:	2b00      	cmp	r3, #0
    e738:	d1d7      	bne.n	e6ea <data_out_block_mode+0xa>
    e73a:	e7e1      	b.n	e700 <data_out_block_mode+0x20>
	z_impl_k_busy_wait(usec_to_wait);
    e73c:	f241 3088 	movw	r0, #5000	; 0x1388
    e740:	f01a fe96 	bl	29470 <z_impl_k_busy_wait>
    e744:	e7f6      	b.n	e734 <data_out_block_mode+0x54>
    e746:	bf00      	nop
    e748:	20021cdb 	.word	0x20021cdb
    e74c:	20021cdc 	.word	0x20021cdc

0000e750 <nvs_flash_erase_sector>:

/* erase a sector and verify erase was OK.
 * return 0 if OK, errorcode on error.
 */
static int nvs_flash_erase_sector(struct nvs_fs *fs, uint32_t addr)
{
    e750:	b570      	push	{r4, r5, r6, lr}
	off_t offset;

	addr &= ADDR_SECT_MASK;

	offset = fs->offset;
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e752:	8983      	ldrh	r3, [r0, #12]
    e754:	6805      	ldr	r5, [r0, #0]
	addr &= ADDR_SECT_MASK;
    e756:	0c0e      	lsrs	r6, r1, #16
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
    e758:	0c09      	lsrs	r1, r1, #16
    e75a:	fb03 5501 	mla	r5, r3, r1, r5
{
    e75e:	b086      	sub	sp, #24

	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e760:	e9cd 5304 	strd	r5, r3, [sp, #16]
    e764:	4b11      	ldr	r3, [pc, #68]	; (e7ac <nvs_flash_erase_sector+0x5c>)
    e766:	2208      	movs	r2, #8
    e768:	9303      	str	r3, [sp, #12]
    e76a:	4b11      	ldr	r3, [pc, #68]	; (e7b0 <nvs_flash_erase_sector+0x60>)
{
    e76c:	4604      	mov	r4, r0
	LOG_DBG("Erasing flash at %lx, len %d", (long int) offset,
    e76e:	9302      	str	r3, [sp, #8]
    e770:	2300      	movs	r3, #0
    e772:	4910      	ldr	r1, [pc, #64]	; (e7b4 <nvs_flash_erase_sector+0x64>)
    e774:	4618      	mov	r0, r3
    e776:	e9cd 3200 	strd	r3, r2, [sp]
    e77a:	2204      	movs	r2, #4
    e77c:	f016 fb61 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
	addr &= ADDR_SECT_MASK;
    e780:	0436      	lsls	r6, r6, #16
		fs->sector_size);

#ifdef CONFIG_NVS_LOOKUP_CACHE
	nvs_lookup_cache_invalidate(fs, addr >> ADDR_SECT_SHIFT);
#endif
	rc = flash_erase(fs->flash_device, offset, fs->sector_size);
    e782:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    e784:	89a2      	ldrh	r2, [r4, #12]
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;
	int rc;

	rc = api->erase(dev, offset, size);
    e786:	6883      	ldr	r3, [r0, #8]
    e788:	4629      	mov	r1, r5
    e78a:	689b      	ldr	r3, [r3, #8]
    e78c:	4798      	blx	r3

	if (rc) {
    e78e:	b950      	cbnz	r0, e7a6 <nvs_flash_erase_sector+0x56>
		return rc;
	}

	if (nvs_flash_cmp_const(fs, addr, fs->flash_parameters->erase_value,
    e790:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    e792:	4631      	mov	r1, r6
    e794:	4620      	mov	r0, r4
    e796:	89a3      	ldrh	r3, [r4, #12]
    e798:	7912      	ldrb	r2, [r2, #4]
    e79a:	f016 fb2d 	bl	24df8 <nvs_flash_cmp_const>
			fs->sector_size)) {
		rc = -ENXIO;
    e79e:	2800      	cmp	r0, #0
    e7a0:	bf18      	it	ne
    e7a2:	f06f 0005 	mvnne.w	r0, #5
	}

	return rc;
}
    e7a6:	b006      	add	sp, #24
    e7a8:	bd70      	pop	{r4, r5, r6, pc}
    e7aa:	bf00      	nop
    e7ac:	0002c941 	.word	0x0002c941
    e7b0:	0002c77e 	.word	0x0002c77e
    e7b4:	0002a620 	.word	0x0002a620

0000e7b8 <nvs_recover_last_ate>:
 *
 * addr should point to the faulty closing ate and will be updated to the last
 * valid ate. If no valid ate is found it will be left untouched.
 */
static int nvs_recover_last_ate(struct nvs_fs *fs, uint32_t *addr)
{
    e7b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	uint32_t data_end_addr, ate_end_addr;
	struct nvs_ate end_ate;
	size_t ate_size;
	int rc;

	LOG_DBG("Recovering last ate from sector %d",
    e7bc:	884b      	ldrh	r3, [r1, #2]
{
    e7be:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Recovering last ate from sector %d",
    e7c0:	9304      	str	r3, [sp, #16]
    e7c2:	4b1d      	ldr	r3, [pc, #116]	; (e838 <nvs_recover_last_ate+0x80>)
    e7c4:	2408      	movs	r4, #8
    e7c6:	9303      	str	r3, [sp, #12]
    e7c8:	4b1c      	ldr	r3, [pc, #112]	; (e83c <nvs_recover_last_ate+0x84>)
{
    e7ca:	4607      	mov	r7, r0
	LOG_DBG("Recovering last ate from sector %d",
    e7cc:	9302      	str	r3, [sp, #8]
    e7ce:	2300      	movs	r3, #0
{
    e7d0:	460d      	mov	r5, r1
	LOG_DBG("Recovering last ate from sector %d",
    e7d2:	4618      	mov	r0, r3
    e7d4:	e9cd 3400 	strd	r3, r4, [sp]
    e7d8:	4919      	ldr	r1, [pc, #100]	; (e840 <nvs_recover_last_ate+0x88>)
    e7da:	2204      	movs	r2, #4
    e7dc:	f016 fb31 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
		(*addr >> ADDR_SECT_SHIFT));

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e7e0:	4621      	mov	r1, r4
    e7e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    e7e4:	f016 fb3d 	bl	24e62 <nvs_al_size.isra.0>
    e7e8:	4680      	mov	r8, r0

	*addr -= ate_size;
    e7ea:	682c      	ldr	r4, [r5, #0]
	ate_end_addr = *addr;
	data_end_addr = *addr & ADDR_SECT_MASK;
    e7ec:	f8df 9054 	ldr.w	r9, [pc, #84]	; e844 <nvs_recover_last_ate+0x8c>
	*addr -= ate_size;
    e7f0:	1a24      	subs	r4, r4, r0
    e7f2:	602c      	str	r4, [r5, #0]
	data_end_addr = *addr & ADDR_SECT_MASK;
    e7f4:	ea04 0609 	and.w	r6, r4, r9
	while (ate_end_addr > data_end_addr) {
    e7f8:	42b4      	cmp	r4, r6
    e7fa:	d803      	bhi.n	e804 <nvs_recover_last_ate+0x4c>
			*addr = ate_end_addr;
		}
		ate_end_addr -= ate_size;
	}

	return 0;
    e7fc:	2000      	movs	r0, #0
}
    e7fe:	b009      	add	sp, #36	; 0x24
    e800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e804:	2308      	movs	r3, #8
    e806:	4621      	mov	r1, r4
    e808:	4638      	mov	r0, r7
    e80a:	aa06      	add	r2, sp, #24
    e80c:	f016 faa6 	bl	24d5c <nvs_flash_rd>
		if (rc) {
    e810:	2800      	cmp	r0, #0
    e812:	d1f4      	bne.n	e7fe <nvs_recover_last_ate+0x46>
		if (nvs_ate_valid(fs, &end_ate)) {
    e814:	4638      	mov	r0, r7
    e816:	a906      	add	r1, sp, #24
    e818:	f016 fb2d 	bl	24e76 <nvs_ate_valid>
    e81c:	b140      	cbz	r0, e830 <nvs_recover_last_ate+0x78>
			data_end_addr += end_ate.offset + end_ate.len;
    e81e:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    e822:	f8bd 201c 	ldrh.w	r2, [sp, #28]
			data_end_addr &= ADDR_SECT_MASK;
    e826:	ea06 0609 	and.w	r6, r6, r9
			data_end_addr += end_ate.offset + end_ate.len;
    e82a:	4413      	add	r3, r2
    e82c:	441e      	add	r6, r3
			*addr = ate_end_addr;
    e82e:	602c      	str	r4, [r5, #0]
		ate_end_addr -= ate_size;
    e830:	eba4 0408 	sub.w	r4, r4, r8
    e834:	e7e0      	b.n	e7f8 <nvs_recover_last_ate+0x40>
    e836:	bf00      	nop
    e838:	0002c92c 	.word	0x0002c92c
    e83c:	0002c79f 	.word	0x0002c79f
    e840:	0002a620 	.word	0x0002a620
    e844:	ffff0000 	.word	0xffff0000

0000e848 <nvs_add_gc_done_ate>:

	return 0;
}

static int nvs_add_gc_done_ate(struct nvs_fs *fs)
{
    e848:	b530      	push	{r4, r5, lr}
	struct nvs_ate gc_done_ate;

	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e84a:	8883      	ldrh	r3, [r0, #4]
{
    e84c:	b089      	sub	sp, #36	; 0x24
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e84e:	9304      	str	r3, [sp, #16]
    e850:	4b10      	ldr	r3, [pc, #64]	; (e894 <nvs_add_gc_done_ate+0x4c>)
    e852:	2500      	movs	r5, #0
    e854:	9303      	str	r3, [sp, #12]
    e856:	4b10      	ldr	r3, [pc, #64]	; (e898 <nvs_add_gc_done_ate+0x50>)
{
    e858:	4604      	mov	r4, r0
	LOG_DBG("Adding gc done ate at %x", fs->ate_wra & ADDR_OFFS_MASK);
    e85a:	9302      	str	r3, [sp, #8]
    e85c:	2308      	movs	r3, #8
    e85e:	2204      	movs	r2, #4
    e860:	4628      	mov	r0, r5
    e862:	e9cd 5300 	strd	r5, r3, [sp]
    e866:	490d      	ldr	r1, [pc, #52]	; (e89c <nvs_add_gc_done_ate+0x54>)
    e868:	462b      	mov	r3, r5
    e86a:	f016 faea 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
	gc_done_ate.id = 0xffff;
    e86e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    e872:	f8ad 3018 	strh.w	r3, [sp, #24]
	gc_done_ate.len = 0U;
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e876:	68a3      	ldr	r3, [r4, #8]
	nvs_ate_crc8_update(&gc_done_ate);
    e878:	a806      	add	r0, sp, #24
	gc_done_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e87a:	f8ad 301a 	strh.w	r3, [sp, #26]
	gc_done_ate.len = 0U;
    e87e:	f8ad 501c 	strh.w	r5, [sp, #28]
	nvs_ate_crc8_update(&gc_done_ate);
    e882:	f016 fab0 	bl	24de6 <nvs_ate_crc8_update>

	return nvs_flash_ate_wrt(fs, &gc_done_ate);
    e886:	4620      	mov	r0, r4
    e888:	a906      	add	r1, sp, #24
    e88a:	f016 fbb0 	bl	24fee <nvs_flash_ate_wrt>
}
    e88e:	b009      	add	sp, #36	; 0x24
    e890:	bd30      	pop	{r4, r5, pc}
    e892:	bf00      	nop
    e894:	0002c911 	.word	0x0002c911
    e898:	0002c7c6 	.word	0x0002c7c6
    e89c:	0002a620 	.word	0x0002a620

0000e8a0 <nvs_gc>:
/* garbage collection: the address ate_wra has been updated to the new sector
 * that has just been started. The data to gc is in the sector after this new
 * sector.
 */
static int nvs_gc(struct nvs_fs *fs)
{
    e8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	struct nvs_ate close_ate, gc_ate, wlk_ate;
	uint32_t sec_addr, gc_addr, gc_prev_addr, wlk_addr, wlk_prev_addr,
	      data_addr, stop_addr;
	size_t ate_size;

	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e8a4:	2108      	movs	r1, #8
{
    e8a6:	b09b      	sub	sp, #108	; 0x6c
    e8a8:	4604      	mov	r4, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    e8aa:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    e8ac:	f016 fad9 	bl	24e62 <nvs_al_size.isra.0>
    e8b0:	4605      	mov	r5, r0

	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e8b2:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &sec_addr);
    e8b4:	4620      	mov	r0, r4
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e8b6:	0c1b      	lsrs	r3, r3, #16
    e8b8:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &sec_addr);
    e8ba:	a909      	add	r1, sp, #36	; 0x24
	sec_addr = (fs->ate_wra & ADDR_SECT_MASK);
    e8bc:	9309      	str	r3, [sp, #36]	; 0x24
	nvs_sector_advance(fs, &sec_addr);
    e8be:	f016 fa5b 	bl	24d78 <nvs_sector_advance>
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e8c2:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
    e8c6:	89a6      	ldrh	r6, [r4, #12]
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e8c8:	aa0c      	add	r2, sp, #48	; 0x30
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e8ca:	445e      	add	r6, fp
    e8cc:	1b76      	subs	r6, r6, r5
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e8ce:	2308      	movs	r3, #8
    e8d0:	4631      	mov	r1, r6
    e8d2:	4620      	mov	r0, r4
	gc_addr = sec_addr + fs->sector_size - ate_size;
    e8d4:	960a      	str	r6, [sp, #40]	; 0x28
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    e8d6:	f016 fa41 	bl	24d5c <nvs_flash_rd>

	/* if the sector is not closed don't do gc */
	rc = nvs_flash_ate_rd(fs, gc_addr, &close_ate);
	if (rc < 0) {
    e8da:	1e02      	subs	r2, r0, #0
    e8dc:	f2c0 80bb 	blt.w	ea56 <nvs_gc+0x1b6>
		/* flash error */
		return rc;
	}

	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
    e8e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    e8e2:	aa0c      	add	r2, sp, #48	; 0x30
    e8e4:	7919      	ldrb	r1, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    e8e6:	2300      	movs	r3, #0
		if (data8[i] != value) {
    e8e8:	f812 0b01 	ldrb.w	r0, [r2], #1
    e8ec:	4281      	cmp	r1, r0
    e8ee:	f040 80a1 	bne.w	ea34 <nvs_gc+0x194>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    e8f2:	3301      	adds	r3, #1
    e8f4:	2b08      	cmp	r3, #8
    e8f6:	d1f7      	bne.n	e8e8 <nvs_gc+0x48>
	 * gc done ate to the sector. In the field we might have nvs systems
	 * that do not have sufficient space to add this ate, so for these
	 * situations avoid adding the gc done ate.
	 */

	if (fs->ate_wra >= (fs->data_wra + ate_size)) {
    e8f8:	68a3      	ldr	r3, [r4, #8]
    e8fa:	6862      	ldr	r2, [r4, #4]
    e8fc:	442b      	add	r3, r5
    e8fe:	429a      	cmp	r2, r3
    e900:	f080 8090 	bcs.w	ea24 <nvs_gc+0x184>
			return rc;
		}
	}

	/* Erase the gc'ed sector */
	rc = nvs_flash_erase_sector(fs, sec_addr);
    e904:	4659      	mov	r1, fp
    e906:	4620      	mov	r0, r4
    e908:	f7ff ff22 	bl	e750 <nvs_flash_erase_sector>
    e90c:	4602      	mov	r2, r0
	if (rc) {
    e90e:	e0a2      	b.n	ea56 <nvs_gc+0x1b6>
		gc_addr += close_ate.offset;
    e910:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
		gc_addr &= ADDR_SECT_MASK;
    e914:	0c36      	lsrs	r6, r6, #16
    e916:	0436      	lsls	r6, r6, #16
		gc_addr += close_ate.offset;
    e918:	441e      	add	r6, r3
    e91a:	960a      	str	r6, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    e91c:	aa0e      	add	r2, sp, #56	; 0x38
    e91e:	4620      	mov	r0, r4
    e920:	a90a      	add	r1, sp, #40	; 0x28
		gc_prev_addr = gc_addr;
    e922:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
		rc = nvs_prev_ate(fs, &gc_addr, &gc_ate);
    e926:	f016 fade 	bl	24ee6 <nvs_prev_ate>
		if (rc) {
    e92a:	4602      	mov	r2, r0
    e92c:	2800      	cmp	r0, #0
    e92e:	f040 8092 	bne.w	ea56 <nvs_gc+0x1b6>
		if (!nvs_ate_valid(fs, &gc_ate)) {
    e932:	4620      	mov	r0, r4
    e934:	a90e      	add	r1, sp, #56	; 0x38
    e936:	f016 fa9e 	bl	24e76 <nvs_ate_valid>
    e93a:	b918      	cbnz	r0, e944 <nvs_gc+0xa4>
	} while (gc_prev_addr != stop_addr);
    e93c:	9b07      	ldr	r3, [sp, #28]
    e93e:	4553      	cmp	r3, sl
    e940:	d1ec      	bne.n	e91c <nvs_gc+0x7c>
    e942:	e7d9      	b.n	e8f8 <nvs_gc+0x58>
		wlk_addr = fs->ate_wra;
    e944:	6863      	ldr	r3, [r4, #4]
    e946:	930b      	str	r3, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    e948:	aa10      	add	r2, sp, #64	; 0x40
    e94a:	4620      	mov	r0, r4
    e94c:	a90b      	add	r1, sp, #44	; 0x2c
			wlk_prev_addr = wlk_addr;
    e94e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    e950:	f016 fac9 	bl	24ee6 <nvs_prev_ate>
			if (rc) {
    e954:	4602      	mov	r2, r0
    e956:	2800      	cmp	r0, #0
    e958:	d17d      	bne.n	ea56 <nvs_gc+0x1b6>
			if ((wlk_ate.id == gc_ate.id) &&
    e95a:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
    e95e:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    e962:	429a      	cmp	r2, r3
    e964:	d038      	beq.n	e9d8 <nvs_gc+0x138>
		} while (wlk_addr != fs->ate_wra);
    e966:	6862      	ldr	r2, [r4, #4]
    e968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    e96a:	429a      	cmp	r2, r3
    e96c:	d1ec      	bne.n	e948 <nvs_gc+0xa8>
		if ((wlk_prev_addr == gc_prev_addr) && gc_ate.len) {
    e96e:	45b2      	cmp	sl, r6
    e970:	d1e4      	bne.n	e93c <nvs_gc+0x9c>
    e972:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    e976:	2b00      	cmp	r3, #0
    e978:	d0e0      	beq.n	e93c <nvs_gc+0x9c>
			LOG_DBG("Moving %d, len %d", gc_ate.id, gc_ate.len);
    e97a:	9305      	str	r3, [sp, #20]
    e97c:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
    e980:	2208      	movs	r2, #8
    e982:	9304      	str	r3, [sp, #16]
    e984:	4b36      	ldr	r3, [pc, #216]	; (ea60 <nvs_gc+0x1c0>)
    e986:	4937      	ldr	r1, [pc, #220]	; (ea64 <nvs_gc+0x1c4>)
    e988:	9303      	str	r3, [sp, #12]
    e98a:	4b37      	ldr	r3, [pc, #220]	; (ea68 <nvs_gc+0x1c8>)
    e98c:	9302      	str	r3, [sp, #8]
    e98e:	2300      	movs	r3, #0
    e990:	4618      	mov	r0, r3
    e992:	e9cd 3200 	strd	r3, r2, [sp]
    e996:	2204      	movs	r2, #4
    e998:	f016 fa53 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
			data_addr += gc_ate.offset;
    e99c:	f8bd 703a 	ldrh.w	r7, [sp, #58]	; 0x3a
			data_addr = (gc_prev_addr & ADDR_SECT_MASK);
    e9a0:	ea4f 431a 	mov.w	r3, sl, lsr #16
    e9a4:	041b      	lsls	r3, r3, #16
			data_addr += gc_ate.offset;
    e9a6:	441f      	add	r7, r3
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e9a8:	68a3      	ldr	r3, [r4, #8]
			nvs_ate_crc8_update(&gc_ate);
    e9aa:	a80e      	add	r0, sp, #56	; 0x38
			gc_ate.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    e9ac:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
			nvs_ate_crc8_update(&gc_ate);
    e9b0:	f016 fa19 	bl	24de6 <nvs_ate_crc8_update>
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    e9b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
			rc = nvs_flash_block_move(fs, data_addr, gc_ate.len);
    e9b6:	f8bd 903c 	ldrh.w	r9, [sp, #60]	; 0x3c
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
    e9ba:	681e      	ldr	r6, [r3, #0]
    e9bc:	4276      	negs	r6, r6
	block_size =
    e9be:	f006 0620 	and.w	r6, r6, #32
	while (len) {
    e9c2:	f1b9 0f00 	cmp.w	r9, #0
    e9c6:	d10e      	bne.n	e9e6 <nvs_gc+0x146>
			rc = nvs_flash_ate_wrt(fs, &gc_ate);
    e9c8:	4620      	mov	r0, r4
    e9ca:	a90e      	add	r1, sp, #56	; 0x38
    e9cc:	f016 fb0f 	bl	24fee <nvs_flash_ate_wrt>
			if (rc) {
    e9d0:	4602      	mov	r2, r0
    e9d2:	2800      	cmp	r0, #0
    e9d4:	d0b2      	beq.n	e93c <nvs_gc+0x9c>
    e9d6:	e03e      	b.n	ea56 <nvs_gc+0x1b6>
			    (nvs_ate_valid(fs, &wlk_ate))) {
    e9d8:	4620      	mov	r0, r4
    e9da:	a910      	add	r1, sp, #64	; 0x40
    e9dc:	f016 fa4b 	bl	24e76 <nvs_ate_valid>
			if ((wlk_ate.id == gc_ate.id) &&
    e9e0:	2800      	cmp	r0, #0
    e9e2:	d0c0      	beq.n	e966 <nvs_gc+0xc6>
    e9e4:	e7c3      	b.n	e96e <nvs_gc+0xce>
		bytes_to_copy = MIN(block_size, len);
    e9e6:	454e      	cmp	r6, r9
    e9e8:	46b0      	mov	r8, r6
    e9ea:	bf28      	it	cs
    e9ec:	46c8      	movcs	r8, r9
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_copy);
    e9ee:	aa12      	add	r2, sp, #72	; 0x48
    e9f0:	4643      	mov	r3, r8
    e9f2:	4639      	mov	r1, r7
    e9f4:	4620      	mov	r0, r4
    e9f6:	f016 f9b1 	bl	24d5c <nvs_flash_rd>
		if (rc) {
    e9fa:	4602      	mov	r2, r0
    e9fc:	bb58      	cbnz	r0, ea56 <nvs_gc+0x1b6>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    e9fe:	4643      	mov	r3, r8
    ea00:	68a1      	ldr	r1, [r4, #8]
    ea02:	aa12      	add	r2, sp, #72	; 0x48
    ea04:	4620      	mov	r0, r4
    ea06:	f016 fab8 	bl	24f7a <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    ea0a:	4641      	mov	r1, r8
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    ea0c:	4602      	mov	r2, r0
	fs->data_wra += nvs_al_size(fs, len);
    ea0e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    ea10:	f016 fa27 	bl	24e62 <nvs_al_size.isra.0>
    ea14:	68a3      	ldr	r3, [r4, #8]
    ea16:	4403      	add	r3, r0
    ea18:	60a3      	str	r3, [r4, #8]
		if (rc) {
    ea1a:	b9e2      	cbnz	r2, ea56 <nvs_gc+0x1b6>
		len -= bytes_to_copy;
    ea1c:	eba9 0908 	sub.w	r9, r9, r8
		addr += bytes_to_copy;
    ea20:	4447      	add	r7, r8
    ea22:	e7ce      	b.n	e9c2 <nvs_gc+0x122>
		rc = nvs_add_gc_done_ate(fs);
    ea24:	4620      	mov	r0, r4
    ea26:	f7ff ff0f 	bl	e848 <nvs_add_gc_done_ate>
		if (rc) {
    ea2a:	4602      	mov	r2, r0
    ea2c:	2800      	cmp	r0, #0
    ea2e:	f43f af69 	beq.w	e904 <nvs_gc+0x64>
    ea32:	e010      	b.n	ea56 <nvs_gc+0x1b6>
	stop_addr = gc_addr - ate_size;
    ea34:	1b73      	subs	r3, r6, r5
	if (nvs_close_ate_valid(fs, &close_ate)) {
    ea36:	4620      	mov	r0, r4
    ea38:	a90c      	add	r1, sp, #48	; 0x30
	stop_addr = gc_addr - ate_size;
    ea3a:	9307      	str	r3, [sp, #28]
	if (nvs_close_ate_valid(fs, &close_ate)) {
    ea3c:	f016 fa35 	bl	24eaa <nvs_close_ate_valid>
    ea40:	2800      	cmp	r0, #0
    ea42:	f47f af65 	bne.w	e910 <nvs_gc+0x70>
		rc = nvs_recover_last_ate(fs, &gc_addr);
    ea46:	4620      	mov	r0, r4
    ea48:	a90a      	add	r1, sp, #40	; 0x28
    ea4a:	f7ff feb5 	bl	e7b8 <nvs_recover_last_ate>
		if (rc) {
    ea4e:	4602      	mov	r2, r0
    ea50:	2800      	cmp	r0, #0
    ea52:	f43f af63 	beq.w	e91c <nvs_gc+0x7c>
		return rc;
	}
	return 0;
}
    ea56:	4610      	mov	r0, r2
    ea58:	b01b      	add	sp, #108	; 0x6c
    ea5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ea5e:	bf00      	nop
    ea60:	0002c925 	.word	0x0002c925
    ea64:	0002a620 	.word	0x0002a620
    ea68:	0002c7e3 	.word	0x0002c7e3

0000ea6c <nvs_mount>:

	return 0;
}

int nvs_mount(struct nvs_fs *fs)
{
    ea6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ea70:	4604      	mov	r4, r0
    ea72:	b08e      	sub	sp, #56	; 0x38

	int rc;
	struct flash_pages_info info;
	size_t write_block_size;

	k_mutex_init(&fs->nvs_lock);
    ea74:	f100 0714 	add.w	r7, r0, #20
	return z_impl_k_mutex_init(mutex);
    ea78:	4638      	mov	r0, r7
    ea7a:	f01a fc19 	bl	292b0 <z_impl_k_mutex_init>

	fs->flash_parameters = flash_get_parameters(fs->flash_device);
    ea7e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
static inline const struct flash_parameters *z_impl_flash_get_parameters(const struct device *dev)
{
	const struct flash_driver_api *api =
		(const struct flash_driver_api *)dev->api;

	return api->get_parameters(dev);
    ea80:	6883      	ldr	r3, [r0, #8]
    ea82:	68db      	ldr	r3, [r3, #12]
    ea84:	4798      	blx	r3
    ea86:	4603      	mov	r3, r0
    ea88:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (fs->flash_parameters == NULL) {
    ea8a:	b930      	cbnz	r0, ea9a <nvs_mount+0x2e>
		LOG_ERR("Could not obtain flash parameters");
    ea8c:	4a90      	ldr	r2, [pc, #576]	; (ecd0 <nvs_mount+0x264>)
    ea8e:	9000      	str	r0, [sp, #0]
    ea90:	e9cd 0201 	strd	r0, r2, [sp, #4]
		return -EINVAL;
	}

	/* check the number of sectors, it should be at least 2 */
	if (fs->sector_count < 2) {
		LOG_ERR("Configuration error - sector count");
    ea94:	2201      	movs	r2, #1
    ea96:	498f      	ldr	r1, [pc, #572]	; (ecd4 <nvs_mount+0x268>)
    ea98:	e00f      	b.n	eaba <nvs_mount+0x4e>
	write_block_size = flash_get_write_block_size(fs->flash_device);
    ea9a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
	return api->get_parameters(dev)->write_block_size;
    ea9c:	6883      	ldr	r3, [r0, #8]
    ea9e:	68db      	ldr	r3, [r3, #12]
    eaa0:	4798      	blx	r3
	if (write_block_size > NVS_BLOCK_SIZE || write_block_size == 0) {
    eaa2:	6803      	ldr	r3, [r0, #0]
    eaa4:	3b01      	subs	r3, #1
    eaa6:	2b1f      	cmp	r3, #31
    eaa8:	d90f      	bls.n	eaca <nvs_mount+0x5e>
		LOG_ERR("Unsupported write block size");
    eaaa:	4b8b      	ldr	r3, [pc, #556]	; (ecd8 <nvs_mount+0x26c>)
    eaac:	9302      	str	r3, [sp, #8]
    eaae:	2300      	movs	r3, #0
    eab0:	2201      	movs	r2, #1
    eab2:	4618      	mov	r0, r3
    eab4:	e9cd 3300 	strd	r3, r3, [sp]
    eab8:	4986      	ldr	r1, [pc, #536]	; (ecd4 <nvs_mount+0x268>)
    eaba:	f016 f9c2 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    eabe:	f06f 0515 	mvn.w	r5, #21
	LOG_INF("data wra: %d, %x",
		(fs->data_wra >> ADDR_SECT_SHIFT),
		(fs->data_wra & ADDR_OFFS_MASK));

	return 0;
}
    eac2:	4628      	mov	r0, r5
    eac4:	b00e      	add	sp, #56	; 0x38
    eac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	rc = flash_get_page_info_by_offs(fs->flash_device, fs->offset, &info);
    eaca:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    eacc:	6821      	ldr	r1, [r4, #0]
    eace:	aa0b      	add	r2, sp, #44	; 0x2c
    ead0:	f019 fa33 	bl	27f3a <z_impl_flash_get_page_info_by_offs>
	if (rc) {
    ead4:	b108      	cbz	r0, eada <nvs_mount+0x6e>
		LOG_ERR("Unable to get page info");
    ead6:	4b81      	ldr	r3, [pc, #516]	; (ecdc <nvs_mount+0x270>)
    ead8:	e7e8      	b.n	eaac <nvs_mount+0x40>
	if (!fs->sector_size || fs->sector_size % info.size) {
    eada:	89a5      	ldrh	r5, [r4, #12]
    eadc:	b12d      	cbz	r5, eaea <nvs_mount+0x7e>
    eade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    eae0:	fbb5 f2f3 	udiv	r2, r5, r3
    eae4:	fb03 5512 	mls	r5, r3, r2, r5
    eae8:	b10d      	cbz	r5, eaee <nvs_mount+0x82>
		LOG_ERR("Invalid sector size");
    eaea:	4b7d      	ldr	r3, [pc, #500]	; (ece0 <nvs_mount+0x274>)
    eaec:	e7de      	b.n	eaac <nvs_mount+0x40>
	if (fs->sector_count < 2) {
    eaee:	89e3      	ldrh	r3, [r4, #14]
    eaf0:	2b01      	cmp	r3, #1
    eaf2:	d805      	bhi.n	eb00 <nvs_mount+0x94>
		LOG_ERR("Configuration error - sector count");
    eaf4:	4b7b      	ldr	r3, [pc, #492]	; (ece4 <nvs_mount+0x278>)
    eaf6:	9500      	str	r5, [sp, #0]
    eaf8:	e9cd 5301 	strd	r5, r3, [sp, #4]
    eafc:	462b      	mov	r3, r5
    eafe:	e7c9      	b.n	ea94 <nvs_mount+0x28>
	uint8_t erase_value = fs->flash_parameters->erase_value;
    eb00:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	uint32_t addr = 0U;
    eb02:	9506      	str	r5, [sp, #24]
	uint8_t erase_value = fs->flash_parameters->erase_value;
    eb04:	f893 9004 	ldrb.w	r9, [r3, #4]
	return z_impl_k_mutex_lock(mutex, timeout);
    eb08:	f04f 33ff 	mov.w	r3, #4294967295
    eb0c:	f04f 32ff 	mov.w	r2, #4294967295
    eb10:	4638      	mov	r0, r7
    eb12:	f010 fe89 	bl	1f828 <z_impl_k_mutex_lock>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    eb16:	2108      	movs	r1, #8
    eb18:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    eb1a:	f016 f9a2 	bl	24e62 <nvs_al_size.isra.0>
	uint16_t i, closed_sectors = 0;
    eb1e:	46a8      	mov	r8, r5
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    eb20:	4606      	mov	r6, r0
	for (i = 0; i < fs->sector_count; i++) {
    eb22:	89e3      	ldrh	r3, [r4, #14]
    eb24:	fa1f fa85 	uxth.w	sl, r5
    eb28:	4553      	cmp	r3, sl
    eb2a:	d808      	bhi.n	eb3e <nvs_mount+0xd2>
	if (closed_sectors == fs->sector_count) {
    eb2c:	89e3      	ldrh	r3, [r4, #14]
    eb2e:	4543      	cmp	r3, r8
    eb30:	d123      	bne.n	eb7a <nvs_mount+0x10e>
	return z_impl_k_mutex_unlock(mutex);
    eb32:	4638      	mov	r0, r7
    eb34:	f010 ff48 	bl	1f9c8 <z_impl_k_mutex_unlock>
		rc = -EDEADLK;
    eb38:	f06f 052c 	mvn.w	r5, #44	; 0x2c
    eb3c:	e7c1      	b.n	eac2 <nvs_mount+0x56>
		       (uint16_t)(fs->sector_size - ate_size);
    eb3e:	89a1      	ldrh	r1, [r4, #12]
		addr = (i << ADDR_SECT_SHIFT) +
    eb40:	042b      	lsls	r3, r5, #16
		       (uint16_t)(fs->sector_size - ate_size);
    eb42:	1b89      	subs	r1, r1, r6
		addr = (i << ADDR_SECT_SHIFT) +
    eb44:	fa13 f181 	uxtah	r1, r3, r1
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    eb48:	464a      	mov	r2, r9
    eb4a:	2308      	movs	r3, #8
    eb4c:	4620      	mov	r0, r4
		addr = (i << ADDR_SECT_SHIFT) +
    eb4e:	9106      	str	r1, [sp, #24]
		rc = nvs_flash_cmp_const(fs, addr, erase_value,
    eb50:	f016 f952 	bl	24df8 <nvs_flash_cmp_const>
		if (rc) {
    eb54:	b178      	cbz	r0, eb76 <nvs_mount+0x10a>
			nvs_sector_advance(fs, &addr);
    eb56:	4620      	mov	r0, r4
    eb58:	a906      	add	r1, sp, #24
    eb5a:	f016 f90d 	bl	24d78 <nvs_sector_advance>
			closed_sectors++;
    eb5e:	f108 0801 	add.w	r8, r8, #1
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    eb62:	2308      	movs	r3, #8
    eb64:	464a      	mov	r2, r9
    eb66:	4620      	mov	r0, r4
    eb68:	9906      	ldr	r1, [sp, #24]
			closed_sectors++;
    eb6a:	fa1f f888 	uxth.w	r8, r8
			rc = nvs_flash_cmp_const(fs, addr, erase_value,
    eb6e:	f016 f943 	bl	24df8 <nvs_flash_cmp_const>
			if (!rc) {
    eb72:	2800      	cmp	r0, #0
    eb74:	d0da      	beq.n	eb2c <nvs_mount+0xc0>
	for (i = 0; i < fs->sector_count; i++) {
    eb76:	3501      	adds	r5, #1
    eb78:	e7d3      	b.n	eb22 <nvs_mount+0xb6>
	if (i == fs->sector_count) {
    eb7a:	4553      	cmp	r3, sl
    eb7c:	d10b      	bne.n	eb96 <nvs_mount+0x12a>
		rc = nvs_flash_cmp_const(fs, addr - ate_size, erase_value,
    eb7e:	9906      	ldr	r1, [sp, #24]
    eb80:	2308      	movs	r3, #8
    eb82:	464a      	mov	r2, r9
    eb84:	4620      	mov	r0, r4
    eb86:	1b89      	subs	r1, r1, r6
    eb88:	f016 f936 	bl	24df8 <nvs_flash_cmp_const>
		if (!rc) {
    eb8c:	b918      	cbnz	r0, eb96 <nvs_mount+0x12a>
			nvs_sector_advance(fs, &addr);
    eb8e:	4620      	mov	r0, r4
    eb90:	a906      	add	r1, sp, #24
    eb92:	f016 f8f1 	bl	24d78 <nvs_sector_advance>
	rc = nvs_recover_last_ate(fs, &addr);
    eb96:	4620      	mov	r0, r4
    eb98:	a906      	add	r1, sp, #24
    eb9a:	f7ff fe0d 	bl	e7b8 <nvs_recover_last_ate>
	if (rc) {
    eb9e:	4605      	mov	r5, r0
    eba0:	b118      	cbz	r0, ebaa <nvs_mount+0x13e>
    eba2:	4638      	mov	r0, r7
    eba4:	f010 ff10 	bl	1f9c8 <z_impl_k_mutex_unlock>
	if (rc) {
    eba8:	e78b      	b.n	eac2 <nvs_mount+0x56>
	fs->ate_wra = addr;
    ebaa:	9b06      	ldr	r3, [sp, #24]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ebac:	ea4f 4813 	mov.w	r8, r3, lsr #16
    ebb0:	ea4f 4808 	mov.w	r8, r8, lsl #16
	fs->ate_wra = addr;
    ebb4:	6063      	str	r3, [r4, #4]
	fs->data_wra = addr & ADDR_SECT_MASK;
    ebb6:	f8c4 8008 	str.w	r8, [r4, #8]
	while (fs->ate_wra >= fs->data_wra) {
    ebba:	e9d4 1301 	ldrd	r1, r3, [r4, #4]
    ebbe:	4299      	cmp	r1, r3
    ebc0:	d30f      	bcc.n	ebe2 <nvs_mount+0x176>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    ebc2:	2308      	movs	r3, #8
    ebc4:	4620      	mov	r0, r4
    ebc6:	aa07      	add	r2, sp, #28
    ebc8:	f016 f8c8 	bl	24d5c <nvs_flash_rd>
		if (rc) {
    ebcc:	4605      	mov	r5, r0
    ebce:	2800      	cmp	r0, #0
    ebd0:	d1e7      	bne.n	eba2 <nvs_mount+0x136>
    ebd2:	ab07      	add	r3, sp, #28
		if (data8[i] != value) {
    ebd4:	f813 2b01 	ldrb.w	r2, [r3], #1
    ebd8:	4591      	cmp	r9, r2
    ebda:	d143      	bne.n	ec64 <nvs_mount+0x1f8>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
    ebdc:	3501      	adds	r5, #1
    ebde:	2d08      	cmp	r5, #8
    ebe0:	d1f8      	bne.n	ebd4 <nvs_mount+0x168>
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ebe2:	6863      	ldr	r3, [r4, #4]
	nvs_sector_advance(fs, &addr);
    ebe4:	4620      	mov	r0, r4
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ebe6:	0c1b      	lsrs	r3, r3, #16
    ebe8:	041b      	lsls	r3, r3, #16
	nvs_sector_advance(fs, &addr);
    ebea:	a906      	add	r1, sp, #24
	addr = fs->ate_wra & ADDR_SECT_MASK;
    ebec:	9306      	str	r3, [sp, #24]
	nvs_sector_advance(fs, &addr);
    ebee:	f016 f8c3 	bl	24d78 <nvs_sector_advance>
	rc = nvs_flash_cmp_const(fs, addr, erase_value, fs->sector_size);
    ebf2:	464a      	mov	r2, r9
    ebf4:	4620      	mov	r0, r4
    ebf6:	89a3      	ldrh	r3, [r4, #12]
    ebf8:	9906      	ldr	r1, [sp, #24]
    ebfa:	f016 f8fd 	bl	24df8 <nvs_flash_cmp_const>
	if (rc < 0) {
    ebfe:	1e05      	subs	r5, r0, #0
    ec00:	dbcf      	blt.n	eba2 <nvs_mount+0x136>
		addr = fs->ate_wra + ate_size;
    ec02:	6863      	ldr	r3, [r4, #4]
	if (rc) {
    ec04:	f000 8082 	beq.w	ed0c <nvs_mount+0x2a0>
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ec08:	f64f 79ff 	movw	r9, #65535	; 0xffff
		addr = fs->ate_wra + ate_size;
    ec0c:	eb06 0803 	add.w	r8, r6, r3
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ec10:	89a3      	ldrh	r3, [r4, #12]
    ec12:	fa1f f288 	uxth.w	r2, r8
    ec16:	1b9b      	subs	r3, r3, r6
    ec18:	429a      	cmp	r2, r3
		addr = fs->ate_wra + ate_size;
    ec1a:	f8cd 8018 	str.w	r8, [sp, #24]
		while ((addr & ADDR_OFFS_MASK) < (fs->sector_size - ate_size)) {
    ec1e:	d33d      	bcc.n	ec9c <nvs_mount+0x230>
		LOG_INF("No GC Done marker found: restarting gc");
    ec20:	4b31      	ldr	r3, [pc, #196]	; (ece8 <nvs_mount+0x27c>)
    ec22:	2203      	movs	r2, #3
    ec24:	9302      	str	r3, [sp, #8]
    ec26:	2300      	movs	r3, #0
    ec28:	492a      	ldr	r1, [pc, #168]	; (ecd4 <nvs_mount+0x268>)
    ec2a:	4618      	mov	r0, r3
    ec2c:	e9cd 3300 	strd	r3, r3, [sp]
    ec30:	f016 f907 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    ec34:	4620      	mov	r0, r4
    ec36:	6861      	ldr	r1, [r4, #4]
    ec38:	f7ff fd8a 	bl	e750 <nvs_flash_erase_sector>
		if (rc) {
    ec3c:	4605      	mov	r5, r0
    ec3e:	2800      	cmp	r0, #0
    ec40:	d1af      	bne.n	eba2 <nvs_mount+0x136>
		fs->ate_wra &= ADDR_SECT_MASK;
    ec42:	6863      	ldr	r3, [r4, #4]
    ec44:	4a29      	ldr	r2, [pc, #164]	; (ecec <nvs_mount+0x280>)
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ec46:	89a1      	ldrh	r1, [r4, #12]
		fs->ate_wra &= ADDR_SECT_MASK;
    ec48:	4013      	ands	r3, r2
		fs->ate_wra += (fs->sector_size - 2 * ate_size);
    ec4a:	440b      	add	r3, r1
    ec4c:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
    ec50:	6063      	str	r3, [r4, #4]
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    ec52:	4013      	ands	r3, r2
		rc = nvs_gc(fs);
    ec54:	4620      	mov	r0, r4
		fs->data_wra = (fs->ate_wra & ADDR_SECT_MASK);
    ec56:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    ec58:	f7ff fe22 	bl	e8a0 <nvs_gc>
			rc = nvs_flash_erase_sector(fs, addr);
    ec5c:	4605      	mov	r5, r0
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ec5e:	2d00      	cmp	r5, #0
    ec60:	d070      	beq.n	ed44 <nvs_mount+0x2d8>
    ec62:	e79e      	b.n	eba2 <nvs_mount+0x136>
		if (nvs_ate_valid(fs, &last_ate)) {
    ec64:	4620      	mov	r0, r4
    ec66:	a907      	add	r1, sp, #28
    ec68:	f016 f905 	bl	24e76 <nvs_ate_valid>
    ec6c:	6862      	ldr	r2, [r4, #4]
    ec6e:	b910      	cbnz	r0, ec76 <nvs_mount+0x20a>
		fs->ate_wra -= ate_size;
    ec70:	1b92      	subs	r2, r2, r6
    ec72:	6062      	str	r2, [r4, #4]
    ec74:	e7a1      	b.n	ebba <nvs_mount+0x14e>
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    ec76:	f8bd 5020 	ldrh.w	r5, [sp, #32]
    ec7a:	f8bd 101e 	ldrh.w	r1, [sp, #30]
    ec7e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
			fs->data_wra = addr & ADDR_SECT_MASK;
    ec80:	f8c4 8008 	str.w	r8, [r4, #8]
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    ec84:	4429      	add	r1, r5
    ec86:	f016 f8ec 	bl	24e62 <nvs_al_size.isra.0>
    ec8a:	4440      	add	r0, r8
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    ec8c:	4290      	cmp	r0, r2
			fs->data_wra += nvs_al_size(fs, last_ate.offset + last_ate.len);
    ec8e:	60a0      	str	r0, [r4, #8]
			if (fs->ate_wra == fs->data_wra && last_ate.len) {
    ec90:	d1ee      	bne.n	ec70 <nvs_mount+0x204>
    ec92:	2d00      	cmp	r5, #0
    ec94:	d0ec      	beq.n	ec70 <nvs_mount+0x204>
				rc = -ESPIPE;
    ec96:	f06f 051c 	mvn.w	r5, #28
    ec9a:	e090      	b.n	edbe <nvs_mount+0x352>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
    ec9c:	2308      	movs	r3, #8
    ec9e:	4641      	mov	r1, r8
    eca0:	4620      	mov	r0, r4
    eca2:	aa09      	add	r2, sp, #36	; 0x24
    eca4:	f016 f85a 	bl	24d5c <nvs_flash_rd>
			if (rc) {
    eca8:	4605      	mov	r5, r0
    ecaa:	2800      	cmp	r0, #0
    ecac:	f47f af79 	bne.w	eba2 <nvs_mount+0x136>
			if (nvs_ate_valid(fs, &gc_done_ate) &&
    ecb0:	4620      	mov	r0, r4
    ecb2:	a909      	add	r1, sp, #36	; 0x24
    ecb4:	f016 f8df 	bl	24e76 <nvs_ate_valid>
    ecb8:	b138      	cbz	r0, ecca <nvs_mount+0x25e>
    ecba:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    ecbe:	454b      	cmp	r3, r9
    ecc0:	d103      	bne.n	ecca <nvs_mount+0x25e>
			    (gc_done_ate.id == 0xffff) &&
    ecc2:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    ecc6:	2b00      	cmp	r3, #0
    ecc8:	d07f      	beq.n	edca <nvs_mount+0x35e>
			addr += ate_size;
    ecca:	44b0      	add	r8, r6
    eccc:	e7a0      	b.n	ec10 <nvs_mount+0x1a4>
    ecce:	bf00      	nop
    ecd0:	0002c80d 	.word	0x0002c80d
    ecd4:	0002a620 	.word	0x0002a620
    ecd8:	0002c82f 	.word	0x0002c82f
    ecdc:	0002c84c 	.word	0x0002c84c
    ece0:	0002c864 	.word	0x0002c864
    ece4:	0002c878 	.word	0x0002c878
    ece8:	0002c8d5 	.word	0x0002c8d5
    ecec:	ffff0000 	.word	0xffff0000
		rc = nvs_flash_cmp_const(fs, fs->data_wra, erase_value,
    ecf0:	464a      	mov	r2, r9
    ecf2:	4620      	mov	r0, r4
    ecf4:	1a5b      	subs	r3, r3, r1
    ecf6:	f016 f87f 	bl	24df8 <nvs_flash_cmp_const>
		if (rc < 0) {
    ecfa:	1e05      	subs	r5, r0, #0
    ecfc:	f6ff af51 	blt.w	eba2 <nvs_mount+0x136>
		if (!rc) {
    ed00:	d008      	beq.n	ed14 <nvs_mount+0x2a8>
		fs->data_wra += fs->flash_parameters->write_block_size;
    ed02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    ed04:	68a3      	ldr	r3, [r4, #8]
    ed06:	6812      	ldr	r2, [r2, #0]
    ed08:	4413      	add	r3, r2
    ed0a:	60a3      	str	r3, [r4, #8]
	while (fs->ate_wra > fs->data_wra) {
    ed0c:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
    ed10:	428b      	cmp	r3, r1
    ed12:	d8ed      	bhi.n	ecf0 <nvs_mount+0x284>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ed14:	6861      	ldr	r1, [r4, #4]
    ed16:	89a3      	ldrh	r3, [r4, #12]
    ed18:	eb01 0246 	add.w	r2, r1, r6, lsl #1
    ed1c:	429a      	cmp	r2, r3
    ed1e:	d19e      	bne.n	ec5e <nvs_mount+0x1f2>
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    ed20:	f8df 80d4 	ldr.w	r8, [pc, #212]	; edf8 <nvs_mount+0x38c>
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ed24:	68a2      	ldr	r2, [r4, #8]
	    (fs->data_wra != (fs->ate_wra & ADDR_SECT_MASK))) {
    ed26:	ea01 0308 	and.w	r3, r1, r8
	if (((fs->ate_wra + 2 * ate_size) == fs->sector_size) &&
    ed2a:	429a      	cmp	r2, r3
    ed2c:	d097      	beq.n	ec5e <nvs_mount+0x1f2>
		rc = nvs_flash_erase_sector(fs, fs->ate_wra);
    ed2e:	4620      	mov	r0, r4
    ed30:	f7ff fd0e 	bl	e750 <nvs_flash_erase_sector>
		if (rc) {
    ed34:	4605      	mov	r5, r0
    ed36:	2800      	cmp	r0, #0
    ed38:	f47f af33 	bne.w	eba2 <nvs_mount+0x136>
		fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    ed3c:	6863      	ldr	r3, [r4, #4]
    ed3e:	ea03 0308 	and.w	r3, r3, r8
    ed42:	60a3      	str	r3, [r4, #8]
		      (fs->sector_size - 2 * ate_size))) {
    ed44:	89a3      	ldrh	r3, [r4, #12]
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ed46:	88a2      	ldrh	r2, [r4, #4]
		      (fs->sector_size - 2 * ate_size))) {
    ed48:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	if ((!rc) && ((fs->ate_wra & ADDR_OFFS_MASK) ==
    ed4c:	429a      	cmp	r2, r3
    ed4e:	d032      	beq.n	edb6 <nvs_mount+0x34a>
    ed50:	4638      	mov	r0, r7
    ed52:	f010 fe39 	bl	1f9c8 <z_impl_k_mutex_unlock>
	fs->ready = true;
    ed56:	2301      	movs	r3, #1
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ed58:	2500      	movs	r5, #0
	fs->ready = true;
    ed5a:	7423      	strb	r3, [r4, #16]
	LOG_INF("%d Sectors of %d bytes", fs->sector_count, fs->sector_size);
    ed5c:	89a3      	ldrh	r3, [r4, #12]
    ed5e:	4628      	mov	r0, r5
    ed60:	9304      	str	r3, [sp, #16]
    ed62:	89e3      	ldrh	r3, [r4, #14]
    ed64:	2203      	movs	r2, #3
    ed66:	9303      	str	r3, [sp, #12]
    ed68:	4b24      	ldr	r3, [pc, #144]	; (edfc <nvs_mount+0x390>)
    ed6a:	e9cd 5500 	strd	r5, r5, [sp]
    ed6e:	9302      	str	r3, [sp, #8]
    ed70:	4923      	ldr	r1, [pc, #140]	; (ee00 <nvs_mount+0x394>)
    ed72:	462b      	mov	r3, r5
    ed74:	f016 f865 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("alloc wra: %d, %x",
    ed78:	6863      	ldr	r3, [r4, #4]
    ed7a:	4628      	mov	r0, r5
    ed7c:	b29a      	uxth	r2, r3
    ed7e:	0c1b      	lsrs	r3, r3, #16
    ed80:	9303      	str	r3, [sp, #12]
    ed82:	4b20      	ldr	r3, [pc, #128]	; (ee04 <nvs_mount+0x398>)
    ed84:	9204      	str	r2, [sp, #16]
    ed86:	e9cd 5301 	strd	r5, r3, [sp, #4]
    ed8a:	2203      	movs	r2, #3
    ed8c:	462b      	mov	r3, r5
    ed8e:	491c      	ldr	r1, [pc, #112]	; (ee00 <nvs_mount+0x394>)
    ed90:	9500      	str	r5, [sp, #0]
    ed92:	f016 f856 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
	LOG_INF("data wra: %d, %x",
    ed96:	68a3      	ldr	r3, [r4, #8]
    ed98:	4628      	mov	r0, r5
    ed9a:	b29a      	uxth	r2, r3
    ed9c:	0c1b      	lsrs	r3, r3, #16
    ed9e:	9303      	str	r3, [sp, #12]
    eda0:	4b19      	ldr	r3, [pc, #100]	; (ee08 <nvs_mount+0x39c>)
    eda2:	9204      	str	r2, [sp, #16]
    eda4:	e9cd 5301 	strd	r5, r3, [sp, #4]
    eda8:	2203      	movs	r2, #3
    edaa:	462b      	mov	r3, r5
    edac:	4914      	ldr	r1, [pc, #80]	; (ee00 <nvs_mount+0x394>)
    edae:	9500      	str	r5, [sp, #0]
    edb0:	f016 f847 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
	return 0;
    edb4:	e685      	b.n	eac2 <nvs_mount+0x56>
		rc = nvs_add_gc_done_ate(fs);
    edb6:	4620      	mov	r0, r4
    edb8:	f7ff fd46 	bl	e848 <nvs_add_gc_done_ate>
    edbc:	4605      	mov	r5, r0
    edbe:	4638      	mov	r0, r7
    edc0:	f010 fe02 	bl	1f9c8 <z_impl_k_mutex_unlock>
	if (rc) {
    edc4:	2d00      	cmp	r5, #0
    edc6:	d0c6      	beq.n	ed56 <nvs_mount+0x2ea>
    edc8:	e67b      	b.n	eac2 <nvs_mount+0x56>
			LOG_INF("GC Done marker found");
    edca:	4b10      	ldr	r3, [pc, #64]	; (ee0c <nvs_mount+0x3a0>)
    edcc:	2203      	movs	r2, #3
    edce:	4628      	mov	r0, r5
    edd0:	e9cd 5301 	strd	r5, r3, [sp, #4]
    edd4:	490a      	ldr	r1, [pc, #40]	; (ee00 <nvs_mount+0x394>)
    edd6:	462b      	mov	r3, r5
    edd8:	9500      	str	r5, [sp, #0]
    edda:	f016 f832 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
			addr = fs->ate_wra & ADDR_SECT_MASK;
    edde:	6863      	ldr	r3, [r4, #4]
			nvs_sector_advance(fs, &addr);
    ede0:	4620      	mov	r0, r4
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ede2:	0c1b      	lsrs	r3, r3, #16
    ede4:	041b      	lsls	r3, r3, #16
			nvs_sector_advance(fs, &addr);
    ede6:	a906      	add	r1, sp, #24
			addr = fs->ate_wra & ADDR_SECT_MASK;
    ede8:	9306      	str	r3, [sp, #24]
			nvs_sector_advance(fs, &addr);
    edea:	f015 ffc5 	bl	24d78 <nvs_sector_advance>
			rc = nvs_flash_erase_sector(fs, addr);
    edee:	4620      	mov	r0, r4
    edf0:	9906      	ldr	r1, [sp, #24]
    edf2:	f7ff fcad 	bl	e750 <nvs_flash_erase_sector>
    edf6:	e731      	b.n	ec5c <nvs_mount+0x1f0>
    edf8:	ffff0000 	.word	0xffff0000
    edfc:	0002c89b 	.word	0x0002c89b
    ee00:	0002a620 	.word	0x0002a620
    ee04:	0002c8b2 	.word	0x0002c8b2
    ee08:	0002c8c4 	.word	0x0002c8c4
    ee0c:	0002c8fc 	.word	0x0002c8fc

0000ee10 <nvs_write>:

ssize_t nvs_write(struct nvs_fs *fs, uint16_t id, const void *data, size_t len)
{
    ee10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ee14:	461d      	mov	r5, r3
	struct nvs_ate wlk_ate;
	uint32_t wlk_addr, rd_addr;
	uint16_t required_space = 0U; /* no space, appropriate for delete ate */
	bool prev_found = false;

	if (!fs->ready) {
    ee16:	7c03      	ldrb	r3, [r0, #16]
{
    ee18:	4604      	mov	r4, r0
    ee1a:	4689      	mov	r9, r1
    ee1c:	4690      	mov	r8, r2
    ee1e:	b08d      	sub	sp, #52	; 0x34
	if (!fs->ready) {
    ee20:	b973      	cbnz	r3, ee40 <nvs_write+0x30>
		LOG_ERR("NVS not initialized");
    ee22:	4a66      	ldr	r2, [pc, #408]	; (efbc <nvs_write+0x1ac>)
    ee24:	4618      	mov	r0, r3
    ee26:	e9cd 3201 	strd	r3, r2, [sp, #4]
    ee2a:	4965      	ldr	r1, [pc, #404]	; (efc0 <nvs_write+0x1b0>)
    ee2c:	2201      	movs	r2, #1
    ee2e:	9300      	str	r3, [sp, #0]
    ee30:	f016 f807 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    ee34:	f06f 060c 	mvn.w	r6, #12
	}
	rc = len;
end:
	k_mutex_unlock(&fs->nvs_lock);
	return rc;
}
    ee38:	4630      	mov	r0, r6
    ee3a:	b00d      	add	sp, #52	; 0x34
    ee3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ee40:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    ee42:	2108      	movs	r1, #8
    ee44:	4610      	mov	r0, r2
    ee46:	f016 f80c 	bl	24e62 <nvs_al_size.isra.0>
    ee4a:	4682      	mov	sl, r0
	data_size = nvs_al_size(fs, len);
    ee4c:	4629      	mov	r1, r5
    ee4e:	4610      	mov	r0, r2
    ee50:	f016 f807 	bl	24e62 <nvs_al_size.isra.0>
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    ee54:	89a3      	ldrh	r3, [r4, #12]
	data_size = nvs_al_size(fs, len);
    ee56:	4607      	mov	r7, r0
	if ((len > (fs->sector_size - 4 * ate_size)) ||
    ee58:	eba3 038a 	sub.w	r3, r3, sl, lsl #2
    ee5c:	42ab      	cmp	r3, r5
    ee5e:	f0c0 80a9 	bcc.w	efb4 <nvs_write+0x1a4>
    ee62:	b11d      	cbz	r5, ee6c <nvs_write+0x5c>
	    ((len > 0) && (data == NULL))) {
    ee64:	f1b8 0f00 	cmp.w	r8, #0
    ee68:	f000 80a4 	beq.w	efb4 <nvs_write+0x1a4>
	wlk_addr = fs->ate_wra;
    ee6c:	6863      	ldr	r3, [r4, #4]
    ee6e:	9307      	str	r3, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ee70:	4620      	mov	r0, r4
    ee72:	aa08      	add	r2, sp, #32
    ee74:	a907      	add	r1, sp, #28
		rd_addr = wlk_addr;
    ee76:	f8dd b01c 	ldr.w	fp, [sp, #28]
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    ee7a:	f016 f834 	bl	24ee6 <nvs_prev_ate>
		if (rc) {
    ee7e:	4606      	mov	r6, r0
    ee80:	2800      	cmp	r0, #0
    ee82:	d1d9      	bne.n	ee38 <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    ee84:	f8bd 3020 	ldrh.w	r3, [sp, #32]
    ee88:	454b      	cmp	r3, r9
    ee8a:	d005      	beq.n	ee98 <nvs_write+0x88>
		if (wlk_addr == fs->ate_wra) {
    ee8c:	6862      	ldr	r2, [r4, #4]
    ee8e:	9b07      	ldr	r3, [sp, #28]
    ee90:	429a      	cmp	r2, r3
    ee92:	d1ed      	bne.n	ee70 <nvs_write+0x60>
		if (len == 0) {
    ee94:	b9e5      	cbnz	r5, eed0 <nvs_write+0xc0>
    ee96:	e7cf      	b.n	ee38 <nvs_write+0x28>
		if ((wlk_ate.id == id) && (nvs_ate_valid(fs, &wlk_ate))) {
    ee98:	4620      	mov	r0, r4
    ee9a:	a908      	add	r1, sp, #32
    ee9c:	f015 ffeb 	bl	24e76 <nvs_ate_valid>
    eea0:	2800      	cmp	r0, #0
    eea2:	d0f3      	beq.n	ee8c <nvs_write+0x7c>
		rd_addr += wlk_ate.offset;
    eea4:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
			if (wlk_ate.len == 0U) {
    eea8:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
		if (len == 0) {
    eeac:	b175      	cbz	r5, eecc <nvs_write+0xbc>
		} else if (len == wlk_ate.len) {
    eeae:	42ab      	cmp	r3, r5
    eeb0:	d10e      	bne.n	eed0 <nvs_write+0xc0>
		rd_addr &= ADDR_SECT_MASK;
    eeb2:	ea4f 411b 	mov.w	r1, fp, lsr #16
    eeb6:	0409      	lsls	r1, r1, #16
			rc = nvs_flash_block_cmp(fs, rd_addr, data, len);
    eeb8:	4401      	add	r1, r0
    eeba:	462b      	mov	r3, r5
    eebc:	4642      	mov	r2, r8
    eebe:	4620      	mov	r0, r4
    eec0:	f015 ff67 	bl	24d92 <nvs_flash_block_cmp>
			if (rc <= 0) {
    eec4:	2800      	cmp	r0, #0
    eec6:	dc03      	bgt.n	eed0 <nvs_write+0xc0>
    eec8:	4606      	mov	r6, r0
    eeca:	e7b5      	b.n	ee38 <nvs_write+0x28>
			if (wlk_ate.len == 0U) {
    eecc:	2b00      	cmp	r3, #0
    eece:	d0b3      	beq.n	ee38 <nvs_write+0x28>
	if (data_size) {
    eed0:	2f00      	cmp	r7, #0
    eed2:	d13e      	bne.n	ef52 <nvs_write+0x142>
	k_mutex_lock(&fs->nvs_lock, K_FOREVER);
    eed4:	f104 0314 	add.w	r3, r4, #20
    eed8:	9305      	str	r3, [sp, #20]
	return z_impl_k_mutex_lock(mutex, timeout);
    eeda:	f04f 32ff 	mov.w	r2, #4294967295
    eede:	f04f 33ff 	mov.w	r3, #4294967295
    eee2:	f104 0014 	add.w	r0, r4, #20
    eee6:	f010 fc9f 	bl	1f828 <z_impl_k_mutex_lock>
	fs->ate_wra &= ADDR_SECT_MASK;
    eeea:	f8df b0d8 	ldr.w	fp, [pc, #216]	; efc4 <nvs_write+0x1b4>
		if (gc_count == fs->sector_count) {
    eeee:	89e3      	ldrh	r3, [r4, #14]
    eef0:	429e      	cmp	r6, r3
    eef2:	d05c      	beq.n	efae <nvs_write+0x19e>
		if (fs->ate_wra >= (fs->data_wra + required_space)) {
    eef4:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
    eef8:	18f9      	adds	r1, r7, r3
    eefa:	428a      	cmp	r2, r1
    eefc:	d32c      	bcc.n	ef58 <nvs_write+0x148>
	entry.offset = (uint16_t)(fs->data_wra & ADDR_OFFS_MASK);
    eefe:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	entry.part = 0xff;
    ef02:	23ff      	movs	r3, #255	; 0xff
	nvs_ate_crc8_update(&entry);
    ef04:	a80a      	add	r0, sp, #40	; 0x28
	entry.part = 0xff;
    ef06:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
	entry.id = id;
    ef0a:	f8ad 9028 	strh.w	r9, [sp, #40]	; 0x28
	entry.len = (uint16_t)len;
    ef0e:	f8ad 502c 	strh.w	r5, [sp, #44]	; 0x2c
	nvs_ate_crc8_update(&entry);
    ef12:	f015 ff68 	bl	24de6 <nvs_ate_crc8_update>
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    ef16:	462b      	mov	r3, r5
    ef18:	4642      	mov	r2, r8
    ef1a:	68a1      	ldr	r1, [r4, #8]
    ef1c:	4620      	mov	r0, r4
    ef1e:	f016 f82c 	bl	24f7a <nvs_flash_al_wrt>
	fs->data_wra += nvs_al_size(fs, len);
    ef22:	4629      	mov	r1, r5
	rc = nvs_flash_al_wrt(fs, fs->data_wra, data, len);
    ef24:	4682      	mov	sl, r0
	fs->data_wra += nvs_al_size(fs, len);
    ef26:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    ef28:	f015 ff9b 	bl	24e62 <nvs_al_size.isra.0>
    ef2c:	68a2      	ldr	r2, [r4, #8]
    ef2e:	4402      	add	r2, r0
    ef30:	60a2      	str	r2, [r4, #8]
	if (rc) {
    ef32:	f1ba 0f00 	cmp.w	sl, #0
    ef36:	d107      	bne.n	ef48 <nvs_write+0x138>
	rc = nvs_flash_ate_wrt(fs, &entry);
    ef38:	4620      	mov	r0, r4
    ef3a:	a90a      	add	r1, sp, #40	; 0x28
    ef3c:	f016 f857 	bl	24fee <nvs_flash_ate_wrt>
	rc = len;
    ef40:	2800      	cmp	r0, #0
    ef42:	bf14      	ite	ne
    ef44:	4682      	movne	sl, r0
    ef46:	46aa      	moveq	sl, r5
	return z_impl_k_mutex_unlock(mutex);
    ef48:	9805      	ldr	r0, [sp, #20]
    ef4a:	f010 fd3d 	bl	1f9c8 <z_impl_k_mutex_unlock>
	return rc;
    ef4e:	4656      	mov	r6, sl
    ef50:	e772      	b.n	ee38 <nvs_write+0x28>
		required_space = data_size + ate_size;
    ef52:	4457      	add	r7, sl
    ef54:	b2bf      	uxth	r7, r7
    ef56:	e7bd      	b.n	eed4 <nvs_write+0xc4>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    ef58:	2108      	movs	r1, #8
    ef5a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    ef5c:	f015 ff81 	bl	24e62 <nvs_al_size.isra.0>
	close_ate.id = 0xFFFF;
    ef60:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ef64:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
	close_ate.len = 0U;
    ef68:	2300      	movs	r3, #0
    ef6a:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c
	close_ate.offset = (uint16_t)((fs->ate_wra + ate_size) & ADDR_OFFS_MASK);
    ef6e:	1813      	adds	r3, r2, r0
    ef70:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
	fs->ate_wra += (fs->sector_size - ate_size);
    ef74:	89a3      	ldrh	r3, [r4, #12]
	fs->ate_wra &= ADDR_SECT_MASK;
    ef76:	ea02 020b 	and.w	r2, r2, fp
	fs->ate_wra += (fs->sector_size - ate_size);
    ef7a:	441a      	add	r2, r3
    ef7c:	1a10      	subs	r0, r2, r0
    ef7e:	6060      	str	r0, [r4, #4]
	nvs_ate_crc8_update(&close_ate);
    ef80:	a80a      	add	r0, sp, #40	; 0x28
    ef82:	f015 ff30 	bl	24de6 <nvs_ate_crc8_update>
	rc = nvs_flash_ate_wrt(fs, &close_ate);
    ef86:	a90a      	add	r1, sp, #40	; 0x28
    ef88:	4620      	mov	r0, r4
    ef8a:	f016 f830 	bl	24fee <nvs_flash_ate_wrt>
	nvs_sector_advance(fs, &fs->ate_wra);
    ef8e:	4620      	mov	r0, r4
    ef90:	1d21      	adds	r1, r4, #4
    ef92:	f015 fef1 	bl	24d78 <nvs_sector_advance>
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    ef96:	6863      	ldr	r3, [r4, #4]
		rc = nvs_gc(fs);
    ef98:	4620      	mov	r0, r4
	fs->data_wra = fs->ate_wra & ADDR_SECT_MASK;
    ef9a:	ea03 030b 	and.w	r3, r3, fp
    ef9e:	60a3      	str	r3, [r4, #8]
		rc = nvs_gc(fs);
    efa0:	f7ff fc7e 	bl	e8a0 <nvs_gc>
		if (rc) {
    efa4:	4682      	mov	sl, r0
    efa6:	2800      	cmp	r0, #0
    efa8:	d1ce      	bne.n	ef48 <nvs_write+0x138>
		gc_count++;
    efaa:	3601      	adds	r6, #1
		if (gc_count == fs->sector_count) {
    efac:	e79f      	b.n	eeee <nvs_write+0xde>
			rc = -ENOSPC;
    efae:	f06f 0a1b 	mvn.w	sl, #27
    efb2:	e7c9      	b.n	ef48 <nvs_write+0x138>
		return -EINVAL;
    efb4:	f06f 0615 	mvn.w	r6, #21
    efb8:	e73e      	b.n	ee38 <nvs_write+0x28>
    efba:	bf00      	nop
    efbc:	0002c7f9 	.word	0x0002c7f9
    efc0:	0002a620 	.word	0x0002a620
    efc4:	ffff0000 	.word	0xffff0000

0000efc8 <nvs_read_hist>:
	return nvs_write(fs, id, NULL, 0);
}

ssize_t nvs_read_hist(struct nvs_fs *fs, uint16_t id, void *data, size_t len,
		      uint16_t cnt)
{
    efc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    efcc:	461e      	mov	r6, r3
	uint32_t wlk_addr, rd_addr;
	uint16_t cnt_his;
	struct nvs_ate wlk_ate;
	size_t ate_size;

	if (!fs->ready) {
    efce:	7c03      	ldrb	r3, [r0, #16]
{
    efd0:	b088      	sub	sp, #32
    efd2:	4604      	mov	r4, r0
    efd4:	460f      	mov	r7, r1
    efd6:	4690      	mov	r8, r2
    efd8:	f8bd 9040 	ldrh.w	r9, [sp, #64]	; 0x40
	if (!fs->ready) {
    efdc:	b96b      	cbnz	r3, effa <nvs_read_hist+0x32>
		LOG_ERR("NVS not initialized");
    efde:	4a2f      	ldr	r2, [pc, #188]	; (f09c <nvs_read_hist+0xd4>)
    efe0:	4618      	mov	r0, r3
    efe2:	e9cd 3201 	strd	r3, r2, [sp, #4]
    efe6:	492e      	ldr	r1, [pc, #184]	; (f0a0 <nvs_read_hist+0xd8>)
    efe8:	2201      	movs	r2, #1
    efea:	9300      	str	r3, [sp, #0]
    efec:	f015 ff29 	bl	24e42 <z_log_msg_runtime_create.constprop.0>
		return -EACCES;
    eff0:	f06f 000c 	mvn.w	r0, #12

	return wlk_ate.len;

err:
	return rc;
}
    eff4:	b008      	add	sp, #32
    eff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
    effa:	2108      	movs	r1, #8
    effc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    effe:	f015 ff30 	bl	24e62 <nvs_al_size.isra.0>
	if (len > (fs->sector_size - 2 * ate_size)) {
    f002:	89a3      	ldrh	r3, [r4, #12]
    f004:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
    f008:	42b3      	cmp	r3, r6
    f00a:	d343      	bcc.n	f094 <nvs_read_hist+0xcc>
	cnt_his = 0U;
    f00c:	2500      	movs	r5, #0
	wlk_addr = fs->ate_wra;
    f00e:	f8d4 a004 	ldr.w	sl, [r4, #4]
    f012:	f8cd a014 	str.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    f016:	454d      	cmp	r5, r9
    f018:	4651      	mov	r1, sl
		rd_addr = wlk_addr;
    f01a:	f8dd a014 	ldr.w	sl, [sp, #20]
	while (cnt_his <= cnt) {
    f01e:	d909      	bls.n	f034 <nvs_read_hist+0x6c>
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    f020:	6863      	ldr	r3, [r4, #4]
    f022:	4553      	cmp	r3, sl
    f024:	d11e      	bne.n	f064 <nvs_read_hist+0x9c>
    f026:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    f02a:	42bb      	cmp	r3, r7
    f02c:	d01a      	beq.n	f064 <nvs_read_hist+0x9c>
		return -ENOENT;
    f02e:	f06f 0001 	mvn.w	r0, #1
    f032:	e7df      	b.n	eff4 <nvs_read_hist+0x2c>
		rc = nvs_prev_ate(fs, &wlk_addr, &wlk_ate);
    f034:	4620      	mov	r0, r4
    f036:	aa06      	add	r2, sp, #24
    f038:	a905      	add	r1, sp, #20
    f03a:	f015 ff54 	bl	24ee6 <nvs_prev_ate>
		if (rc) {
    f03e:	2800      	cmp	r0, #0
    f040:	d1d8      	bne.n	eff4 <nvs_read_hist+0x2c>
		if ((wlk_ate.id == id) &&  (nvs_ate_valid(fs, &wlk_ate))) {
    f042:	f8bd 3018 	ldrh.w	r3, [sp, #24]
    f046:	42bb      	cmp	r3, r7
    f048:	d106      	bne.n	f058 <nvs_read_hist+0x90>
    f04a:	4620      	mov	r0, r4
    f04c:	a906      	add	r1, sp, #24
    f04e:	f015 ff12 	bl	24e76 <nvs_ate_valid>
    f052:	b108      	cbz	r0, f058 <nvs_read_hist+0x90>
			cnt_his++;
    f054:	3501      	adds	r5, #1
    f056:	b2ad      	uxth	r5, r5
		if (wlk_addr == fs->ate_wra) {
    f058:	6862      	ldr	r2, [r4, #4]
    f05a:	9b05      	ldr	r3, [sp, #20]
    f05c:	429a      	cmp	r2, r3
    f05e:	d1da      	bne.n	f016 <nvs_read_hist+0x4e>
		rd_addr = wlk_addr;
    f060:	4651      	mov	r1, sl
    f062:	e7e0      	b.n	f026 <nvs_read_hist+0x5e>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    f064:	f8bd 301c 	ldrh.w	r3, [sp, #28]
	if (((wlk_addr == fs->ate_wra) && (wlk_ate.id != id)) ||
    f068:	2b00      	cmp	r3, #0
    f06a:	d0e0      	beq.n	f02e <nvs_read_hist+0x66>
	    (wlk_ate.len == 0U) || (cnt_his < cnt)) {
    f06c:	45a9      	cmp	r9, r5
    f06e:	d8de      	bhi.n	f02e <nvs_read_hist+0x66>
	rd_addr += wlk_ate.offset;
    f070:	f8bd 001a 	ldrh.w	r0, [sp, #26]
	rd_addr &= ADDR_SECT_MASK;
    f074:	0c09      	lsrs	r1, r1, #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    f076:	42b3      	cmp	r3, r6
	rd_addr &= ADDR_SECT_MASK;
    f078:	ea4f 4101 	mov.w	r1, r1, lsl #16
	rc = nvs_flash_rd(fs, rd_addr, data, MIN(len, wlk_ate.len));
    f07c:	bf28      	it	cs
    f07e:	4633      	movcs	r3, r6
    f080:	4401      	add	r1, r0
    f082:	4642      	mov	r2, r8
    f084:	4620      	mov	r0, r4
    f086:	f015 fe69 	bl	24d5c <nvs_flash_rd>
	if (rc) {
    f08a:	2800      	cmp	r0, #0
    f08c:	d1b2      	bne.n	eff4 <nvs_read_hist+0x2c>
	return wlk_ate.len;
    f08e:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    f092:	e7af      	b.n	eff4 <nvs_read_hist+0x2c>
		return -EINVAL;
    f094:	f06f 0015 	mvn.w	r0, #21
    f098:	e7ac      	b.n	eff4 <nvs_read_hist+0x2c>
    f09a:	bf00      	nop
    f09c:	0002c7f9 	.word	0x0002c7f9
    f0a0:	0002a620 	.word	0x0002a620

0000f0a4 <ipc_service_open_instance>:
#include <zephyr/device.h>

LOG_MODULE_REGISTER(ipc_service, CONFIG_IPC_SERVICE_LOG_LEVEL);

int ipc_service_open_instance(const struct device *instance)
{
    f0a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f0a6:	4603      	mov	r3, r0
	const struct ipc_service_backend *backend;

	if (!instance) {
    f0a8:	b960      	cbnz	r0, f0c4 <ipc_service_open_instance+0x20>
		LOG_ERR("Invalid instance");
    f0aa:	4a11      	ldr	r2, [pc, #68]	; (f0f0 <ipc_service_open_instance+0x4c>)
    f0ac:	9000      	str	r0, [sp, #0]
    f0ae:	e9cd 0201 	strd	r0, r2, [sp, #4]
    f0b2:	4910      	ldr	r1, [pc, #64]	; (f0f4 <ipc_service_open_instance+0x50>)
    f0b4:	2201      	movs	r2, #1
    f0b6:	f015 ffb2 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f0ba:	f06f 0015 	mvn.w	r0, #21
		/* maybe not needed on backend */
		return 0;
	}

	return backend->open_instance(instance);
}
    f0be:	b005      	add	sp, #20
    f0c0:	f85d fb04 	ldr.w	pc, [sp], #4
	backend = (const struct ipc_service_backend *) instance->api;
    f0c4:	6883      	ldr	r3, [r0, #8]
	if (!backend) {
    f0c6:	b95b      	cbnz	r3, f0e0 <ipc_service_open_instance+0x3c>
		LOG_ERR("Invalid backend configuration");
    f0c8:	4a0b      	ldr	r2, [pc, #44]	; (f0f8 <ipc_service_open_instance+0x54>)
    f0ca:	4618      	mov	r0, r3
    f0cc:	e9cd 3201 	strd	r3, r2, [sp, #4]
    f0d0:	4908      	ldr	r1, [pc, #32]	; (f0f4 <ipc_service_open_instance+0x50>)
    f0d2:	2201      	movs	r2, #1
    f0d4:	9300      	str	r3, [sp, #0]
    f0d6:	f015 ffa2 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f0da:	f06f 0004 	mvn.w	r0, #4
    f0de:	e7ee      	b.n	f0be <ipc_service_open_instance+0x1a>
	if (!backend->open_instance) {
    f0e0:	681b      	ldr	r3, [r3, #0]
    f0e2:	b11b      	cbz	r3, f0ec <ipc_service_open_instance+0x48>
}
    f0e4:	b005      	add	sp, #20
    f0e6:	f85d eb04 	ldr.w	lr, [sp], #4
	return backend->open_instance(instance);
    f0ea:	4718      	bx	r3
		return 0;
    f0ec:	4618      	mov	r0, r3
    f0ee:	e7e6      	b.n	f0be <ipc_service_open_instance+0x1a>
    f0f0:	0002c95f 	.word	0x0002c95f
    f0f4:	0002a628 	.word	0x0002a628
    f0f8:	0002c970 	.word	0x0002c970

0000f0fc <ipc_service_register_endpoint>:
}

int ipc_service_register_endpoint(const struct device *instance,
				  struct ipc_ept *ept,
				  const struct ipc_ept_cfg *cfg)
{
    f0fc:	b530      	push	{r4, r5, lr}
    f0fe:	b085      	sub	sp, #20
	const struct ipc_service_backend *backend;

	if (!instance || !ept || !cfg) {
    f100:	b108      	cbz	r0, f106 <ipc_service_register_endpoint+0xa>
    f102:	b101      	cbz	r1, f106 <ipc_service_register_endpoint+0xa>
    f104:	b96a      	cbnz	r2, f122 <ipc_service_register_endpoint+0x26>
		LOG_ERR("Invalid instance, endpoint or configuration");
    f106:	4b13      	ldr	r3, [pc, #76]	; (f154 <ipc_service_register_endpoint+0x58>)
    f108:	2201      	movs	r2, #1
    f10a:	9302      	str	r3, [sp, #8]
    f10c:	2300      	movs	r3, #0
    f10e:	4912      	ldr	r1, [pc, #72]	; (f158 <ipc_service_register_endpoint+0x5c>)
    f110:	4618      	mov	r0, r3
    f112:	e9cd 3300 	strd	r3, r3, [sp]
    f116:	f015 ff82 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f11a:	f06f 0015 	mvn.w	r0, #21
	LOG_DBG("Register endpoint %s", cfg->name ? cfg->name : "");

	ept->instance = instance;

	return backend->register_endpoint(instance, &ept->token, cfg);
}
    f11e:	b005      	add	sp, #20
    f120:	bd30      	pop	{r4, r5, pc}
	backend = (const struct ipc_service_backend *) instance->api;
    f122:	6884      	ldr	r4, [r0, #8]
	if (!backend || !backend->register_endpoint) {
    f124:	b10c      	cbz	r4, f12a <ipc_service_register_endpoint+0x2e>
    f126:	68e5      	ldr	r5, [r4, #12]
    f128:	b965      	cbnz	r5, f144 <ipc_service_register_endpoint+0x48>
		LOG_ERR("Invalid backend configuration");
    f12a:	4b0c      	ldr	r3, [pc, #48]	; (f15c <ipc_service_register_endpoint+0x60>)
    f12c:	2201      	movs	r2, #1
    f12e:	9302      	str	r3, [sp, #8]
    f130:	2300      	movs	r3, #0
    f132:	4909      	ldr	r1, [pc, #36]	; (f158 <ipc_service_register_endpoint+0x5c>)
    f134:	4618      	mov	r0, r3
    f136:	e9cd 3300 	strd	r3, r3, [sp]
    f13a:	f015 ff70 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f13e:	f06f 0004 	mvn.w	r0, #4
    f142:	e7ec      	b.n	f11e <ipc_service_register_endpoint+0x22>
	ept->instance = instance;
    f144:	f841 0b04 	str.w	r0, [r1], #4
	return backend->register_endpoint(instance, &ept->token, cfg);
    f148:	68e3      	ldr	r3, [r4, #12]
}
    f14a:	b005      	add	sp, #20
    f14c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->register_endpoint(instance, &ept->token, cfg);
    f150:	4718      	bx	r3
    f152:	bf00      	nop
    f154:	0002c98e 	.word	0x0002c98e
    f158:	0002a628 	.word	0x0002a628
    f15c:	0002c970 	.word	0x0002c970

0000f160 <ipc_service_send>:
	return 0;
}


int ipc_service_send(struct ipc_ept *ept, const void *data, size_t len)
{
    f160:	b530      	push	{r4, r5, lr}
    f162:	4613      	mov	r3, r2
	const struct ipc_service_backend *backend;

	if (!ept) {
    f164:	4604      	mov	r4, r0
{
    f166:	b085      	sub	sp, #20
	if (!ept) {
    f168:	b960      	cbnz	r0, f184 <ipc_service_send+0x24>
		LOG_ERR("Invalid endpoint");
    f16a:	4b19      	ldr	r3, [pc, #100]	; (f1d0 <ipc_service_send+0x70>)
    f16c:	9000      	str	r0, [sp, #0]
    f16e:	e9cd 0301 	strd	r0, r3, [sp, #4]
    f172:	2201      	movs	r2, #1
    f174:	4603      	mov	r3, r0
    f176:	4917      	ldr	r1, [pc, #92]	; (f1d4 <ipc_service_send+0x74>)
    f178:	f015 ff51 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
    f17c:	f06f 0015 	mvn.w	r0, #21
		LOG_ERR("Invalid backend configuration");
		return -EIO;
	}

	return backend->send(ept->instance, ept->token, data, len);
}
    f180:	b005      	add	sp, #20
    f182:	bd30      	pop	{r4, r5, pc}
	if (!ept->instance) {
    f184:	6800      	ldr	r0, [r0, #0]
    f186:	b958      	cbnz	r0, f1a0 <ipc_service_send+0x40>
		LOG_ERR("Endpoint not registered\n");
    f188:	4b13      	ldr	r3, [pc, #76]	; (f1d8 <ipc_service_send+0x78>)
    f18a:	9000      	str	r0, [sp, #0]
    f18c:	e9cd 0301 	strd	r0, r3, [sp, #4]
    f190:	2201      	movs	r2, #1
    f192:	4603      	mov	r3, r0
    f194:	490f      	ldr	r1, [pc, #60]	; (f1d4 <ipc_service_send+0x74>)
    f196:	f015 ff42 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -ENOENT;
    f19a:	f06f 0001 	mvn.w	r0, #1
    f19e:	e7ef      	b.n	f180 <ipc_service_send+0x20>
	backend = ept->instance->api;
    f1a0:	6882      	ldr	r2, [r0, #8]
	if (!backend || !backend->send) {
    f1a2:	b10a      	cbz	r2, f1a8 <ipc_service_send+0x48>
    f1a4:	6895      	ldr	r5, [r2, #8]
    f1a6:	b965      	cbnz	r5, f1c2 <ipc_service_send+0x62>
		LOG_ERR("Invalid backend configuration");
    f1a8:	4b0c      	ldr	r3, [pc, #48]	; (f1dc <ipc_service_send+0x7c>)
    f1aa:	2201      	movs	r2, #1
    f1ac:	9302      	str	r3, [sp, #8]
    f1ae:	2300      	movs	r3, #0
    f1b0:	4908      	ldr	r1, [pc, #32]	; (f1d4 <ipc_service_send+0x74>)
    f1b2:	4618      	mov	r0, r3
    f1b4:	e9cd 3300 	strd	r3, r3, [sp]
    f1b8:	f015 ff31 	bl	2501e <z_log_msg_runtime_create.constprop.0>
		return -EIO;
    f1bc:	f06f 0004 	mvn.w	r0, #4
    f1c0:	e7de      	b.n	f180 <ipc_service_send+0x20>
	return backend->send(ept->instance, ept->token, data, len);
    f1c2:	460a      	mov	r2, r1
    f1c4:	46ac      	mov	ip, r5
    f1c6:	6861      	ldr	r1, [r4, #4]
}
    f1c8:	b005      	add	sp, #20
    f1ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	return backend->send(ept->instance, ept->token, data, len);
    f1ce:	4760      	bx	ip
    f1d0:	0002c9ba 	.word	0x0002c9ba
    f1d4:	0002a628 	.word	0x0002a628
    f1d8:	0002c9cb 	.word	0x0002c9cb
    f1dc:	0002c970 	.word	0x0002c970

0000f1e0 <shared_memory_prepare>:
__ssp_bos_icheck3(memset, void *, int)
    f1e0:	2000      	movs	r0, #0
    f1e2:	4b01      	ldr	r3, [pc, #4]	; (f1e8 <shared_memory_prepare+0x8>)
    f1e4:	6018      	str	r0, [r3, #0]
			memset((void *) backend_config->shm_addr, 0, VDEV_STATUS_SIZE);
		}
	}

	return 0;
}
    f1e6:	4770      	bx	lr
    f1e8:	20070000 	.word	0x20070000

0000f1ec <advertise_ept>:
{
    f1ec:	b530      	push	{r4, r5, lr}
    f1ee:	460c      	mov	r4, r1
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f1f0:	490e      	ldr	r1, [pc, #56]	; (f22c <advertise_ept+0x40>)
{
    f1f2:	b085      	sub	sp, #20
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f1f4:	9102      	str	r1, [sp, #8]
    f1f6:	f8d0 11ac 	ldr.w	r1, [r0, #428]	; 0x1ac
{
    f1fa:	4605      	mov	r5, r0
	err = rpmsg_create_ept(&rpmsg_ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f1fc:	e9cd 3100 	strd	r3, r1, [sp]
    f200:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f204:	f04f 33ff 	mov.w	r3, #4294967295
    f208:	4620      	mov	r0, r4
    f20a:	f00f fa91 	bl	1e730 <rpmsg_create_ept>
	if (err != 0) {
    f20e:	b950      	cbnz	r0, f226 <advertise_ept+0x3a>
	rpmsg_ept->bound = true;
    f210:	2301      	movs	r3, #1
    f212:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
	if (rpmsg_inst->bound_cb) {
    f216:	f8d5 31a8 	ldr.w	r3, [r5, #424]	; 0x1a8
    f21a:	b123      	cbz	r3, f226 <advertise_ept+0x3a>
		rpmsg_inst->bound_cb(rpmsg_ept);
    f21c:	4620      	mov	r0, r4
}
    f21e:	b005      	add	sp, #20
    f220:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		rpmsg_inst->bound_cb(rpmsg_ept);
    f224:	4718      	bx	r3
}
    f226:	b005      	add	sp, #20
    f228:	bd30      	pop	{r4, r5, pc}
    f22a:	bf00      	nop
    f22c:	0002512f 	.word	0x0002512f

0000f230 <get_ept>:
{
    f230:	b538      	push	{r3, r4, r5, lr}
    f232:	460c      	mov	r4, r1
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f234:	4611      	mov	r1, r2
{
    f236:	4605      	mov	r5, r0
	ept = get_ept_slot_with_name(rpmsg_inst, name);
    f238:	f015 ff7b 	bl	25132 <get_ept_slot_with_name>
	if (ept != NULL) {
    f23c:	4603      	mov	r3, r0
    f23e:	b938      	cbnz	r0, f250 <get_ept+0x20>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f240:	4628      	mov	r0, r5
    f242:	4904      	ldr	r1, [pc, #16]	; (f254 <get_ept+0x24>)
    f244:	f015 ff75 	bl	25132 <get_ept_slot_with_name>
    f248:	4603      	mov	r3, r0
	if (ept != NULL) {
    f24a:	2000      	movs	r0, #0
		(*rpmsg_ept) = ept;
    f24c:	6023      	str	r3, [r4, #0]
}
    f24e:	bd38      	pop	{r3, r4, r5, pc}
		return true;
    f250:	2001      	movs	r0, #1
    f252:	e7fb      	b.n	f24c <get_ept+0x1c>
    f254:	0002f10c 	.word	0x0002f10c

0000f258 <open>:
{
    f258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    f25c:	2301      	movs	r3, #1
    f25e:	4681      	mov	r9, r0
	struct backend_data_t *data = instance->data;
    f260:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f262:	6846      	ldr	r6, [r0, #4]
{
    f264:	b085      	sub	sp, #20
	if (!atomic_cas(&data->state, STATE_READY, STATE_BUSY)) {
    f266:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f26a:	e8d7 2fef 	ldaex	r2, [r7]
    f26e:	2a00      	cmp	r2, #0
    f270:	d103      	bne.n	f27a <open+0x22>
    f272:	e8c7 3fe1 	stlex	r1, r3, [r7]
    f276:	2900      	cmp	r1, #0
    f278:	d1f7      	bne.n	f26a <open+0x12>
    f27a:	f040 80b8 	bne.w	f3ee <open+0x196>
static inline unsigned int optimal_num_desc(size_t shm_size, unsigned int buf_size)
{
	size_t available, single_alloc;
	unsigned int num_desc;

	available = shm_size - VDEV_STATUS_SIZE;
    f27e:	68b3      	ldr	r3, [r6, #8]
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f280:	6ab2      	ldr	r2, [r6, #40]	; 0x28
	available = shm_size - VDEV_STATUS_SIZE;
    f282:	3b04      	subs	r3, #4
	single_alloc = VRING_COUNT * (vq_ring_size(1, buf_size) + vring_size(1, VRING_ALIGNMENT));
    f284:	3226      	adds	r2, #38	; 0x26
 * @return most significant bit set, 0 if @a op is 0
 */

static ALWAYS_INLINE unsigned int find_msb_set(uint32_t op)
{
	if (op == 0) {
    f286:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
    f28a:	ea4f 0142 	mov.w	r1, r2, lsl #1

	num_desc = (unsigned int) (available / single_alloc);
    f28e:	bf26      	itte	cs
    f290:	fbb3 f3f1 	udivcs	r3, r3, r1
		return 0;
	}

	return 32 - __builtin_clz(op);
    f294:	fab3 f383 	clzcs	r3, r3
		return 0;
    f298:	2300      	movcc	r3, #0

	return (1 << (find_msb_set(num_desc) - 1));
    f29a:	f04f 0401 	mov.w	r4, #1
	return 32 - __builtin_clz(op);
    f29e:	bf28      	it	cs
    f2a0:	f1c3 0320 	rsbcs	r3, r3, #32
    f2a4:	3b01      	subs	r3, #1
	if (num_desc == 0) {
    f2a6:	409c      	lsls	r4, r3
	err = vr_shm_configure(&data->vr, conf);
    f2a8:	f505 78e4 	add.w	r8, r5, #456	; 0x1c8
	if (num_desc == 0) {
    f2ac:	f000 8099 	beq.w	f3e2 <open+0x18a>

static inline int vring_size(unsigned int num, unsigned long align)
{
	int size;

	size = num * sizeof(struct vring_desc);
    f2b0:	2210      	movs	r2, #16
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
	    sizeof(uint16_t);
	size = (size + align - 1) & ~(align - 1);
	size += sizeof(struct vring_used) +
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f2b2:	2108      	movs	r1, #8
	vr->shm_addr = conf->shm_addr + VDEV_STATUS_SIZE;
    f2b4:	6870      	ldr	r0, [r6, #4]
	size = num * sizeof(struct vring_desc);
    f2b6:	409a      	lsls	r2, r3
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
    f2b8:	eb02 0244 	add.w	r2, r2, r4, lsl #1
    f2bc:	3004      	adds	r0, #4
	    (num * sizeof(struct vring_used_elem)) + sizeof(uint16_t);
    f2be:	4099      	lsls	r1, r3
	size = (size + align - 1) & ~(align - 1);
    f2c0:	3209      	adds	r2, #9
    f2c2:	f8c5 0260 	str.w	r0, [r5, #608]	; 0x260
	size += sizeof(struct vring_used) +
    f2c6:	3106      	adds	r1, #6
	size = (size + align - 1) & ~(align - 1);
    f2c8:	f022 0203 	bic.w	r2, r2, #3
	size += sizeof(struct vring_used) +
    f2cc:	440a      	add	r2, r1
	return (buf_size * num);
    f2ce:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f2d0:	fa01 fc03 	lsl.w	ip, r1, r3
	       (VRING_COUNT * vring_size(num, VRING_ALIGNMENT)));
    f2d4:	0051      	lsls	r1, r2, #1
	vr->shm_size = shm_size(num_desc, conf->buffer_size) - VDEV_STATUS_SIZE;
    f2d6:	eb01 014c 	add.w	r1, r1, ip, lsl #1
    f2da:	f8c5 1264 	str.w	r1, [r5, #612]	; 0x264
	return (buf_size * num);
    f2de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    f2e0:	4099      	lsls	r1, r3
	vr->rx_addr = vr->shm_addr + VRING_COUNT * vq_ring_size(num_desc, conf->buffer_size);
    f2e2:	eb00 0341 	add.w	r3, r0, r1, lsl #1
    f2e6:	f8c5 3258 	str.w	r3, [r5, #600]	; 0x258
	vr->tx_addr = ROUND_UP(vr->rx_addr + vring_size(num_desc, VRING_ALIGNMENT),
    f2ea:	3303      	adds	r3, #3
    f2ec:	4413      	add	r3, r2
    f2ee:	f023 0303 	bic.w	r3, r3, #3
    f2f2:	f8c5 3254 	str.w	r3, [r5, #596]	; 0x254
	vr->status_reg_addr = conf->shm_addr;
    f2f6:	6873      	ldr	r3, [r6, #4]
	vr->vring_size = num_desc;
    f2f8:	f8c5 425c 	str.w	r4, [r5, #604]	; 0x25c
	vr->status_reg_addr = conf->shm_addr;
    f2fc:	f8c5 3250 	str.w	r3, [r5, #592]	; 0x250
	data->vr.notify_cb = virtio_notify_cb;
    f300:	4b3c      	ldr	r3, [pc, #240]	; (f3f4 <open+0x19c>)
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f302:	4640      	mov	r0, r8
	data->vr.priv = (void *) conf;
    f304:	e9c5 63a9 	strd	r6, r3, [r5, #676]	; 0x2a4
	err = ipc_static_vrings_init(&data->vr, conf->role);
    f308:	6831      	ldr	r1, [r6, #0]
    f30a:	f000 fa1d 	bl	f748 <ipc_static_vrings_init>
	if (err != 0) {
    f30e:	4604      	mov	r4, r0
    f310:	bb30      	cbnz	r0, f360 <open+0x108>
	const struct backend_config_t *conf = instance->config;
    f312:	f8d9 a004 	ldr.w	sl, [r9, #4]
	struct backend_data_t *data = instance->data;
    f316:	f8d9 9010 	ldr.w	r9, [r9, #16]
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f31a:	e9da 3407 	ldrd	r3, r4, [sl, #28]
	k_work_queue_init(&data->mbox_wq);
    f31e:	f509 7b30 	add.w	fp, r9, #704	; 0x2c0
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f322:	2b01      	cmp	r3, #1
	k_work_queue_init(&data->mbox_wq);
    f324:	4658      	mov	r0, fp
	prio = (conf->wq_prio_type == PRIO_COOP) ? K_PRIO_COOP(conf->wq_prio) :
    f326:	bf08      	it	eq
    f328:	3c10      	subeq	r4, #16
	k_work_queue_init(&data->mbox_wq);
    f32a:	f011 f853 	bl	203d4 <k_work_queue_init>
	k_work_queue_start(&data->mbox_wq, mbox_stack[conf->id], WQ_STACK_SIZE, prio, NULL);
    f32e:	2300      	movs	r3, #0
    f330:	f8da 0024 	ldr.w	r0, [sl, #36]	; 0x24
    f334:	4930      	ldr	r1, [pc, #192]	; (f3f8 <open+0x1a0>)
    f336:	f44f 6280 	mov.w	r2, #1024	; 0x400
    f33a:	eb01 2180 	add.w	r1, r1, r0, lsl #10
    f33e:	9300      	str	r3, [sp, #0]
    f340:	4658      	mov	r0, fp
    f342:	4623      	mov	r3, r4
    f344:	f011 f860 	bl	20408 <k_work_queue_start>
	k_work_init(&data->mbox_work, mbox_callback_process);
    f348:	f509 702c 	add.w	r0, r9, #688	; 0x2b0
    f34c:	492b      	ldr	r1, [pc, #172]	; (f3fc <open+0x1a4>)
    f34e:	f010 ff75 	bl	2023c <k_work_init>
		(const struct mbox_driver_api *)channel->dev->api;
    f352:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->register_callback == NULL) {
    f356:	6883      	ldr	r3, [r0, #8]
    f358:	685c      	ldr	r4, [r3, #4]
    f35a:	b91c      	cbnz	r4, f364 <open+0x10c>
		return -ENOSYS;
    f35c:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_READY);
    f360:	2100      	movs	r1, #0
    f362:	e037      	b.n	f3d4 <open+0x17c>
	return api->register_callback(channel->dev, channel->id, cb, user_data);
    f364:	464b      	mov	r3, r9
    f366:	4a26      	ldr	r2, [pc, #152]	; (f400 <open+0x1a8>)
    f368:	f8da 1018 	ldr.w	r1, [sl, #24]
    f36c:	47a0      	blx	r4
	if (err != 0) {
    f36e:	4604      	mov	r4, r0
    f370:	2800      	cmp	r0, #0
    f372:	d1f5      	bne.n	f360 <open+0x108>
		(const struct mbox_driver_api *)channel->dev->api;
    f374:	f8da 0014 	ldr.w	r0, [sl, #20]
	if (api->set_enabled == NULL) {
    f378:	6883      	ldr	r3, [r0, #8]
    f37a:	691b      	ldr	r3, [r3, #16]
    f37c:	2b00      	cmp	r3, #0
    f37e:	d0ed      	beq.n	f35c <open+0x104>
	return api->set_enabled(channel->dev, channel->id, enable);
    f380:	2201      	movs	r2, #1
    f382:	f8da 1018 	ldr.w	r1, [sl, #24]
    f386:	4798      	blx	r3
	if (err != 0) {
    f388:	4604      	mov	r4, r0
    f38a:	2800      	cmp	r0, #0
    f38c:	d1e8      	bne.n	f360 <open+0x108>
	rpmsg_inst->bound_cb = bound_cb;
    f38e:	4b1d      	ldr	r3, [pc, #116]	; (f404 <open+0x1ac>)
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f390:	4628      	mov	r0, r5
	rpmsg_inst->bound_cb = bound_cb;
    f392:	f8c5 31a8 	str.w	r3, [r5, #424]	; 0x1a8
	rpmsg_inst->cb = ept_cb;
    f396:	4b1c      	ldr	r3, [pc, #112]	; (f408 <open+0x1b0>)
    f398:	f8c5 31ac 	str.w	r3, [r5, #428]	; 0x1ac
	err = ipc_rpmsg_init(rpmsg_inst, data->role, conf->buffer_size,
    f39c:	4b1b      	ldr	r3, [pc, #108]	; (f40c <open+0x1b4>)
    f39e:	9303      	str	r3, [sp, #12]
    f3a0:	f8d5 3210 	ldr.w	r3, [r5, #528]	; 0x210
    f3a4:	9302      	str	r3, [sp, #8]
    f3a6:	f8d5 3208 	ldr.w	r3, [r5, #520]	; 0x208
    f3aa:	e9cd 8300 	strd	r8, r3, [sp]
    f3ae:	f8d5 3268 	ldr.w	r3, [r5, #616]	; 0x268
    f3b2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    f3b4:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f3b8:	f000 f98e 	bl	f6d8 <ipc_rpmsg_init>
	if (err != 0) {
    f3bc:	4604      	mov	r4, r0
    f3be:	2800      	cmp	r0, #0
    f3c0:	d1ce      	bne.n	f360 <open+0x108>
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f3c2:	f105 00e0 	add.w	r0, r5, #224	; 0xe0
    f3c6:	f00f fb57 	bl	1ea78 <rpmsg_virtio_get_buffer_size>
	if (data->tx_buffer_size < 0) {
    f3ca:	2800      	cmp	r0, #0
	data->tx_buffer_size = rpmsg_virtio_get_buffer_size(rdev);
    f3cc:	f8c5 0370 	str.w	r0, [r5, #880]	; 0x370
	if (data->tx_buffer_size < 0) {
    f3d0:	db0a      	blt.n	f3e8 <open+0x190>
	atomic_set(&data->state, STATE_INITED);
    f3d2:	2102      	movs	r1, #2
	atomic_set(&data->state, STATE_READY);
    f3d4:	4638      	mov	r0, r7
    f3d6:	f015 fee1 	bl	2519c <atomic_set.isra.0>
}
    f3da:	4620      	mov	r0, r4
    f3dc:	b005      	add	sp, #20
    f3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -ENOMEM;
    f3e2:	f06f 040b 	mvn.w	r4, #11
    f3e6:	e7bb      	b.n	f360 <open+0x108>
		err = -EINVAL;
    f3e8:	f06f 0415 	mvn.w	r4, #21
    f3ec:	e7b8      	b.n	f360 <open+0x108>
		return -EALREADY;
    f3ee:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f3f2:	e7f2      	b.n	f3da <open+0x182>
    f3f4:	00025185 	.word	0x00025185
    f3f8:	20031050 	.word	0x20031050
    f3fc:	0002516b 	.word	0x0002516b
    f400:	0002515f 	.word	0x0002515f
    f404:	0000f4d5 	.word	0x0000f4d5
    f408:	0002523d 	.word	0x0002523d
    f40c:	000251cd 	.word	0x000251cd

0000f410 <close>:
{
    f410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f414:	4606      	mov	r6, r0
    f416:	f04f 0901 	mov.w	r9, #1
	struct backend_data_t *data = instance->data;
    f41a:	6905      	ldr	r5, [r0, #16]
	const struct backend_config_t *conf = instance->config;
    f41c:	f8d0 8004 	ldr.w	r8, [r0, #4]
	if (!atomic_cas(&data->state, STATE_INITED, STATE_BUSY)) {
    f420:	f505 775b 	add.w	r7, r5, #876	; 0x36c
    f424:	e8d7 3fef 	ldaex	r3, [r7]
    f428:	2b02      	cmp	r3, #2
    f42a:	d103      	bne.n	f434 <close+0x24>
    f42c:	e8c7 9fe2 	stlex	r2, r9, [r7]
    f430:	2a00      	cmp	r2, #0
    f432:	d1f7      	bne.n	f424 <close+0x14>
    f434:	d149      	bne.n	f4ca <close+0xba>
		if (strcmp("", rpmsg_ept->name) != 0) {
    f436:	4826      	ldr	r0, [pc, #152]	; (f4d0 <close+0xc0>)
    f438:	f105 0140 	add.w	r1, r5, #64	; 0x40
    f43c:	f7f9 ff86 	bl	934c <strcmp>
    f440:	b120      	cbz	r0, f44c <close+0x3c>
		return -EBUSY;
    f442:	f06f 040f 	mvn.w	r4, #15
}
    f446:	4620      	mov	r0, r4
    f448:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (strcmp("", rpmsg_ept->name) != 0) {
    f44c:	4820      	ldr	r0, [pc, #128]	; (f4d0 <close+0xc0>)
    f44e:	f105 01b0 	add.w	r1, r5, #176	; 0xb0
    f452:	f7f9 ff7b 	bl	934c <strcmp>
    f456:	2800      	cmp	r0, #0
    f458:	d1f3      	bne.n	f442 <close+0x32>
	err = ipc_rpmsg_deinit(rpmsg_inst, data->role);
    f45a:	4628      	mov	r0, r5
    f45c:	f8d5 1368 	ldr.w	r1, [r5, #872]	; 0x368
    f460:	f015 ff1f 	bl	252a2 <ipc_rpmsg_deinit>
	if (err != 0) {
    f464:	4604      	mov	r4, r0
    f466:	bb70      	cbnz	r0, f4c6 <close+0xb6>
	const struct backend_config_t *conf = instance->config;
    f468:	6871      	ldr	r1, [r6, #4]
	struct backend_data_t *data = instance->data;
    f46a:	6936      	ldr	r6, [r6, #16]
		(const struct mbox_driver_api *)channel->dev->api;
    f46c:	6948      	ldr	r0, [r1, #20]
	if (api->set_enabled == NULL) {
    f46e:	6883      	ldr	r3, [r0, #8]
    f470:	691b      	ldr	r3, [r3, #16]
    f472:	b333      	cbz	r3, f4c2 <close+0xb2>
	return api->set_enabled(channel->dev, channel->id, enable);
    f474:	4622      	mov	r2, r4
    f476:	6989      	ldr	r1, [r1, #24]
    f478:	4798      	blx	r3
	if (err != 0) {
    f47a:	4604      	mov	r4, r0
    f47c:	bb18      	cbnz	r0, f4c6 <close+0xb6>
	k_work_queue_drain(&data->mbox_wq, 1);
    f47e:	f506 7630 	add.w	r6, r6, #704	; 0x2c0
    f482:	4649      	mov	r1, r9
    f484:	4630      	mov	r0, r6
    f486:	f011 f827 	bl	204d8 <k_work_queue_drain>
	z_impl_k_thread_abort(thread);
    f48a:	4630      	mov	r0, r6
	err = ipc_static_vrings_deinit(&data->vr, conf->role);
    f48c:	f505 76e4 	add.w	r6, r5, #456	; 0x1c8
    f490:	f001 fa8e 	bl	109b0 <z_impl_k_thread_abort>
    f494:	4630      	mov	r0, r6
    f496:	f8d8 1000 	ldr.w	r1, [r8]
    f49a:	f015 ff3f 	bl	2531c <ipc_static_vrings_deinit>
	if (err != 0) {
    f49e:	4604      	mov	r4, r0
    f4a0:	b988      	cbnz	r0, f4c6 <close+0xb6>
    f4a2:	4601      	mov	r1, r0
    f4a4:	22e8      	movs	r2, #232	; 0xe8
    f4a6:	4630      	mov	r0, r6
    f4a8:	f01a f925 	bl	296f6 <memset>
    f4ac:	4621      	mov	r1, r4
    f4ae:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
    f4b2:	4628      	mov	r0, r5
    f4b4:	f01a f91f 	bl	296f6 <memset>
	atomic_set(&data->state, STATE_READY);
    f4b8:	4621      	mov	r1, r4
	atomic_set(&data->state, STATE_INITED);
    f4ba:	4638      	mov	r0, r7
    f4bc:	f015 fe6e 	bl	2519c <atomic_set.isra.0>
	return err;
    f4c0:	e7c1      	b.n	f446 <close+0x36>
		return -ENOSYS;
    f4c2:	f06f 0457 	mvn.w	r4, #87	; 0x57
	atomic_set(&data->state, STATE_INITED);
    f4c6:	2102      	movs	r1, #2
    f4c8:	e7f7      	b.n	f4ba <close+0xaa>
		return -EALREADY;
    f4ca:	f06f 0477 	mvn.w	r4, #119	; 0x77
    f4ce:	e7ba      	b.n	f446 <close+0x36>
    f4d0:	0002f10c 	.word	0x0002f10c

0000f4d4 <bound_cb>:
{
    f4d4:	b513      	push	{r0, r1, r4, lr}
 * Returns number of bytes it has sent or negative error value on failure.
 */
static inline int rpmsg_send(struct rpmsg_endpoint *ept, const void *data,
			     int len)
{
	if (!ept)
    f4d6:	4604      	mov	r4, r0
    f4d8:	b140      	cbz	r0, f4ec <bound_cb+0x18>
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_raw(ept, ept->addr, ept->dest_addr, data,
    f4da:	2300      	movs	r3, #0
    f4dc:	2201      	movs	r2, #1
    f4de:	e9cd 3200 	strd	r3, r2, [sp]
    f4e2:	4b07      	ldr	r3, [pc, #28]	; (f500 <bound_cb+0x2c>)
    f4e4:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f4e8:	f00f f8d6 	bl	1e698 <rpmsg_send_offchannel_raw>
	if (ept->cb->bound) {
    f4ec:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    f4ee:	681b      	ldr	r3, [r3, #0]
    f4f0:	b123      	cbz	r3, f4fc <bound_cb+0x28>
		ept->cb->bound(ept->priv);
    f4f2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
}
    f4f4:	b002      	add	sp, #8
    f4f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ept->cb->bound(ept->priv);
    f4fa:	4718      	bx	r3
}
    f4fc:	b002      	add	sp, #8
    f4fe:	bd10      	pop	{r4, pc}
    f500:	0002f10c 	.word	0x0002f10c

0000f504 <send>:
{
    f504:	b513      	push	{r0, r1, r4, lr}
    f506:	4604      	mov	r4, r0
    f508:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    f50a:	6921      	ldr	r1, [r4, #16]
    f50c:	f501 715b 	add.w	r1, r1, #876	; 0x36c
    f510:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
    f514:	2902      	cmp	r1, #2
    f516:	d110      	bne.n	f53a <send+0x36>
	if (len == 0) {
    f518:	b193      	cbz	r3, f540 <send+0x3c>
	if (!rpmsg_ept) {
    f51a:	b1a0      	cbz	r0, f546 <send+0x42>
    f51c:	2101      	movs	r1, #1
    f51e:	e9cd 3100 	strd	r3, r1, [sp]
    f522:	4613      	mov	r3, r2
    f524:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
    f528:	f00f f8b6 	bl	1e698 <rpmsg_send_offchannel_raw>
	if (ret == RPMSG_ERR_NO_BUFF) {
    f52c:	4b07      	ldr	r3, [pc, #28]	; (f54c <send+0x48>)
		return -ENOMEM;
    f52e:	4298      	cmp	r0, r3
    f530:	bf08      	it	eq
    f532:	f06f 000b 	mvneq.w	r0, #11
}
    f536:	b002      	add	sp, #8
    f538:	bd10      	pop	{r4, pc}
		return -EBUSY;
    f53a:	f06f 000f 	mvn.w	r0, #15
    f53e:	e7fa      	b.n	f536 <send+0x32>
		return -EBADMSG;
    f540:	f06f 004c 	mvn.w	r0, #76	; 0x4c
    f544:	e7f7      	b.n	f536 <send+0x32>
		return -ENOENT;
    f546:	f06f 0001 	mvn.w	r0, #1
    f54a:	e7f4      	b.n	f536 <send+0x32>
    f54c:	fffff82e 	.word	0xfffff82e

0000f550 <register_ept>:
{
    f550:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    f554:	4688      	mov	r8, r1
    f556:	4615      	mov	r5, r2
	struct backend_data_t *data = instance->data;
    f558:	6906      	ldr	r6, [r0, #16]
    f55a:	f506 735b 	add.w	r3, r6, #876	; 0x36c
    f55e:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
    f562:	2b02      	cmp	r3, #2
    f564:	d15f      	bne.n	f626 <register_ept+0xd6>
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f566:	6813      	ldr	r3, [r2, #0]
    f568:	b923      	cbnz	r3, f574 <register_ept+0x24>
		return -EINVAL;
    f56a:	f06f 0015 	mvn.w	r0, #21
}
    f56e:	b003      	add	sp, #12
    f570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (cfg->name == NULL || cfg->name[0] == '\0') {
    f574:	781b      	ldrb	r3, [r3, #0]
    f576:	2b00      	cmp	r3, #0
    f578:	d0f7      	beq.n	f56a <register_ept+0x1a>
			register_ept_on_host(rpmsg_inst, cfg) :
    f57a:	f8d6 9368 	ldr.w	r9, [r6, #872]	; 0x368
    f57e:	f1b9 0f00 	cmp.w	r9, #0
    f582:	d133      	bne.n	f5ec <register_ept+0x9c>
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
    f584:	f506 77d8 	add.w	r7, r6, #432	; 0x1b0
	return z_impl_k_mutex_lock(mutex, timeout);
    f588:	f04f 32ff 	mov.w	r2, #4294967295
    f58c:	f04f 33ff 	mov.w	r3, #4294967295
    f590:	4638      	mov	r0, r7
    f592:	f010 f949 	bl	1f828 <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, cfg->name);
    f596:	4630      	mov	r0, r6
    f598:	682a      	ldr	r2, [r5, #0]
    f59a:	a901      	add	r1, sp, #4
    f59c:	f7ff fe48 	bl	f230 <get_ept>
	if (rpmsg_ept == NULL) {
    f5a0:	9c01      	ldr	r4, [sp, #4]
    f5a2:	b91c      	cbnz	r4, f5ac <register_ept+0x5c>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f5a4:	4638      	mov	r0, r7
    f5a6:	f015 fdf7 	bl	25198 <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f5aa:	e7de      	b.n	f56a <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f5ac:	f105 0308 	add.w	r3, r5, #8
    f5b0:	66a3      	str	r3, [r4, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f5b2:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->bound = false;
    f5b4:	f884 9064 	strb.w	r9, [r4, #100]	; 0x64
	rpmsg_ept->priv = cfg->priv;
    f5b8:	66e3      	str	r3, [r4, #108]	; 0x6c
	rpmsg_ept->ep.priv = rpmsg_ept;
    f5ba:	63e4      	str	r4, [r4, #60]	; 0x3c
	if (ept_cached) {
    f5bc:	b160      	cbz	r0, f5d8 <register_ept+0x88>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f5be:	4638      	mov	r0, r7
    f5c0:	f015 fdea 	bl	25198 <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, cfg->name, rpmsg_ept->dest);
    f5c4:	4621      	mov	r1, r4
    f5c6:	4630      	mov	r0, r6
    f5c8:	6e23      	ldr	r3, [r4, #96]	; 0x60
    f5ca:	682a      	ldr	r2, [r5, #0]
    f5cc:	f7ff fe0e 	bl	f1ec <advertise_ept>
	return 0;
    f5d0:	2000      	movs	r0, #0
	(*token) = rpmsg_ept;
    f5d2:	f8c8 4000 	str.w	r4, [r8]
	return 0;
    f5d6:	e7ca      	b.n	f56e <register_ept+0x1e>
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    f5d8:	2220      	movs	r2, #32
    f5da:	6829      	ldr	r1, [r5, #0]
    f5dc:	f104 0040 	add.w	r0, r4, #64	; 0x40
    f5e0:	f01a f9cb 	bl	2997a <strncpy>
		k_mutex_unlock(&rpmsg_inst->mtx);
    f5e4:	4638      	mov	r0, r7
    f5e6:	f015 fdd7 	bl	25198 <k_mutex_unlock.isra.0>
	if (rpmsg_ept == NULL) {
    f5ea:	e7f1      	b.n	f5d0 <register_ept+0x80>
	return get_ept_slot_with_name(rpmsg_inst, "");
    f5ec:	4630      	mov	r0, r6
    f5ee:	490f      	ldr	r1, [pc, #60]	; (f62c <register_ept+0xdc>)
    f5f0:	f015 fd9f 	bl	25132 <get_ept_slot_with_name>
	if (rpmsg_ept == NULL) {
    f5f4:	4604      	mov	r4, r0
    f5f6:	2800      	cmp	r0, #0
    f5f8:	d0b7      	beq.n	f56a <register_ept+0x1a>
	rpmsg_ept->cb = &cfg->cb;
    f5fa:	f105 0308 	add.w	r3, r5, #8
    f5fe:	6683      	str	r3, [r0, #104]	; 0x68
	rpmsg_ept->priv = cfg->priv;
    f600:	696b      	ldr	r3, [r5, #20]
	rpmsg_ept->ep.priv = rpmsg_ept;
    f602:	63c0      	str	r0, [r0, #60]	; 0x3c
	rpmsg_ept->priv = cfg->priv;
    f604:	66c3      	str	r3, [r0, #108]	; 0x6c
	rpmsg_ept->bound = false;
    f606:	2300      	movs	r3, #0
    f608:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    f60c:	2220      	movs	r2, #32
    f60e:	6829      	ldr	r1, [r5, #0]
    f610:	3040      	adds	r0, #64	; 0x40
    f612:	f01a f9b2 	bl	2997a <strncpy>
	err = ipc_rpmsg_register_ept(rpmsg_inst, RPMSG_REMOTE, rpmsg_ept);
    f616:	4622      	mov	r2, r4
    f618:	2101      	movs	r1, #1
    f61a:	4630      	mov	r0, r6
    f61c:	f000 f83e 	bl	f69c <ipc_rpmsg_register_ept>
	if (err != 0) {
    f620:	2800      	cmp	r0, #0
    f622:	d0d5      	beq.n	f5d0 <register_ept+0x80>
    f624:	e7a1      	b.n	f56a <register_ept+0x1a>
		return -EBUSY;
    f626:	f06f 000f 	mvn.w	r0, #15
    f62a:	e7a0      	b.n	f56e <register_ept+0x1e>
    f62c:	0002f10c 	.word	0x0002f10c

0000f630 <ns_bind_cb>:
{
	rpmsg_destroy_ept(ep);
}

static void ns_bind_cb(struct rpmsg_device *rdev, const char *name, uint32_t dest)
{
    f630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f634:	4605      	mov	r5, r0
    f636:	460e      	mov	r6, r1
    f638:	4690      	mov	r8, r2
	int err;

	p_rvdev = CONTAINER_OF(rdev, struct rpmsg_virtio_device, rdev);
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);

	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f63a:	2700      	movs	r7, #0
	instance = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
    f63c:	f8d0 a0b0 	ldr.w	sl, [r0, #176]	; 0xb0
{
    f640:	b085      	sub	sp, #20
    f642:	f5aa 74ae 	sub.w	r4, sl, #348	; 0x15c
		ept = &instance->endpoint[i];

		if (strcmp(name, ept->name) == 0) {
    f646:	4621      	mov	r1, r4
    f648:	4630      	mov	r0, r6
    f64a:	f7f9 fe7f 	bl	934c <strcmp>
    f64e:	b9e0      	cbnz	r0, f68a <ns_bind_cb+0x5a>
			 * The destination address is 'dest' so ns_bind_cb() is
			 * *NOT* called on the REMOTE side. The bound_cb()
			 * function will eventually take care of notifying the
			 * REMOTE side if needed.
			 */
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f650:	4b11      	ldr	r3, [pc, #68]	; (f698 <ns_bind_cb+0x68>)
		ept = &instance->endpoint[i];
    f652:	f1a4 0b40 	sub.w	fp, r4, #64	; 0x40
			err = rpmsg_create_ept(&ept->ep, rdev, name, RPMSG_ADDR_ANY,
    f656:	9302      	str	r3, [sp, #8]
    f658:	f8da 3010 	ldr.w	r3, [sl, #16]
    f65c:	4632      	mov	r2, r6
    f65e:	e9cd 8300 	strd	r8, r3, [sp]
    f662:	4629      	mov	r1, r5
    f664:	f04f 33ff 	mov.w	r3, #4294967295
    f668:	4658      	mov	r0, fp
    f66a:	f5aa 79ce 	sub.w	r9, sl, #412	; 0x19c
    f66e:	f00f f85f 	bl	1e730 <rpmsg_create_ept>
					       dest, instance->cb, rpmsg_service_unbind);
			if (err != 0) {
    f672:	b960      	cbnz	r0, f68e <ns_bind_cb+0x5e>
				return;
			}

			ept->bound = true;
    f674:	2370      	movs	r3, #112	; 0x70
    f676:	2201      	movs	r2, #1
    f678:	fb03 9307 	mla	r3, r3, r7, r9
    f67c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			if (instance->bound_cb) {
    f680:	f8da 300c 	ldr.w	r3, [sl, #12]
    f684:	b10b      	cbz	r3, f68a <ns_bind_cb+0x5a>
				instance->bound_cb(ept);
    f686:	4658      	mov	r0, fp
    f688:	4798      	blx	r3
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f68a:	3470      	adds	r4, #112	; 0x70
    f68c:	b117      	cbz	r7, f694 <ns_bind_cb+0x64>
			}
		}
	}
}
    f68e:	b005      	add	sp, #20
    f690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
    f694:	2701      	movs	r7, #1
    f696:	e7d6      	b.n	f646 <ns_bind_cb+0x16>
    f698:	0002529f 	.word	0x0002529f

0000f69c <ipc_rpmsg_register_ept>:

int ipc_rpmsg_register_ept(struct ipc_rpmsg_instance *instance, unsigned int role,
			   struct ipc_rpmsg_ept *ept)
{
    f69c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    f69e:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!instance || !ept) {
    f6a0:	b190      	cbz	r0, f6c8 <ipc_rpmsg_register_ept+0x2c>
    f6a2:	b18a      	cbz	r2, f6c8 <ipc_rpmsg_register_ept+0x2c>
		return -EINVAL;
	}

	rdev = rpmsg_virtio_get_rpmsg_device(&instance->rvdev);

	if (role == RPMSG_REMOTE) {
    f6a4:	2901      	cmp	r1, #1
    f6a6:	d112      	bne.n	f6ce <ipc_rpmsg_register_ept+0x32>
		/*
		 * The destination address is RPMSG_ADDR_ANY, this will trigger
		 * the ns_bind_cb() callback function on the HOST side.
		 */
		return rpmsg_create_ept(&ept->ep, rdev, ept->name, RPMSG_ADDR_ANY,
    f6a8:	4b0a      	ldr	r3, [pc, #40]	; (f6d4 <ipc_rpmsg_register_ept+0x38>)
    f6aa:	f100 01e0 	add.w	r1, r0, #224	; 0xe0
    f6ae:	9302      	str	r3, [sp, #8]
    f6b0:	f8d0 31ac 	ldr.w	r3, [r0, #428]	; 0x1ac
    f6b4:	3240      	adds	r2, #64	; 0x40
    f6b6:	9301      	str	r3, [sp, #4]
    f6b8:	f04f 33ff 	mov.w	r3, #4294967295
    f6bc:	4620      	mov	r0, r4
    f6be:	9300      	str	r3, [sp, #0]
    f6c0:	f00f f836 	bl	1e730 <rpmsg_create_ept>
					RPMSG_ADDR_ANY, instance->cb, rpmsg_service_unbind);
	}

	return RPMSG_SUCCESS;
}
    f6c4:	b004      	add	sp, #16
    f6c6:	bd10      	pop	{r4, pc}
		return -EINVAL;
    f6c8:	f06f 0015 	mvn.w	r0, #21
    f6cc:	e7fa      	b.n	f6c4 <ipc_rpmsg_register_ept+0x28>
	return RPMSG_SUCCESS;
    f6ce:	2000      	movs	r0, #0
    f6d0:	e7f8      	b.n	f6c4 <ipc_rpmsg_register_ept+0x28>
    f6d2:	bf00      	nop
    f6d4:	0002529f 	.word	0x0002529f

0000f6d8 <ipc_rpmsg_init>:
		   unsigned int buffer_size,
		   struct metal_io_region *shm_io,
		   struct virtio_device *vdev,
		   void *shb, size_t size,
		   rpmsg_ns_bind_cb p_bind_cb)
{
    f6d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f6dc:	b087      	sub	sp, #28
    f6de:	460e      	mov	r6, r1
    f6e0:	e9dd 810e 	ldrd	r8, r1, [sp, #56]	; 0x38
    f6e4:	4614      	mov	r4, r2
    f6e6:	e9dd 2510 	ldrd	r2, r5, [sp, #64]	; 0x40
    f6ea:	461f      	mov	r7, r3
	rpmsg_ns_bind_cb bind_cb = p_bind_cb;

	if (!instance || !shb) {
    f6ec:	b330      	cbz	r0, f73c <ipc_rpmsg_init+0x64>
    f6ee:	b329      	cbz	r1, f73c <ipc_rpmsg_init+0x64>
		return -EINVAL;
	}

	if (p_bind_cb == NULL) {
		bind_cb = ns_bind_cb;
    f6f0:	f8df c050 	ldr.w	ip, [pc, #80]	; f744 <ipc_rpmsg_init+0x6c>
		config.h2r_buf_size = (uint32_t) buffer_size;
		config.r2h_buf_size = (uint32_t) buffer_size;

		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);

		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f6f4:	f100 09e0 	add.w	r9, r0, #224	; 0xe0
		bind_cb = ns_bind_cb;
    f6f8:	2d00      	cmp	r5, #0
    f6fa:	bf08      	it	eq
    f6fc:	4665      	moveq	r5, ip
	if (role == RPMSG_HOST) {
    f6fe:	b99e      	cbnz	r6, f728 <ipc_rpmsg_init+0x50>
		config.r2h_buf_size = (uint32_t) buffer_size;
    f700:	e9cd 4403 	strd	r4, r4, [sp, #12]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f704:	f500 74ce 	add.w	r4, r0, #412	; 0x19c
    f708:	4620      	mov	r0, r4
		struct rpmsg_virtio_config config = { 0 };
    f70a:	9605      	str	r6, [sp, #20]
		rpmsg_virtio_init_shm_pool(&instance->shm_pool, shb, size);
    f70c:	f019 fd5a 	bl	291c4 <rpmsg_virtio_init_shm_pool>
		return rpmsg_init_vdev_with_config(&instance->rvdev, vdev, bind_cb,
    f710:	ab03      	add	r3, sp, #12
    f712:	e9cd 4300 	strd	r4, r3, [sp]
    f716:	462a      	mov	r2, r5
    f718:	463b      	mov	r3, r7
    f71a:	4641      	mov	r1, r8
    f71c:	4648      	mov	r0, r9
    f71e:	f00f f9d1 	bl	1eac4 <rpmsg_init_vdev_with_config>
						   shm_io, &instance->shm_pool,
						   &config);
	} else {
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
	}
}
    f722:	b007      	add	sp, #28
    f724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f728:	2200      	movs	r2, #0
    f72a:	4641      	mov	r1, r8
    f72c:	920e      	str	r2, [sp, #56]	; 0x38
    f72e:	4648      	mov	r0, r9
    f730:	462a      	mov	r2, r5
}
    f732:	b007      	add	sp, #28
    f734:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		return rpmsg_init_vdev(&instance->rvdev, vdev, bind_cb, shm_io, NULL);
    f738:	f00f baee 	b.w	1ed18 <rpmsg_init_vdev>
		return -EINVAL;
    f73c:	f06f 0015 	mvn.w	r0, #21
    f740:	e7ef      	b.n	f722 <ipc_rpmsg_init+0x4a>
    f742:	bf00      	nop
    f744:	0000f631 	.word	0x0000f631

0000f748 <ipc_static_vrings_init>:

	return 0;
}

int ipc_static_vrings_init(struct ipc_static_vrings *vr, unsigned int role)
{
    f748:	b5f0      	push	{r4, r5, r6, r7, lr}
    f74a:	460e      	mov	r6, r1
	int err = 0;

	if (!vr) {
    f74c:	4604      	mov	r4, r0
{
    f74e:	b089      	sub	sp, #36	; 0x24
	if (!vr) {
    f750:	2800      	cmp	r0, #0
    f752:	d06f      	beq.n	f834 <ipc_static_vrings_init+0xec>
		return -EINVAL;
	}

	vr->shm_device.name = SHM_DEVICE_NAME;
	vr->shm_device.num_regions = 1;
    f754:	2301      	movs	r3, #1
	vr->shm_physmap[0] = vr->shm_addr;
    f756:	4602      	mov	r2, r0
	vr->shm_device.num_regions = 1;
    f758:	63c3      	str	r3, [r0, #60]	; 0x3c

	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f75a:	2300      	movs	r3, #0
	vr->shm_physmap[0] = vr->shm_addr;
    f75c:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
	vr->shm_device.name = SHM_DEVICE_NAME;
    f760:	4f36      	ldr	r7, [pc, #216]	; (f83c <ipc_static_vrings_init+0xf4>)
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f762:	3040      	adds	r0, #64	; 0x40
	vr->shm_device.name = SHM_DEVICE_NAME;
    f764:	f840 7c0c 	str.w	r7, [r0, #-12]
	vr->shm_physmap[0] = vr->shm_addr;
    f768:	f842 1f30 	str.w	r1, [r2, #48]!
	metal_io_init(vr->shm_device.regions, (void *) vr->shm_addr,
    f76c:	e9cd 3301 	strd	r3, r3, [sp, #4]
    f770:	f04f 33ff 	mov.w	r3, #4294967295
    f774:	9300      	str	r3, [sp, #0]
    f776:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
    f778:	f019 f88d 	bl	28896 <metal_io_init>
	struct metal_init_params metal_params = METAL_INIT_DEFAULTS;
    f77c:	4a30      	ldr	r2, [pc, #192]	; (f840 <ipc_static_vrings_init+0xf8>)
    f77e:	ab06      	add	r3, sp, #24
    f780:	e892 0003 	ldmia.w	r2, {r0, r1}
    f784:	e883 0003 	stmia.w	r3, {r0, r1}
	err = metal_init(&metal_params);
    f788:	4618      	mov	r0, r3
    f78a:	f00e fea5 	bl	1e4d8 <metal_init>
	if (err != 0) {
    f78e:	4605      	mov	r5, r0
    f790:	b9d8      	cbnz	r0, f7ca <ipc_static_vrings_init+0x82>
	err = metal_register_generic_device(&vr->shm_device);
    f792:	f104 0034 	add.w	r0, r4, #52	; 0x34
    f796:	f00e fe7f 	bl	1e498 <metal_register_generic_device>
	if (err != 0) {
    f79a:	4605      	mov	r5, r0
    f79c:	b9a8      	cbnz	r0, f7ca <ipc_static_vrings_init+0x82>
	err = metal_device_open("generic", SHM_DEVICE_NAME, &device);
    f79e:	4639      	mov	r1, r7
    f7a0:	4828      	ldr	r0, [pc, #160]	; (f844 <ipc_static_vrings_init+0xfc>)
    f7a2:	aa05      	add	r2, sp, #20
    f7a4:	f019 f84f 	bl	28846 <metal_device_open>
	if (err != 0) {
    f7a8:	4605      	mov	r5, r0
    f7aa:	b970      	cbnz	r0, f7ca <ipc_static_vrings_init+0x82>
	vr->shm_io = metal_device_io_region(device, 0);
    f7ac:	9b05      	ldr	r3, [sp, #20]
static inline struct metal_io_region *
metal_device_io_region(struct metal_device *device, unsigned int index)
{
	return (index < device->num_regions
		? &device->regions[index]
		: NULL);
    f7ae:	689a      	ldr	r2, [r3, #8]
    f7b0:	b172      	cbz	r2, f7d0 <ipc_static_vrings_init+0x88>
    f7b2:	330c      	adds	r3, #12
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f7b4:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
	vr->shm_io = metal_device_io_region(device, 0);
    f7b8:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	vr->vq[RPMSG_VQ_0] = virtqueue_allocate(vr->vring_size);
    f7bc:	f015 fda0 	bl	25300 <virtqueue_allocate>
    f7c0:	f8c4 00d4 	str.w	r0, [r4, #212]	; 0xd4
	if (vr->vq[RPMSG_VQ_0] == NULL) {
    f7c4:	b930      	cbnz	r0, f7d4 <ipc_static_vrings_init+0x8c>
		return -ENOMEM;
    f7c6:	f06f 050b 	mvn.w	r5, #11
	if (err != 0) {
		return err;
	}

	return vq_setup(vr, role);
}
    f7ca:	4628      	mov	r0, r5
    f7cc:	b009      	add	sp, #36	; 0x24
    f7ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f7d0:	4603      	mov	r3, r0
    f7d2:	e7ef      	b.n	f7b4 <ipc_static_vrings_init+0x6c>
	vr->vq[RPMSG_VQ_1] = virtqueue_allocate(vr->vring_size);
    f7d4:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
    f7d8:	f015 fd92 	bl	25300 <virtqueue_allocate>
    f7dc:	f8c4 00d8 	str.w	r0, [r4, #216]	; 0xd8
	if (vr->vq[RPMSG_VQ_1] == NULL) {
    f7e0:	2800      	cmp	r0, #0
    f7e2:	d0f0      	beq.n	f7c6 <ipc_static_vrings_init+0x7e>
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f7e4:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f7e8:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
	vr->rvrings[RPMSG_VQ_0].info.vaddr = (void *) vr->tx_addr;
    f7ec:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	vr->rvrings[RPMSG_VQ_0].info.align = VRING_ALIGNMENT;
    f7f0:	2304      	movs	r3, #4
    f7f2:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
	vr->rvrings[RPMSG_VQ_1].info.align = VRING_ALIGNMENT;
    f7f6:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	vr->vdev.vrings_num = VRING_COUNT;
    f7fa:	2302      	movs	r3, #2
    f7fc:	62a3      	str	r3, [r4, #40]	; 0x28
	vr->vdev.func = &dispatch;
    f7fe:	4b12      	ldr	r3, [pc, #72]	; (f848 <ipc_static_vrings_init+0x100>)
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f800:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f804:	f8d4 70d4 	ldr.w	r7, [r4, #212]	; 0xd4
	vr->rvrings[RPMSG_VQ_0].io = vr->shm_io;
    f808:	f8c4 10b8 	str.w	r1, [r4, #184]	; 0xb8
	vr->rvrings[RPMSG_VQ_1].io = vr->shm_io;
    f80c:	f8c4 10d0 	str.w	r1, [r4, #208]	; 0xd0
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f810:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
	vr->vdev.func = &dispatch;
    f814:	6223      	str	r3, [r4, #32]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f816:	f104 03a4 	add.w	r3, r4, #164	; 0xa4
	vr->rvrings[RPMSG_VQ_0].info.num_descs = vr->vring_size;
    f81a:	f8a4 20b0 	strh.w	r2, [r4, #176]	; 0xb0
	vr->rvrings[RPMSG_VQ_0].vq = vr->vq[RPMSG_VQ_0];
    f81e:	f8c4 70a4 	str.w	r7, [r4, #164]	; 0xa4
	vr->rvrings[RPMSG_VQ_1].info.vaddr = (void *) vr->rx_addr;
    f822:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	vr->rvrings[RPMSG_VQ_1].info.num_descs = vr->vring_size;
    f826:	f8a4 20c8 	strh.w	r2, [r4, #200]	; 0xc8
	vr->rvrings[RPMSG_VQ_1].vq = vr->vq[RPMSG_VQ_1];
    f82a:	f8c4 00bc 	str.w	r0, [r4, #188]	; 0xbc
	vr->vdev.role = role;
    f82e:	61a6      	str	r6, [r4, #24]
	vr->vdev.vrings_info = &vr->rvrings[0];
    f830:	62e3      	str	r3, [r4, #44]	; 0x2c
	return 0;
    f832:	e7ca      	b.n	f7ca <ipc_static_vrings_init+0x82>
		return -EINVAL;
    f834:	f06f 0515 	mvn.w	r5, #21
    f838:	e7c7      	b.n	f7ca <ipc_static_vrings_init+0x82>
    f83a:	bf00      	nop
    f83c:	0002c9f5 	.word	0x0002c9f5
    f840:	0002a6c4 	.word	0x0002a6c4
    f844:	0002c9ff 	.word	0x0002c9ff
    f848:	0002ac04 	.word	0x0002ac04

0000f84c <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    f84c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    f850:	4605      	mov	r5, r0
	__asm__ volatile(
    f852:	f04f 0320 	mov.w	r3, #32
    f856:	f3ef 8611 	mrs	r6, BASEPRI
    f85a:	f383 8812 	msr	BASEPRI_MAX, r3
    f85e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    f862:	4820      	ldr	r0, [pc, #128]	; (f8e4 <pm_state_notify+0x98>)
    f864:	f00f ff8a 	bl	1f77c <z_spin_lock_valid>
    f868:	b968      	cbnz	r0, f886 <pm_state_notify+0x3a>
    f86a:	2394      	movs	r3, #148	; 0x94
    f86c:	4a1e      	ldr	r2, [pc, #120]	; (f8e8 <pm_state_notify+0x9c>)
    f86e:	491f      	ldr	r1, [pc, #124]	; (f8ec <pm_state_notify+0xa0>)
    f870:	481f      	ldr	r0, [pc, #124]	; (f8f0 <pm_state_notify+0xa4>)
    f872:	f015 f9a0 	bl	24bb6 <assert_print>
    f876:	491b      	ldr	r1, [pc, #108]	; (f8e4 <pm_state_notify+0x98>)
    f878:	481e      	ldr	r0, [pc, #120]	; (f8f4 <pm_state_notify+0xa8>)
    f87a:	f015 f99c 	bl	24bb6 <assert_print>
    f87e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f880:	4819      	ldr	r0, [pc, #100]	; (f8e8 <pm_state_notify+0x9c>)
    f882:	f015 f991 	bl	24ba8 <assert_post_action>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f886:	f04f 090c 	mov.w	r9, #12
	z_spin_lock_set_owner(l);
    f88a:	4816      	ldr	r0, [pc, #88]	; (f8e4 <pm_state_notify+0x98>)
    f88c:	f00f ff92 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head;
    f890:	4b19      	ldr	r3, [pc, #100]	; (f8f8 <pm_state_notify+0xac>)
    f892:	4f1a      	ldr	r7, [pc, #104]	; (f8fc <pm_state_notify+0xb0>)
    f894:	681c      	ldr	r4, [r3, #0]
    f896:	f8df 8068 	ldr.w	r8, [pc, #104]	; f900 <pm_state_notify+0xb4>
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    f89a:	b97c      	cbnz	r4, f8bc <pm_state_notify+0x70>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f89c:	4811      	ldr	r0, [pc, #68]	; (f8e4 <pm_state_notify+0x98>)
    f89e:	f00f ff7b 	bl	1f798 <z_spin_unlock_valid>
    f8a2:	b9c8      	cbnz	r0, f8d8 <pm_state_notify+0x8c>
    f8a4:	23c2      	movs	r3, #194	; 0xc2
    f8a6:	4a10      	ldr	r2, [pc, #64]	; (f8e8 <pm_state_notify+0x9c>)
    f8a8:	4916      	ldr	r1, [pc, #88]	; (f904 <pm_state_notify+0xb8>)
    f8aa:	4811      	ldr	r0, [pc, #68]	; (f8f0 <pm_state_notify+0xa4>)
    f8ac:	f015 f983 	bl	24bb6 <assert_print>
    f8b0:	490c      	ldr	r1, [pc, #48]	; (f8e4 <pm_state_notify+0x98>)
    f8b2:	4815      	ldr	r0, [pc, #84]	; (f908 <pm_state_notify+0xbc>)
    f8b4:	f015 f97f 	bl	24bb6 <assert_print>
    f8b8:	21c2      	movs	r1, #194	; 0xc2
    f8ba:	e7e1      	b.n	f880 <pm_state_notify+0x34>
			callback = notifier->state_exit;
    f8bc:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
			callback = notifier->state_entry;
    f8c0:	2d00      	cmp	r5, #0
    f8c2:	bf18      	it	ne
    f8c4:	4613      	movne	r3, r2
		if (callback) {
    f8c6:	b12b      	cbz	r3, f8d4 <pm_state_notify+0x88>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    f8c8:	f898 2014 	ldrb.w	r2, [r8, #20]
    f8cc:	fb09 f202 	mul.w	r2, r9, r2
    f8d0:	5cb8      	ldrb	r0, [r7, r2]
    f8d2:	4798      	blx	r3
	return node->next;
    f8d4:	6824      	ldr	r4, [r4, #0]
    f8d6:	e7e0      	b.n	f89a <pm_state_notify+0x4e>
	__asm__ volatile(
    f8d8:	f386 8811 	msr	BASEPRI, r6
    f8dc:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    f8e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    f8e4:	20020ee4 	.word	0x20020ee4
    f8e8:	0002c304 	.word	0x0002c304
    f8ec:	0002c35d 	.word	0x0002c35d
    f8f0:	0002b549 	.word	0x0002b549
    f8f4:	0002c372 	.word	0x0002c372
    f8f8:	20020f04 	.word	0x20020f04
    f8fc:	20020ef8 	.word	0x20020ef8
    f900:	20021460 	.word	0x20021460
    f904:	0002c331 	.word	0x0002c331
    f908:	0002c348 	.word	0x0002c348

0000f90c <pm_system_resume>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    f90c:	2201      	movs	r2, #1

void pm_system_resume(void)
{
    f90e:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = CURRENT_CPU;
    f910:	4b16      	ldr	r3, [pc, #88]	; (f96c <pm_system_resume+0x60>)
    f912:	7d1c      	ldrb	r4, [r3, #20]
    f914:	f004 031f 	and.w	r3, r4, #31
    f918:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    f91a:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    f91c:	4b14      	ldr	r3, [pc, #80]	; (f970 <pm_system_resume+0x64>)
    f91e:	0961      	lsrs	r1, r4, #5
    f920:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    f924:	e8d3 1fef 	ldaex	r1, [r3]
    f928:	ea01 0500 	and.w	r5, r1, r0
    f92c:	e8c3 5fe6 	stlex	r6, r5, [r3]
    f930:	2e00      	cmp	r6, #0
    f932:	d1f7      	bne.n	f924 <pm_system_resume+0x18>
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    f934:	420a      	tst	r2, r1
    f936:	d013      	beq.n	f960 <pm_system_resume+0x54>
	if (pm_state_exit_post_ops != NULL) {
    f938:	4b0e      	ldr	r3, [pc, #56]	; (f974 <pm_system_resume+0x68>)
    f93a:	4d0f      	ldr	r5, [pc, #60]	; (f978 <pm_system_resume+0x6c>)
    f93c:	b18b      	cbz	r3, f962 <pm_system_resume+0x56>
		pm_state_exit_post_ops(info->state, info->substate_id);
    f93e:	230c      	movs	r3, #12
    f940:	4363      	muls	r3, r4
    f942:	18ea      	adds	r2, r5, r3
    f944:	7851      	ldrb	r1, [r2, #1]
    f946:	5ce8      	ldrb	r0, [r5, r3]
    f948:	f015 f97a 	bl	24c40 <pm_state_exit_post_ops>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
    f94c:	2000      	movs	r0, #0
    f94e:	f7ff ff7d 	bl	f84c <pm_state_notify>
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    f952:	230c      	movs	r3, #12
    f954:	435c      	muls	r4, r3
    f956:	2300      	movs	r3, #0
    f958:	192a      	adds	r2, r5, r4
    f95a:	512b      	str	r3, [r5, r4]
    f95c:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
    f960:	bd70      	pop	{r4, r5, r6, pc}
    f962:	f383 8811 	msr	BASEPRI, r3
    f966:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    f96a:	e7ef      	b.n	f94c <pm_system_resume+0x40>
    f96c:	20021460 	.word	0x20021460
    f970:	20020f0c 	.word	0x20020f0c
    f974:	00024c41 	.word	0x00024c41
    f978:	20020ef8 	.word	0x20020ef8

0000f97c <pm_system_suspend>:

	return true;
}

bool pm_system_suspend(int32_t ticks)
{
    f97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t id = CURRENT_CPU;
    f980:	4b45      	ldr	r3, [pc, #276]	; (fa98 <pm_system_suspend+0x11c>)
{
    f982:	4607      	mov	r7, r0
	uint8_t id = CURRENT_CPU;
    f984:	7d1d      	ldrb	r5, [r3, #20]
	__asm__ volatile(
    f986:	f04f 0320 	mov.w	r3, #32
    f98a:	f3ef 8811 	mrs	r8, BASEPRI
    f98e:	f383 8812 	msr	BASEPRI_MAX, r3
    f992:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    f996:	4841      	ldr	r0, [pc, #260]	; (fa9c <pm_system_suspend+0x120>)
    f998:	f00f fef0 	bl	1f77c <z_spin_lock_valid>
    f99c:	b968      	cbnz	r0, f9ba <pm_system_suspend+0x3e>
    f99e:	2394      	movs	r3, #148	; 0x94
    f9a0:	4a3f      	ldr	r2, [pc, #252]	; (faa0 <pm_system_suspend+0x124>)
    f9a2:	4940      	ldr	r1, [pc, #256]	; (faa4 <pm_system_suspend+0x128>)
    f9a4:	4840      	ldr	r0, [pc, #256]	; (faa8 <pm_system_suspend+0x12c>)
    f9a6:	f015 f906 	bl	24bb6 <assert_print>
    f9aa:	493c      	ldr	r1, [pc, #240]	; (fa9c <pm_system_suspend+0x120>)
    f9ac:	483f      	ldr	r0, [pc, #252]	; (faac <pm_system_suspend+0x130>)
    f9ae:	f015 f902 	bl	24bb6 <assert_print>
    f9b2:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f9b4:	483a      	ldr	r0, [pc, #232]	; (faa0 <pm_system_suspend+0x124>)
    f9b6:	f015 f8f7 	bl	24ba8 <assert_post_action>
	k_spinlock_key_t key;

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	key = k_spin_lock(&pm_forced_state_lock);
	if (z_cpus_pm_forced_state[id].state != PM_STATE_ACTIVE) {
    f9ba:	240c      	movs	r4, #12
    f9bc:	436c      	muls	r4, r5
	z_spin_lock_set_owner(l);
    f9be:	4837      	ldr	r0, [pc, #220]	; (fa9c <pm_system_suspend+0x120>)
    f9c0:	f00f fef8 	bl	1f7b4 <z_spin_lock_set_owner>
    f9c4:	4b3a      	ldr	r3, [pc, #232]	; (fab0 <pm_system_suspend+0x134>)
    f9c6:	4e3b      	ldr	r6, [pc, #236]	; (fab4 <pm_system_suspend+0x138>)
    f9c8:	5d19      	ldrb	r1, [r3, r4]
    f9ca:	191a      	adds	r2, r3, r4
    f9cc:	b1b9      	cbz	r1, f9fe <pm_system_suspend+0x82>
		z_cpus_pm_state[id] = z_cpus_pm_forced_state[id];
    f9ce:	ca07      	ldmia	r2, {r0, r1, r2}
    f9d0:	eb06 0c04 	add.w	ip, r6, r4
    f9d4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
		z_cpus_pm_forced_state[id].state = PM_STATE_ACTIVE;
    f9d8:	2200      	movs	r2, #0
    f9da:	551a      	strb	r2, [r3, r4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    f9dc:	482f      	ldr	r0, [pc, #188]	; (fa9c <pm_system_suspend+0x120>)
    f9de:	f00f fedb 	bl	1f798 <z_spin_unlock_valid>
    f9e2:	4604      	mov	r4, r0
    f9e4:	b9b0      	cbnz	r0, fa14 <pm_system_suspend+0x98>
    f9e6:	23c2      	movs	r3, #194	; 0xc2
    f9e8:	4a2d      	ldr	r2, [pc, #180]	; (faa0 <pm_system_suspend+0x124>)
    f9ea:	4933      	ldr	r1, [pc, #204]	; (fab8 <pm_system_suspend+0x13c>)
    f9ec:	482e      	ldr	r0, [pc, #184]	; (faa8 <pm_system_suspend+0x12c>)
    f9ee:	f015 f8e2 	bl	24bb6 <assert_print>
    f9f2:	492a      	ldr	r1, [pc, #168]	; (fa9c <pm_system_suspend+0x120>)
    f9f4:	4831      	ldr	r0, [pc, #196]	; (fabc <pm_system_suspend+0x140>)
    f9f6:	f015 f8de 	bl	24bb6 <assert_print>
    f9fa:	21c2      	movs	r1, #194	; 0xc2
    f9fc:	e7da      	b.n	f9b4 <pm_system_suspend+0x38>
	} else {
		const struct pm_state_info *info;

		info = pm_policy_next_state(id, ticks);
    f9fe:	4639      	mov	r1, r7
    fa00:	4628      	mov	r0, r5
    fa02:	f000 f865 	bl	fad0 <pm_policy_next_state>
		if (info != NULL) {
    fa06:	2800      	cmp	r0, #0
    fa08:	d0e8      	beq.n	f9dc <pm_system_suspend+0x60>
			z_cpus_pm_state[id] = *info;
    fa0a:	c807      	ldmia	r0, {r0, r1, r2}
    fa0c:	4434      	add	r4, r6
    fa0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    fa12:	e7e3      	b.n	f9dc <pm_system_suspend+0x60>
	__asm__ volatile(
    fa14:	f388 8811 	msr	BASEPRI, r8
    fa18:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_forced_state_lock, key);

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    fa1c:	230c      	movs	r3, #12
    fa1e:	436b      	muls	r3, r5
    fa20:	18f2      	adds	r2, r6, r3
    fa22:	5cf3      	ldrb	r3, [r6, r3]
    fa24:	b3ab      	cbz	r3, fa92 <pm_system_suspend+0x116>
		SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);
		return false;
	}

	if (ticks != K_TICKS_FOREVER) {
    fa26:	1c7b      	adds	r3, r7, #1
    fa28:	d00f      	beq.n	fa4a <pm_system_suspend+0xce>
			return (uint32_t)((t * to_hz + off) / from_hz);
    fa2a:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    fa2e:	2100      	movs	r1, #0
    fa30:	f8d2 e008 	ldr.w	lr, [r2, #8]
    fa34:	4822      	ldr	r0, [pc, #136]	; (fac0 <pm_system_suspend+0x144>)
    fa36:	2300      	movs	r3, #0
    fa38:	fbee 010c 	umlal	r0, r1, lr, ip
    fa3c:	4a21      	ldr	r2, [pc, #132]	; (fac4 <pm_system_suspend+0x148>)
    fa3e:	f7f9 fa57 	bl	8ef0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    fa42:	2101      	movs	r1, #1
    fa44:	1a38      	subs	r0, r7, r0
    fa46:	f012 fb77 	bl	22138 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    fa4a:	f011 f9f5 	bl	20e38 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    fa4e:	2001      	movs	r0, #1
    fa50:	f7ff fefc 	bl	f84c <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    fa54:	4b1c      	ldr	r3, [pc, #112]	; (fac8 <pm_system_suspend+0x14c>)
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    fa56:	096a      	lsrs	r2, r5, #5
    fa58:	eb03 0382 	add.w	r3, r3, r2, lsl #2
	atomic_val_t mask = ATOMIC_MASK(bit);
    fa5c:	2201      	movs	r2, #1
    fa5e:	f005 011f 	and.w	r1, r5, #31
    fa62:	408a      	lsls	r2, r1
    fa64:	e8d3 0fef 	ldaex	r0, [r3]
    fa68:	4310      	orrs	r0, r2
    fa6a:	e8c3 0fe1 	stlex	r1, r0, [r3]
    fa6e:	2900      	cmp	r1, #0
    fa70:	d1f8      	bne.n	fa64 <pm_system_suspend+0xe8>
	if (pm_state_set != NULL) {
    fa72:	4b16      	ldr	r3, [pc, #88]	; (facc <pm_system_suspend+0x150>)
    fa74:	b133      	cbz	r3, fa84 <pm_system_suspend+0x108>
		pm_state_set(info->state, info->substate_id);
    fa76:	230c      	movs	r3, #12
    fa78:	436b      	muls	r3, r5
    fa7a:	18f2      	adds	r2, r6, r3
    fa7c:	7851      	ldrb	r1, [r2, #1]
    fa7e:	5cf0      	ldrb	r0, [r6, r3]
    fa80:	f015 f8d2 	bl	24c28 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    fa84:	f7ff ff42 	bl	f90c <pm_system_resume>
	k_sched_unlock();
    fa88:	f011 fa42 	bl	20f10 <k_sched_unlock>
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

	return true;
}
    fa8c:	4620      	mov	r0, r4
    fa8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return false;
    fa92:	461c      	mov	r4, r3
    fa94:	e7fa      	b.n	fa8c <pm_system_suspend+0x110>
    fa96:	bf00      	nop
    fa98:	20021460 	.word	0x20021460
    fa9c:	20020ee8 	.word	0x20020ee8
    faa0:	0002c304 	.word	0x0002c304
    faa4:	0002c35d 	.word	0x0002c35d
    faa8:	0002b549 	.word	0x0002b549
    faac:	0002c372 	.word	0x0002c372
    fab0:	20020eec 	.word	0x20020eec
    fab4:	20020ef8 	.word	0x20020ef8
    fab8:	0002c331 	.word	0x0002c331
    fabc:	0002c348 	.word	0x0002c348
    fac0:	000f423f 	.word	0x000f423f
    fac4:	000f4240 	.word	0x000f4240
    fac8:	20020f0c 	.word	0x20020f0c
    facc:	00024c29 	.word	0x00024c29

0000fad0 <pm_policy_next_state>:
	}
}

#ifdef CONFIG_PM_POLICY_DEFAULT
const struct pm_state_info *pm_policy_next_state(uint8_t cpu, int32_t ticks)
{
    fad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fad4:	b085      	sub	sp, #20
    fad6:	460e      	mov	r6, r1
	uint8_t num_cpu_states;
	const struct pm_state_info *cpu_states;

	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    fad8:	a903      	add	r1, sp, #12
    fada:	f000 f843 	bl	fb64 <pm_state_cpu_get_all>
    fade:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    fae2:	4604      	mov	r4, r0
    fae4:	f04f 0b00 	mov.w	fp, #0

		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);

		/* skip state if it brings too much latency */
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fae8:	4b1b      	ldr	r3, [pc, #108]	; (fb58 <pm_policy_next_state+0x88>)
    faea:	9d03      	ldr	r5, [sp, #12]
    faec:	f8d3 a000 	ldr.w	sl, [r3]
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    faf0:	1e43      	subs	r3, r0, #1
    faf2:	b21b      	sxth	r3, r3
    faf4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    faf8:	f8df 8060 	ldr.w	r8, [pc, #96]	; fb5c <pm_policy_next_state+0x8c>
    fafc:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    fb00:	b924      	cbnz	r4, fb0c <pm_policy_next_state+0x3c>
		    (ticks >= (min_residency + exit_latency))) {
			return state;
		}
	}

	return NULL;
    fb02:	46a1      	mov	r9, r4
}
    fb04:	4648      	mov	r0, r9
    fb06:	b005      	add	sp, #20
    fb08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fb0c:	46c4      	mov	ip, r8
    fb0e:	4659      	mov	r1, fp
    fb10:	6868      	ldr	r0, [r5, #4]
    fb12:	2300      	movs	r3, #0
    fb14:	fbe0 c107 	umlal	ip, r1, r0, r7
    fb18:	4a11      	ldr	r2, [pc, #68]	; (fb60 <pm_policy_next_state+0x90>)
    fb1a:	4660      	mov	r0, ip
    fb1c:	f7f9 f9e8 	bl	8ef0 <__aeabi_uldivmod>
    fb20:	46c4      	mov	ip, r8
    fb22:	4659      	mov	r1, fp
    fb24:	9001      	str	r0, [sp, #4]
    fb26:	68a8      	ldr	r0, [r5, #8]
    fb28:	2300      	movs	r3, #0
    fb2a:	fbe0 c107 	umlal	ip, r1, r0, r7
    fb2e:	4a0c      	ldr	r2, [pc, #48]	; (fb60 <pm_policy_next_state+0x90>)
    fb30:	4660      	mov	r0, ip
    fb32:	f7f9 f9dd 	bl	8ef0 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fb36:	f1ba 3fff 	cmp.w	sl, #4294967295
		const struct pm_state_info *state = &cpu_states[i];
    fb3a:	46a9      	mov	r9, r5
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    fb3c:	d001      	beq.n	fb42 <pm_policy_next_state+0x72>
    fb3e:	4582      	cmp	sl, r0
    fb40:	d905      	bls.n	fb4e <pm_policy_next_state+0x7e>
		if ((ticks == K_TICKS_FOREVER) ||
    fb42:	1c73      	adds	r3, r6, #1
    fb44:	d0de      	beq.n	fb04 <pm_policy_next_state+0x34>
		    (ticks >= (min_residency + exit_latency))) {
    fb46:	9b01      	ldr	r3, [sp, #4]
    fb48:	4418      	add	r0, r3
		if ((ticks == K_TICKS_FOREVER) ||
    fb4a:	42b0      	cmp	r0, r6
    fb4c:	d9da      	bls.n	fb04 <pm_policy_next_state+0x34>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    fb4e:	3c01      	subs	r4, #1
    fb50:	b2a4      	uxth	r4, r4
    fb52:	3d0c      	subs	r5, #12
    fb54:	e7d4      	b.n	fb00 <pm_policy_next_state+0x30>
    fb56:	bf00      	nop
    fb58:	2000842c 	.word	0x2000842c
    fb5c:	000f423f 	.word	0x000f423f
    fb60:	000f4240 	.word	0x000f4240

0000fb64 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD_SEP(DT_PATH(cpus), DT_NUM_CPU_POWER_STATES, (,))
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    fb64:	b908      	cbnz	r0, fb6a <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    fb66:	4b02      	ldr	r3, [pc, #8]	; (fb70 <pm_state_cpu_get_all+0xc>)
    fb68:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    fb6a:	2000      	movs	r0, #0
    fb6c:	4770      	bx	lr
    fb6e:	bf00      	nop
    fb70:	0002ac28 	.word	0x0002ac28

0000fb74 <nus_ccc_cfg_changed>:
static struct bt_nus_cb nus_cb;

static void nus_ccc_cfg_changed(const struct bt_gatt_attr *attr,
				  uint16_t value)
{
	if (nus_cb.send_enabled) {
    fb74:	4b03      	ldr	r3, [pc, #12]	; (fb84 <nus_ccc_cfg_changed+0x10>)
    fb76:	689b      	ldr	r3, [r3, #8]
    fb78:	b11b      	cbz	r3, fb82 <nus_ccc_cfg_changed+0xe>
		LOG_DBG("Notification has been turned %s",
			value == BT_GATT_CCC_NOTIFY ? "on" : "off");
		nus_cb.send_enabled(value == BT_GATT_CCC_NOTIFY ?
    fb7a:	1e48      	subs	r0, r1, #1
    fb7c:	bf18      	it	ne
    fb7e:	2001      	movne	r0, #1
    fb80:	4718      	bx	r3
			BT_NUS_SEND_STATUS_ENABLED : BT_NUS_SEND_STATUS_DISABLED);
	}
}
    fb82:	4770      	bx	lr
    fb84:	20020f10 	.word	0x20020f10

0000fb88 <on_receive>:
			  const struct bt_gatt_attr *attr,
			  const void *buf,
			  uint16_t len,
			  uint16_t offset,
			  uint8_t flags)
{
    fb88:	b510      	push	{r4, lr}
    fb8a:	461c      	mov	r4, r3
	LOG_DBG("Received data, handle %d, conn %p",
		attr->handle, (void *)conn);

	if (nus_cb.received) {
    fb8c:	4b03      	ldr	r3, [pc, #12]	; (fb9c <on_receive+0x14>)
{
    fb8e:	4611      	mov	r1, r2
	if (nus_cb.received) {
    fb90:	681b      	ldr	r3, [r3, #0]
    fb92:	b10b      	cbz	r3, fb98 <on_receive+0x10>
		nus_cb.received(conn, buf, len);
    fb94:	4622      	mov	r2, r4
    fb96:	4798      	blx	r3
}
	return len;
}
    fb98:	4620      	mov	r0, r4
    fb9a:	bd10      	pop	{r4, pc}
    fb9c:	20020f10 	.word	0x20020f10

0000fba0 <on_sent>:
{
	ARG_UNUSED(user_data);

	LOG_DBG("Data send, conn %p", (void *)conn);

	if (nus_cb.sent) {
    fba0:	4b02      	ldr	r3, [pc, #8]	; (fbac <on_sent+0xc>)
    fba2:	685b      	ldr	r3, [r3, #4]
    fba4:	b103      	cbz	r3, fba8 <on_sent+0x8>
		nus_cb.sent(conn);
    fba6:	4718      	bx	r3
	}
}
    fba8:	4770      	bx	lr
    fbaa:	bf00      	nop
    fbac:	20020f10 	.word	0x20020f10

0000fbb0 <bt_nus_init>:
			       NULL, on_receive, NULL),
);

int bt_nus_init(struct bt_nus_cb *callbacks)
{
	if (callbacks) {
    fbb0:	b130      	cbz	r0, fbc0 <bt_nus_init+0x10>
		nus_cb.received = callbacks->received;
    fbb2:	4b04      	ldr	r3, [pc, #16]	; (fbc4 <bt_nus_init+0x14>)
    fbb4:	6802      	ldr	r2, [r0, #0]
    fbb6:	601a      	str	r2, [r3, #0]
		nus_cb.sent = callbacks->sent;
    fbb8:	6842      	ldr	r2, [r0, #4]
    fbba:	605a      	str	r2, [r3, #4]
		nus_cb.send_enabled = callbacks->send_enabled;
    fbbc:	6882      	ldr	r2, [r0, #8]
    fbbe:	609a      	str	r2, [r3, #8]
	}

	return 0;
}
    fbc0:	2000      	movs	r0, #0
    fbc2:	4770      	bx	lr
    fbc4:	20020f10 	.word	0x20020f10

0000fbc8 <bt_nus_send>:

int bt_nus_send(struct bt_conn *conn, const uint8_t *data, uint16_t len)
{
    fbc8:	b570      	push	{r4, r5, r6, lr}
    fbca:	460e      	mov	r6, r1
    fbcc:	4615      	mov	r5, r2
    fbce:	4604      	mov	r4, r0
    fbd0:	b086      	sub	sp, #24
	struct bt_gatt_notify_params params = {0};
    fbd2:	2100      	movs	r1, #0
    fbd4:	2218      	movs	r2, #24
    fbd6:	4668      	mov	r0, sp
    fbd8:	f019 fd8d 	bl	296f6 <memset>
	const struct bt_gatt_attr *attr = &nus_svc.attrs[2];

	params.attr = attr;
    fbdc:	490b      	ldr	r1, [pc, #44]	; (fc0c <bt_nus_send+0x44>)
	params.data = data;
	params.len = len;
	params.func = on_sent;
    fbde:	4b0c      	ldr	r3, [pc, #48]	; (fc10 <bt_nus_send+0x48>)
	params.data = data;
    fbe0:	e9cd 1601 	strd	r1, r6, [sp, #4]
	params.len = len;
    fbe4:	f8ad 500c 	strh.w	r5, [sp, #12]
	params.func = on_sent;
    fbe8:	9304      	str	r3, [sp, #16]

	if (!conn) {
    fbea:	b92c      	cbnz	r4, fbf8 <bt_nus_send+0x30>
		LOG_DBG("Notification send to all connected peers");
		return bt_gatt_notify_cb(NULL, &params);
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
		return bt_gatt_notify_cb(conn, &params);
    fbec:	4669      	mov	r1, sp
    fbee:	4620      	mov	r0, r4
    fbf0:	f007 f866 	bl	16cc0 <bt_gatt_notify_cb>
	} else {
		return -EINVAL;
	}
}
    fbf4:	b006      	add	sp, #24
    fbf6:	bd70      	pop	{r4, r5, r6, pc}
	} else if (bt_gatt_is_subscribed(conn, attr, BT_GATT_CCC_NOTIFY)) {
    fbf8:	2201      	movs	r2, #1
    fbfa:	4620      	mov	r0, r4
    fbfc:	f006 fd26 	bl	1664c <bt_gatt_is_subscribed>
    fc00:	2800      	cmp	r0, #0
    fc02:	d1f3      	bne.n	fbec <bt_nus_send+0x24>
		return -EINVAL;
    fc04:	f06f 0015 	mvn.w	r0, #21
    fc08:	e7f4      	b.n	fbf4 <bt_nus_send+0x2c>
    fc0a:	bf00      	nop
    fc0c:	0002ac50 	.word	0x0002ac50
    fc10:	0000fba1 	.word	0x0000fba1

0000fc14 <sub_bytes>:
static inline void sub_bytes(uint8_t *s)
{
	unsigned int i;

	for (i = 0; i < (Nb * Nk); ++i) {
		s[i] = sbox[s[i]];
    fc14:	4904      	ldr	r1, [pc, #16]	; (fc28 <sub_bytes+0x14>)
    fc16:	1e43      	subs	r3, r0, #1
    fc18:	300f      	adds	r0, #15
    fc1a:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    fc1e:	5c8a      	ldrb	r2, [r1, r2]
	for (i = 0; i < (Nb * Nk); ++i) {
    fc20:	4283      	cmp	r3, r0
		s[i] = sbox[s[i]];
    fc22:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < (Nb * Nk); ++i) {
    fc24:	d1f9      	bne.n	fc1a <sub_bytes+0x6>
	}
}
    fc26:	4770      	bx	lr
    fc28:	0002ca11 	.word	0x0002ca11

0000fc2c <tc_aes128_set_encrypt_key>:
{
    fc2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    fc2e:	4607      	mov	r7, r0
	const unsigned int rconst[11] = {
    fc30:	4e26      	ldr	r6, [pc, #152]	; (fccc <tc_aes128_set_encrypt_key+0xa0>)
{
    fc32:	b08d      	sub	sp, #52	; 0x34
	const unsigned int rconst[11] = {
    fc34:	ad01      	add	r5, sp, #4
{
    fc36:	460c      	mov	r4, r1
	const unsigned int rconst[11] = {
    fc38:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fc3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fc3c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
    fc3e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    fc40:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    fc44:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	if (s == (TCAesKeySched_t) 0) {
    fc48:	4638      	mov	r0, r7
    fc4a:	2f00      	cmp	r7, #0
    fc4c:	d039      	beq.n	fcc2 <tc_aes128_set_encrypt_key+0x96>
	} else if (k == (const uint8_t *) 0) {
    fc4e:	2c00      	cmp	r4, #0
    fc50:	d039      	beq.n	fcc6 <tc_aes128_set_encrypt_key+0x9a>
    fc52:	1f38      	subs	r0, r7, #4
    fc54:	4602      	mov	r2, r0
    fc56:	4621      	mov	r1, r4
    fc58:	3410      	adds	r4, #16
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    fc5a:	784b      	ldrb	r3, [r1, #1]
    fc5c:	780d      	ldrb	r5, [r1, #0]
    fc5e:	041b      	lsls	r3, r3, #16
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fc60:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    fc64:	78cd      	ldrb	r5, [r1, #3]
	for (i = 0; i < Nk; ++i) {
    fc66:	3104      	adds	r1, #4
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fc68:	432b      	orrs	r3, r5
    fc6a:	f811 5c02 	ldrb.w	r5, [r1, #-2]
	for (i = 0; i < Nk; ++i) {
    fc6e:	428c      	cmp	r4, r1
			      (k[Nb*i+2]<<8) | (k[Nb*i+3]);
    fc70:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
		s->words[i] = (k[Nb*i]<<24) | (k[Nb*i+1]<<16) |
    fc74:	f842 3f04 	str.w	r3, [r2, #4]!
	for (i = 0; i < Nk; ++i) {
    fc78:	d1ef      	bne.n	fc5a <tc_aes128_set_encrypt_key+0x2e>
    fc7a:	2104      	movs	r1, #4
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fc7c:	4c14      	ldr	r4, [pc, #80]	; (fcd0 <tc_aes128_set_encrypt_key+0xa4>)
		if ((i % Nk) == 0) {
    fc7e:	078a      	lsls	r2, r1, #30
		t = s->words[i-1];
    fc80:	6903      	ldr	r3, [r0, #16]
		if ((i % Nk) == 0) {
    fc82:	d116      	bne.n	fcb2 <tc_aes128_set_encrypt_key+0x86>
			t = subword(rotword(t)) ^ rconst[i/Nk];
    fc84:	f3c3 4207 	ubfx	r2, r3, #16, #8
    fc88:	5ca5      	ldrb	r5, [r4, r2]
    fc8a:	0e1a      	lsrs	r2, r3, #24
    fc8c:	5ca2      	ldrb	r2, [r4, r2]
    fc8e:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
    fc92:	f3c3 2507 	ubfx	r5, r3, #8, #8
    fc96:	5d65      	ldrb	r5, [r4, r5]
    fc98:	b2db      	uxtb	r3, r3
    fc9a:	5ce3      	ldrb	r3, [r4, r3]
    fc9c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
    fca0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    fca4:	f021 0303 	bic.w	r3, r1, #3
    fca8:	3330      	adds	r3, #48	; 0x30
    fcaa:	446b      	add	r3, sp
    fcac:	f853 3c2c 	ldr.w	r3, [r3, #-44]
    fcb0:	4053      	eors	r3, r2
		s->words[i] = s->words[i-Nk] ^ t;
    fcb2:	f850 2f04 	ldr.w	r2, [r0, #4]!
	for (; i < (Nb * (Nr + 1)); ++i) {
    fcb6:	3101      	adds	r1, #1
		s->words[i] = s->words[i-Nk] ^ t;
    fcb8:	4053      	eors	r3, r2
	for (; i < (Nb * (Nr + 1)); ++i) {
    fcba:	292c      	cmp	r1, #44	; 0x2c
		s->words[i] = s->words[i-Nk] ^ t;
    fcbc:	6103      	str	r3, [r0, #16]
	for (; i < (Nb * (Nr + 1)); ++i) {
    fcbe:	d1de      	bne.n	fc7e <tc_aes128_set_encrypt_key+0x52>
	return TC_CRYPTO_SUCCESS;
    fcc0:	2001      	movs	r0, #1
}
    fcc2:	b00d      	add	sp, #52	; 0x34
    fcc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
    fcc6:	4620      	mov	r0, r4
    fcc8:	e7fb      	b.n	fcc2 <tc_aes128_set_encrypt_key+0x96>
    fcca:	bf00      	nop
    fccc:	0002a6cc 	.word	0x0002a6cc
    fcd0:	0002ca11 	.word	0x0002ca11

0000fcd4 <compress>:
	n |= ((unsigned int)(*((*c)++)));
	return n;
}

static void compress(unsigned int *iv, const uint8_t *data)
{
    fcd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned int work_space[16];
	unsigned int n;
	unsigned int i;

	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fcd8:	2700      	movs	r7, #0
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fcda:	6803      	ldr	r3, [r0, #0]
{
    fcdc:	b09d      	sub	sp, #116	; 0x74
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fcde:	9302      	str	r3, [sp, #8]
    fce0:	6843      	ldr	r3, [r0, #4]
    fce2:	f8df a1bc 	ldr.w	sl, [pc, #444]	; fea0 <compress+0x1cc>
    fce6:	9303      	str	r3, [sp, #12]
    fce8:	6883      	ldr	r3, [r0, #8]
    fcea:	e9dd 4602 	ldrd	r4, r6, [sp, #8]
    fcee:	9304      	str	r3, [sp, #16]
    fcf0:	68c3      	ldr	r3, [r0, #12]
    fcf2:	9305      	str	r3, [sp, #20]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fcf4:	6903      	ldr	r3, [r0, #16]
	a = iv[0]; b = iv[1]; c = iv[2]; d = iv[3];
    fcf6:	e9dd be04 	ldrd	fp, lr, [sp, #16]
	e = iv[4]; f = iv[5]; g = iv[6]; h = iv[7];
    fcfa:	9306      	str	r3, [sp, #24]
    fcfc:	6943      	ldr	r3, [r0, #20]
    fcfe:	9307      	str	r3, [sp, #28]
    fd00:	6983      	ldr	r3, [r0, #24]
    fd02:	e9dd 2c06 	ldrd	r2, ip, [sp, #24]
    fd06:	9308      	str	r3, [sp, #32]
    fd08:	69c3      	ldr	r3, [r0, #28]
    fd0a:	4698      	mov	r8, r3
    fd0c:	9309      	str	r3, [sp, #36]	; 0x24
    fd0e:	9b08      	ldr	r3, [sp, #32]
    fd10:	9300      	str	r3, [sp, #0]

	for (i = 0; i < 16; ++i) {
		n = BigEndian(&data);
    fd12:	59cd      	ldr	r5, [r1, r7]
		t1 = work_space[i] = n;
    fd14:	ab0c      	add	r3, sp, #48	; 0x30
    fd16:	ba2d      	rev	r5, r5
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fd18:	f85a 9b04 	ldr.w	r9, [sl], #4
		t1 = work_space[i] = n;
    fd1c:	51dd      	str	r5, [r3, r7]
	return (((a) >> n) | ((a) << (32 - n)));
    fd1e:	ea4f 23f2 	mov.w	r3, r2, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fd22:	44a9      	add	r9, r5
    fd24:	ea83 13b2 	eor.w	r3, r3, r2, ror #6
    fd28:	9d00      	ldr	r5, [sp, #0]
    fd2a:	ea83 6372 	eor.w	r3, r3, r2, ror #25
    fd2e:	444b      	add	r3, r9
    fd30:	ea25 0502 	bic.w	r5, r5, r2
    fd34:	ea02 090c 	and.w	r9, r2, ip
    fd38:	ea85 0509 	eor.w	r5, r5, r9
    fd3c:	442b      	add	r3, r5
    fd3e:	4443      	add	r3, r8
		t2 = Sigma0(a) + Maj(a, b, c);
    fd40:	ea86 050b 	eor.w	r5, r6, fp
	return (((a) >> n) | ((a) << (32 - n)));
    fd44:	ea4f 3874 	mov.w	r8, r4, ror #13
		t2 = Sigma0(a) + Maj(a, b, c);
    fd48:	ea88 08b4 	eor.w	r8, r8, r4, ror #2
    fd4c:	4025      	ands	r5, r4
    fd4e:	ea06 090b 	and.w	r9, r6, fp
    fd52:	ea85 0509 	eor.w	r5, r5, r9
    fd56:	ea88 58b4 	eor.w	r8, r8, r4, ror #22
	for (i = 0; i < 16; ++i) {
    fd5a:	3704      	adds	r7, #4
		t2 = Sigma0(a) + Maj(a, b, c);
    fd5c:	44a8      	add	r8, r5
	for (i = 0; i < 16; ++i) {
    fd5e:	2f40      	cmp	r7, #64	; 0x40
		h = g; g = f; f = e; e = d + t1;
    fd60:	eb03 050e 	add.w	r5, r3, lr
		d = c; c = b; b = a; a = t1 + t2;
    fd64:	4443      	add	r3, r8
	for (i = 0; i < 16; ++i) {
    fd66:	46de      	mov	lr, fp
    fd68:	f8dd 8000 	ldr.w	r8, [sp]
    fd6c:	f040 8088 	bne.w	fe80 <compress+0x1ac>
    fd70:	f04f 0a10 	mov.w	sl, #16
    fd74:	494b      	ldr	r1, [pc, #300]	; (fea4 <compress+0x1d0>)
    fd76:	910a      	str	r1, [sp, #40]	; 0x28
	}

	for ( ; i < 64; ++i) {
		s0 = work_space[(i+1)&0x0f];
    fd78:	4651      	mov	r1, sl
    fd7a:	f10a 0a01 	add.w	sl, sl, #1
    fd7e:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    fd82:	f00a 070f 	and.w	r7, sl, #15
    fd86:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    fd8a:	f857 7c40 	ldr.w	r7, [r7, #-64]
		s0 = sigma0(s0);
		s1 = work_space[(i+14)&0x0f];
		s1 = sigma1(s1);

		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fd8e:	f001 090f 	and.w	r9, r1, #15
	return (((a) >> n) | ((a) << (32 - n)));
    fd92:	ea4f 48b7 	mov.w	r8, r7, ror #18
		s0 = work_space[(i+1)&0x0f];
    fd96:	9701      	str	r7, [sp, #4]
		s0 = sigma0(s0);
    fd98:	ea88 18f7 	eor.w	r8, r8, r7, ror #7
		s1 = work_space[(i+14)&0x0f];
    fd9c:	f101 070e 	add.w	r7, r1, #14
    fda0:	f007 070f 	and.w	r7, r7, #15
    fda4:	eb0e 0787 	add.w	r7, lr, r7, lsl #2
    fda8:	f857 7c40 	ldr.w	r7, [r7, #-64]
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fdac:	3109      	adds	r1, #9
	return (((a) >> n) | ((a) << (32 - n)));
    fdae:	ea4f 4ef7 	mov.w	lr, r7, ror #19
		s1 = sigma1(s1);
    fdb2:	ea8e 4e77 	eor.w	lr, lr, r7, ror #17
    fdb6:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fdba:	f001 010f 	and.w	r1, r1, #15
    fdbe:	f10d 0e70 	add.w	lr, sp, #112	; 0x70
    fdc2:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
    fdc6:	eb0e 0989 	add.w	r9, lr, r9, lsl #2
    fdca:	f859 ec40 	ldr.w	lr, [r9, #-64]
    fdce:	f851 1c40 	ldr.w	r1, [r1, #-64]
	for ( ; i < 64; ++i) {
    fdd2:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fdd6:	4471      	add	r1, lr
		s0 = sigma0(s0);
    fdd8:	f8dd e004 	ldr.w	lr, [sp, #4]
    fddc:	ea88 08de 	eor.w	r8, r8, lr, lsr #3
		s1 = sigma1(s1);
    fde0:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fde4:	4441      	add	r1, r8
		s1 = sigma1(s1);
    fde6:	ea8e 2e97 	eor.w	lr, lr, r7, lsr #10
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fdea:	4471      	add	r1, lr
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fdec:	ea05 0802 	and.w	r8, r5, r2
	return (((a) >> n) | ((a) << (32 - n)));
    fdf0:	ea4f 2ef5 	mov.w	lr, r5, ror #11
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fdf4:	ea2c 0705 	bic.w	r7, ip, r5
    fdf8:	ea87 0708 	eor.w	r7, r7, r8
    fdfc:	ea8e 1eb5 	eor.w	lr, lr, r5, ror #6
    fe00:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
    fe04:	ea8e 6e75 	eor.w	lr, lr, r5, ror #25
    fe08:	4477      	add	r7, lr
    fe0a:	f858 ef04 	ldr.w	lr, [r8, #4]!
		t1 = work_space[i&0xf] += s0 + s1 + work_space[(i+9)&0xf];
    fe0e:	f849 1c40 	str.w	r1, [r9, #-64]
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fe12:	4477      	add	r7, lr
    fe14:	440f      	add	r7, r1
    fe16:	9900      	ldr	r1, [sp, #0]
	return (((a) >> n) | ((a) << (32 - n)));
    fe18:	ea4f 3e73 	mov.w	lr, r3, ror #13
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fe1c:	4439      	add	r1, r7
		t2 = Sigma0(a) + Maj(a, b, c);
    fe1e:	ea84 0706 	eor.w	r7, r4, r6
		t1 += h + Sigma1(e) + Ch(e, f, g) + k256[i];
    fe22:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
		t2 = Sigma0(a) + Maj(a, b, c);
    fe26:	ea8e 0eb3 	eor.w	lr, lr, r3, ror #2
    fe2a:	ea07 0703 	and.w	r7, r7, r3
    fe2e:	ea04 0806 	and.w	r8, r4, r6
    fe32:	ea8e 5eb3 	eor.w	lr, lr, r3, ror #22
    fe36:	ea87 0708 	eor.w	r7, r7, r8
    fe3a:	4477      	add	r7, lr
		h = g; g = f; f = e; e = d + t1;
		d = c; c = b; b = a; a = t1 + t2;
    fe3c:	440f      	add	r7, r1
		h = g; g = f; f = e; e = d + t1;
    fe3e:	eb01 0e0b 	add.w	lr, r1, fp
	for ( ; i < 64; ++i) {
    fe42:	f8cd c000 	str.w	ip, [sp]
    fe46:	46b3      	mov	fp, r6
    fe48:	d122      	bne.n	fe90 <compress+0x1bc>
	}

	iv[0] += a; iv[1] += b; iv[2] += c; iv[3] += d;
    fe4a:	9902      	ldr	r1, [sp, #8]
    fe4c:	4439      	add	r1, r7
    fe4e:	6001      	str	r1, [r0, #0]
    fe50:	9903      	ldr	r1, [sp, #12]
    fe52:	4419      	add	r1, r3
    fe54:	9b04      	ldr	r3, [sp, #16]
    fe56:	6041      	str	r1, [r0, #4]
    fe58:	4423      	add	r3, r4
    fe5a:	6083      	str	r3, [r0, #8]
    fe5c:	9b05      	ldr	r3, [sp, #20]
    fe5e:	4433      	add	r3, r6
    fe60:	60c3      	str	r3, [r0, #12]
	iv[4] += e; iv[5] += f; iv[6] += g; iv[7] += h;
    fe62:	9b06      	ldr	r3, [sp, #24]
    fe64:	4473      	add	r3, lr
    fe66:	6103      	str	r3, [r0, #16]
    fe68:	9b07      	ldr	r3, [sp, #28]
    fe6a:	442b      	add	r3, r5
    fe6c:	6143      	str	r3, [r0, #20]
    fe6e:	9b08      	ldr	r3, [sp, #32]
    fe70:	4413      	add	r3, r2
    fe72:	6183      	str	r3, [r0, #24]
    fe74:	9b09      	ldr	r3, [sp, #36]	; 0x24
    fe76:	4463      	add	r3, ip
    fe78:	61c3      	str	r3, [r0, #28]
}
    fe7a:	b01d      	add	sp, #116	; 0x74
    fe7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe80:	46b3      	mov	fp, r6
    fe82:	f8cd c000 	str.w	ip, [sp]
    fe86:	4626      	mov	r6, r4
    fe88:	4694      	mov	ip, r2
		d = c; c = b; b = a; a = t1 + t2;
    fe8a:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    fe8c:	462a      	mov	r2, r5
    fe8e:	e740      	b.n	fd12 <compress+0x3e>
    fe90:	4694      	mov	ip, r2
    fe92:	4626      	mov	r6, r4
    fe94:	462a      	mov	r2, r5
    fe96:	461c      	mov	r4, r3
		h = g; g = f; f = e; e = d + t1;
    fe98:	4675      	mov	r5, lr
		d = c; c = b; b = a; a = t1 + t2;
    fe9a:	463b      	mov	r3, r7
    fe9c:	e76c      	b.n	fd78 <compress+0xa4>
    fe9e:	bf00      	nop
    fea0:	0002aca0 	.word	0x0002aca0
    fea4:	0002acdc 	.word	0x0002acdc

0000fea8 <tc_sha256_init>:
{
    fea8:	b510      	push	{r4, lr}
	if (s == (TCSha256State_t) 0) {
    feaa:	4604      	mov	r4, r0
    feac:	b1c8      	cbz	r0, fee2 <tc_sha256_init+0x3a>
	_set((uint8_t *) s, 0x00, sizeof(*s));
    feae:	2270      	movs	r2, #112	; 0x70
    feb0:	2100      	movs	r1, #0
    feb2:	f015 fa70 	bl	25396 <_set>
	s->iv[1] = 0xbb67ae85;
    feb6:	4b0b      	ldr	r3, [pc, #44]	; (fee4 <tc_sha256_init+0x3c>)
    feb8:	4a0b      	ldr	r2, [pc, #44]	; (fee8 <tc_sha256_init+0x40>)
	s->iv[3] = 0xa54ff53a;
    feba:	490c      	ldr	r1, [pc, #48]	; (feec <tc_sha256_init+0x44>)
	s->iv[1] = 0xbb67ae85;
    febc:	e9c4 2300 	strd	r2, r3, [r4]
	s->iv[3] = 0xa54ff53a;
    fec0:	4b0b      	ldr	r3, [pc, #44]	; (fef0 <tc_sha256_init+0x48>)
	s->iv[5] = 0x9b05688c;
    fec2:	480c      	ldr	r0, [pc, #48]	; (fef4 <tc_sha256_init+0x4c>)
	s->iv[3] = 0xa54ff53a;
    fec4:	e9c4 1302 	strd	r1, r3, [r4, #8]
	s->iv[5] = 0x9b05688c;
    fec8:	4b0b      	ldr	r3, [pc, #44]	; (fef8 <tc_sha256_init+0x50>)
    feca:	e9c4 0304 	strd	r0, r3, [r4, #16]
	return TC_CRYPTO_SUCCESS;
    fece:	2001      	movs	r0, #1
	s->iv[6] = 0x1f83d9ab;
    fed0:	4b0a      	ldr	r3, [pc, #40]	; (fefc <tc_sha256_init+0x54>)
    fed2:	61a3      	str	r3, [r4, #24]
	s->iv[7] = 0x5be0cd19;
    fed4:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
    fed8:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
    fedc:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
    fee0:	61e3      	str	r3, [r4, #28]
}
    fee2:	bd10      	pop	{r4, pc}
    fee4:	bb67ae85 	.word	0xbb67ae85
    fee8:	6a09e667 	.word	0x6a09e667
    feec:	3c6ef372 	.word	0x3c6ef372
    fef0:	a54ff53a 	.word	0xa54ff53a
    fef4:	510e527f 	.word	0x510e527f
    fef8:	9b05688c 	.word	0x9b05688c
    fefc:	1f83d9ab 	.word	0x1f83d9ab

0000ff00 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    ff00:	4901      	ldr	r1, [pc, #4]	; (ff08 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    ff02:	2210      	movs	r2, #16
	str	r2, [r1]
    ff04:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    ff06:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    ff08:	e000ed10 	.word	0xe000ed10

0000ff0c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    ff0c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    ff0e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    ff10:	f380 8811 	msr	BASEPRI, r0
	isb
    ff14:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    ff18:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    ff1c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    ff1e:	b662      	cpsie	i
	isb
    ff20:	f3bf 8f6f 	isb	sy

	bx	lr
    ff24:	4770      	bx	lr
    ff26:	bf00      	nop

0000ff28 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    ff28:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    ff2a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    ff2c:	f381 8811 	msr	BASEPRI, r1

	wfe
    ff30:	bf20      	wfe

	msr	BASEPRI, r0
    ff32:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    ff36:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    ff38:	4770      	bx	lr
    ff3a:	bf00      	nop

0000ff3c <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    ff3c:	b570      	push	{r4, r5, r6, lr}
    ff3e:	4606      	mov	r6, r0

	if (esf != NULL) {
    ff40:	460d      	mov	r5, r1
{
    ff42:	b086      	sub	sp, #24
	if (esf != NULL) {
    ff44:	2900      	cmp	r1, #0
    ff46:	d038      	beq.n	ffba <z_arm_fatal_error+0x7e>
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    ff48:	2400      	movs	r4, #0
    ff4a:	688b      	ldr	r3, [r1, #8]
    ff4c:	2201      	movs	r2, #1
    ff4e:	9305      	str	r3, [sp, #20]
    ff50:	684b      	ldr	r3, [r1, #4]
    ff52:	4620      	mov	r0, r4
    ff54:	9304      	str	r3, [sp, #16]
    ff56:	680b      	ldr	r3, [r1, #0]
    ff58:	491b      	ldr	r1, [pc, #108]	; (ffc8 <z_arm_fatal_error+0x8c>)
    ff5a:	9303      	str	r3, [sp, #12]
    ff5c:	4b1b      	ldr	r3, [pc, #108]	; (ffcc <z_arm_fatal_error+0x90>)
    ff5e:	e9cd 4400 	strd	r4, r4, [sp]
    ff62:	9302      	str	r3, [sp, #8]
    ff64:	4623      	mov	r3, r4
    ff66:	f015 fe54 	bl	25c12 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    ff6a:	696b      	ldr	r3, [r5, #20]
    ff6c:	2201      	movs	r2, #1
    ff6e:	9305      	str	r3, [sp, #20]
    ff70:	692b      	ldr	r3, [r5, #16]
    ff72:	4620      	mov	r0, r4
    ff74:	9304      	str	r3, [sp, #16]
    ff76:	68eb      	ldr	r3, [r5, #12]
    ff78:	4913      	ldr	r1, [pc, #76]	; (ffc8 <z_arm_fatal_error+0x8c>)
    ff7a:	9303      	str	r3, [sp, #12]
    ff7c:	4b14      	ldr	r3, [pc, #80]	; (ffd0 <z_arm_fatal_error+0x94>)
    ff7e:	9400      	str	r4, [sp, #0]
    ff80:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ff84:	4623      	mov	r3, r4
    ff86:	f015 fe44 	bl	25c12 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    ff8a:	69eb      	ldr	r3, [r5, #28]
    ff8c:	2201      	movs	r2, #1
    ff8e:	9303      	str	r3, [sp, #12]
    ff90:	4b10      	ldr	r3, [pc, #64]	; (ffd4 <z_arm_fatal_error+0x98>)
    ff92:	4620      	mov	r0, r4
    ff94:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ff98:	490b      	ldr	r1, [pc, #44]	; (ffc8 <z_arm_fatal_error+0x8c>)
    ff9a:	4623      	mov	r3, r4
    ff9c:	9400      	str	r4, [sp, #0]
    ff9e:	f015 fe38 	bl	25c12 <z_log_msg_runtime_create.constprop.0>
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    ffa2:	69ab      	ldr	r3, [r5, #24]
    ffa4:	2201      	movs	r2, #1
    ffa6:	9303      	str	r3, [sp, #12]
    ffa8:	4b0b      	ldr	r3, [pc, #44]	; (ffd8 <z_arm_fatal_error+0x9c>)
    ffaa:	4620      	mov	r0, r4
    ffac:	e9cd 4301 	strd	r4, r3, [sp, #4]
    ffb0:	4905      	ldr	r1, [pc, #20]	; (ffc8 <z_arm_fatal_error+0x8c>)
    ffb2:	4623      	mov	r3, r4
    ffb4:	9400      	str	r4, [sp, #0]
    ffb6:	f015 fe2c 	bl	25c12 <z_log_msg_runtime_create.constprop.0>
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    ffba:	4629      	mov	r1, r5
    ffbc:	4630      	mov	r0, r6
}
    ffbe:	b006      	add	sp, #24
    ffc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_fatal_error(reason, esf);
    ffc4:	f00e bf46 	b.w	1ee54 <z_fatal_error>
    ffc8:	0002a660 	.word	0x0002a660
    ffcc:	0002cb11 	.word	0x0002cb11
    ffd0:	0002cb40 	.word	0x0002cb40
    ffd4:	0002cb6f 	.word	0x0002cb6f
    ffd8:	0002cb7e 	.word	0x0002cb7e

0000ffdc <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    ffdc:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    ffde:	2800      	cmp	r0, #0
    ffe0:	db07      	blt.n	fff2 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ffe2:	2301      	movs	r3, #1
    ffe4:	0941      	lsrs	r1, r0, #5
    ffe6:	4a03      	ldr	r2, [pc, #12]	; (fff4 <arch_irq_enable+0x18>)
    ffe8:	f000 001f 	and.w	r0, r0, #31
    ffec:	4083      	lsls	r3, r0
    ffee:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    fff2:	4770      	bx	lr
    fff4:	e000e100 	.word	0xe000e100

0000fff8 <arch_irq_disable>:

void arch_irq_disable(unsigned int irq)
{
	NVIC_DisableIRQ((IRQn_Type)irq);
    fff8:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    fffa:	2800      	cmp	r0, #0
    fffc:	db0c      	blt.n	10018 <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x18>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fffe:	2201      	movs	r2, #1
   10000:	4906      	ldr	r1, [pc, #24]	; (1001c <CONFIG_RPMSG_NRF53_SRAM_SIZE+0x1c>)
   10002:	0943      	lsrs	r3, r0, #5
   10004:	f000 001f 	and.w	r0, r0, #31
   10008:	4082      	lsls	r2, r0
   1000a:	3320      	adds	r3, #32
   1000c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   10010:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10014:	f3bf 8f6f 	isb	sy
}
   10018:	4770      	bx	lr
   1001a:	bf00      	nop
   1001c:	e000e100 	.word	0xe000e100

00010020 <arch_irq_is_enabled>:

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
   10020:	4b05      	ldr	r3, [pc, #20]	; (10038 <arch_irq_is_enabled+0x18>)
   10022:	0942      	lsrs	r2, r0, #5
   10024:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   10028:	2301      	movs	r3, #1
   1002a:	f000 001f 	and.w	r0, r0, #31
   1002e:	fa03 f000 	lsl.w	r0, r3, r0
}
   10032:	4010      	ands	r0, r2
   10034:	4770      	bx	lr
   10036:	bf00      	nop
   10038:	e000e100 	.word	0xe000e100

0001003c <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
   1003c:	b538      	push	{r3, r4, r5, lr}
			prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
		} else {
			/* Use caller supplied prio level as-is */
		}
	} else {
		prio += _IRQ_PRIO_OFFSET;
   1003e:	1c4b      	adds	r3, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
   10040:	2b07      	cmp	r3, #7
{
   10042:	4604      	mov	r4, r0
   10044:	460d      	mov	r5, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
   10046:	d90f      	bls.n	10068 <z_arm_irq_priority_set+0x2c>
   10048:	235b      	movs	r3, #91	; 0x5b
   1004a:	4a10      	ldr	r2, [pc, #64]	; (1008c <z_arm_irq_priority_set+0x50>)
   1004c:	4910      	ldr	r1, [pc, #64]	; (10090 <z_arm_irq_priority_set+0x54>)
   1004e:	4811      	ldr	r0, [pc, #68]	; (10094 <z_arm_irq_priority_set+0x58>)
   10050:	f014 fdb1 	bl	24bb6 <assert_print>
   10054:	4629      	mov	r1, r5
   10056:	4810      	ldr	r0, [pc, #64]	; (10098 <z_arm_irq_priority_set+0x5c>)
   10058:	2307      	movs	r3, #7
   1005a:	4622      	mov	r2, r4
   1005c:	f014 fdab 	bl	24bb6 <assert_print>
   10060:	215b      	movs	r1, #91	; 0x5b
   10062:	480a      	ldr	r0, [pc, #40]	; (1008c <z_arm_irq_priority_set+0x50>)
   10064:	f014 fda0 	bl	24ba8 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
   10068:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
   1006a:	2800      	cmp	r0, #0
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1006c:	bfac      	ite	ge
   1006e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10072:	4a0a      	ldrlt	r2, [pc, #40]	; (1009c <z_arm_irq_priority_set+0x60>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10074:	ea4f 1343 	mov.w	r3, r3, lsl #5
   10078:	b2db      	uxtb	r3, r3
   1007a:	bfab      	itete	ge
   1007c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10080:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10084:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   10088:	5413      	strblt	r3, [r2, r0]
}
   1008a:	bd38      	pop	{r3, r4, r5, pc}
   1008c:	0002cbac 	.word	0x0002cbac
   10090:	0002cbe2 	.word	0x0002cbe2
   10094:	0002b549 	.word	0x0002b549
   10098:	0002cbfd 	.word	0x0002cbfd
   1009c:	e000ed14 	.word	0xe000ed14

000100a0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
   100a0:	bf30      	wfi
    b z_SysNmiOnReset
   100a2:	f7ff bffd 	b.w	100a0 <z_SysNmiOnReset>
   100a6:	bf00      	nop

000100a8 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   100a8:	4a0b      	ldr	r2, [pc, #44]	; (100d8 <z_arm_prep_c+0x30>)
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
   100aa:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
   100ac:	4b0b      	ldr	r3, [pc, #44]	; (100dc <z_arm_prep_c+0x34>)
   100ae:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   100b2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
   100b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   100b8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
   100bc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   100c0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   100c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
   100c8:	f00e ff7a 	bl	1efc0 <z_bss_zero>
	z_data_copy();
   100cc:	f011 fe74 	bl	21db8 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
   100d0:	f000 fbe8 	bl	108a4 <z_arm_interrupt_init>
	z_cstart();
   100d4:	f00e ffb4 	bl	1f040 <z_cstart>
   100d8:	00008000 	.word	0x00008000
   100dc:	e000ed00 	.word	0xe000ed00

000100e0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
   100e0:	4a09      	ldr	r2, [pc, #36]	; (10108 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
   100e2:	490a      	ldr	r1, [pc, #40]	; (1010c <arch_swap+0x2c>)
	_current->arch.basepri = key;
   100e4:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
   100e6:	6809      	ldr	r1, [r1, #0]
	_current->arch.basepri = key;
   100e8:	6798      	str	r0, [r3, #120]	; 0x78
	_current->arch.swap_return_value = _k_neg_eagain;
   100ea:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   100ec:	4908      	ldr	r1, [pc, #32]	; (10110 <arch_swap+0x30>)
   100ee:	684b      	ldr	r3, [r1, #4]
   100f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   100f4:	604b      	str	r3, [r1, #4]
   100f6:	2300      	movs	r3, #0
   100f8:	f383 8811 	msr	BASEPRI, r3
   100fc:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
   10100:	6893      	ldr	r3, [r2, #8]
}
   10102:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
   10104:	4770      	bx	lr
   10106:	bf00      	nop
   10108:	20021460 	.word	0x20021460
   1010c:	0002b424 	.word	0x0002b424
   10110:	e000ed00 	.word	0xe000ed00

00010114 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
   10114:	4915      	ldr	r1, [pc, #84]	; (1016c <z_arm_pendsv+0x58>)
    ldr r2, [r1, #_kernel_offset_to_current]
   10116:	688a      	ldr	r2, [r1, #8]

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
   10118:	f882 e081 	strb.w	lr, [r2, #129]	; 0x81
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
   1011c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
   10120:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
   10122:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
   10126:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   1012a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
   1012c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
   10130:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
   10134:	4f0e      	ldr	r7, [pc, #56]	; (10170 <z_arm_pendsv+0x5c>)
    ldr v3, =_SCS_ICSR_UNPENDSV
   10136:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
   1013a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
   1013c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
   1013e:	603e      	str	r6, [r7, #0]

#endif

#if defined(CONFIG_ARM_STORE_EXC_RETURN)
    /* Restore EXC_RETURN value. */
    ldrsb lr, [r2, #_thread_offset_to_mode_exc_return]
   10140:	f992 e081 	ldrsb.w	lr, [r2, #129]	; 0x81

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
   10144:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
   10146:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
   10148:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
   1014a:	f380 8811 	msr	BASEPRI, r0
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
   1014e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
   10152:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
   10156:	f38c 8809 	msr	PSP, ip
#endif

#ifdef CONFIG_BUILTIN_STACK_GUARD
    /* r2 contains k_thread */
    add r0, r2, #0
   1015a:	f102 0000 	add.w	r0, r2, #0
    push {r2, lr}
   1015e:	b504      	push	{r2, lr}
    bl configure_builtin_stack_guard
   10160:	f015 fd76 	bl	25c50 <configure_builtin_stack_guard>
    pop {r2, lr}
   10164:	e8bd 4004 	ldmia.w	sp!, {r2, lr}

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
   10168:	4770      	bx	lr
   1016a:	0000      	.short	0x0000
    ldr r1, =_kernel
   1016c:	20021460 	.word	0x20021460
    ldr v4, =_SCS_ICSR
   10170:	e000ed04 	.word	0xe000ed04

00010174 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
   10174:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
   10178:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
   1017a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
   1017e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
   10182:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
   10184:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
   10188:	2902      	cmp	r1, #2
    beq _oops
   1018a:	d0ff      	beq.n	1018c <_oops>

0001018c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
   1018c:	b501      	push	{r0, lr}
    push {r1, r2}
    push {r4-r11}
    mov  r1, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    bl z_do_kernel_oops
   1018e:	f015 fd50 	bl	25c32 <z_do_kernel_oops>
     * the MSP to its value prior to entering the function
     */
    add sp, #40
#endif /* CONFIG_ARMV7_M_ARMV8_M_MAINLINE */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
    pop {r0, pc}
   10192:	bd01      	pop	{r0, pc}

00010194 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
   10194:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
   10198:	9b00      	ldr	r3, [sp, #0]
	iframe->pc &= 0xfffffffe;
   1019a:	490d      	ldr	r1, [pc, #52]	; (101d0 <arch_new_thread+0x3c>)
	iframe->a2 = (uint32_t)p1;
   1019c:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
   101a0:	9b01      	ldr	r3, [sp, #4]
	iframe->pc &= 0xfffffffe;
   101a2:	f021 0101 	bic.w	r1, r1, #1
	iframe->a3 = (uint32_t)p2;
   101a6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
   101aa:	9b02      	ldr	r3, [sp, #8]
	iframe->pc &= 0xfffffffe;
   101ac:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->a4 = (uint32_t)p3;
   101b0:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
   101b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   101b8:	f842 3c04 	str.w	r3, [r2, #-4]
		((uintptr_t)iframe - sizeof(struct __fpu_sf));
	memset(iframe, 0, sizeof(struct __fpu_sf));
#endif

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
   101bc:	2300      	movs	r3, #0
   101be:	6783      	str	r3, [r0, #120]	; 0x78

#if defined(CONFIG_ARM_STORE_EXC_RETURN) || defined(CONFIG_USERSPACE)
	thread->arch.mode = 0;
   101c0:	f44f 433c 	mov.w	r3, #48128	; 0xbc00
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
   101c4:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
   101c6:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.mode = 0;
   101c8:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
   101cc:	4770      	bx	lr
   101ce:	bf00      	nop
   101d0:	00024867 	.word	0x00024867

000101d4 <arch_switch_to_main_thread>:
void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
	z_arm_prepare_switch_to_main();

	_current = main_thread;
   101d4:	4b08      	ldr	r3, [pc, #32]	; (101f8 <arch_switch_to_main_thread+0x24>)
   101d6:	6098      	str	r0, [r3, #8]
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure PSPLIM is RAZ/WI
  (void)ProcStackPtrLimit;
#else
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   101d8:	6e83      	ldr	r3, [r0, #104]	; 0x68
   101da:	f383 880b 	msr	PSPLIM, r3

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
   101de:	4610      	mov	r0, r2
   101e0:	f381 8809 	msr	PSP, r1
   101e4:	2100      	movs	r1, #0
   101e6:	b663      	cpsie	if
   101e8:	f381 8811 	msr	BASEPRI, r1
   101ec:	f3bf 8f6f 	isb	sy
   101f0:	2200      	movs	r2, #0
   101f2:	2300      	movs	r3, #0
   101f4:	f014 fb37 	bl	24866 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
   101f8:	20021460 	.word	0x20021460

000101fc <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
   101fc:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
   101fe:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
   10200:	4a0b      	ldr	r2, [pc, #44]	; (10230 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
   10202:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
   10204:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
   10206:	bf1e      	ittt	ne
	movne	r1, #0
   10208:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
   1020a:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
   1020c:	f019 f841 	blne	29292 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
   10210:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
   10212:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
   10216:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
   1021a:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
   1021e:	4905      	ldr	r1, [pc, #20]	; (10234 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
   10220:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
   10222:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
   10224:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
   10226:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
   1022a:	4903      	ldr	r1, [pc, #12]	; (10238 <_isr_wrapper+0x3c>)
	bx r1
   1022c:	4708      	bx	r1
   1022e:	0000      	.short	0x0000
	ldr r2, =_kernel
   10230:	20021460 	.word	0x20021460
	ldr r1, =_sw_isr_table
   10234:	0002a120 	.word	0x0002a120
	ldr r1, =z_arm_int_exit
   10238:	0001023d 	.word	0x0001023d

0001023c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
   1023c:	4b04      	ldr	r3, [pc, #16]	; (10250 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
   1023e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
   10240:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
   10242:	4288      	cmp	r0, r1
	beq _EXIT_EXC
   10244:	d003      	beq.n	1024e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
   10246:	4903      	ldr	r1, [pc, #12]	; (10254 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
   10248:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
   1024c:	600a      	str	r2, [r1, #0]

0001024e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
   1024e:	4770      	bx	lr
	ldr r3, =_kernel
   10250:	20021460 	.word	0x20021460
	ldr r1, =_SCS_ICSR
   10254:	e000ed04 	.word	0xe000ed04

00010258 <mem_manage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   10258:	b5f0      	push	{r4, r5, r6, r7, lr}
			      bool *recoverable)
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");
   1025a:	2400      	movs	r4, #0
   1025c:	4b48      	ldr	r3, [pc, #288]	; (10380 <mem_manage_fault.constprop.0+0x128>)
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   1025e:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** MPU FAULT *****");
   10260:	9302      	str	r3, [sp, #8]
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   10262:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** MPU FAULT *****");
   10264:	4623      	mov	r3, r4
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
   10266:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** MPU FAULT *****");
   10268:	2201      	movs	r2, #1
   1026a:	4620      	mov	r0, r4
   1026c:	e9cd 4400 	strd	r4, r4, [sp]
   10270:	4944      	ldr	r1, [pc, #272]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   10272:	f015 fcf1 	bl	25c58 <z_log_msg_runtime_create.constprop.0>

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
   10276:	4b44      	ldr	r3, [pc, #272]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   10278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1027a:	06dd      	lsls	r5, r3, #27
   1027c:	d509      	bpl.n	10292 <mem_manage_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error (context area might be"
   1027e:	4b43      	ldr	r3, [pc, #268]	; (1038c <mem_manage_fault.constprop.0+0x134>)
   10280:	2201      	movs	r2, #1
   10282:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10286:	4620      	mov	r0, r4
   10288:	4623      	mov	r3, r4
   1028a:	493e      	ldr	r1, [pc, #248]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   1028c:	9400      	str	r4, [sp, #0]
   1028e:	f015 fce3 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
   10292:	4b3d      	ldr	r3, [pc, #244]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   10294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10296:	0718      	lsls	r0, r3, #28
   10298:	d509      	bpl.n	102ae <mem_manage_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   1029a:	4b3d      	ldr	r3, [pc, #244]	; (10390 <mem_manage_fault.constprop.0+0x138>)
   1029c:	2201      	movs	r2, #1
   1029e:	9302      	str	r3, [sp, #8]
   102a0:	2300      	movs	r3, #0
   102a2:	4938      	ldr	r1, [pc, #224]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   102a4:	4618      	mov	r0, r3
   102a6:	e9cd 3300 	strd	r3, r3, [sp]
   102aa:	f015 fcd5 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
   102ae:	4d36      	ldr	r5, [pc, #216]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   102b0:	6aab      	ldr	r3, [r5, #40]	; 0x28
   102b2:	0799      	lsls	r1, r3, #30
   102b4:	d51e      	bpl.n	102f4 <mem_manage_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Data Access Violation");
   102b6:	2400      	movs	r4, #0
   102b8:	4b36      	ldr	r3, [pc, #216]	; (10394 <mem_manage_fault.constprop.0+0x13c>)
   102ba:	2201      	movs	r2, #1
   102bc:	9302      	str	r3, [sp, #8]
   102be:	4620      	mov	r0, r4
   102c0:	4623      	mov	r3, r4
   102c2:	e9cd 4400 	strd	r4, r4, [sp]
   102c6:	492f      	ldr	r1, [pc, #188]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   102c8:	f015 fcc6 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
   102cc:	6b6b      	ldr	r3, [r5, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
   102ce:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   102d0:	0612      	lsls	r2, r2, #24
   102d2:	d50f      	bpl.n	102f4 <mem_manage_fault.constprop.0+0x9c>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
   102d4:	9303      	str	r3, [sp, #12]
   102d6:	4b30      	ldr	r3, [pc, #192]	; (10398 <mem_manage_fault.constprop.0+0x140>)
   102d8:	2201      	movs	r2, #1
   102da:	e9cd 4301 	strd	r4, r3, [sp, #4]
   102de:	4620      	mov	r0, r4
   102e0:	4623      	mov	r3, r4
   102e2:	4928      	ldr	r1, [pc, #160]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   102e4:	9400      	str	r4, [sp, #0]
   102e6:	f015 fcb7 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   102ea:	b11f      	cbz	r7, 102f4 <mem_manage_fault.constprop.0+0x9c>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
   102ec:	6aab      	ldr	r3, [r5, #40]	; 0x28
   102ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   102f2:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
   102f4:	4b24      	ldr	r3, [pc, #144]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   102f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   102f8:	07df      	lsls	r7, r3, #31
   102fa:	d509      	bpl.n	10310 <mem_manage_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Instruction Access Violation");
   102fc:	4b27      	ldr	r3, [pc, #156]	; (1039c <mem_manage_fault.constprop.0+0x144>)
   102fe:	2201      	movs	r2, #1
   10300:	9302      	str	r3, [sp, #8]
   10302:	2300      	movs	r3, #0
   10304:	491f      	ldr	r1, [pc, #124]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   10306:	4618      	mov	r0, r3
   10308:	e9cd 3300 	strd	r3, r3, [sp]
   1030c:	f015 fca4 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   10310:	4b1d      	ldr	r3, [pc, #116]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   10312:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10314:	069d      	lsls	r5, r3, #26
   10316:	d509      	bpl.n	1032c <mem_manage_fault.constprop.0+0xd4>
		PR_FAULT_INFO(
   10318:	4b21      	ldr	r3, [pc, #132]	; (103a0 <mem_manage_fault.constprop.0+0x148>)
   1031a:	2201      	movs	r2, #1
   1031c:	9302      	str	r3, [sp, #8]
   1031e:	2300      	movs	r3, #0
   10320:	4918      	ldr	r1, [pc, #96]	; (10384 <mem_manage_fault.constprop.0+0x12c>)
   10322:	4618      	mov	r0, r3
   10324:	e9cd 3300 	strd	r3, r3, [sp]
   10328:	f015 fc96 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   1032c:	4b16      	ldr	r3, [pc, #88]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   1032e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10330:	06d4      	lsls	r4, r2, #27
   10332:	d402      	bmi.n	1033a <mem_manage_fault.constprop.0+0xe2>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
   10334:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
   10336:	0790      	lsls	r0, r2, #30
   10338:	d511      	bpl.n	1035e <mem_manage_fault.constprop.0+0x106>
					"Stacking error not a stack fail\n");
			}
		}
#else
	(void)mmfar;
	__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
   1033a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1033c:	06d9      	lsls	r1, r3, #27
   1033e:	d50e      	bpl.n	1035e <mem_manage_fault.constprop.0+0x106>
   10340:	4918      	ldr	r1, [pc, #96]	; (103a4 <mem_manage_fault.constprop.0+0x14c>)
   10342:	f44f 73ae 	mov.w	r3, #348	; 0x15c
   10346:	4a18      	ldr	r2, [pc, #96]	; (103a8 <mem_manage_fault.constprop.0+0x150>)
   10348:	4818      	ldr	r0, [pc, #96]	; (103ac <mem_manage_fault.constprop.0+0x154>)
   1034a:	f014 fc34 	bl	24bb6 <assert_print>
   1034e:	4818      	ldr	r0, [pc, #96]	; (103b0 <mem_manage_fault.constprop.0+0x158>)
   10350:	f014 fc31 	bl	24bb6 <assert_print>
   10354:	f44f 71ae 	mov.w	r1, #348	; 0x15c
   10358:	4813      	ldr	r0, [pc, #76]	; (103a8 <mem_manage_fault.constprop.0+0x150>)
   1035a:	f014 fc25 	bl	24ba8 <assert_post_action>

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
   1035e:	2000      	movs	r0, #0
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
   10360:	4b09      	ldr	r3, [pc, #36]	; (10388 <mem_manage_fault.constprop.0+0x130>)
   10362:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10364:	0692      	lsls	r2, r2, #26
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
   10366:	bf42      	ittt	mi
   10368:	6a5a      	ldrmi	r2, [r3, #36]	; 0x24
   1036a:	f422 5200 	bicmi.w	r2, r2, #8192	; 0x2000
   1036e:	625a      	strmi	r2, [r3, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
   10370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   10372:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
   10376:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   10378:	7030      	strb	r0, [r6, #0]

	return reason;
}
   1037a:	b005      	add	sp, #20
   1037c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1037e:	bf00      	nop
   10380:	0002cc3d 	.word	0x0002cc3d
   10384:	0002a660 	.word	0x0002a660
   10388:	e000ed00 	.word	0xe000ed00
   1038c:	0002cc53 	.word	0x0002cc53
   10390:	0002cc86 	.word	0x0002cc86
   10394:	0002cc99 	.word	0x0002cc99
   10398:	0002ccb1 	.word	0x0002ccb1
   1039c:	0002ccc7 	.word	0x0002ccc7
   103a0:	0002cce6 	.word	0x0002cce6
   103a4:	0002cd4f 	.word	0x0002cd4f
   103a8:	0002cd15 	.word	0x0002cd15
   103ac:	0002b549 	.word	0x0002b549
   103b0:	0002cd99 	.word	0x0002cd99

000103b4 <bus_fault.constprop.0>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   103b4:	b5f0      	push	{r4, r5, r6, r7, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
   103b6:	2400      	movs	r4, #0
   103b8:	4b3b      	ldr	r3, [pc, #236]	; (104a8 <bus_fault.constprop.0+0xf4>)
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   103ba:	b085      	sub	sp, #20
	PR_FAULT_INFO("***** BUS FAULT *****");
   103bc:	9302      	str	r3, [sp, #8]
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   103be:	4607      	mov	r7, r0
	PR_FAULT_INFO("***** BUS FAULT *****");
   103c0:	4623      	mov	r3, r4
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
   103c2:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** BUS FAULT *****");
   103c4:	2201      	movs	r2, #1
   103c6:	4620      	mov	r0, r4
   103c8:	e9cd 4400 	strd	r4, r4, [sp]
   103cc:	4937      	ldr	r1, [pc, #220]	; (104ac <bus_fault.constprop.0+0xf8>)
   103ce:	f015 fc43 	bl	25c58 <z_log_msg_runtime_create.constprop.0>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
   103d2:	4b37      	ldr	r3, [pc, #220]	; (104b0 <bus_fault.constprop.0+0xfc>)
   103d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103d6:	04db      	lsls	r3, r3, #19
   103d8:	d509      	bpl.n	103ee <bus_fault.constprop.0+0x3a>
		PR_FAULT_INFO("  Stacking error");
   103da:	4b36      	ldr	r3, [pc, #216]	; (104b4 <bus_fault.constprop.0+0x100>)
   103dc:	2201      	movs	r2, #1
   103de:	e9cd 4301 	strd	r4, r3, [sp, #4]
   103e2:	4620      	mov	r0, r4
   103e4:	4623      	mov	r3, r4
   103e6:	4931      	ldr	r1, [pc, #196]	; (104ac <bus_fault.constprop.0+0xf8>)
   103e8:	9400      	str	r4, [sp, #0]
   103ea:	f015 fc35 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
   103ee:	4b30      	ldr	r3, [pc, #192]	; (104b0 <bus_fault.constprop.0+0xfc>)
   103f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   103f2:	051d      	lsls	r5, r3, #20
   103f4:	d509      	bpl.n	1040a <bus_fault.constprop.0+0x56>
		PR_FAULT_INFO("  Unstacking error");
   103f6:	4b30      	ldr	r3, [pc, #192]	; (104b8 <bus_fault.constprop.0+0x104>)
   103f8:	2201      	movs	r2, #1
   103fa:	9302      	str	r3, [sp, #8]
   103fc:	2300      	movs	r3, #0
   103fe:	492b      	ldr	r1, [pc, #172]	; (104ac <bus_fault.constprop.0+0xf8>)
   10400:	4618      	mov	r0, r3
   10402:	e9cd 3300 	strd	r3, r3, [sp]
   10406:	f015 fc27 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
   1040a:	4d29      	ldr	r5, [pc, #164]	; (104b0 <bus_fault.constprop.0+0xfc>)
   1040c:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1040e:	059c      	lsls	r4, r3, #22
   10410:	d51e      	bpl.n	10450 <bus_fault.constprop.0+0x9c>
		PR_FAULT_INFO("  Precise data bus error");
   10412:	2400      	movs	r4, #0
   10414:	4b29      	ldr	r3, [pc, #164]	; (104bc <bus_fault.constprop.0+0x108>)
   10416:	2201      	movs	r2, #1
   10418:	4620      	mov	r0, r4
   1041a:	9302      	str	r3, [sp, #8]
   1041c:	e9cd 4400 	strd	r4, r4, [sp]
   10420:	4623      	mov	r3, r4
   10422:	4922      	ldr	r1, [pc, #136]	; (104ac <bus_fault.constprop.0+0xf8>)
   10424:	f015 fc18 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
   10428:	6bab      	ldr	r3, [r5, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
   1042a:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   1042c:	0410      	lsls	r0, r2, #16
   1042e:	d50f      	bpl.n	10450 <bus_fault.constprop.0+0x9c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
   10430:	9303      	str	r3, [sp, #12]
   10432:	4b23      	ldr	r3, [pc, #140]	; (104c0 <bus_fault.constprop.0+0x10c>)
   10434:	2201      	movs	r2, #1
   10436:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1043a:	4620      	mov	r0, r4
   1043c:	4623      	mov	r3, r4
   1043e:	491b      	ldr	r1, [pc, #108]	; (104ac <bus_fault.constprop.0+0xf8>)
   10440:	9400      	str	r4, [sp, #0]
   10442:	f015 fc09 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
			if (from_hard_fault != 0) {
   10446:	b11f      	cbz	r7, 10450 <bus_fault.constprop.0+0x9c>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
   10448:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1044a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
   1044e:	62ab      	str	r3, [r5, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
   10450:	4b17      	ldr	r3, [pc, #92]	; (104b0 <bus_fault.constprop.0+0xfc>)
   10452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10454:	0559      	lsls	r1, r3, #21
   10456:	d509      	bpl.n	1046c <bus_fault.constprop.0+0xb8>
		PR_FAULT_INFO("  Imprecise data bus error");
   10458:	4b1a      	ldr	r3, [pc, #104]	; (104c4 <bus_fault.constprop.0+0x110>)
   1045a:	2201      	movs	r2, #1
   1045c:	9302      	str	r3, [sp, #8]
   1045e:	2300      	movs	r3, #0
   10460:	4912      	ldr	r1, [pc, #72]	; (104ac <bus_fault.constprop.0+0xf8>)
   10462:	4618      	mov	r0, r3
   10464:	e9cd 3300 	strd	r3, r3, [sp]
   10468:	f015 fbf6 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
   1046c:	4a10      	ldr	r2, [pc, #64]	; (104b0 <bus_fault.constprop.0+0xfc>)
   1046e:	6a93      	ldr	r3, [r2, #40]	; 0x28
   10470:	f413 7380 	ands.w	r3, r3, #256	; 0x100
   10474:	d012      	beq.n	1049c <bus_fault.constprop.0+0xe8>
		PR_FAULT_INFO("  Instruction bus error");
   10476:	4b14      	ldr	r3, [pc, #80]	; (104c8 <bus_fault.constprop.0+0x114>)
   10478:	9302      	str	r3, [sp, #8]
   1047a:	2300      	movs	r3, #0
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   1047c:	2201      	movs	r2, #1
   1047e:	4618      	mov	r0, r3
   10480:	e9cd 3300 	strd	r3, r3, [sp]
   10484:	4909      	ldr	r1, [pc, #36]	; (104ac <bus_fault.constprop.0+0xf8>)
   10486:	f015 fbe7 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;

	*recoverable = memory_fault_recoverable(esf, true);
   1048a:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
   1048c:	4a08      	ldr	r2, [pc, #32]	; (104b0 <bus_fault.constprop.0+0xfc>)
   1048e:	6a93      	ldr	r3, [r2, #40]	; 0x28
   10490:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
   10494:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
   10496:	7030      	strb	r0, [r6, #0]

	return reason;
}
   10498:	b005      	add	sp, #20
   1049a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
   1049c:	6a92      	ldr	r2, [r2, #40]	; 0x28
   1049e:	0492      	lsls	r2, r2, #18
   104a0:	d5f3      	bpl.n	1048a <bus_fault.constprop.0+0xd6>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
   104a2:	4a0a      	ldr	r2, [pc, #40]	; (104cc <bus_fault.constprop.0+0x118>)
   104a4:	9202      	str	r2, [sp, #8]
   104a6:	e7e9      	b.n	1047c <bus_fault.constprop.0+0xc8>
   104a8:	0002cdfd 	.word	0x0002cdfd
   104ac:	0002a660 	.word	0x0002a660
   104b0:	e000ed00 	.word	0xe000ed00
   104b4:	0002ce13 	.word	0x0002ce13
   104b8:	0002cc86 	.word	0x0002cc86
   104bc:	0002ce24 	.word	0x0002ce24
   104c0:	0002ce3d 	.word	0x0002ce3d
   104c4:	0002ce52 	.word	0x0002ce52
   104c8:	0002ce6d 	.word	0x0002ce6d
   104cc:	0002cce6 	.word	0x0002cce6

000104d0 <usage_fault.constprop.0>:
 *
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
   104d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
   104d2:	2400      	movs	r4, #0
   104d4:	4b3b      	ldr	r3, [pc, #236]	; (105c4 <usage_fault.constprop.0+0xf4>)
   104d6:	2201      	movs	r2, #1
   104d8:	9302      	str	r3, [sp, #8]
   104da:	4620      	mov	r0, r4
   104dc:	4623      	mov	r3, r4
   104de:	e9cd 4400 	strd	r4, r4, [sp]
   104e2:	4939      	ldr	r1, [pc, #228]	; (105c8 <usage_fault.constprop.0+0xf8>)
   104e4:	f015 fbb8 	bl	25c58 <z_log_msg_runtime_create.constprop.0>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
   104e8:	4b38      	ldr	r3, [pc, #224]	; (105cc <usage_fault.constprop.0+0xfc>)
   104ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   104ec:	019b      	lsls	r3, r3, #6
   104ee:	d509      	bpl.n	10504 <usage_fault.constprop.0+0x34>
		PR_FAULT_INFO("  Division by zero");
   104f0:	4b37      	ldr	r3, [pc, #220]	; (105d0 <usage_fault.constprop.0+0x100>)
   104f2:	2201      	movs	r2, #1
   104f4:	e9cd 4301 	strd	r4, r3, [sp, #4]
   104f8:	4620      	mov	r0, r4
   104fa:	4623      	mov	r3, r4
   104fc:	4932      	ldr	r1, [pc, #200]	; (105c8 <usage_fault.constprop.0+0xf8>)
   104fe:	9400      	str	r4, [sp, #0]
   10500:	f015 fbaa 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
   10504:	4b31      	ldr	r3, [pc, #196]	; (105cc <usage_fault.constprop.0+0xfc>)
   10506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10508:	01dc      	lsls	r4, r3, #7
   1050a:	d509      	bpl.n	10520 <usage_fault.constprop.0+0x50>
		PR_FAULT_INFO("  Unaligned memory access");
   1050c:	4b31      	ldr	r3, [pc, #196]	; (105d4 <usage_fault.constprop.0+0x104>)
   1050e:	2201      	movs	r2, #1
   10510:	9302      	str	r3, [sp, #8]
   10512:	2300      	movs	r3, #0
   10514:	492c      	ldr	r1, [pc, #176]	; (105c8 <usage_fault.constprop.0+0xf8>)
   10516:	4618      	mov	r0, r3
   10518:	e9cd 3300 	strd	r3, r3, [sp]
   1051c:	f015 fb9c 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
#if defined(CONFIG_ARMV8_M_MAINLINE)
	if ((SCB->CFSR & SCB_CFSR_STKOF_Msk) != 0) {
   10520:	4b2a      	ldr	r3, [pc, #168]	; (105cc <usage_fault.constprop.0+0xfc>)
   10522:	6a9c      	ldr	r4, [r3, #40]	; 0x28
   10524:	f414 1480 	ands.w	r4, r4, #1048576	; 0x100000
   10528:	d00a      	beq.n	10540 <usage_fault.constprop.0+0x70>
		PR_FAULT_INFO("  Stack overflow (context area not valid)");
   1052a:	4b2b      	ldr	r3, [pc, #172]	; (105d8 <usage_fault.constprop.0+0x108>)
   1052c:	2201      	movs	r2, #1
   1052e:	9302      	str	r3, [sp, #8]
   10530:	2300      	movs	r3, #0
   10532:	4925      	ldr	r1, [pc, #148]	; (105c8 <usage_fault.constprop.0+0xf8>)
   10534:	4618      	mov	r0, r3
   10536:	e9cd 3300 	strd	r3, r3, [sp]
   1053a:	f015 fb8d 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
		 * prevents the context area to be loaded on the stack upon
		 * UsageFault exception entry. As a result, we cannot rely
		 * on the reported faulty instruction address, to determine
		 * the instruction that triggered the stack overflow.
		 */
		reason = K_ERR_STACK_CHK_FAIL;
   1053e:	2402      	movs	r4, #2
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
   10540:	4b22      	ldr	r3, [pc, #136]	; (105cc <usage_fault.constprop.0+0xfc>)
   10542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10544:	0318      	lsls	r0, r3, #12
   10546:	d509      	bpl.n	1055c <usage_fault.constprop.0+0x8c>
		PR_FAULT_INFO("  No coprocessor instructions");
   10548:	4b24      	ldr	r3, [pc, #144]	; (105dc <usage_fault.constprop.0+0x10c>)
   1054a:	2201      	movs	r2, #1
   1054c:	9302      	str	r3, [sp, #8]
   1054e:	2300      	movs	r3, #0
   10550:	491d      	ldr	r1, [pc, #116]	; (105c8 <usage_fault.constprop.0+0xf8>)
   10552:	4618      	mov	r0, r3
   10554:	e9cd 3300 	strd	r3, r3, [sp]
   10558:	f015 fb7e 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
   1055c:	4b1b      	ldr	r3, [pc, #108]	; (105cc <usage_fault.constprop.0+0xfc>)
   1055e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10560:	0359      	lsls	r1, r3, #13
   10562:	d509      	bpl.n	10578 <usage_fault.constprop.0+0xa8>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
   10564:	4b1e      	ldr	r3, [pc, #120]	; (105e0 <usage_fault.constprop.0+0x110>)
   10566:	2201      	movs	r2, #1
   10568:	9302      	str	r3, [sp, #8]
   1056a:	2300      	movs	r3, #0
   1056c:	4916      	ldr	r1, [pc, #88]	; (105c8 <usage_fault.constprop.0+0xf8>)
   1056e:	4618      	mov	r0, r3
   10570:	e9cd 3300 	strd	r3, r3, [sp]
   10574:	f015 fb70 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
   10578:	4b14      	ldr	r3, [pc, #80]	; (105cc <usage_fault.constprop.0+0xfc>)
   1057a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1057c:	039a      	lsls	r2, r3, #14
   1057e:	d509      	bpl.n	10594 <usage_fault.constprop.0+0xc4>
		PR_FAULT_INFO("  Illegal use of the EPSR");
   10580:	4b18      	ldr	r3, [pc, #96]	; (105e4 <usage_fault.constprop.0+0x114>)
   10582:	2201      	movs	r2, #1
   10584:	9302      	str	r3, [sp, #8]
   10586:	2300      	movs	r3, #0
   10588:	490f      	ldr	r1, [pc, #60]	; (105c8 <usage_fault.constprop.0+0xf8>)
   1058a:	4618      	mov	r0, r3
   1058c:	e9cd 3300 	strd	r3, r3, [sp]
   10590:	f015 fb62 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
   10594:	4b0d      	ldr	r3, [pc, #52]	; (105cc <usage_fault.constprop.0+0xfc>)
   10596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10598:	03db      	lsls	r3, r3, #15
   1059a:	d509      	bpl.n	105b0 <usage_fault.constprop.0+0xe0>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
   1059c:	4b12      	ldr	r3, [pc, #72]	; (105e8 <usage_fault.constprop.0+0x118>)
   1059e:	2201      	movs	r2, #1
   105a0:	9302      	str	r3, [sp, #8]
   105a2:	2300      	movs	r3, #0
   105a4:	4908      	ldr	r1, [pc, #32]	; (105c8 <usage_fault.constprop.0+0xf8>)
   105a6:	4618      	mov	r0, r3
   105a8:	e9cd 3300 	strd	r3, r3, [sp]
   105ac:	f015 fb54 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   105b0:	4a06      	ldr	r2, [pc, #24]	; (105cc <usage_fault.constprop.0+0xfc>)

	return reason;
}
   105b2:	4620      	mov	r0, r4
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
   105b4:	6a93      	ldr	r3, [r2, #40]	; 0x28
   105b6:	ea6f 4303 	mvn.w	r3, r3, lsl #16
   105ba:	ea6f 4313 	mvn.w	r3, r3, lsr #16
   105be:	6293      	str	r3, [r2, #40]	; 0x28
}
   105c0:	b004      	add	sp, #16
   105c2:	bd10      	pop	{r4, pc}
   105c4:	0002ce85 	.word	0x0002ce85
   105c8:	0002a660 	.word	0x0002a660
   105cc:	e000ed00 	.word	0xe000ed00
   105d0:	0002ce9d 	.word	0x0002ce9d
   105d4:	0002ceb0 	.word	0x0002ceb0
   105d8:	0002ceca 	.word	0x0002ceca
   105dc:	0002cef4 	.word	0x0002cef4
   105e0:	0002cf12 	.word	0x0002cf12
   105e4:	0002cf37 	.word	0x0002cf37
   105e8:	0002cf51 	.word	0x0002cf51

000105ec <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
   105ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   105f0:	4b8e      	ldr	r3, [pc, #568]	; (1082c <z_arm_fault+0x240>)
{
   105f2:	4605      	mov	r5, r0
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
   105f4:	f8d3 a004 	ldr.w	sl, [r3, #4]
{
   105f8:	4688      	mov	r8, r1
   105fa:	4616      	mov	r6, r2
   105fc:	2300      	movs	r3, #0
   105fe:	b090      	sub	sp, #64	; 0x40
   10600:	f3ca 0708 	ubfx	r7, sl, #0, #9
   10604:	f383 8811 	msr	BASEPRI, r3
   10608:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
   1060c:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
   10610:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
   10614:	d00e      	beq.n	10634 <z_arm_fault+0x48>

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
   10616:	4986      	ldr	r1, [pc, #536]	; (10830 <z_arm_fault+0x244>)
   10618:	f44f 6384 	mov.w	r3, #1056	; 0x420
   1061c:	4a85      	ldr	r2, [pc, #532]	; (10834 <z_arm_fault+0x248>)
   1061e:	4886      	ldr	r0, [pc, #536]	; (10838 <z_arm_fault+0x24c>)
   10620:	f014 fac9 	bl	24bb6 <assert_print>
   10624:	4885      	ldr	r0, [pc, #532]	; (1083c <z_arm_fault+0x250>)
   10626:	f014 fac6 	bl	24bb6 <assert_print>
   1062a:	f44f 6184 	mov.w	r1, #1056	; 0x420
			__ASSERT(0,
   1062e:	4881      	ldr	r0, [pc, #516]	; (10834 <z_arm_fault+0x248>)
   10630:	f014 faba 	bl	24ba8 <assert_post_action>
	if (exc_return & EXC_RETURN_EXCEPTION_SECURE_Secure) {
   10634:	f012 0401 	ands.w	r4, r2, #1
   10638:	d1ed      	bne.n	10616 <z_arm_fault+0x2a>
	if (exc_return & EXC_RETURN_RETURN_STACK_Secure) {
   1063a:	0650      	lsls	r0, r2, #25
   1063c:	d404      	bmi.n	10648 <z_arm_fault+0x5c>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
   1063e:	0711      	lsls	r1, r2, #28
   10640:	d40e      	bmi.n	10660 <z_arm_fault+0x74>
			*nested_exc = true;
   10642:	f04f 0901 	mov.w	r9, #1
   10646:	e00e      	b.n	10666 <z_arm_fault+0x7a>
		PR_FAULT_INFO("Exception occurred in Secure State");
   10648:	4b7d      	ldr	r3, [pc, #500]	; (10840 <z_arm_fault+0x254>)
   1064a:	2201      	movs	r2, #1
   1064c:	e9cd 4301 	strd	r4, r3, [sp, #4]
   10650:	4620      	mov	r0, r4
   10652:	4623      	mov	r3, r4
   10654:	497b      	ldr	r1, [pc, #492]	; (10844 <z_arm_fault+0x258>)
   10656:	9400      	str	r4, [sp, #0]
   10658:	f015 fafe 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
		if (exc_return & EXC_RETURN_SPSEL_PROCESS) {
   1065c:	0772      	lsls	r2, r6, #29
   1065e:	d500      	bpl.n	10662 <z_arm_fault+0x76>
			ptr_esf = (z_arch_esf_t *)psp;
   10660:	4645      	mov	r5, r8
	*nested_exc = false;
   10662:	f04f 0900 	mov.w	r9, #0
	__ASSERT(esf != NULL,
   10666:	2d00      	cmp	r5, #0
   10668:	d0d5      	beq.n	10616 <z_arm_fault+0x2a>
	*recoverable = false;
   1066a:	f04f 0800 	mov.w	r8, #0
	switch (fault) {
   1066e:	1efb      	subs	r3, r7, #3
	*recoverable = false;
   10670:	f88d 801f 	strb.w	r8, [sp, #31]
	switch (fault) {
   10674:	2b09      	cmp	r3, #9
   10676:	f200 80bf 	bhi.w	107f8 <z_arm_fault+0x20c>
   1067a:	e8df f003 	tbb	[pc, r3]
   1067e:	b305      	.short	0xb305
   10680:	bdbd96b7 	.word	0xbdbd96b7
   10684:	bbbdbdbd 	.word	0xbbbdbdbd
	PR_FAULT_INFO("***** HARD FAULT *****");
   10688:	4b6f      	ldr	r3, [pc, #444]	; (10848 <z_arm_fault+0x25c>)
   1068a:	2201      	movs	r2, #1
   1068c:	e9cd 8301 	strd	r8, r3, [sp, #4]
   10690:	2300      	movs	r3, #0
   10692:	496c      	ldr	r1, [pc, #432]	; (10844 <z_arm_fault+0x258>)
   10694:	4618      	mov	r0, r3
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   10696:	4f65      	ldr	r7, [pc, #404]	; (1082c <z_arm_fault+0x240>)
	PR_FAULT_INFO("***** HARD FAULT *****");
   10698:	f8cd 8000 	str.w	r8, [sp]
   1069c:	f015 fadc 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	*recoverable = false;
   106a0:	f88d 801f 	strb.w	r8, [sp, #31]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
   106a4:	6afe      	ldr	r6, [r7, #44]	; 0x2c
   106a6:	f016 0602 	ands.w	r6, r6, #2
   106aa:	d005      	beq.n	106b8 <z_arm_fault+0xcc>
		PR_EXC("  Bus fault on vector table read");
   106ac:	4b67      	ldr	r3, [pc, #412]	; (1084c <z_arm_fault+0x260>)
	PR_FAULT_INFO(
   106ae:	e9cd 8301 	strd	r8, r3, [sp, #4]
   106b2:	f8cd 8000 	str.w	r8, [sp]
   106b6:	e006      	b.n	106c6 <z_arm_fault+0xda>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
   106b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   106ba:	2b00      	cmp	r3, #0
   106bc:	da0a      	bge.n	106d4 <z_arm_fault+0xe8>
		PR_EXC("  Debug event");
   106be:	4b64      	ldr	r3, [pc, #400]	; (10850 <z_arm_fault+0x264>)
   106c0:	9600      	str	r6, [sp, #0]
   106c2:	e9cd 6301 	strd	r6, r3, [sp, #4]
	PR_FAULT_INFO(
   106c6:	2300      	movs	r3, #0
   106c8:	2201      	movs	r2, #1
   106ca:	4618      	mov	r0, r3
   106cc:	495d      	ldr	r1, [pc, #372]	; (10844 <z_arm_fault+0x258>)
   106ce:	f015 fac3 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
}
   106d2:	e03b      	b.n	1074c <z_arm_fault+0x160>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
   106d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   106d6:	005b      	lsls	r3, r3, #1
   106d8:	d577      	bpl.n	107ca <z_arm_fault+0x1de>
		PR_EXC("  Fault escalation (see below)");
   106da:	4b5e      	ldr	r3, [pc, #376]	; (10854 <z_arm_fault+0x268>)
   106dc:	2201      	movs	r2, #1
   106de:	e9cd 6301 	strd	r6, r3, [sp, #4]
   106e2:	4630      	mov	r0, r6
   106e4:	4633      	mov	r3, r6
   106e6:	4957      	ldr	r1, [pc, #348]	; (10844 <z_arm_fault+0x258>)
   106e8:	9600      	str	r6, [sp, #0]
   106ea:	f015 fab5 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   106ee:	697b      	ldr	r3, [r7, #20]
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
   106f0:	69aa      	ldr	r2, [r5, #24]
	SCB->CCR |= SCB_CCR_BFHFNMIGN_Msk;
   106f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   106f6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   106f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   106fc:	f3bf 8f6f 	isb	sy
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   10700:	697b      	ldr	r3, [r7, #20]
	uint16_t fault_insn = *(ret_addr - 1);
   10702:	f832 2c02 	ldrh.w	r2, [r2, #-2]
	SCB->CCR &= ~SCB_CCR_BFHFNMIGN_Msk;
   10706:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   1070a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
   1070c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10710:	f3bf 8f6f 	isb	sy
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
   10714:	f64d 7302 	movw	r3, #57090	; 0xdf02
   10718:	429a      	cmp	r2, r3
   1071a:	d00a      	beq.n	10732 <z_arm_fault+0x146>
		} else if ((SCB->CFSR & SCB_CFSR_MEMFAULTSR_Msk) != 0) {
   1071c:	6abb      	ldr	r3, [r7, #40]	; 0x28
   1071e:	b2db      	uxtb	r3, r3
   10720:	2b00      	cmp	r3, #0
   10722:	d034      	beq.n	1078e <z_arm_fault+0x1a2>
			reason = mem_manage_fault(esf, 1, recoverable);
   10724:	2001      	movs	r0, #1
   10726:	f10d 011f 	add.w	r1, sp, #31
		reason = mem_manage_fault(esf, 0, recoverable);
   1072a:	f7ff fd95 	bl	10258 <mem_manage_fault.constprop.0>
   1072e:	4604      	mov	r4, r0
		break;
   10730:	e00c      	b.n	1074c <z_arm_fault+0x160>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
   10732:	682b      	ldr	r3, [r5, #0]
   10734:	2201      	movs	r2, #1
   10736:	9303      	str	r3, [sp, #12]
   10738:	4b47      	ldr	r3, [pc, #284]	; (10858 <z_arm_fault+0x26c>)
   1073a:	4630      	mov	r0, r6
   1073c:	e9cd 6301 	strd	r6, r3, [sp, #4]
   10740:	4940      	ldr	r1, [pc, #256]	; (10844 <z_arm_fault+0x258>)
   10742:	4633      	mov	r3, r6
   10744:	9600      	str	r6, [sp, #0]
   10746:	f015 fa87 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
			reason = esf->basic.r0;
   1074a:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
   1074c:	f89d 301f 	ldrb.w	r3, [sp, #31]
   10750:	b9d3      	cbnz	r3, 10788 <z_arm_fault+0x19c>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
   10752:	aa08      	add	r2, sp, #32
   10754:	f105 0620 	add.w	r6, r5, #32
   10758:	4613      	mov	r3, r2
   1075a:	6828      	ldr	r0, [r5, #0]
   1075c:	6869      	ldr	r1, [r5, #4]
   1075e:	3508      	adds	r5, #8
   10760:	c303      	stmia	r3!, {r0, r1}
   10762:	42b5      	cmp	r5, r6
   10764:	461a      	mov	r2, r3
   10766:	d1f7      	bne.n	10758 <z_arm_fault+0x16c>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
   10768:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1076a:	f1b9 0f00 	cmp.w	r9, #0
   1076e:	d057      	beq.n	10820 <z_arm_fault+0x234>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
   10770:	f3c3 0208 	ubfx	r2, r3, #0, #9
   10774:	b922      	cbnz	r2, 10780 <z_arm_fault+0x194>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
   10776:	ea6f 2353 	mvn.w	r3, r3, lsr #9
   1077a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   1077e:	930f      	str	r3, [sp, #60]	; 0x3c
	}

	z_arm_fatal_error(reason, &esf_copy);
   10780:	4620      	mov	r0, r4
   10782:	a908      	add	r1, sp, #32
   10784:	f7ff fbda 	bl	ff3c <z_arm_fatal_error>
}
   10788:	b010      	add	sp, #64	; 0x40
   1078a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if ((SCB->CFSR & SCB_CFSR_BUSFAULTSR_Msk) != 0) {
   1078e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10790:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
   10794:	d005      	beq.n	107a2 <z_arm_fault+0x1b6>
			reason = bus_fault(esf, 1, recoverable);
   10796:	2001      	movs	r0, #1
   10798:	f10d 011f 	add.w	r1, sp, #31
		reason = bus_fault(esf, 0, recoverable);
   1079c:	f7ff fe0a 	bl	103b4 <bus_fault.constprop.0>
   107a0:	e7c5      	b.n	1072e <z_arm_fault+0x142>
		} else if ((SCB->CFSR & SCB_CFSR_USGFAULTSR_Msk) != 0) {
   107a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
   107a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   107a8:	d302      	bcc.n	107b0 <z_arm_fault+0x1c4>
		reason = usage_fault(esf);
   107aa:	f7ff fe91 	bl	104d0 <usage_fault.constprop.0>
   107ae:	e7be      	b.n	1072e <z_arm_fault+0x142>
			__ASSERT(0,
   107b0:	492a      	ldr	r1, [pc, #168]	; (1085c <z_arm_fault+0x270>)
   107b2:	f240 23f2 	movw	r3, #754	; 0x2f2
   107b6:	4a1f      	ldr	r2, [pc, #124]	; (10834 <z_arm_fault+0x248>)
   107b8:	481f      	ldr	r0, [pc, #124]	; (10838 <z_arm_fault+0x24c>)
   107ba:	f014 f9fc 	bl	24bb6 <assert_print>
   107be:	4828      	ldr	r0, [pc, #160]	; (10860 <z_arm_fault+0x274>)
   107c0:	f014 f9f9 	bl	24bb6 <assert_print>
   107c4:	f240 21f2 	movw	r1, #754	; 0x2f2
   107c8:	e731      	b.n	1062e <z_arm_fault+0x42>
		__ASSERT(0,
   107ca:	4924      	ldr	r1, [pc, #144]	; (1085c <z_arm_fault+0x270>)
   107cc:	f240 23f6 	movw	r3, #758	; 0x2f6
   107d0:	4a18      	ldr	r2, [pc, #96]	; (10834 <z_arm_fault+0x248>)
   107d2:	4819      	ldr	r0, [pc, #100]	; (10838 <z_arm_fault+0x24c>)
   107d4:	f014 f9ef 	bl	24bb6 <assert_print>
   107d8:	4822      	ldr	r0, [pc, #136]	; (10864 <z_arm_fault+0x278>)
   107da:	f014 f9ec 	bl	24bb6 <assert_print>
   107de:	f240 21f6 	movw	r1, #758	; 0x2f6
   107e2:	e724      	b.n	1062e <z_arm_fault+0x42>
		reason = mem_manage_fault(esf, 0, recoverable);
   107e4:	2000      	movs	r0, #0
   107e6:	f10d 011f 	add.w	r1, sp, #31
   107ea:	e79e      	b.n	1072a <z_arm_fault+0x13e>
		reason = bus_fault(esf, 0, recoverable);
   107ec:	2000      	movs	r0, #0
   107ee:	f10d 011f 	add.w	r1, sp, #31
   107f2:	e7d3      	b.n	1079c <z_arm_fault+0x1b0>
	PR_FAULT_INFO(
   107f4:	4b1c      	ldr	r3, [pc, #112]	; (10868 <z_arm_fault+0x27c>)
   107f6:	e75a      	b.n	106ae <z_arm_fault+0xc2>
	PR_FAULT_INFO("***** %s %d) *****",
   107f8:	4a1c      	ldr	r2, [pc, #112]	; (1086c <z_arm_fault+0x280>)
   107fa:	f41a 7ff8 	tst.w	sl, #496	; 0x1f0
   107fe:	4b1c      	ldr	r3, [pc, #112]	; (10870 <z_arm_fault+0x284>)
   10800:	bf18      	it	ne
   10802:	4613      	movne	r3, r2
   10804:	3f10      	subs	r7, #16
   10806:	e9cd 3703 	strd	r3, r7, [sp, #12]
   1080a:	4b1a      	ldr	r3, [pc, #104]	; (10874 <z_arm_fault+0x288>)
   1080c:	2201      	movs	r2, #1
   1080e:	9302      	str	r3, [sp, #8]
   10810:	2300      	movs	r3, #0
   10812:	490c      	ldr	r1, [pc, #48]	; (10844 <z_arm_fault+0x258>)
   10814:	4618      	mov	r0, r3
   10816:	e9cd 3300 	strd	r3, r3, [sp]
   1081a:	f015 fa1d 	bl	25c58 <z_log_msg_runtime_create.constprop.0>
}
   1081e:	e795      	b.n	1074c <z_arm_fault+0x160>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
   10820:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
   10824:	f023 0301 	bic.w	r3, r3, #1
   10828:	e7a9      	b.n	1077e <z_arm_fault+0x192>
   1082a:	bf00      	nop
   1082c:	e000ed00 	.word	0xe000ed00
   10830:	0002cfaa 	.word	0x0002cfaa
   10834:	0002cd15 	.word	0x0002cd15
   10838:	0002b549 	.word	0x0002b549
   1083c:	0002cfbd 	.word	0x0002cfbd
   10840:	0002cffb 	.word	0x0002cffb
   10844:	0002a660 	.word	0x0002a660
   10848:	0002d01e 	.word	0x0002d01e
   1084c:	0002d035 	.word	0x0002d035
   10850:	0002d056 	.word	0x0002d056
   10854:	0002d064 	.word	0x0002d064
   10858:	0002d083 	.word	0x0002d083
   1085c:	00030d67 	.word	0x00030d67
   10860:	0002d09f 	.word	0x0002d09f
   10864:	0002d0c3 	.word	0x0002d0c3
   10868:	0002d0f3 	.word	0x0002d0f3
   1086c:	0002cf91 	.word	0x0002cf91
   10870:	0002cf7c 	.word	0x0002cf7c
   10874:	0002d117 	.word	0x0002d117

00010878 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
   10878:	4b04      	ldr	r3, [pc, #16]	; (1088c <z_arm_fault_init+0x14>)
   1087a:	695a      	ldr	r2, [r3, #20]
   1087c:	f042 0210 	orr.w	r2, r2, #16
   10880:	615a      	str	r2, [r3, #20]
	 *
	 * For Non-Secure Firmware this could allow the Non-Secure Main
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
   10882:	695a      	ldr	r2, [r3, #20]
   10884:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   10888:	615a      	str	r2, [r3, #20]
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
   1088a:	4770      	bx	lr
   1088c:	e000ed00 	.word	0xe000ed00

00010890 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
   10890:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
   10894:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
   10898:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
   1089a:	4672      	mov	r2, lr
	bl z_arm_fault
   1089c:	f7ff fea6 	bl	105ec <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
   108a0:	bd01      	pop	{r0, pc}
   108a2:	bf00      	nop

000108a4 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
   108a4:	2300      	movs	r3, #0
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   108a6:	2120      	movs	r1, #32
   108a8:	4803      	ldr	r0, [pc, #12]	; (108b8 <z_arm_interrupt_init+0x14>)
   108aa:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
   108ac:	3301      	adds	r3, #1
   108ae:	2b45      	cmp	r3, #69	; 0x45
   108b0:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
   108b4:	d1f9      	bne.n	108aa <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
   108b6:	4770      	bx	lr
   108b8:	e000e100 	.word	0xe000e100

000108bc <__start>:
    strb r0, [r1]
#endif /* CONFIG_DEBUG_THREAD_INFO */

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
   108bc:	2000      	movs	r0, #0
    msr CONTROL, r0
   108be:	f380 8814 	msr	CONTROL, r0
    isb
   108c2:	f3bf 8f6f 	isb	sy
#if defined(CONFIG_CPU_CORTEX_M_HAS_SPLIM)
    /* Clear SPLIM registers */
    movs.n r0, #0
   108c6:	2000      	movs	r0, #0
    msr MSPLIM, r0
   108c8:	f380 880a 	msr	MSPLIM, r0
    msr PSPLIM, r0
   108cc:	f380 880b 	msr	PSPLIM, r0
#if defined(CONFIG_PM_S2RAM)
    bl arch_pm_s2ram_resume
#endif /* CONFIG_PM_S2RAM */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
   108d0:	f7fd fb0a 	bl	dee8 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
   108d4:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
   108d6:	490e      	ldr	r1, [pc, #56]	; (10910 <__start+0x54>)
    str r0, [r1]
   108d8:	6008      	str	r0, [r1, #0]
    dsb
   108da:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   108de:	480d      	ldr	r0, [pc, #52]	; (10914 <__start+0x58>)
    msr msp, r0
   108e0:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
   108e4:	f000 f83e 	bl	10964 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
   108e8:	2020      	movs	r0, #32
    msr BASEPRI, r0
   108ea:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
   108ee:	480a      	ldr	r0, [pc, #40]	; (10918 <__start+0x5c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
   108f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    adds r0, r0, r1
   108f4:	1840      	adds	r0, r0, r1
    msr PSP, r0
   108f6:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
   108fa:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
   108fe:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
   10900:	4308      	orrs	r0, r1
    msr CONTROL, r0
   10902:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
   10906:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
   1090a:	f7ff fbcd 	bl	100a8 <z_arm_prep_c>
   1090e:	0000      	.short	0x0000
    ldr r1, =_SCS_MPU_CTRL
   10910:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
   10914:	20033050 	.word	0x20033050
    ldr r0, =z_interrupt_stacks
   10918:	20032310 	.word	0x20032310

0001091c <sys_arch_reboot>:
  __ASM volatile ("dsb 0xF":::"memory");
   1091c:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
   10920:	4905      	ldr	r1, [pc, #20]	; (10938 <sys_arch_reboot+0x1c>)
   10922:	4b06      	ldr	r3, [pc, #24]	; (1093c <sys_arch_reboot+0x20>)
   10924:	68ca      	ldr	r2, [r1, #12]
   10926:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   1092a:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
   1092c:	60cb      	str	r3, [r1, #12]
   1092e:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
   10932:	bf00      	nop
  for(;;)                                                           /* wait until reset */
   10934:	e7fd      	b.n	10932 <sys_arch_reboot+0x16>
   10936:	bf00      	nop
   10938:	e000ed00 	.word	0xe000ed00
   1093c:	05fa0004 	.word	0x05fa0004

00010940 <z_arm_clear_arm_mpu_config>:
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);

	for (i = 0; i < num_regions; i++) {
   10940:	2300      	movs	r3, #0
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
{
  mpu->RNR = rnr;
  mpu->RLAR = 0U;
   10942:	4618      	mov	r0, r3
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
   10944:	4906      	ldr	r1, [pc, #24]	; (10960 <z_arm_clear_arm_mpu_config+0x20>)
   10946:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
	int num_regions =
   1094a:	f3c2 2207 	ubfx	r2, r2, #8, #8
	for (i = 0; i < num_regions; i++) {
   1094e:	4293      	cmp	r3, r2
   10950:	db00      	blt.n	10954 <z_arm_clear_arm_mpu_config+0x14>
		ARM_MPU_ClrRegion(i);
	}
}
   10952:	4770      	bx	lr
  mpu->RNR = rnr;
   10954:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  mpu->RLAR = 0U;
   10958:	f8c1 00a0 	str.w	r0, [r1, #160]	; 0xa0
	for (i = 0; i < num_regions; i++) {
   1095c:	3301      	adds	r3, #1
   1095e:	e7f6      	b.n	1094e <z_arm_clear_arm_mpu_config+0xe>
   10960:	e000ed00 	.word	0xe000ed00

00010964 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
   10964:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
   10966:	b672      	cpsid	i
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
   10968:	2400      	movs	r4, #0
   1096a:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
   1096e:	f7ff ffe7 	bl	10940 <z_arm_clear_arm_mpu_config>
   10972:	4623      	mov	r3, r4
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
   10974:	f04f 30ff 	mov.w	r0, #4294967295
   10978:	4a0c      	ldr	r2, [pc, #48]	; (109ac <z_arm_init_arch_hw_at_boot+0x48>)
   1097a:	f103 0120 	add.w	r1, r3, #32
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   1097e:	3301      	adds	r3, #1
   10980:	2b10      	cmp	r3, #16
		NVIC->ICER[i] = 0xFFFFFFFF;
   10982:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
   10986:	d1f8      	bne.n	1097a <z_arm_init_arch_hw_at_boot+0x16>
   10988:	2300      	movs	r3, #0
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
   1098a:	f04f 30ff 	mov.w	r0, #4294967295
   1098e:	4a07      	ldr	r2, [pc, #28]	; (109ac <z_arm_init_arch_hw_at_boot+0x48>)
   10990:	f103 0160 	add.w	r1, r3, #96	; 0x60
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   10994:	3301      	adds	r3, #1
   10996:	2b10      	cmp	r3, #16
		NVIC->ICPR[i] = 0xFFFFFFFF;
   10998:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
   1099c:	d1f8      	bne.n	10990 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
   1099e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
   109a0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   109a4:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
   109a8:	bd10      	pop	{r4, pc}
   109aa:	bf00      	nop
   109ac:	e000e100 	.word	0xe000e100

000109b0 <z_impl_k_thread_abort>:
#include <zephyr/wait_q.h>
#include <zephyr/sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
   109b0:	4b08      	ldr	r3, [pc, #32]	; (109d4 <z_impl_k_thread_abort+0x24>)
   109b2:	689b      	ldr	r3, [r3, #8]
   109b4:	4283      	cmp	r3, r0
   109b6:	d10b      	bne.n	109d0 <z_impl_k_thread_abort+0x20>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   109b8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
   109bc:	b143      	cbz	r3, 109d0 <z_impl_k_thread_abort+0x20>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
   109be:	4b06      	ldr	r3, [pc, #24]	; (109d8 <z_impl_k_thread_abort+0x28>)
   109c0:	685a      	ldr	r2, [r3, #4]
   109c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   109c6:	605a      	str	r2, [r3, #4]
			/* Clear any system calls that may be pending
			 * as they have a higher priority than the PendSV
			 * handler and will check the stack of the thread
			 * being aborted.
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
   109c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   109ca:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
   109ce:	625a      	str	r2, [r3, #36]	; 0x24
		}
	}

	z_thread_abort(thread);
   109d0:	f011 b8ba 	b.w	21b48 <z_thread_abort>
   109d4:	20021460 	.word	0x20021460
   109d8:	e000ed00 	.word	0xe000ed00

000109dc <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
   109dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	 * into account the unused SRAM area, as well.
	 */
#ifdef CONFIG_AARCH32_ARMV8_R
	arm_core_mpu_disable();
#endif
	arm_core_mpu_configure_static_mpu_regions(static_regions,
   109de:	4c09      	ldr	r4, [pc, #36]	; (10a04 <z_arm_configure_static_mpu_regions+0x28>)
   109e0:	4a09      	ldr	r2, [pc, #36]	; (10a08 <z_arm_configure_static_mpu_regions+0x2c>)
   109e2:	4623      	mov	r3, r4
   109e4:	2101      	movs	r1, #1
   109e6:	4809      	ldr	r0, [pc, #36]	; (10a0c <z_arm_configure_static_mpu_regions+0x30>)
   109e8:	f000 f918 	bl	10c1c <arm_core_mpu_configure_static_mpu_regions>
	/* Define a constant array of z_arm_mpu_partition objects that holds the
	 * boundaries of the areas, inside which dynamic region programming
	 * is allowed. The information is passed to the underlying driver at
	 * initialization.
	 */
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   109ec:	2300      	movs	r3, #0
   109ee:	9303      	str	r3, [sp, #12]
		{
		.start = _MPU_DYNAMIC_REGIONS_AREA_START,
   109f0:	4b07      	ldr	r3, [pc, #28]	; (10a10 <z_arm_configure_static_mpu_regions+0x34>)
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
		}
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   109f2:	2101      	movs	r1, #1
		.size =  _MPU_DYNAMIC_REGIONS_AREA_SIZE,
   109f4:	1ae4      	subs	r4, r4, r3
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   109f6:	a801      	add	r0, sp, #4
	const struct z_arm_mpu_partition dyn_region_areas[] = {
   109f8:	9301      	str	r3, [sp, #4]
   109fa:	9402      	str	r4, [sp, #8]
	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
   109fc:	f000 f932 	bl	10c64 <arm_core_mpu_mark_areas_for_dynamic_regions>
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
   10a00:	b004      	add	sp, #16
   10a02:	bd10      	pop	{r4, pc}
   10a04:	20070000 	.word	0x20070000
   10a08:	20008000 	.word	0x20008000
   10a0c:	0002ada0 	.word	0x0002ada0
   10a10:	20008d58 	.word	0x20008d58

00010a14 <region_init>:
 * Note:
 *   The caller must provide a valid region index.
 */
static void region_init(const uint32_t index,
	const struct arm_mpu_region *region_conf)
{
   10a14:	b510      	push	{r4, lr}
	mpu_set_region(
		/* RNR */
		index,
		/* RBAR */
		(region_conf->base & MPU_RBAR_BASE_Msk)
		| (region_conf->attr.rbar &
   10a16:	7a0c      	ldrb	r4, [r1, #8]
		(region_conf->base & MPU_RBAR_BASE_Msk)
   10a18:	680b      	ldr	r3, [r1, #0]
		| (region_conf->attr.rbar &
   10a1a:	f004 021f 	and.w	r2, r4, #31
		(region_conf->base & MPU_RBAR_BASE_Msk)
   10a1e:	f023 031f 	bic.w	r3, r3, #31
		| (region_conf->attr.rbar &
   10a22:	431a      	orrs	r2, r3
			(MPU_RBAR_XN_Msk | MPU_RBAR_AP_Msk | MPU_RBAR_SH_Msk)),
		/* RLAR */
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   10a24:	68cb      	ldr	r3, [r1, #12]
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   10a26:	0964      	lsrs	r4, r4, #5
		(region_conf->attr.r_limit & MPU_RLAR_LIMIT_Msk)
   10a28:	f023 031f 	bic.w	r3, r3, #31
	MPU->RNR = rnr;
   10a2c:	4905      	ldr	r1, [pc, #20]	; (10a44 <region_init+0x30>)
		| ((region_conf->attr.mair_idx << MPU_RLAR_AttrIndx_Pos)
   10a2e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
			& MPU_RLAR_AttrIndx_Msk)
		| MPU_RLAR_EN_Msk
   10a32:	f043 0301 	orr.w	r3, r3, #1
	MPU->RNR = rnr;
   10a36:	f8c1 0098 	str.w	r0, [r1, #152]	; 0x98
	MPU->RBAR = rbar;
   10a3a:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
	MPU->RLAR = rlar;
   10a3e:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	);

	LOG_DBG("[%d] 0x%08x 0x%08x 0x%08x 0x%08x",
			index, region_conf->base, region_conf->attr.rbar,
			region_conf->attr.mair_idx, region_conf->attr.r_limit);
}
   10a42:	bd10      	pop	{r4, pc}
   10a44:	e000ed00 	.word	0xe000ed00

00010a48 <region_allocate_and_init>:

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
   10a48:	2807      	cmp	r0, #7
{
   10a4a:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   10a4c:	4604      	mov	r4, r0
	if (index > (get_num_regions() - 1U)) {
   10a4e:	d90f      	bls.n	10a70 <region_allocate_and_init+0x28>

		/* No available MPU region index. */
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
   10a50:	4b09      	ldr	r3, [pc, #36]	; (10a78 <region_allocate_and_init+0x30>)
   10a52:	9003      	str	r0, [sp, #12]
   10a54:	9302      	str	r3, [sp, #8]
   10a56:	2300      	movs	r3, #0
   10a58:	2201      	movs	r2, #1
   10a5a:	4618      	mov	r0, r3
   10a5c:	e9cd 3300 	strd	r3, r3, [sp]
   10a60:	4906      	ldr	r1, [pc, #24]	; (10a7c <region_allocate_and_init+0x34>)
   10a62:	f015 f914 	bl	25c8e <z_log_msg_runtime_create.constprop.0>
   10a66:	f06f 0415 	mvn.w	r4, #21

	/* Program region */
	region_init(index, region_conf);

	return index;
}
   10a6a:	4620      	mov	r0, r4
   10a6c:	b004      	add	sp, #16
   10a6e:	bd10      	pop	{r4, pc}
	region_init(index, region_conf);
   10a70:	f7ff ffd0 	bl	10a14 <region_init>
	return index;
   10a74:	e7f9      	b.n	10a6a <region_allocate_and_init+0x22>
   10a76:	bf00      	nop
   10a78:	0002d12e 	.word	0x0002d12e
   10a7c:	0002a648 	.word	0x0002a648

00010a80 <mpu_configure_regions_and_partition.constprop.0>:
 * sanity check of the memory regions to be programmed.
 *
 * The function performs a full partition of the background memory
 * area, effectively, leaving no space in this area uncovered by MPU.
 */
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   10a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10a84:	4689      	mov	r9, r1
   10a86:	4614      	mov	r4, r2
	bool do_sanity_check)
{
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
   10a88:	4606      	mov	r6, r0
   10a8a:	f04f 0800 	mov.w	r8, #0
	MPU->RNR = rnr;
   10a8e:	4d54      	ldr	r5, [pc, #336]	; (10be0 <mpu_configure_regions_and_partition.constprop.0+0x160>)
static int mpu_configure_regions_and_partition(const struct z_arm_mpu_partition
   10a90:	b089      	sub	sp, #36	; 0x24
	for (i = 0; i < regions_num; i++) {
   10a92:	45c8      	cmp	r8, r9
   10a94:	da2d      	bge.n	10af2 <mpu_configure_regions_and_partition.constprop.0+0x72>
		if (regions[i].size == 0U) {
   10a96:	f8d6 a004 	ldr.w	sl, [r6, #4]
   10a9a:	f1ba 0f00 	cmp.w	sl, #0
   10a9e:	d04a      	beq.n	10b36 <mpu_configure_regions_and_partition.constprop.0+0xb6>
		&&
   10aa0:	f1ba 0f1f 	cmp.w	sl, #31
   10aa4:	d917      	bls.n	10ad6 <mpu_configure_regions_and_partition.constprop.0+0x56>
		&&
   10aa6:	f01a 0f1f 	tst.w	sl, #31
   10aaa:	d114      	bne.n	10ad6 <mpu_configure_regions_and_partition.constprop.0+0x56>
		((part->start &
   10aac:	f8d6 b000 	ldr.w	fp, [r6]
		&&
   10ab0:	f01b 0f1f 	tst.w	fp, #31
   10ab4:	d10f      	bne.n	10ad6 <mpu_configure_regions_and_partition.constprop.0+0x56>
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10ab6:	4658      	mov	r0, fp
   10ab8:	f015 f8e0 	bl	25c7c <arm_cmse_mpu_region_get>
   10abc:	4607      	mov	r7, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10abe:	eb0a 000b 	add.w	r0, sl, fp
   10ac2:	3801      	subs	r0, #1
   10ac4:	f015 f8da 	bl	25c7c <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   10ac8:	4287      	cmp	r7, r0
   10aca:	d016      	beq.n	10afa <mpu_configure_regions_and_partition.constprop.0+0x7a>

		/* Derive the index of the underlying MPU region,
		 * inside which the new region will be configured.
		 */
		int u_reg_index =
			get_region_index(regions[i].start, regions[i].size);
   10acc:	f06f 0715 	mvn.w	r7, #21

		if ((u_reg_index == -EINVAL) ||
			(u_reg_index > (reg_index - 1))) {
			LOG_ERR("Invalid underlying region index %u",
   10ad0:	4b44      	ldr	r3, [pc, #272]	; (10be4 <mpu_configure_regions_and_partition.constprop.0+0x164>)
   10ad2:	9703      	str	r7, [sp, #12]
   10ad4:	e002      	b.n	10adc <mpu_configure_regions_and_partition.constprop.0+0x5c>
			LOG_ERR("Partition %u: sanity check failed.", i);
   10ad6:	4b44      	ldr	r3, [pc, #272]	; (10be8 <mpu_configure_regions_and_partition.constprop.0+0x168>)
   10ad8:	f8cd 800c 	str.w	r8, [sp, #12]
			LOG_ERR("Invalid underlying region index %u",
   10adc:	9302      	str	r3, [sp, #8]
   10ade:	2300      	movs	r3, #0
   10ae0:	2201      	movs	r2, #1
   10ae2:	4618      	mov	r0, r3
   10ae4:	e9cd 3300 	strd	r3, r3, [sp]
   10ae8:	4940      	ldr	r1, [pc, #256]	; (10bec <mpu_configure_regions_and_partition.constprop.0+0x16c>)
   10aea:	f015 f8d0 	bl	25c8e <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   10aee:	f06f 0415 	mvn.w	r4, #21
			reg_index++;
		}
	}

	return reg_index;
}
   10af2:	4620      	mov	r0, r4
   10af4:	b009      	add	sp, #36	; 0x24
   10af6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if ((u_reg_index == -EINVAL) ||
   10afa:	f117 0f16 	cmn.w	r7, #22
   10afe:	d0e7      	beq.n	10ad0 <mpu_configure_regions_and_partition.constprop.0+0x50>
   10b00:	42bc      	cmp	r4, r7
   10b02:	dde5      	ble.n	10ad0 <mpu_configure_regions_and_partition.constprop.0+0x50>
	MPU->RNR = rnr;
   10b04:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10b08:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
	MPU->RNR = rnr;
   10b0c:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   10b10:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10b14:	f021 011f 	bic.w	r1, r1, #31
	return (mpu_get_rlar() & MPU_RLAR_LIMIT_Msk) | (~MPU_RLAR_LIMIT_Msk);
   10b18:	f043 0b1f 	orr.w	fp, r3, #31
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10b1c:	e9d6 3200 	ldrd	r3, r2, [r6]
   10b20:	441a      	add	r2, r3
		if ((regions[i].start == u_reg_base) &&
   10b22:	4299      	cmp	r1, r3
		uint32_t reg_last = regions[i].start + regions[i].size - 1;
   10b24:	f102 3aff 	add.w	sl, r2, #4294967295
		if ((regions[i].start == u_reg_base) &&
   10b28:	d11d      	bne.n	10b66 <mpu_configure_regions_and_partition.constprop.0+0xe6>
   10b2a:	45d3      	cmp	fp, sl
   10b2c:	d107      	bne.n	10b3e <mpu_configure_regions_and_partition.constprop.0+0xbe>
			mpu_configure_region(u_reg_index, &regions[i]);
   10b2e:	4631      	mov	r1, r6
   10b30:	b2f8      	uxtb	r0, r7
   10b32:	f015 f8bc 	bl	25cae <mpu_configure_region>
	for (i = 0; i < regions_num; i++) {
   10b36:	f108 0801 	add.w	r8, r8, #1
   10b3a:	360c      	adds	r6, #12
   10b3c:	e7a9      	b.n	10a92 <mpu_configure_regions_and_partition.constprop.0+0x12>
				mpu_configure_region(reg_index, &regions[i]);
   10b3e:	4631      	mov	r1, r6
	MPU->RNR = rnr;
   10b40:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10b44:	f8d5 309c 	ldr.w	r3, [r5, #156]	; 0x9c
		     | (base & MPU_RBAR_BASE_Msk));
   10b48:	f022 021f 	bic.w	r2, r2, #31
	mpu_set_rbar((mpu_get_rbar() & (~MPU_RBAR_BASE_Msk))
   10b4c:	f003 031f 	and.w	r3, r3, #31
		     | (base & MPU_RBAR_BASE_Msk));
   10b50:	4313      	orrs	r3, r2
	MPU->RBAR = rbar;
   10b52:	f8c5 309c 	str.w	r3, [r5, #156]	; 0x9c
				mpu_configure_region(reg_index, &regions[i]);
   10b56:	b2e0      	uxtb	r0, r4
				mpu_configure_region(reg_index, &regions[i]);
   10b58:	f015 f8a9 	bl	25cae <mpu_configure_region>
			if (reg_index == -EINVAL) {
   10b5c:	f110 0f16 	cmn.w	r0, #22
   10b60:	d0c5      	beq.n	10aee <mpu_configure_regions_and_partition.constprop.0+0x6e>
			reg_index++;
   10b62:	1c44      	adds	r4, r0, #1
   10b64:	e7e7      	b.n	10b36 <mpu_configure_regions_and_partition.constprop.0+0xb6>
	MPU->RNR = rnr;
   10b66:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RLAR;
   10b6a:	f8d5 20a0 	ldr.w	r2, [r5, #160]	; 0xa0
				regions[i].start - 1);
   10b6e:	3b01      	subs	r3, #1
		     | (limit & MPU_RLAR_LIMIT_Msk));
   10b70:	f023 031f 	bic.w	r3, r3, #31
	mpu_set_rlar((mpu_get_rlar() & (~MPU_RLAR_LIMIT_Msk))
   10b74:	f002 021f 	and.w	r2, r2, #31
		     | (limit & MPU_RLAR_LIMIT_Msk));
   10b78:	4313      	orrs	r3, r2
		} else if (reg_last == u_reg_last) {
   10b7a:	45d3      	cmp	fp, sl
				mpu_configure_region(reg_index, &regions[i]);
   10b7c:	4631      	mov	r1, r6
				mpu_configure_region(reg_index, &regions[i]);
   10b7e:	b2e0      	uxtb	r0, r4
	MPU->RLAR = rlar;
   10b80:	f8c5 30a0 	str.w	r3, [r5, #160]	; 0xa0
		} else if (reg_last == u_reg_last) {
   10b84:	d0e8      	beq.n	10b58 <mpu_configure_regions_and_partition.constprop.0+0xd8>
				mpu_configure_region(reg_index, &regions[i]);
   10b86:	f015 f892 	bl	25cae <mpu_configure_region>
			if (reg_index == -EINVAL) {
   10b8a:	f110 0f16 	cmn.w	r0, #22
   10b8e:	d0ae      	beq.n	10aee <mpu_configure_regions_and_partition.constprop.0+0x6e>
	MPU->RNR = rnr;
   10b90:	f8c5 7098 	str.w	r7, [r5, #152]	; 0x98
	return MPU->RBAR;
   10b94:	f8d5 209c 	ldr.w	r2, [r5, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   10b98:	f89d 3018 	ldrb.w	r3, [sp, #24]
			REGION_LIMIT_ADDR((regions[i].start +
   10b9c:	f10b 3bff 	add.w	fp, fp, #4294967295
	attr->rbar = mpu_get_rbar() &
   10ba0:	f362 0304 	bfi	r3, r2, #0, #5
   10ba4:	f88d 3018 	strb.w	r3, [sp, #24]
	return MPU->RLAR;
   10ba8:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10bac:	f89d 2018 	ldrb.w	r2, [sp, #24]
   10bb0:	085b      	lsrs	r3, r3, #1
   10bb2:	f363 1247 	bfi	r2, r3, #5, #3
   10bb6:	f88d 2018 	strb.w	r2, [sp, #24]
			fill_region.base = regions[i].start +
   10bba:	e9d6 3200 	ldrd	r3, r2, [r6]
   10bbe:	4413      	add	r3, r2
   10bc0:	9304      	str	r3, [sp, #16]
			REGION_LIMIT_ADDR((regions[i].start +
   10bc2:	f023 031f 	bic.w	r3, r3, #31
   10bc6:	445b      	add	r3, fp
   10bc8:	eba3 030a 	sub.w	r3, r3, sl
			reg_index++;
   10bcc:	3001      	adds	r0, #1
			REGION_LIMIT_ADDR((regions[i].start +
   10bce:	f023 031f 	bic.w	r3, r3, #31
				region_allocate_and_init(reg_index,
   10bd2:	a904      	add	r1, sp, #16
   10bd4:	b2c0      	uxtb	r0, r0
			fill_region.attr.r_limit =
   10bd6:	9307      	str	r3, [sp, #28]
				region_allocate_and_init(reg_index,
   10bd8:	f7ff ff36 	bl	10a48 <region_allocate_and_init>
   10bdc:	e7be      	b.n	10b5c <mpu_configure_regions_and_partition.constprop.0+0xdc>
   10bde:	bf00      	nop
   10be0:	e000ed00 	.word	0xe000ed00
   10be4:	0002d177 	.word	0x0002d177
   10be8:	0002d154 	.word	0x0002d154
   10bec:	0002a648 	.word	0x0002a648

00010bf0 <arm_core_mpu_enable>:
	 * background region for privileged software access if desired.
	 */
#if defined(CONFIG_MPU_DISABLE_BACKGROUND_MAP)
	MPU->CTRL = MPU_CTRL_ENABLE_Msk;
#else
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
   10bf0:	2205      	movs	r2, #5
   10bf2:	4b04      	ldr	r3, [pc, #16]	; (10c04 <arm_core_mpu_enable+0x14>)
   10bf4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
   10bf8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10bfc:	f3bf 8f6f 	isb	sy
#endif

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
   10c00:	4770      	bx	lr
   10c02:	bf00      	nop
   10c04:	e000ed00 	.word	0xe000ed00

00010c08 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
   10c08:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
   10c0c:	2200      	movs	r2, #0
   10c0e:	4b02      	ldr	r3, [pc, #8]	; (10c18 <arm_core_mpu_disable+0x10>)
   10c10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
   10c14:	4770      	bx	lr
   10c16:	bf00      	nop
   10c18:	e000ed00 	.word	0xe000ed00

00010c1c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	*static_regions, const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
   10c1c:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
   10c1e:	4d0c      	ldr	r5, [pc, #48]	; (10c50 <arm_core_mpu_configure_static_mpu_regions+0x34>)
   10c20:	460c      	mov	r4, r1
	 * given boundaries.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions_and_partition(static_regions,
   10c22:	782a      	ldrb	r2, [r5, #0]
   10c24:	f7ff ff2c 	bl	10a80 <mpu_configure_regions_and_partition.constprop.0>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
   10c28:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
   10c2a:	3016      	adds	r0, #22
   10c2c:	d10f      	bne.n	10c4e <arm_core_mpu_configure_static_mpu_regions+0x32>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
   10c2e:	f44f 738d 	mov.w	r3, #282	; 0x11a
   10c32:	4a08      	ldr	r2, [pc, #32]	; (10c54 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10c34:	4908      	ldr	r1, [pc, #32]	; (10c58 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
   10c36:	4809      	ldr	r0, [pc, #36]	; (10c5c <arm_core_mpu_configure_static_mpu_regions+0x40>)
   10c38:	f013 ffbd 	bl	24bb6 <assert_print>
   10c3c:	4621      	mov	r1, r4
   10c3e:	4808      	ldr	r0, [pc, #32]	; (10c60 <arm_core_mpu_configure_static_mpu_regions+0x44>)
   10c40:	f013 ffb9 	bl	24bb6 <assert_print>
   10c44:	f44f 718d 	mov.w	r1, #282	; 0x11a
   10c48:	4802      	ldr	r0, [pc, #8]	; (10c54 <arm_core_mpu_configure_static_mpu_regions+0x38>)
   10c4a:	f013 ffad 	bl	24ba8 <assert_post_action>
			regions_num);
	}
}
   10c4e:	bd38      	pop	{r3, r4, r5, pc}
   10c50:	20021cde 	.word	0x20021cde
   10c54:	0002d19a 	.word	0x0002d19a
   10c58:	00030d67 	.word	0x00030d67
   10c5c:	0002b549 	.word	0x0002b549
   10c60:	0002d1d1 	.word	0x0002d1d1

00010c64 <arm_core_mpu_mark_areas_for_dynamic_regions>:
 * @brief mark memory areas for dynamic region configuration
 */
void arm_core_mpu_mark_areas_for_dynamic_regions(
	const struct z_arm_mpu_partition dyn_region_areas[],
	const uint8_t dyn_region_areas_num)
{
   10c64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c68:	4e31      	ldr	r6, [pc, #196]	; (10d30 <arm_core_mpu_mark_areas_for_dynamic_regions+0xcc>)
   10c6a:	4689      	mov	r9, r1
{
	/* In ARMv8-M architecture we need to store the index values
	 * and the default configuration of the MPU regions, inside
	 * which dynamic memory regions may be programmed at run-time.
	 */
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10c6c:	4605      	mov	r5, r0
   10c6e:	f04f 0800 	mov.w	r8, #0
   10c72:	46b3      	mov	fp, r6
	MPU->RNR = rnr;
   10c74:	4f2f      	ldr	r7, [pc, #188]	; (10d34 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd0>)
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10c76:	45c8      	cmp	r8, r9
   10c78:	db02      	blt.n	10c80 <arm_core_mpu_mark_areas_for_dynamic_regions+0x1c>
						 dyn_region_areas_num) == -EINVAL) {

		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
			dyn_region_areas_num);
	}
}
   10c7a:	b003      	add	sp, #12
   10c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (dyn_region_areas[i].size == 0U) {
   10c80:	f8d5 a004 	ldr.w	sl, [r5, #4]
   10c84:	f1ba 0f00 	cmp.w	sl, #0
   10c88:	d04c      	beq.n	10d24 <arm_core_mpu_mark_areas_for_dynamic_regions+0xc0>
		}
		/* Non-empty area */

		/* Retrieve HW MPU region index */
		dyn_reg_info[i].index =
			get_region_index(dyn_region_areas[i].start,
   10c8a:	6829      	ldr	r1, [r5, #0]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10c8c:	4608      	mov	r0, r1
   10c8e:	9101      	str	r1, [sp, #4]
   10c90:	f014 fff4 	bl	25c7c <arm_cmse_mpu_region_get>
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10c94:	9901      	ldr	r1, [sp, #4]
	uint32_t region_start_addr = arm_cmse_mpu_region_get(start);
   10c96:	4604      	mov	r4, r0
	uint32_t region_end_addr = arm_cmse_mpu_region_get(start + size - 1);
   10c98:	eb0a 0001 	add.w	r0, sl, r1
   10c9c:	3801      	subs	r0, #1
   10c9e:	f014 ffed 	bl	25c7c <arm_cmse_mpu_region_get>
	if (region_start_addr == region_end_addr) {
   10ca2:	4284      	cmp	r4, r0
   10ca4:	f04f 0214 	mov.w	r2, #20
   10ca8:	4b23      	ldr	r3, [pc, #140]	; (10d38 <arm_core_mpu_mark_areas_for_dynamic_regions+0xd4>)
   10caa:	d015      	beq.n	10cd8 <arm_core_mpu_mark_areas_for_dynamic_regions+0x74>
		dyn_reg_info[i].index =
   10cac:	fb02 f308 	mul.w	r3, r2, r8
   10cb0:	f06f 0215 	mvn.w	r2, #21
   10cb4:	f84b 2003 	str.w	r2, [fp, r3]
		__ASSERT(0, "Marking %u areas for dynamic regions failed\n",
   10cb8:	f44f 7395 	mov.w	r3, #298	; 0x12a
   10cbc:	4a1f      	ldr	r2, [pc, #124]	; (10d3c <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10cbe:	4920      	ldr	r1, [pc, #128]	; (10d40 <arm_core_mpu_mark_areas_for_dynamic_regions+0xdc>)
   10cc0:	4820      	ldr	r0, [pc, #128]	; (10d44 <arm_core_mpu_mark_areas_for_dynamic_regions+0xe0>)
   10cc2:	f013 ff78 	bl	24bb6 <assert_print>
   10cc6:	4649      	mov	r1, r9
   10cc8:	481f      	ldr	r0, [pc, #124]	; (10d48 <arm_core_mpu_mark_areas_for_dynamic_regions+0xe4>)
   10cca:	f013 ff74 	bl	24bb6 <assert_print>
   10cce:	f44f 7195 	mov.w	r1, #298	; 0x12a
   10cd2:	481a      	ldr	r0, [pc, #104]	; (10d3c <arm_core_mpu_mark_areas_for_dynamic_regions+0xd8>)
   10cd4:	f013 ff68 	bl	24ba8 <assert_post_action>
					dyn_region_areas[i].size);

		if (dyn_reg_info[i].index == -EINVAL) {
   10cd8:	f114 0f16 	cmn.w	r4, #22
		dyn_reg_info[i].index =
   10cdc:	6034      	str	r4, [r6, #0]
		if (dyn_reg_info[i].index == -EINVAL) {
   10cde:	d0eb      	beq.n	10cb8 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>

			return -EINVAL;
		}

		if (dyn_reg_info[i].index >= static_regions_num) {
   10ce0:	7819      	ldrb	r1, [r3, #0]
   10ce2:	42a1      	cmp	r1, r4
   10ce4:	dde8      	ble.n	10cb8 <arm_core_mpu_mark_areas_for_dynamic_regions+0x54>
	attr->rbar = mpu_get_rbar() &
   10ce6:	fb02 b008 	mla	r0, r2, r8, fp
	MPU->RNR = rnr;
   10cea:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
   10cee:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
	return MPU->RBAR;
   10cf2:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
	attr->rbar = mpu_get_rbar() &
   10cf6:	f100 0108 	add.w	r1, r0, #8
   10cfa:	7b00      	ldrb	r0, [r0, #12]
   10cfc:	f364 0004 	bfi	r0, r4, #0, #5
   10d00:	7108      	strb	r0, [r1, #4]
	return MPU->RLAR;
   10d02:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
	attr->mair_idx = (mpu_get_rlar() & MPU_RLAR_AttrIndx_Msk) >>
   10d06:	790c      	ldrb	r4, [r1, #4]
   10d08:	0840      	lsrs	r0, r0, #1
   10d0a:	f360 1447 	bfi	r4, r0, #5, #3
   10d0e:	710c      	strb	r4, [r1, #4]
	return MPU->RBAR;
   10d10:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
	region_conf->base = mpu_get_rbar() & MPU_RBAR_BASE_Msk;
   10d14:	f021 011f 	bic.w	r1, r1, #31
   10d18:	6071      	str	r1, [r6, #4]
	return MPU->RLAR;
   10d1a:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
	region_conf->attr.r_limit = mpu_get_rlar() & MPU_RLAR_LIMIT_Msk;
   10d1e:	f021 011f 	bic.w	r1, r1, #31
   10d22:	6131      	str	r1, [r6, #16]
	for (int i = 0; i < dyn_region_areas_num; i++) {
   10d24:	f108 0801 	add.w	r8, r8, #1
   10d28:	3614      	adds	r6, #20
   10d2a:	350c      	adds	r5, #12
   10d2c:	e7a3      	b.n	10c76 <arm_core_mpu_mark_areas_for_dynamic_regions+0x12>
   10d2e:	bf00      	nop
   10d30:	20020f1c 	.word	0x20020f1c
   10d34:	e000ed00 	.word	0xe000ed00
   10d38:	20021cde 	.word	0x20021cde
   10d3c:	0002d19a 	.word	0x0002d19a
   10d40:	00030d67 	.word	0x00030d67
   10d44:	0002b549 	.word	0x0002b549
   10d48:	0002d1fd 	.word	0x0002d1fd

00010d4c <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
   10d4c:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
   10d4e:	4d1f      	ldr	r5, [pc, #124]	; (10dcc <z_arm_mpu_init+0x80>)
   10d50:	682c      	ldr	r4, [r5, #0]
   10d52:	2c08      	cmp	r4, #8
   10d54:	d910      	bls.n	10d78 <z_arm_mpu_init+0x2c>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
   10d56:	f240 1351 	movw	r3, #337	; 0x151
   10d5a:	4a1d      	ldr	r2, [pc, #116]	; (10dd0 <z_arm_mpu_init+0x84>)
   10d5c:	491d      	ldr	r1, [pc, #116]	; (10dd4 <z_arm_mpu_init+0x88>)
   10d5e:	481e      	ldr	r0, [pc, #120]	; (10dd8 <z_arm_mpu_init+0x8c>)
   10d60:	f013 ff29 	bl	24bb6 <assert_print>
   10d64:	4621      	mov	r1, r4
   10d66:	2208      	movs	r2, #8
   10d68:	481c      	ldr	r0, [pc, #112]	; (10ddc <z_arm_mpu_init+0x90>)
   10d6a:	f013 ff24 	bl	24bb6 <assert_print>
   10d6e:	f240 1151 	movw	r1, #337	; 0x151
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos == 8,
		"Invalid number of MPU regions\n");
#elif defined(NUM_MPU_REGIONS)
	__ASSERT(
   10d72:	4817      	ldr	r0, [pc, #92]	; (10dd0 <z_arm_mpu_init+0x84>)
   10d74:	f013 ff18 	bl	24ba8 <assert_post_action>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10d78:	2000      	movs	r0, #0
	arm_core_mpu_disable();
   10d7a:	f7ff ff45 	bl	10c08 <arm_core_mpu_disable>
	MPU->MAIR0 = mair0;
   10d7e:	4b18      	ldr	r3, [pc, #96]	; (10de0 <z_arm_mpu_init+0x94>)
   10d80:	4a18      	ldr	r2, [pc, #96]	; (10de4 <z_arm_mpu_init+0x98>)
   10d82:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10d86:	4284      	cmp	r4, r0
   10d88:	d117      	bne.n	10dba <z_arm_mpu_init+0x6e>
	static_regions_num = mpu_config.num_regions;
   10d8a:	4b17      	ldr	r3, [pc, #92]	; (10de8 <z_arm_mpu_init+0x9c>)
   10d8c:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
   10d8e:	f7ff ff2f 	bl	10bf0 <arm_core_mpu_enable>
	__ASSERT(
   10d92:	4b13      	ldr	r3, [pc, #76]	; (10de0 <z_arm_mpu_init+0x94>)
   10d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
   10d98:	f3c3 2307 	ubfx	r3, r3, #8, #8
   10d9c:	2b08      	cmp	r3, #8
   10d9e:	d013      	beq.n	10dc8 <z_arm_mpu_init+0x7c>
   10da0:	4912      	ldr	r1, [pc, #72]	; (10dec <z_arm_mpu_init+0xa0>)
   10da2:	f240 13bb 	movw	r3, #443	; 0x1bb
   10da6:	4a0a      	ldr	r2, [pc, #40]	; (10dd0 <z_arm_mpu_init+0x84>)
   10da8:	480b      	ldr	r0, [pc, #44]	; (10dd8 <z_arm_mpu_init+0x8c>)
   10daa:	f013 ff04 	bl	24bb6 <assert_print>
   10dae:	4810      	ldr	r0, [pc, #64]	; (10df0 <z_arm_mpu_init+0xa4>)
   10db0:	f013 ff01 	bl	24bb6 <assert_print>
   10db4:	f240 11bb 	movw	r1, #443	; 0x1bb
   10db8:	e7db      	b.n	10d72 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
   10dba:	6869      	ldr	r1, [r5, #4]
   10dbc:	eb01 1100 	add.w	r1, r1, r0, lsl #4
   10dc0:	f7ff fe28 	bl	10a14 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
   10dc4:	3001      	adds	r0, #1
   10dc6:	e7de      	b.n	10d86 <z_arm_mpu_init+0x3a>
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
   10dc8:	2000      	movs	r0, #0
   10dca:	bd38      	pop	{r3, r4, r5, pc}
   10dcc:	0002adac 	.word	0x0002adac
   10dd0:	0002d19a 	.word	0x0002d19a
   10dd4:	00030d67 	.word	0x00030d67
   10dd8:	0002b549 	.word	0x0002b549
   10ddc:	0002d22c 	.word	0x0002d22c
   10de0:	e000ed00 	.word	0xe000ed00
   10de4:	0044ffaa 	.word	0x0044ffaa
   10de8:	20021cde 	.word	0x20021cde
   10dec:	0002d260 	.word	0x0002d260
   10df0:	0002d2b0 	.word	0x0002d2b0

00010df4 <malloc_prepare>:
					 CONFIG_SRAM_BASE_ADDRESS))
	#endif /* CONFIG_XTENSA */
#endif

static int malloc_prepare(const struct device *unused)
{
   10df4:	b508      	push	{r3, lr}

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
   10df6:	4b0b      	ldr	r3, [pc, #44]	; (10e24 <malloc_prepare+0x30>)
   10df8:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
   10dfc:	f503 23e0 	add.w	r3, r3, #458752	; 0x70000
   10e00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
   10e04:	d20c      	bcs.n	10e20 <malloc_prepare+0x2c>
   10e06:	4908      	ldr	r1, [pc, #32]	; (10e28 <malloc_prepare+0x34>)
   10e08:	2381      	movs	r3, #129	; 0x81
   10e0a:	4a08      	ldr	r2, [pc, #32]	; (10e2c <malloc_prepare+0x38>)
   10e0c:	4808      	ldr	r0, [pc, #32]	; (10e30 <malloc_prepare+0x3c>)
   10e0e:	f013 fed2 	bl	24bb6 <assert_print>
   10e12:	4808      	ldr	r0, [pc, #32]	; (10e34 <malloc_prepare+0x40>)
   10e14:	f013 fecf 	bl	24bb6 <assert_print>
   10e18:	2181      	movs	r1, #129	; 0x81
   10e1a:	4804      	ldr	r0, [pc, #16]	; (10e2c <malloc_prepare+0x38>)
   10e1c:	f013 fec4 	bl	24ba8 <assert_post_action>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
   10e20:	2000      	movs	r0, #0
   10e22:	bd08      	pop	{r3, pc}
   10e24:	20036fc0 	.word	0x20036fc0
   10e28:	0002d301 	.word	0x0002d301
   10e2c:	0002d2d1 	.word	0x0002d2d1
   10e30:	0002b549 	.word	0x0002b549
   10e34:	0002d348 	.word	0x0002d348

00010e38 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
   10e38:	4b01      	ldr	r3, [pc, #4]	; (10e40 <__stdout_hook_install+0x8>)
   10e3a:	6018      	str	r0, [r3, #0]
}
   10e3c:	4770      	bx	lr
   10e3e:	bf00      	nop
   10e40:	20008468 	.word	0x20008468

00010e44 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
   10e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10e46:	4606      	mov	r6, r0
   10e48:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
   10e4a:	2400      	movs	r4, #0
		*(buf + i) = _stdin_hook();
   10e4c:	4f06      	ldr	r7, [pc, #24]	; (10e68 <z_impl_zephyr_read_stdin+0x24>)
	for (i = 0; i < nbytes; i++) {
   10e4e:	42ac      	cmp	r4, r5
   10e50:	da08      	bge.n	10e64 <z_impl_zephyr_read_stdin+0x20>
		*(buf + i) = _stdin_hook();
   10e52:	683b      	ldr	r3, [r7, #0]
   10e54:	4798      	blx	r3
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10e56:	280a      	cmp	r0, #10
		*(buf + i) = _stdin_hook();
   10e58:	5530      	strb	r0, [r6, r4]
	for (i = 0; i < nbytes; i++) {
   10e5a:	f104 0401 	add.w	r4, r4, #1
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
   10e5e:	d001      	beq.n	10e64 <z_impl_zephyr_read_stdin+0x20>
   10e60:	280d      	cmp	r0, #13
   10e62:	d1f4      	bne.n	10e4e <z_impl_zephyr_read_stdin+0xa>
			i++;
			break;
		}
	}
	return i;
}
   10e64:	4620      	mov	r0, r4
   10e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10e68:	20008464 	.word	0x20008464

00010e6c <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
   10e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10e6e:	460d      	mov	r5, r1
   10e70:	4f09      	ldr	r7, [pc, #36]	; (10e98 <z_impl_zephyr_write_stdout+0x2c>)
   10e72:	1e46      	subs	r6, r0, #1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
   10e74:	f1c0 0401 	rsb	r4, r0, #1
   10e78:	19a3      	adds	r3, r4, r6
   10e7a:	429d      	cmp	r5, r3
   10e7c:	dc01      	bgt.n	10e82 <z_impl_zephyr_write_stdout+0x16>
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
	}
	return nbytes;
}
   10e7e:	4628      	mov	r0, r5
   10e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (*(buf + i) == '\n') {
   10e82:	7873      	ldrb	r3, [r6, #1]
   10e84:	2b0a      	cmp	r3, #10
   10e86:	d102      	bne.n	10e8e <z_impl_zephyr_write_stdout+0x22>
			_stdout_hook('\r');
   10e88:	200d      	movs	r0, #13
   10e8a:	683b      	ldr	r3, [r7, #0]
   10e8c:	4798      	blx	r3
		_stdout_hook(*(buf + i));
   10e8e:	683b      	ldr	r3, [r7, #0]
   10e90:	f816 0f01 	ldrb.w	r0, [r6, #1]!
   10e94:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
   10e96:	e7ef      	b.n	10e78 <z_impl_zephyr_write_stdout+0xc>
   10e98:	20008468 	.word	0x20008468

00010e9c <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
   10e9c:	b508      	push	{r3, lr}
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
   10e9e:	2105      	movs	r1, #5
   10ea0:	4801      	ldr	r0, [pc, #4]	; (10ea8 <_exit+0xc>)
   10ea2:	f7ff ffe3 	bl	10e6c <z_impl_zephyr_write_stdout>
	_write(1, "exit\n", 5);
	while (1) {
   10ea6:	e7fe      	b.n	10ea6 <_exit+0xa>
   10ea8:	0002d3cf 	.word	0x0002d3cf

00010eac <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
   10eac:	b510      	push	{r4, lr}
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
   10eae:	4c07      	ldr	r4, [pc, #28]	; (10ecc <_sbrk+0x20>)
   10eb0:	6823      	ldr	r3, [r4, #0]

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
   10eb2:	18c2      	adds	r2, r0, r3
   10eb4:	4806      	ldr	r0, [pc, #24]	; (10ed0 <_sbrk+0x24>)
   10eb6:	f1c0 5100 	rsb	r1, r0, #536870912	; 0x20000000
   10eba:	f501 21e0 	add.w	r1, r1, #458752	; 0x70000
   10ebe:	428a      	cmp	r2, r1
		heap_sz += count;
   10ec0:	bf36      	itet	cc
   10ec2:	6022      	strcc	r2, [r4, #0]

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
   10ec4:	f04f 30ff 	movcs.w	r0, #4294967295
	ptr = ((char *)HEAP_BASE) + heap_sz;
   10ec8:	18c0      	addcc	r0, r0, r3
	}

	return ret;
}
   10eca:	bd10      	pop	{r4, pc}
   10ecc:	20020f30 	.word	0x20020f30
   10ed0:	20036fc0 	.word	0x20036fc0

00010ed4 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
   10ed4:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10ed6:	4604      	mov	r4, r0
   10ed8:	b958      	cbnz	r0, 10ef2 <__retarget_lock_init_recursive+0x1e>
   10eda:	4911      	ldr	r1, [pc, #68]	; (10f20 <__retarget_lock_init_recursive+0x4c>)
   10edc:	f240 137b 	movw	r3, #379	; 0x17b
   10ee0:	4a10      	ldr	r2, [pc, #64]	; (10f24 <__retarget_lock_init_recursive+0x50>)
   10ee2:	4811      	ldr	r0, [pc, #68]	; (10f28 <__retarget_lock_init_recursive+0x54>)
   10ee4:	f013 fe67 	bl	24bb6 <assert_print>
   10ee8:	f240 117b 	movw	r1, #379	; 0x17b
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
#else
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   10eec:	480d      	ldr	r0, [pc, #52]	; (10f24 <__retarget_lock_init_recursive+0x50>)
   10eee:	f013 fe5b 	bl	24ba8 <assert_post_action>
	*lock = malloc(sizeof(struct k_mutex));
   10ef2:	2014      	movs	r0, #20
   10ef4:	f011 ff70 	bl	22dd8 <malloc>
   10ef8:	6020      	str	r0, [r4, #0]
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
   10efa:	b960      	cbnz	r0, 10f16 <__retarget_lock_init_recursive+0x42>
   10efc:	490b      	ldr	r1, [pc, #44]	; (10f2c <__retarget_lock_init_recursive+0x58>)
   10efe:	f240 1383 	movw	r3, #387	; 0x183
   10f02:	4a08      	ldr	r2, [pc, #32]	; (10f24 <__retarget_lock_init_recursive+0x50>)
   10f04:	4808      	ldr	r0, [pc, #32]	; (10f28 <__retarget_lock_init_recursive+0x54>)
   10f06:	f013 fe56 	bl	24bb6 <assert_print>
   10f0a:	4809      	ldr	r0, [pc, #36]	; (10f30 <__retarget_lock_init_recursive+0x5c>)
   10f0c:	f013 fe53 	bl	24bb6 <assert_print>
   10f10:	f240 1183 	movw	r1, #387	; 0x183
   10f14:	e7ea      	b.n	10eec <__retarget_lock_init_recursive+0x18>

	k_mutex_init((struct k_mutex *)*lock);
}
   10f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return z_impl_k_mutex_init(mutex);
   10f1a:	f018 b9c9 	b.w	292b0 <z_impl_k_mutex_init>
   10f1e:	bf00      	nop
   10f20:	0002d3d6 	.word	0x0002d3d6
   10f24:	0002d2d1 	.word	0x0002d2d1
   10f28:	0002b549 	.word	0x0002b549
   10f2c:	0002d3d5 	.word	0x0002d3d5
   10f30:	0002d411 	.word	0x0002d411

00010f34 <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
   10f34:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10f36:	b958      	cbnz	r0, 10f50 <__retarget_lock_acquire_recursive+0x1c>
   10f38:	4909      	ldr	r1, [pc, #36]	; (10f60 <__retarget_lock_acquire_recursive+0x2c>)
   10f3a:	480a      	ldr	r0, [pc, #40]	; (10f64 <__retarget_lock_acquire_recursive+0x30>)
   10f3c:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
   10f40:	4a09      	ldr	r2, [pc, #36]	; (10f68 <__retarget_lock_acquire_recursive+0x34>)
   10f42:	f013 fe38 	bl	24bb6 <assert_print>
   10f46:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
   10f4a:	4807      	ldr	r0, [pc, #28]	; (10f68 <__retarget_lock_acquire_recursive+0x34>)
   10f4c:	f013 fe2c 	bl	24ba8 <assert_post_action>
	return z_impl_k_mutex_lock(mutex, timeout);
   10f50:	f04f 32ff 	mov.w	r2, #4294967295
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
   10f54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   10f58:	f04f 33ff 	mov.w	r3, #4294967295
   10f5c:	f00e bc64 	b.w	1f828 <z_impl_k_mutex_lock>
   10f60:	0002d3d6 	.word	0x0002d3d6
   10f64:	0002b549 	.word	0x0002b549
   10f68:	0002d2d1 	.word	0x0002d2d1

00010f6c <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
   10f6c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(lock != NULL);
   10f6e:	b958      	cbnz	r0, 10f88 <__retarget_lock_release_recursive+0x1c>
   10f70:	4907      	ldr	r1, [pc, #28]	; (10f90 <__retarget_lock_release_recursive+0x24>)
   10f72:	4808      	ldr	r0, [pc, #32]	; (10f94 <__retarget_lock_release_recursive+0x28>)
   10f74:	f44f 73e2 	mov.w	r3, #452	; 0x1c4
   10f78:	4a07      	ldr	r2, [pc, #28]	; (10f98 <__retarget_lock_release_recursive+0x2c>)
   10f7a:	f013 fe1c 	bl	24bb6 <assert_print>
   10f7e:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
   10f82:	4805      	ldr	r0, [pc, #20]	; (10f98 <__retarget_lock_release_recursive+0x2c>)
   10f84:	f013 fe10 	bl	24ba8 <assert_post_action>
	k_mutex_unlock((struct k_mutex *)lock);
}
   10f88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return z_impl_k_mutex_unlock(mutex);
   10f8c:	f00e bd1c 	b.w	1f9c8 <z_impl_k_mutex_unlock>
   10f90:	0002d3d6 	.word	0x0002d3d6
   10f94:	0002b549 	.word	0x0002b549
   10f98:	0002d2d1 	.word	0x0002d2d1

00010f9c <__chk_fail>:
/* This function gets called if static buffer overflow detection is enabled
 * on stdlib side (Newlib here), in case such an overflow is detected. Newlib
 * provides an implementation not suitable for us, so we override it here.
 */
__weak FUNC_NORETURN void __chk_fail(void)
{
   10f9c:	b508      	push	{r3, lr}
   10f9e:	211d      	movs	r1, #29
   10fa0:	4804      	ldr	r0, [pc, #16]	; (10fb4 <__chk_fail+0x18>)
   10fa2:	f7ff ff63 	bl	10e6c <z_impl_zephyr_write_stdout>
	static const char chk_fail_msg[] = "* buffer overflow detected *\n";
	_write(2, chk_fail_msg, sizeof(chk_fail_msg) - 1);
	k_oops();
   10fa6:	4040      	eors	r0, r0
   10fa8:	f380 8811 	msr	BASEPRI, r0
   10fac:	f04f 0003 	mov.w	r0, #3
   10fb0:	df02      	svc	2
	CODE_UNREACHABLE;
   10fb2:	bf00      	nop
   10fb4:	0002d434 	.word	0x0002d434

00010fb8 <remoteproc_mgr_boot>:
	 * this case do the remainder of actions to properly configure and
	 * boot the Network MCU.
	 */

	/* Release the Network MCU, 'Release force off signal' */
	NRF_RESET->NETWORK.FORCEOFF = RESET_NETWORK_FORCEOFF_FORCEOFF_Release;
   10fb8:	2000      	movs	r0, #0
   10fba:	4b02      	ldr	r3, [pc, #8]	; (10fc4 <remoteproc_mgr_boot+0xc>)
   10fbc:	f8c3 0614 	str.w	r0, [r3, #1556]	; 0x614

	LOG_DBG("Network MCU released.");
#endif /* !CONFIG_TRUSTED_EXECUTION_SECURE */

	return 0;
}
   10fc0:	4770      	bx	lr
   10fc2:	bf00      	nop
   10fc4:	40005000 	.word	0x40005000

00010fc8 <bt_hex>:
	static const char hex[] = "0123456789abcdef";
	static char str[129];
	const uint8_t *b = buf;
	size_t i;

	len = MIN(len, (sizeof(str) - 1) / 2);
   10fc8:	4b0e      	ldr	r3, [pc, #56]	; (11004 <bt_hex+0x3c>)
   10fca:	2940      	cmp	r1, #64	; 0x40
   10fcc:	bf28      	it	cs
   10fce:	2140      	movcs	r1, #64	; 0x40
{
   10fd0:	b570      	push	{r4, r5, r6, lr}
   10fd2:	461d      	mov	r5, r3

	for (i = 0; i < len; i++) {
		str[i * 2] = hex[b[i] >> 4];
   10fd4:	4c0c      	ldr	r4, [pc, #48]	; (11008 <bt_hex+0x40>)
   10fd6:	1846      	adds	r6, r0, r1
	for (i = 0; i < len; i++) {
   10fd8:	42b0      	cmp	r0, r6
   10fda:	f103 0302 	add.w	r3, r3, #2
   10fde:	d104      	bne.n	10fea <bt_hex+0x22>
		str[i * 2 + 1] = hex[b[i] & 0xf];
	}

	str[i * 2] = '\0';
   10fe0:	2300      	movs	r3, #0
   10fe2:	f805 3011 	strb.w	r3, [r5, r1, lsl #1]

	return str;
}
   10fe6:	4807      	ldr	r0, [pc, #28]	; (11004 <bt_hex+0x3c>)
   10fe8:	bd70      	pop	{r4, r5, r6, pc}
		str[i * 2] = hex[b[i] >> 4];
   10fea:	7802      	ldrb	r2, [r0, #0]
   10fec:	0912      	lsrs	r2, r2, #4
   10fee:	5ca2      	ldrb	r2, [r4, r2]
   10ff0:	f803 2c02 	strb.w	r2, [r3, #-2]
		str[i * 2 + 1] = hex[b[i] & 0xf];
   10ff4:	f810 2b01 	ldrb.w	r2, [r0], #1
   10ff8:	f002 020f 	and.w	r2, r2, #15
   10ffc:	5ca2      	ldrb	r2, [r4, r2]
   10ffe:	f803 2c01 	strb.w	r2, [r3, #-1]
	for (i = 0; i < len; i++) {
   11002:	e7e9      	b.n	10fd8 <bt_hex+0x10>
   11004:	20021cfd 	.word	0x20021cfd
   11008:	0002d494 	.word	0x0002d494

0001100c <bt_addr_le_str>:

	return str;
}

const char *bt_addr_le_str(const bt_addr_le_t *addr)
{
   1100c:	b530      	push	{r4, r5, lr}
	switch (addr->type) {
   1100e:	7803      	ldrb	r3, [r0, #0]
   11010:	b08b      	sub	sp, #44	; 0x2c
   11012:	4604      	mov	r4, r0
   11014:	ad07      	add	r5, sp, #28
   11016:	2b03      	cmp	r3, #3
   11018:	d821      	bhi.n	1105e <bt_addr_le_str+0x52>
   1101a:	e8df f003 	tbb	[pc, r3]
   1101e:	1a02      	.short	0x1a02
   11020:	1e1c      	.short	0x1e1c
		strcpy(type, "public");
   11022:	4912      	ldr	r1, [pc, #72]	; (1106c <bt_addr_le_str+0x60>)
		strcpy(type, "random");
   11024:	4628      	mov	r0, r5
   11026:	f018 fc8e 	bl	29946 <strcpy>
	return snprintk(str, len, "%02X:%02X:%02X:%02X:%02X:%02X (%s)",
   1102a:	9505      	str	r5, [sp, #20]
   1102c:	7863      	ldrb	r3, [r4, #1]
   1102e:	211e      	movs	r1, #30
   11030:	9304      	str	r3, [sp, #16]
   11032:	78a3      	ldrb	r3, [r4, #2]
   11034:	4a0e      	ldr	r2, [pc, #56]	; (11070 <bt_addr_le_str+0x64>)
   11036:	9303      	str	r3, [sp, #12]
   11038:	78e3      	ldrb	r3, [r4, #3]
   1103a:	480e      	ldr	r0, [pc, #56]	; (11074 <bt_addr_le_str+0x68>)
   1103c:	9302      	str	r3, [sp, #8]
   1103e:	7923      	ldrb	r3, [r4, #4]
   11040:	9301      	str	r3, [sp, #4]
   11042:	7963      	ldrb	r3, [r4, #5]
   11044:	9300      	str	r3, [sp, #0]
   11046:	79a3      	ldrb	r3, [r4, #6]
   11048:	f013 fc00 	bl	2484c <snprintk>
	static char str[BT_ADDR_LE_STR_LEN];

	bt_addr_le_to_str(addr, str, sizeof(str));

	return str;
}
   1104c:	4809      	ldr	r0, [pc, #36]	; (11074 <bt_addr_le_str+0x68>)
   1104e:	b00b      	add	sp, #44	; 0x2c
   11050:	bd30      	pop	{r4, r5, pc}
		strcpy(type, "random");
   11052:	4909      	ldr	r1, [pc, #36]	; (11078 <bt_addr_le_str+0x6c>)
   11054:	e7e6      	b.n	11024 <bt_addr_le_str+0x18>
		strcpy(type, "public-id");
   11056:	4909      	ldr	r1, [pc, #36]	; (1107c <bt_addr_le_str+0x70>)
   11058:	e7e4      	b.n	11024 <bt_addr_le_str+0x18>
		strcpy(type, "random-id");
   1105a:	4909      	ldr	r1, [pc, #36]	; (11080 <bt_addr_le_str+0x74>)
   1105c:	e7e2      	b.n	11024 <bt_addr_le_str+0x18>
		snprintk(type, sizeof(type), "0x%02x", addr->type);
   1105e:	210a      	movs	r1, #10
   11060:	4628      	mov	r0, r5
   11062:	4a08      	ldr	r2, [pc, #32]	; (11084 <bt_addr_le_str+0x78>)
   11064:	f013 fbf2 	bl	2484c <snprintk>
		break;
   11068:	e7df      	b.n	1102a <bt_addr_le_str+0x1e>
   1106a:	bf00      	nop
   1106c:	0002b635 	.word	0x0002b635
   11070:	0002b657 	.word	0x0002b657
   11074:	20021cdf 	.word	0x20021cdf
   11078:	0002b63c 	.word	0x0002b63c
   1107c:	0002b643 	.word	0x0002b643
   11080:	0002b64d 	.word	0x0002b64d
   11084:	0002ee04 	.word	0x0002ee04

00011088 <long_wq_init>:
{
	return k_work_submit_to_queue(&bt_long_wq, work);
}

static int long_wq_init(const struct device *d)
{
   11088:	b530      	push	{r4, r5, lr}
	ARG_UNUSED(d);

	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   1108a:	2400      	movs	r4, #0

	k_work_queue_init(&bt_long_wq);
   1108c:	4d09      	ldr	r5, [pc, #36]	; (110b4 <long_wq_init+0x2c>)
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   1108e:	4b0a      	ldr	r3, [pc, #40]	; (110b8 <long_wq_init+0x30>)
{
   11090:	b085      	sub	sp, #20
	k_work_queue_init(&bt_long_wq);
   11092:	4628      	mov	r0, r5
	const struct k_work_queue_config cfg = {.name = "BT_LW_WQ"};
   11094:	9302      	str	r3, [sp, #8]
   11096:	9403      	str	r4, [sp, #12]
	k_work_queue_init(&bt_long_wq);
   11098:	f00f f99c 	bl	203d4 <k_work_queue_init>

	k_work_queue_start(&bt_long_wq, bt_lw_stack_area,
   1109c:	ab02      	add	r3, sp, #8
   1109e:	4628      	mov	r0, r5
   110a0:	9300      	str	r3, [sp, #0]
   110a2:	f44f 62a3 	mov.w	r2, #1304	; 0x518
   110a6:	230a      	movs	r3, #10
   110a8:	4904      	ldr	r1, [pc, #16]	; (110bc <long_wq_init+0x34>)
   110aa:	f00f f9ad 	bl	20408 <k_work_queue_start>
			   K_THREAD_STACK_SIZEOF(bt_lw_stack_area),
			   CONFIG_BT_LONG_WQ_PRIO, &cfg);

	return 0;
}
   110ae:	4620      	mov	r0, r4
   110b0:	b005      	add	sp, #20
   110b2:	bd30      	pop	{r4, r5, pc}
   110b4:	200094e8 	.word	0x200094e8
   110b8:	0002d4ac 	.word	0x0002d4ac
   110bc:	20031450 	.word	0x20031450

000110c0 <bt_long_wq_schedule>:
{
   110c0:	4601      	mov	r1, r0
	return k_work_schedule_for_queue(&bt_long_wq, dwork, timeout);
   110c2:	4801      	ldr	r0, [pc, #4]	; (110c8 <bt_long_wq_schedule+0x8>)
   110c4:	f00f bac2 	b.w	2064c <k_work_schedule_for_queue>
   110c8:	200094e8 	.word	0x200094e8

000110cc <uuid_to_uuid128>:
		0x00000000, 0x0000, 0x1000, 0x8000, 0x00805F9B34FB) }
};

static void uuid_to_uuid128(const struct bt_uuid *src, struct bt_uuid_128 *dst)
{
	switch (src->type) {
   110cc:	7803      	ldrb	r3, [r0, #0]
{
   110ce:	b530      	push	{r4, r5, lr}
	switch (src->type) {
   110d0:	2b01      	cmp	r3, #1
   110d2:	d013      	beq.n	110fc <uuid_to_uuid128+0x30>
   110d4:	2b02      	cmp	r3, #2
   110d6:	d027      	beq.n	11128 <uuid_to_uuid128+0x5c>
   110d8:	b97b      	cbnz	r3, 110fa <uuid_to_uuid128+0x2e>
	case BT_UUID_TYPE_16:
		*dst = uuid128_base;
   110da:	460a      	mov	r2, r1
   110dc:	4b18      	ldr	r3, [pc, #96]	; (11140 <uuid_to_uuid128+0x74>)
   110de:	f103 0410 	add.w	r4, r3, #16
   110e2:	f853 5b04 	ldr.w	r5, [r3], #4
   110e6:	42a3      	cmp	r3, r4
   110e8:	f842 5b04 	str.w	r5, [r2], #4
   110ec:	d1f9      	bne.n	110e2 <uuid_to_uuid128+0x16>
   110ee:	781b      	ldrb	r3, [r3, #0]
   110f0:	7013      	strb	r3, [r2, #0]
		sys_put_le16(BT_UUID_16(src)->val,
   110f2:	8843      	ldrh	r3, [r0, #2]
	dst[0] = val;
   110f4:	734b      	strb	r3, [r1, #13]
	dst[1] = val >> 8;
   110f6:	0a1b      	lsrs	r3, r3, #8
   110f8:	738b      	strb	r3, [r1, #14]
		return;
	case BT_UUID_TYPE_128:
		memcpy(dst, src, sizeof(*dst));
		return;
	}
}
   110fa:	bd30      	pop	{r4, r5, pc}
		*dst = uuid128_base;
   110fc:	460a      	mov	r2, r1
   110fe:	4b10      	ldr	r3, [pc, #64]	; (11140 <uuid_to_uuid128+0x74>)
   11100:	f103 0410 	add.w	r4, r3, #16
   11104:	f853 5b04 	ldr.w	r5, [r3], #4
   11108:	42a3      	cmp	r3, r4
   1110a:	f842 5b04 	str.w	r5, [r2], #4
   1110e:	d1f9      	bne.n	11104 <uuid_to_uuid128+0x38>
   11110:	781b      	ldrb	r3, [r3, #0]
   11112:	7013      	strb	r3, [r2, #0]
		sys_put_le32(BT_UUID_32(src)->val,
   11114:	6843      	ldr	r3, [r0, #4]
   11116:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   1111a:	734b      	strb	r3, [r1, #13]
	sys_put_le16(val >> 16, &dst[2]);
   1111c:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   1111e:	73cb      	strb	r3, [r1, #15]
	dst[1] = val >> 8;
   11120:	0a1b      	lsrs	r3, r3, #8
   11122:	738a      	strb	r2, [r1, #14]
   11124:	740b      	strb	r3, [r1, #16]
}
   11126:	e7e8      	b.n	110fa <uuid_to_uuid128+0x2e>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   11128:	f100 0310 	add.w	r3, r0, #16
   1112c:	f850 2b04 	ldr.w	r2, [r0], #4
   11130:	4298      	cmp	r0, r3
   11132:	f841 2b04 	str.w	r2, [r1], #4
   11136:	d1f9      	bne.n	1112c <uuid_to_uuid128+0x60>
   11138:	7803      	ldrb	r3, [r0, #0]
   1113a:	700b      	strb	r3, [r1, #0]
   1113c:	e7dd      	b.n	110fa <uuid_to_uuid128+0x2e>
   1113e:	bf00      	nop
   11140:	0002d4b5 	.word	0x0002d4b5

00011144 <bt_buf_get_rx>:
			  BT_BUF_RX_SIZE, 8,
			  NULL);
#endif /* CONFIG_BT_HCI_ACL_FLOW_CONTROL */

struct net_buf *bt_buf_get_rx(enum bt_buf_type type, k_timeout_t timeout)
{
   11144:	b538      	push	{r3, r4, r5, lr}
   11146:	4605      	mov	r5, r0
	struct net_buf *buf;

	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   11148:	2d01      	cmp	r5, #1
{
   1114a:	4610      	mov	r0, r2
   1114c:	4619      	mov	r1, r3
	__ASSERT(type == BT_BUF_EVT || type == BT_BUF_ACL_IN ||
   1114e:	d010      	beq.n	11172 <bt_buf_get_rx+0x2e>
   11150:	2d03      	cmp	r5, #3
   11152:	d01a      	beq.n	1118a <bt_buf_get_rx+0x46>
   11154:	2d05      	cmp	r5, #5
   11156:	d018      	beq.n	1118a <bt_buf_get_rx+0x46>
   11158:	490e      	ldr	r1, [pc, #56]	; (11194 <bt_buf_get_rx+0x50>)
   1115a:	233d      	movs	r3, #61	; 0x3d
   1115c:	4a0e      	ldr	r2, [pc, #56]	; (11198 <bt_buf_get_rx+0x54>)
   1115e:	480f      	ldr	r0, [pc, #60]	; (1119c <bt_buf_get_rx+0x58>)
   11160:	f013 fd29 	bl	24bb6 <assert_print>
   11164:	480e      	ldr	r0, [pc, #56]	; (111a0 <bt_buf_get_rx+0x5c>)
   11166:	f013 fd26 	bl	24bb6 <assert_print>
   1116a:	213d      	movs	r1, #61	; 0x3d
   1116c:	480a      	ldr	r0, [pc, #40]	; (11198 <bt_buf_get_rx+0x54>)
   1116e:	f013 fd1b 	bl	24ba8 <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   11172:	480c      	ldr	r0, [pc, #48]	; (111a4 <bt_buf_get_rx+0x60>)
   11174:	f016 fceb 	bl	27b4e <net_buf_alloc_fixed>
   11178:	4604      	mov	r4, r0
	}
#else
	buf = net_buf_alloc(&hci_rx_pool, timeout);
#endif

	if (buf) {
   1117a:	b120      	cbz	r0, 11186 <bt_buf_get_rx+0x42>
	net_buf_simple_reserve(&buf->b, reserve);
   1117c:	2101      	movs	r1, #1
   1117e:	300c      	adds	r0, #12
   11180:	f007 ff44 	bl	1900c <net_buf_simple_reserve>
 *  @param buf   Bluetooth buffer
 *  @param type  The BT_* type to set the buffer to
 */
static inline void bt_buf_set_type(struct net_buf *buf, enum bt_buf_type type)
{
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   11184:	7625      	strb	r5, [r4, #24]
		net_buf_reserve(buf, BT_BUF_RESERVE);
		bt_buf_set_type(buf, type);
	}

	return buf;
}
   11186:	4620      	mov	r0, r4
   11188:	bd38      	pop	{r3, r4, r5, pc}
	return net_buf_alloc_fixed(pool, timeout);
   1118a:	4602      	mov	r2, r0
   1118c:	460b      	mov	r3, r1
   1118e:	4806      	ldr	r0, [pc, #24]	; (111a8 <bt_buf_get_rx+0x64>)
   11190:	e7f0      	b.n	11174 <bt_buf_get_rx+0x30>
   11192:	bf00      	nop
   11194:	0002d4f5 	.word	0x0002d4f5
   11198:	0002d4c6 	.word	0x0002d4c6
   1119c:	0002b549 	.word	0x0002b549
   111a0:	0002d53a 	.word	0x0002d53a
   111a4:	20008c84 	.word	0x20008c84
   111a8:	20008be8 	.word	0x20008be8

000111ac <bt_buf_get_cmd_complete>:

struct net_buf *bt_buf_get_cmd_complete(k_timeout_t timeout)
{
   111ac:	b510      	push	{r4, lr}
   111ae:	460b      	mov	r3, r1
	struct net_buf *buf;

	if (bt_dev.sent_cmd) {
   111b0:	490a      	ldr	r1, [pc, #40]	; (111dc <bt_buf_get_cmd_complete+0x30>)
{
   111b2:	4602      	mov	r2, r0
	if (bt_dev.sent_cmd) {
   111b4:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
   111b8:	b920      	cbnz	r0, 111c4 <bt_buf_get_cmd_complete+0x18>

		return buf;
	}

	return bt_buf_get_rx(BT_BUF_EVT, timeout);
}
   111ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_buf_get_rx(BT_BUF_EVT, timeout);
   111be:	2001      	movs	r0, #1
   111c0:	f7ff bfc0 	b.w	11144 <bt_buf_get_rx>
		buf = net_buf_ref(bt_dev.sent_cmd);
   111c4:	f008 f878 	bl	192b8 <net_buf_ref>
   111c8:	2101      	movs	r1, #1
		buf->len = 0U;
   111ca:	2300      	movs	r3, #0
		buf = net_buf_ref(bt_dev.sent_cmd);
   111cc:	4604      	mov	r4, r0
   111ce:	7601      	strb	r1, [r0, #24]
		buf->len = 0U;
   111d0:	8203      	strh	r3, [r0, #16]
	net_buf_simple_reserve(&buf->b, reserve);
   111d2:	300c      	adds	r0, #12
   111d4:	f007 ff1a 	bl	1900c <net_buf_simple_reserve>
}
   111d8:	4620      	mov	r0, r4
   111da:	bd10      	pop	{r4, pc}
   111dc:	20008000 	.word	0x20008000

000111e0 <bt_buf_get_evt>:

struct net_buf *bt_buf_get_evt(uint8_t evt, bool discardable,
			       k_timeout_t timeout)
{
   111e0:	b570      	push	{r4, r5, r6, lr}
   111e2:	4604      	mov	r4, r0
	switch (evt) {
   111e4:	2c0f      	cmp	r4, #15
{
   111e6:	460d      	mov	r5, r1
   111e8:	4610      	mov	r0, r2
   111ea:	4619      	mov	r1, r3
	switch (evt) {
   111ec:	d805      	bhi.n	111fa <bt_buf_get_evt+0x1a>
   111ee:	2c0d      	cmp	r4, #13
   111f0:	d90d      	bls.n	1120e <bt_buf_get_evt+0x2e>
			return buf;
		}

		return bt_buf_get_rx(BT_BUF_EVT, timeout);
	}
}
   111f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_cmd_complete(timeout);
   111f6:	f7ff bfd9 	b.w	111ac <bt_buf_get_cmd_complete>
	switch (evt) {
   111fa:	2c13      	cmp	r4, #19
   111fc:	d107      	bne.n	1120e <bt_buf_get_evt+0x2e>
	return net_buf_alloc_fixed(pool, timeout);
   111fe:	480c      	ldr	r0, [pc, #48]	; (11230 <bt_buf_get_evt+0x50>)
   11200:	f016 fca5 	bl	27b4e <net_buf_alloc_fixed>
			if (buf) {
   11204:	4604      	mov	r4, r0
   11206:	b938      	cbnz	r0, 11218 <bt_buf_get_evt+0x38>
{
   11208:	2400      	movs	r4, #0
}
   1120a:	4620      	mov	r0, r4
   1120c:	bd70      	pop	{r4, r5, r6, pc}
   1120e:	4602      	mov	r2, r0
   11210:	460b      	mov	r3, r1
		if (discardable) {
   11212:	b145      	cbz	r5, 11226 <bt_buf_get_evt+0x46>
   11214:	4807      	ldr	r0, [pc, #28]	; (11234 <bt_buf_get_evt+0x54>)
   11216:	e7f3      	b.n	11200 <bt_buf_get_evt+0x20>
	net_buf_simple_reserve(&buf->b, reserve);
   11218:	2101      	movs	r1, #1
   1121a:	300c      	adds	r0, #12
   1121c:	f007 fef6 	bl	1900c <net_buf_simple_reserve>
   11220:	2301      	movs	r3, #1
   11222:	7623      	strb	r3, [r4, #24]
}
   11224:	e7f1      	b.n	1120a <bt_buf_get_evt+0x2a>
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   11226:	2001      	movs	r0, #1
}
   11228:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_buf_get_rx(BT_BUF_EVT, timeout);
   1122c:	f7ff bf8a 	b.w	11144 <bt_buf_get_rx>
   11230:	20008d20 	.word	0x20008d20
   11234:	20008c50 	.word	0x20008c50

00011238 <hci_disconn_complete_prio>:
{
   11238:	b538      	push	{r3, r4, r5, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   1123a:	68c3      	ldr	r3, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   1123c:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	if (evt->status) {
   11240:	781b      	ldrb	r3, [r3, #0]
   11242:	b963      	cbnz	r3, 1125e <hci_disconn_complete_prio+0x26>
	conn = bt_conn_lookup_handle(handle);
   11244:	4620      	mov	r0, r4
   11246:	f002 ff09 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   1124a:	4605      	mov	r5, r0
   1124c:	b940      	cbnz	r0, 11260 <hci_disconn_complete_prio+0x28>
		if (!disconnected_handles[i]) {
   1124e:	4b08      	ldr	r3, [pc, #32]	; (11270 <hci_disconn_complete_prio+0x38>)
   11250:	881a      	ldrh	r2, [r3, #0]
   11252:	b922      	cbnz	r2, 1125e <hci_disconn_complete_prio+0x26>
			disconnected_handles[i] = ~BT_ACL_HANDLE_MASK | handle;
   11254:	ea6f 5004 	mvn.w	r0, r4, lsl #20
   11258:	ea6f 5010 	mvn.w	r0, r0, lsr #20
   1125c:	8018      	strh	r0, [r3, #0]
}
   1125e:	bd38      	pop	{r3, r4, r5, pc}
	bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   11260:	2101      	movs	r1, #1
   11262:	f002 ff03 	bl	1406c <bt_conn_set_state>
	bt_conn_unref(conn);
   11266:	4628      	mov	r0, r5
}
   11268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_conn_unref(conn);
   1126c:	f002 bec6 	b.w	13ffc <bt_conn_unref>
   11270:	200214ea 	.word	0x200214ea

00011274 <find_pending_connect.part.0>:
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   11274:	b510      	push	{r4, lr}
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   11276:	4c08      	ldr	r4, [pc, #32]	; (11298 <find_pending_connect.part.0+0x24>)
static struct bt_conn *find_pending_connect(uint8_t role, bt_addr_le_t *peer_addr)
   11278:	4601      	mov	r1, r0
		conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id, peer_addr,
   1127a:	2205      	movs	r2, #5
   1127c:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   11280:	f003 f9c8 	bl	14614 <bt_conn_lookup_state_le>
		if (!conn) {
   11284:	b938      	cbnz	r0, 11296 <find_pending_connect.part.0+0x22>
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   11286:	f894 0067 	ldrb.w	r0, [r4, #103]	; 0x67
   1128a:	2204      	movs	r2, #4
}
   1128c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			conn = bt_conn_lookup_state_le(bt_dev.adv_conn_id,
   11290:	4902      	ldr	r1, [pc, #8]	; (1129c <find_pending_connect.part.0+0x28>)
   11292:	f003 b9bf 	b.w	14614 <bt_conn_lookup_state_le>
}
   11296:	bd10      	pop	{r4, pc}
   11298:	20008000 	.word	0x20008000
   1129c:	0002d47a 	.word	0x0002d47a

000112a0 <hci_data_buf_overflow>:
{
   112a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_WRN("Data buffer overflow (link type 0x%02x)", evt->link_type);
   112a2:	68c3      	ldr	r3, [r0, #12]
   112a4:	2202      	movs	r2, #2
   112a6:	781b      	ldrb	r3, [r3, #0]
   112a8:	4906      	ldr	r1, [pc, #24]	; (112c4 <hci_data_buf_overflow+0x24>)
   112aa:	9303      	str	r3, [sp, #12]
   112ac:	4b06      	ldr	r3, [pc, #24]	; (112c8 <hci_data_buf_overflow+0x28>)
   112ae:	9302      	str	r3, [sp, #8]
   112b0:	2300      	movs	r3, #0
   112b2:	4618      	mov	r0, r3
   112b4:	e9cd 3300 	strd	r3, r3, [sp]
   112b8:	f014 fdfb 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   112bc:	b005      	add	sp, #20
   112be:	f85d fb04 	ldr.w	pc, [sp], #4
   112c2:	bf00      	nop
   112c4:	0002a5a8 	.word	0x0002a5a8
   112c8:	0002d55a 	.word	0x0002d55a

000112cc <rx_queue_put>:
{
   112cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   112ce:	4601      	mov	r1, r0
	net_buf_slist_put(&bt_dev.rx_queue, buf);
   112d0:	480b      	ldr	r0, [pc, #44]	; (11300 <rx_queue_put+0x34>)
   112d2:	f007 fec1 	bl	19058 <net_buf_slist_put>
	const int err = k_work_submit_to_queue(&bt_workq, &rx_work);
   112d6:	490b      	ldr	r1, [pc, #44]	; (11304 <rx_queue_put+0x38>)
   112d8:	480b      	ldr	r0, [pc, #44]	; (11308 <rx_queue_put+0x3c>)
   112da:	f018 f881 	bl	293e0 <k_work_submit_to_queue>
	if (err < 0) {
   112de:	2800      	cmp	r0, #0
   112e0:	da0a      	bge.n	112f8 <rx_queue_put+0x2c>
		LOG_ERR("Could not submit rx_work: %d", err);
   112e2:	4b0a      	ldr	r3, [pc, #40]	; (1130c <rx_queue_put+0x40>)
   112e4:	9003      	str	r0, [sp, #12]
   112e6:	9302      	str	r3, [sp, #8]
   112e8:	2300      	movs	r3, #0
   112ea:	2201      	movs	r2, #1
   112ec:	4618      	mov	r0, r3
   112ee:	e9cd 3300 	strd	r3, r3, [sp]
   112f2:	4907      	ldr	r1, [pc, #28]	; (11310 <rx_queue_put+0x44>)
   112f4:	f014 fddd 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   112f8:	b005      	add	sp, #20
   112fa:	f85d fb04 	ldr.w	pc, [sp], #4
   112fe:	bf00      	nop
   11300:	2000813c 	.word	0x2000813c
   11304:	200084a8 	.word	0x200084a8
   11308:	20009618 	.word	0x20009618
   1130c:	0002d582 	.word	0x0002d582
   11310:	0002a5a8 	.word	0x0002a5a8

00011314 <hci_hardware_error>:
{
   11314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 *
 * @return Pointer to the old beginning of the buffer data.
 */
static inline void *net_buf_pull_mem(struct net_buf *buf, size_t len)
{
	return net_buf_simple_pull_mem(&buf->b, len);
   11316:	2101      	movs	r1, #1
   11318:	300c      	adds	r0, #12
   1131a:	f008 f88d 	bl	19438 <net_buf_simple_pull_mem>
	LOG_ERR("Hardware error, hardware code: %d", evt->hardware_code);
   1131e:	7803      	ldrb	r3, [r0, #0]
   11320:	2201      	movs	r2, #1
   11322:	9303      	str	r3, [sp, #12]
   11324:	4b05      	ldr	r3, [pc, #20]	; (1133c <hci_hardware_error+0x28>)
   11326:	4906      	ldr	r1, [pc, #24]	; (11340 <hci_hardware_error+0x2c>)
   11328:	9302      	str	r3, [sp, #8]
   1132a:	2300      	movs	r3, #0
   1132c:	4618      	mov	r0, r3
   1132e:	e9cd 3300 	strd	r3, r3, [sp]
   11332:	f014 fdbe 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11336:	b005      	add	sp, #20
   11338:	f85d fb04 	ldr.w	pc, [sp], #4
   1133c:	0002d59f 	.word	0x0002d59f
   11340:	0002a5a8 	.word	0x0002a5a8

00011344 <le_data_len_change>:
{
   11344:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11346:	68c3      	ldr	r3, [r0, #12]
   11348:	881c      	ldrh	r4, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   1134a:	4620      	mov	r0, r4
   1134c:	f002 fe86 	bl	1405c <bt_conn_lookup_handle>
   11350:	4603      	mov	r3, r0
	if (!conn) {
   11352:	b950      	cbnz	r0, 1136a <le_data_len_change+0x26>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11354:	4a07      	ldr	r2, [pc, #28]	; (11374 <le_data_len_change+0x30>)
   11356:	4908      	ldr	r1, [pc, #32]	; (11378 <le_data_len_change+0x34>)
   11358:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1135c:	9403      	str	r4, [sp, #12]
   1135e:	2201      	movs	r2, #1
   11360:	9000      	str	r0, [sp, #0]
   11362:	f014 fda6 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11366:	b004      	add	sp, #16
   11368:	bd10      	pop	{r4, pc}
   1136a:	b004      	add	sp, #16
   1136c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   11370:	f002 be44 	b.w	13ffc <bt_conn_unref>
   11374:	0002d5c1 	.word	0x0002d5c1
   11378:	0002a5a8 	.word	0x0002a5a8

0001137c <le_phy_update_complete>:
{
   1137c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   1137e:	68c3      	ldr	r3, [r0, #12]
   11380:	f8b3 4001 	ldrh.w	r4, [r3, #1]
	conn = bt_conn_lookup_handle(handle);
   11384:	4620      	mov	r0, r4
   11386:	f002 fe69 	bl	1405c <bt_conn_lookup_handle>
   1138a:	4603      	mov	r3, r0
	if (!conn) {
   1138c:	b950      	cbnz	r0, 113a4 <le_phy_update_complete+0x28>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   1138e:	4a08      	ldr	r2, [pc, #32]	; (113b0 <le_phy_update_complete+0x34>)
   11390:	4908      	ldr	r1, [pc, #32]	; (113b4 <le_phy_update_complete+0x38>)
   11392:	e9cd 0201 	strd	r0, r2, [sp, #4]
   11396:	9403      	str	r4, [sp, #12]
   11398:	2201      	movs	r2, #1
   1139a:	9000      	str	r0, [sp, #0]
   1139c:	f014 fd89 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   113a0:	b004      	add	sp, #16
   113a2:	bd10      	pop	{r4, pc}
   113a4:	b004      	add	sp, #16
   113a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_conn_unref(conn);
   113aa:	f002 be27 	b.w	13ffc <bt_conn_unref>
   113ae:	bf00      	nop
   113b0:	0002d5c1 	.word	0x0002d5c1
   113b4:	0002a5a8 	.word	0x0002a5a8

000113b8 <hci_disconn_complete>:
{
   113b8:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_disconn_complete *evt = (void *)buf->data;
   113ba:	68c5      	ldr	r5, [r0, #12]
{
   113bc:	b085      	sub	sp, #20
	if (evt->status) {
   113be:	782e      	ldrb	r6, [r5, #0]
   113c0:	b986      	cbnz	r6, 113e4 <hci_disconn_complete+0x2c>
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   113c2:	f8b5 7001 	ldrh.w	r7, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   113c6:	4638      	mov	r0, r7
   113c8:	f002 fe48 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   113cc:	4604      	mov	r4, r0
   113ce:	b958      	cbnz	r0, 113e8 <hci_disconn_complete+0x30>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   113d0:	4b0b      	ldr	r3, [pc, #44]	; (11400 <hci_disconn_complete+0x48>)
   113d2:	2201      	movs	r2, #1
   113d4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   113d8:	490a      	ldr	r1, [pc, #40]	; (11404 <hci_disconn_complete+0x4c>)
   113da:	4603      	mov	r3, r0
   113dc:	9703      	str	r7, [sp, #12]
   113de:	9000      	str	r0, [sp, #0]
   113e0:	f014 fd67 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   113e4:	b005      	add	sp, #20
   113e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn->err = evt->reason;
   113e8:	78eb      	ldrb	r3, [r5, #3]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   113ea:	4631      	mov	r1, r6
	conn->err = evt->reason;
   113ec:	7303      	strb	r3, [r0, #12]
	bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   113ee:	f002 fe3d 	bl	1406c <bt_conn_set_state>
		bt_conn_unref(conn);
   113f2:	4620      	mov	r0, r4
}
   113f4:	b005      	add	sp, #20
   113f6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   113fa:	f002 bdff 	b.w	13ffc <bt_conn_unref>
   113fe:	bf00      	nop
   11400:	0002d5e5 	.word	0x0002d5e5
   11404:	0002a5a8 	.word	0x0002a5a8

00011408 <handle_event>:
{
   11408:	b530      	push	{r4, r5, lr}
   1140a:	4604      	mov	r4, r0
   1140c:	4608      	mov	r0, r1
   1140e:	b087      	sub	sp, #28
   11410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
	for (i = 0; i < num_handlers; i++) {
   11414:	4293      	cmp	r3, r2
   11416:	d112      	bne.n	1143e <handle_event+0x36>
		LOG_WRN("Unhandled event 0x%02x len %u: %s", event, buf->len,
   11418:	8a05      	ldrh	r5, [r0, #16]
   1141a:	68c0      	ldr	r0, [r0, #12]
   1141c:	4629      	mov	r1, r5
   1141e:	f7ff fdd3 	bl	10fc8 <bt_hex>
   11422:	4b16      	ldr	r3, [pc, #88]	; (1147c <handle_event+0x74>)
   11424:	e9cd 5004 	strd	r5, r0, [sp, #16]
   11428:	9302      	str	r3, [sp, #8]
   1142a:	2300      	movs	r3, #0
   1142c:	2202      	movs	r2, #2
   1142e:	4618      	mov	r0, r3
   11430:	e9cd 3300 	strd	r3, r3, [sp]
   11434:	4912      	ldr	r1, [pc, #72]	; (11480 <handle_event+0x78>)
   11436:	9403      	str	r4, [sp, #12]
   11438:	f014 fd3b 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   1143c:	e014      	b.n	11468 <handle_event+0x60>
		if (handler->event != event) {
   1143e:	4611      	mov	r1, r2
   11440:	f811 5b08 	ldrb.w	r5, [r1], #8
   11444:	42a5      	cmp	r5, r4
   11446:	d116      	bne.n	11476 <handle_event+0x6e>
		if (buf->len < handler->min_len) {
   11448:	8a03      	ldrh	r3, [r0, #16]
   1144a:	7851      	ldrb	r1, [r2, #1]
   1144c:	4299      	cmp	r1, r3
   1144e:	d90d      	bls.n	1146c <handle_event+0x64>
			LOG_ERR("Too small (%u bytes) event 0x%02x", buf->len, event);
   11450:	e9cd 3403 	strd	r3, r4, [sp, #12]
   11454:	4b0b      	ldr	r3, [pc, #44]	; (11484 <handle_event+0x7c>)
   11456:	2201      	movs	r2, #1
   11458:	9302      	str	r3, [sp, #8]
   1145a:	2300      	movs	r3, #0
   1145c:	4908      	ldr	r1, [pc, #32]	; (11480 <handle_event+0x78>)
   1145e:	4618      	mov	r0, r3
   11460:	e9cd 3300 	strd	r3, r3, [sp]
   11464:	f014 fd25 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11468:	b007      	add	sp, #28
   1146a:	bd30      	pop	{r4, r5, pc}
		handler->handler(buf);
   1146c:	6853      	ldr	r3, [r2, #4]
}
   1146e:	b007      	add	sp, #28
   11470:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		handler->handler(buf);
   11474:	4718      	bx	r3
   11476:	460a      	mov	r2, r1
   11478:	e7cc      	b.n	11414 <handle_event+0xc>
   1147a:	bf00      	nop
   1147c:	0002d62d 	.word	0x0002d62d
   11480:	0002a5a8 	.word	0x0002a5a8
   11484:	0002d60b 	.word	0x0002d60b

00011488 <rx_work_handler>:
	}
}

#if !defined(CONFIG_BT_RECV_BLOCKING)
static void rx_work_handler(struct k_work *work)
{
   11488:	b570      	push	{r4, r5, r6, lr}
	int err;

	struct net_buf *buf;

	LOG_DBG("Getting net_buf from queue");
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   1148a:	4853      	ldr	r0, [pc, #332]	; (115d8 <rx_work_handler+0x150>)
{
   1148c:	b086      	sub	sp, #24
	buf = net_buf_slist_get(&bt_dev.rx_queue);
   1148e:	f007 fe4d 	bl	1912c <net_buf_slist_get>
	if (!buf) {
   11492:	4604      	mov	r4, r0
   11494:	2800      	cmp	r0, #0
   11496:	d064      	beq.n	11562 <rx_work_handler+0xda>
 *
 *  @return The BT_* type to of the buffer
 */
static inline enum bt_buf_type bt_buf_get_type(struct net_buf *buf)
{
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   11498:	7e03      	ldrb	r3, [r0, #24]
		return;
	}

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   1149a:	2b01      	cmp	r3, #1
   1149c:	d063      	beq.n	11566 <rx_work_handler+0xde>
   1149e:	2b03      	cmp	r3, #3
   114a0:	f040 8090 	bne.w	115c4 <rx_work_handler+0x13c>
	BT_ASSERT(buf->len >= sizeof(*hdr));
   114a4:	8a03      	ldrh	r3, [r0, #16]
   114a6:	2b03      	cmp	r3, #3
   114a8:	d80c      	bhi.n	114c4 <rx_work_handler+0x3c>
   114aa:	f240 13ed 	movw	r3, #493	; 0x1ed
   114ae:	4a4b      	ldr	r2, [pc, #300]	; (115dc <rx_work_handler+0x154>)
   114b0:	494b      	ldr	r1, [pc, #300]	; (115e0 <rx_work_handler+0x158>)
   114b2:	484c      	ldr	r0, [pc, #304]	; (115e4 <rx_work_handler+0x15c>)
   114b4:	f013 fb7f 	bl	24bb6 <assert_print>
   114b8:	4040      	eors	r0, r0
   114ba:	f380 8811 	msr	BASEPRI, r0
   114be:	f04f 0003 	mov.w	r0, #3
   114c2:	df02      	svc	2
   114c4:	2104      	movs	r1, #4
   114c6:	f104 000c 	add.w	r0, r4, #12
   114ca:	f007 ffb5 	bl	19438 <net_buf_simple_pull_mem>
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   114ce:	23ff      	movs	r3, #255	; 0xff
	len = sys_le16_to_cpu(hdr->len);
   114d0:	8842      	ldrh	r2, [r0, #2]
	handle = sys_le16_to_cpu(hdr->handle);
   114d2:	8806      	ldrh	r6, [r0, #0]
	acl(buf)->index = BT_CONN_INDEX_INVALID;
   114d4:	7663      	strb	r3, [r4, #25]
	if (buf->len != len) {
   114d6:	8a23      	ldrh	r3, [r4, #16]
	acl(buf)->handle = bt_acl_handle(handle);
   114d8:	f3c6 000b 	ubfx	r0, r6, #0, #12
	if (buf->len != len) {
   114dc:	429a      	cmp	r2, r3
	acl(buf)->handle = bt_acl_handle(handle);
   114de:	8360      	strh	r0, [r4, #26]
	if (buf->len != len) {
   114e0:	d00f      	beq.n	11502 <rx_work_handler+0x7a>
		LOG_ERR("ACL data length mismatch (%u != %u)", buf->len, len);
   114e2:	e9cd 3203 	strd	r3, r2, [sp, #12]
   114e6:	4b40      	ldr	r3, [pc, #256]	; (115e8 <rx_work_handler+0x160>)
   114e8:	2201      	movs	r2, #1
   114ea:	9302      	str	r3, [sp, #8]
   114ec:	2300      	movs	r3, #0
   114ee:	493f      	ldr	r1, [pc, #252]	; (115ec <rx_work_handler+0x164>)
   114f0:	4618      	mov	r0, r3
   114f2:	e9cd 3300 	strd	r3, r3, [sp]
   114f6:	f014 fcdc 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	case BT_BUF_EVT:
		hci_event(buf);
		break;
	default:
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
		net_buf_unref(buf);
   114fa:	4620      	mov	r0, r4
   114fc:	f007 fe98 	bl	19230 <net_buf_unref>
		break;
   11500:	e01a      	b.n	11538 <rx_work_handler+0xb0>
	conn = bt_conn_lookup_handle(acl(buf)->handle);
   11502:	f002 fdab 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   11506:	4605      	mov	r5, r0
   11508:	b958      	cbnz	r0, 11522 <rx_work_handler+0x9a>
		LOG_ERR("Unable to find conn for handle %u", acl(buf)->handle);
   1150a:	8b63      	ldrh	r3, [r4, #26]
   1150c:	2201      	movs	r2, #1
   1150e:	9303      	str	r3, [sp, #12]
   11510:	4b37      	ldr	r3, [pc, #220]	; (115f0 <rx_work_handler+0x168>)
   11512:	4936      	ldr	r1, [pc, #216]	; (115ec <rx_work_handler+0x164>)
   11514:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11518:	4603      	mov	r3, r0
   1151a:	9000      	str	r0, [sp, #0]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   1151c:	f014 fcc9 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
   11520:	e7eb      	b.n	114fa <rx_work_handler+0x72>
	acl(buf)->index = bt_conn_index(conn);
   11522:	f002 fe87 	bl	14234 <bt_conn_index>
	bt_conn_recv(conn, buf, flags);
   11526:	4621      	mov	r1, r4
	acl(buf)->index = bt_conn_index(conn);
   11528:	7660      	strb	r0, [r4, #25]
	bt_conn_recv(conn, buf, flags);
   1152a:	0b32      	lsrs	r2, r6, #12
   1152c:	4628      	mov	r0, r5
   1152e:	f002 fc09 	bl	13d44 <bt_conn_recv>
	bt_conn_unref(conn);
   11532:	4628      	mov	r0, r5
   11534:	f002 fd62 	bl	13ffc <bt_conn_unref>
	return list->head;
   11538:	4b2e      	ldr	r3, [pc, #184]	; (115f4 <rx_work_handler+0x16c>)
	/* Schedule the work handler to be executed again if there are
	 * additional items in the queue. This allows for other users of the
	 * work queue to get a chance at running, which wouldn't be possible if
	 * we used a while() loop with a k_yield() statement.
	 */
	if (!sys_slist_is_empty(&bt_dev.rx_queue)) {
   1153a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
   1153e:	b183      	cbz	r3, 11562 <rx_work_handler+0xda>

#if defined(CONFIG_BT_RECV_WORKQ_SYS)
		err = k_work_submit(&rx_work);
#elif defined(CONFIG_BT_RECV_WORKQ_BT)
		err = k_work_submit_to_queue(&bt_workq, &rx_work);
   11540:	492d      	ldr	r1, [pc, #180]	; (115f8 <rx_work_handler+0x170>)
   11542:	482e      	ldr	r0, [pc, #184]	; (115fc <rx_work_handler+0x174>)
   11544:	f017 ff4c 	bl	293e0 <k_work_submit_to_queue>
#endif
		if (err < 0) {
   11548:	2800      	cmp	r0, #0
   1154a:	da0a      	bge.n	11562 <rx_work_handler+0xda>
			LOG_ERR("Could not submit rx_work: %d", err);
   1154c:	4b2c      	ldr	r3, [pc, #176]	; (11600 <rx_work_handler+0x178>)
   1154e:	9003      	str	r0, [sp, #12]
   11550:	9302      	str	r3, [sp, #8]
   11552:	2300      	movs	r3, #0
   11554:	2201      	movs	r2, #1
   11556:	4618      	mov	r0, r3
   11558:	e9cd 3300 	strd	r3, r3, [sp]
   1155c:	4923      	ldr	r1, [pc, #140]	; (115ec <rx_work_handler+0x164>)
   1155e:	f014 fca8 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		}
	}
}
   11562:	b006      	add	sp, #24
   11564:	bd70      	pop	{r4, r5, r6, pc}
	BT_ASSERT(buf->len >= sizeof(*hdr));
   11566:	8a03      	ldrh	r3, [r0, #16]
   11568:	2b01      	cmp	r3, #1
   1156a:	d80c      	bhi.n	11586 <rx_work_handler+0xfe>
   1156c:	f640 136d 	movw	r3, #2413	; 0x96d
   11570:	4a1a      	ldr	r2, [pc, #104]	; (115dc <rx_work_handler+0x154>)
   11572:	491b      	ldr	r1, [pc, #108]	; (115e0 <rx_work_handler+0x158>)
   11574:	481b      	ldr	r0, [pc, #108]	; (115e4 <rx_work_handler+0x15c>)
   11576:	f013 fb1e 	bl	24bb6 <assert_print>
   1157a:	4040      	eors	r0, r0
   1157c:	f380 8811 	msr	BASEPRI, r0
   11580:	f04f 0003 	mov.w	r0, #3
   11584:	df02      	svc	2
   11586:	2102      	movs	r1, #2
   11588:	f104 000c 	add.w	r0, r4, #12
   1158c:	f007 ff54 	bl	19438 <net_buf_simple_pull_mem>
   11590:	4605      	mov	r5, r0
	BT_ASSERT(bt_hci_evt_get_flags(hdr->evt) & BT_HCI_EVT_FLAG_RECV);
   11592:	7800      	ldrb	r0, [r0, #0]
   11594:	f014 fc4b 	bl	25e2e <bt_hci_evt_get_flags>
   11598:	0783      	lsls	r3, r0, #30
   1159a:	d40c      	bmi.n	115b6 <rx_work_handler+0x12e>
   1159c:	f640 1371 	movw	r3, #2417	; 0x971
   115a0:	4a0e      	ldr	r2, [pc, #56]	; (115dc <rx_work_handler+0x154>)
   115a2:	4918      	ldr	r1, [pc, #96]	; (11604 <rx_work_handler+0x17c>)
   115a4:	480f      	ldr	r0, [pc, #60]	; (115e4 <rx_work_handler+0x15c>)
   115a6:	f013 fb06 	bl	24bb6 <assert_print>
   115aa:	4040      	eors	r0, r0
   115ac:	f380 8811 	msr	BASEPRI, r0
   115b0:	f04f 0003 	mov.w	r0, #3
   115b4:	df02      	svc	2
	handle_event(hdr->evt, buf, normal_events, ARRAY_SIZE(normal_events));
   115b6:	2306      	movs	r3, #6
   115b8:	4621      	mov	r1, r4
   115ba:	4a13      	ldr	r2, [pc, #76]	; (11608 <rx_work_handler+0x180>)
   115bc:	7828      	ldrb	r0, [r5, #0]
   115be:	f7ff ff23 	bl	11408 <handle_event>
	net_buf_unref(buf);
   115c2:	e79a      	b.n	114fa <rx_work_handler+0x72>
	switch (bt_buf_get_type(buf)) {
   115c4:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown buf type %u", bt_buf_get_type(buf));
   115c6:	4b11      	ldr	r3, [pc, #68]	; (1160c <rx_work_handler+0x184>)
   115c8:	2201      	movs	r2, #1
   115ca:	9302      	str	r3, [sp, #8]
   115cc:	2300      	movs	r3, #0
   115ce:	4907      	ldr	r1, [pc, #28]	; (115ec <rx_work_handler+0x164>)
   115d0:	4618      	mov	r0, r3
   115d2:	e9cd 3300 	strd	r3, r3, [sp]
   115d6:	e7a1      	b.n	1151c <rx_work_handler+0x94>
   115d8:	2000813c 	.word	0x2000813c
   115dc:	0002d64f 	.word	0x0002d64f
   115e0:	0002d683 	.word	0x0002d683
   115e4:	0002b549 	.word	0x0002b549
   115e8:	0002d69c 	.word	0x0002d69c
   115ec:	0002a5a8 	.word	0x0002a5a8
   115f0:	0002d6c0 	.word	0x0002d6c0
   115f4:	20008000 	.word	0x20008000
   115f8:	200084a8 	.word	0x200084a8
   115fc:	20009618 	.word	0x20009618
   11600:	0002d582 	.word	0x0002d582
   11604:	0002d6e2 	.word	0x0002d6e2
   11608:	0002ae3c 	.word	0x0002ae3c
   1160c:	0002d710 	.word	0x0002d710

00011610 <hci_le_meta_event>:
{
   11610:	b510      	push	{r4, lr}
   11612:	2101      	movs	r1, #1
   11614:	4604      	mov	r4, r0
   11616:	300c      	adds	r0, #12
   11618:	f007 ff0e 	bl	19438 <net_buf_simple_pull_mem>
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   1161c:	4621      	mov	r1, r4
}
   1161e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	handle_event(evt->subevent, buf, meta_events, ARRAY_SIZE(meta_events));
   11622:	230a      	movs	r3, #10
   11624:	4a01      	ldr	r2, [pc, #4]	; (1162c <hci_le_meta_event+0x1c>)
   11626:	7800      	ldrb	r0, [r0, #0]
   11628:	f7ff beee 	b.w	11408 <handle_event>
   1162c:	0002ae6c 	.word	0x0002ae6c

00011630 <le_remote_feat_complete>:
{
   11630:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct bt_hci_evt_le_remote_feat_complete *evt = (void *)buf->data;
   11632:	68c5      	ldr	r5, [r0, #12]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11634:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   11638:	4630      	mov	r0, r6
   1163a:	f002 fd0f 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   1163e:	4604      	mov	r4, r0
   11640:	b958      	cbnz	r0, 1165a <le_remote_feat_complete+0x2a>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   11642:	4b10      	ldr	r3, [pc, #64]	; (11684 <le_remote_feat_complete+0x54>)
   11644:	2201      	movs	r2, #1
   11646:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1164a:	490f      	ldr	r1, [pc, #60]	; (11688 <le_remote_feat_complete+0x58>)
   1164c:	4603      	mov	r3, r0
   1164e:	9603      	str	r6, [sp, #12]
   11650:	9000      	str	r0, [sp, #0]
   11652:	f014 fc2e 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11656:	b004      	add	sp, #16
   11658:	bd70      	pop	{r4, r5, r6, pc}
	if (!evt->status) {
   1165a:	782b      	ldrb	r3, [r5, #0]
   1165c:	b93b      	cbnz	r3, 1166e <le_remote_feat_complete+0x3e>
   1165e:	f8d5 3003 	ldr.w	r3, [r5, #3]
   11662:	f8c0 30b5 	str.w	r3, [r0, #181]	; 0xb5
   11666:	f8d5 3007 	ldr.w	r3, [r5, #7]
   1166a:	f8c0 30b9 	str.w	r3, [r0, #185]	; 0xb9
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   1166e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   11672:	1d20      	adds	r0, r4, #4
   11674:	f014 fc06 	bl	25e84 <atomic_or>
	bt_conn_unref(conn);
   11678:	4620      	mov	r0, r4
}
   1167a:	b004      	add	sp, #16
   1167c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   11680:	f002 bcbc 	b.w	13ffc <bt_conn_unref>
   11684:	0002d5c1 	.word	0x0002d5c1
   11688:	0002a5a8 	.word	0x0002a5a8

0001168c <hci_cmd_done>:
{
   1168c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11690:	4606      	mov	r6, r0
   11692:	b088      	sub	sp, #32
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   11694:	7a90      	ldrb	r0, [r2, #10]
{
   11696:	460f      	mov	r7, r1
   11698:	4614      	mov	r4, r2
	if (net_buf_pool_get(buf->pool_id) != &hci_cmd_pool) {
   1169a:	f007 fb8f 	bl	18dbc <net_buf_pool_get>
   1169e:	4d3d      	ldr	r5, [pc, #244]	; (11794 <hci_cmd_done+0x108>)
   116a0:	4285      	cmp	r5, r0
   116a2:	d014      	beq.n	116ce <hci_cmd_done+0x42>
		LOG_WRN("opcode 0x%04x pool id %u pool %p != &hci_cmd_pool %p", opcode,
   116a4:	7aa4      	ldrb	r4, [r4, #10]
   116a6:	4620      	mov	r0, r4
   116a8:	f007 fb88 	bl	18dbc <net_buf_pool_get>
   116ac:	4b3a      	ldr	r3, [pc, #232]	; (11798 <hci_cmd_done+0x10c>)
   116ae:	e9cd 0505 	strd	r0, r5, [sp, #20]
   116b2:	9302      	str	r3, [sp, #8]
   116b4:	2300      	movs	r3, #0
   116b6:	2202      	movs	r2, #2
   116b8:	4618      	mov	r0, r3
   116ba:	e9cd 6403 	strd	r6, r4, [sp, #12]
   116be:	e9cd 3300 	strd	r3, r3, [sp]
   116c2:	4936      	ldr	r1, [pc, #216]	; (1179c <hci_cmd_done+0x110>)
   116c4:	f014 fbf5 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   116c8:	b008      	add	sp, #32
   116ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (cmd(buf)->opcode != opcode) {
   116ce:	4620      	mov	r0, r4
   116d0:	f007 fb7c 	bl	18dcc <net_buf_id>
   116d4:	f04f 080c 	mov.w	r8, #12
   116d8:	4d31      	ldr	r5, [pc, #196]	; (117a0 <hci_cmd_done+0x114>)
   116da:	fb08 5000 	mla	r0, r8, r0, r5
   116de:	8843      	ldrh	r3, [r0, #2]
   116e0:	42b3      	cmp	r3, r6
   116e2:	d012      	beq.n	1170a <hci_cmd_done+0x7e>
		LOG_WRN("OpCode 0x%04x completed instead of expected 0x%04x", opcode,
   116e4:	4620      	mov	r0, r4
   116e6:	f007 fb71 	bl	18dcc <net_buf_id>
   116ea:	fb08 5000 	mla	r0, r8, r0, r5
   116ee:	8843      	ldrh	r3, [r0, #2]
   116f0:	2202      	movs	r2, #2
   116f2:	e9cd 6303 	strd	r6, r3, [sp, #12]
   116f6:	4b2b      	ldr	r3, [pc, #172]	; (117a4 <hci_cmd_done+0x118>)
   116f8:	4928      	ldr	r1, [pc, #160]	; (1179c <hci_cmd_done+0x110>)
   116fa:	9302      	str	r3, [sp, #8]
   116fc:	2300      	movs	r3, #0
   116fe:	4618      	mov	r0, r3
   11700:	e9cd 3300 	strd	r3, r3, [sp]
   11704:	f014 fbd5 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return;
   11708:	e7de      	b.n	116c8 <hci_cmd_done+0x3c>
	if (bt_dev.sent_cmd) {
   1170a:	4e27      	ldr	r6, [pc, #156]	; (117a8 <hci_cmd_done+0x11c>)
   1170c:	f8d6 0138 	ldr.w	r0, [r6, #312]	; 0x138
   11710:	b120      	cbz	r0, 1171c <hci_cmd_done+0x90>
		net_buf_unref(bt_dev.sent_cmd);
   11712:	f007 fd8d 	bl	19230 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   11716:	2300      	movs	r3, #0
   11718:	f8c6 3138 	str.w	r3, [r6, #312]	; 0x138
	if (cmd(buf)->state && !status) {
   1171c:	4620      	mov	r0, r4
   1171e:	f007 fb55 	bl	18dcc <net_buf_id>
   11722:	260c      	movs	r6, #12
   11724:	fb06 5000 	mla	r0, r6, r0, r5
   11728:	6843      	ldr	r3, [r0, #4]
   1172a:	b19b      	cbz	r3, 11754 <hci_cmd_done+0xc8>
   1172c:	b997      	cbnz	r7, 11754 <hci_cmd_done+0xc8>
		struct bt_hci_cmd_state_set *update = cmd(buf)->state;
   1172e:	4620      	mov	r0, r4
   11730:	f007 fb4c 	bl	18dcc <net_buf_id>
 * @param bit Bit number (starting from 0).
 * @param val true for 1, false for 0.
 */
static inline void atomic_set_bit_to(atomic_t *target, int bit, bool val)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
   11734:	2101      	movs	r1, #1
   11736:	fb06 5000 	mla	r0, r6, r0, r5
   1173a:	6842      	ldr	r2, [r0, #4]
		atomic_set_bit_to(update->target, update->bit, update->val);
   1173c:	e9d2 0300 	ldrd	r0, r3, [r2]

	if (val) {
   11740:	7a12      	ldrb	r2, [r2, #8]
	atomic_val_t mask = ATOMIC_MASK(bit);
   11742:	f003 061f 	and.w	r6, r3, #31
   11746:	40b1      	lsls	r1, r6
	if (val) {
   11748:	095b      	lsrs	r3, r3, #5
   1174a:	b1e2      	cbz	r2, 11786 <hci_cmd_done+0xfa>
		(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   1174c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   11750:	f014 fb98 	bl	25e84 <atomic_or>
	if (cmd(buf)->sync) {
   11754:	4620      	mov	r0, r4
   11756:	f007 fb39 	bl	18dcc <net_buf_id>
   1175a:	260c      	movs	r6, #12
   1175c:	fb06 5000 	mla	r0, r6, r0, r5
   11760:	6883      	ldr	r3, [r0, #8]
   11762:	2b00      	cmp	r3, #0
   11764:	d0b0      	beq.n	116c8 <hci_cmd_done+0x3c>
		cmd(buf)->status = status;
   11766:	4620      	mov	r0, r4
   11768:	f007 fb30 	bl	18dcc <net_buf_id>
   1176c:	4370      	muls	r0, r6
   1176e:	542f      	strb	r7, [r5, r0]
		k_sem_give(cmd(buf)->sync);
   11770:	4620      	mov	r0, r4
   11772:	f007 fb2b 	bl	18dcc <net_buf_id>
   11776:	fb06 5500 	mla	r5, r6, r0, r5
   1177a:	68a8      	ldr	r0, [r5, #8]
}
   1177c:	b008      	add	sp, #32
   1177e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	z_impl_k_sem_give(sem);
   11782:	f00e bab3 	b.w	1fcec <z_impl_k_sem_give>
	} else {
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   11786:	43c9      	mvns	r1, r1
   11788:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1178c:	f014 fba0 	bl	25ed0 <atomic_and.isra.0>
   11790:	e7e0      	b.n	11754 <hci_cmd_done+0xc8>
   11792:	bf00      	nop
   11794:	20008cec 	.word	0x20008cec
   11798:	0002d724 	.word	0x0002d724
   1179c:	0002a5a8 	.word	0x0002a5a8
   117a0:	20020f34 	.word	0x20020f34
   117a4:	0002d759 	.word	0x0002d759
   117a8:	20008000 	.word	0x20008000

000117ac <hci_cmd_status>:
{
   117ac:	b538      	push	{r3, r4, r5, lr}
   117ae:	2104      	movs	r1, #4
   117b0:	4604      	mov	r4, r0
   117b2:	300c      	adds	r0, #12
   117b4:	f007 fe40 	bl	19438 <net_buf_simple_pull_mem>
	ncmd = evt->ncmd;
   117b8:	7845      	ldrb	r5, [r0, #1]
	hci_cmd_done(opcode, evt->status, buf);
   117ba:	7801      	ldrb	r1, [r0, #0]
   117bc:	4622      	mov	r2, r4
   117be:	8840      	ldrh	r0, [r0, #2]
   117c0:	f7ff ff64 	bl	1168c <hci_cmd_done>
	if (ncmd) {
   117c4:	b125      	cbz	r5, 117d0 <hci_cmd_status+0x24>
}
   117c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   117ca:	4802      	ldr	r0, [pc, #8]	; (117d4 <hci_cmd_status+0x28>)
   117cc:	f00e ba8e 	b.w	1fcec <z_impl_k_sem_give>
   117d0:	bd38      	pop	{r3, r4, r5, pc}
   117d2:	bf00      	nop
   117d4:	20008120 	.word	0x20008120

000117d8 <hci_cmd_complete>:
{
   117d8:	b538      	push	{r3, r4, r5, lr}
   117da:	2103      	movs	r1, #3
   117dc:	4604      	mov	r4, r0
   117de:	300c      	adds	r0, #12
   117e0:	f007 fe2a 	bl	19438 <net_buf_simple_pull_mem>
	status = buf->data[0];
   117e4:	68e3      	ldr	r3, [r4, #12]
	ncmd = evt->ncmd;
   117e6:	7805      	ldrb	r5, [r0, #0]
	hci_cmd_done(opcode, status, buf);
   117e8:	4622      	mov	r2, r4
   117ea:	7819      	ldrb	r1, [r3, #0]
   117ec:	f8b0 0001 	ldrh.w	r0, [r0, #1]
   117f0:	f7ff ff4c 	bl	1168c <hci_cmd_done>
	if (ncmd) {
   117f4:	b125      	cbz	r5, 11800 <hci_cmd_complete+0x28>
}
   117f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   117fa:	4802      	ldr	r0, [pc, #8]	; (11804 <hci_cmd_complete+0x2c>)
   117fc:	f00e ba76 	b.w	1fcec <z_impl_k_sem_give>
   11800:	bd38      	pop	{r3, r4, r5, pc}
   11802:	bf00      	nop
   11804:	20008120 	.word	0x20008120

00011808 <hci_num_completed_packets>:
{
   11808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	for (i = 0; i < evt->num_handles; i++) {
   1180c:	2500      	movs	r5, #0
			tx->pending_no_cb = 0U;
   1180e:	46a8      	mov	r8, r5
	struct bt_hci_evt_num_completed_packets *evt = (void *)buf->data;
   11810:	68c7      	ldr	r7, [r0, #12]
				LOG_ERR("packets count mismatch");
   11812:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 118fc <hci_num_completed_packets+0xf4>
	for (i = 0; i < evt->num_handles; i++) {
   11816:	783b      	ldrb	r3, [r7, #0]
   11818:	429d      	cmp	r5, r3
   1181a:	db02      	blt.n	11822 <hci_num_completed_packets+0x1a>
}
   1181c:	b004      	add	sp, #16
   1181e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		handle = sys_le16_to_cpu(evt->h[i].handle);
   11822:	eb07 0385 	add.w	r3, r7, r5, lsl #2
   11826:	f8b3 a001 	ldrh.w	sl, [r3, #1]
		count = sys_le16_to_cpu(evt->h[i].count);
   1182a:	f8b3 6003 	ldrh.w	r6, [r3, #3]
		conn = bt_conn_lookup_handle(handle);
   1182e:	4650      	mov	r0, sl
   11830:	f002 fc14 	bl	1405c <bt_conn_lookup_handle>
		if (!conn) {
   11834:	4604      	mov	r4, r0
   11836:	b1d8      	cbz	r0, 11870 <hci_num_completed_packets+0x68>
			k_work_submit(&conn->tx_complete_work);
   11838:	f100 0a28 	add.w	sl, r0, #40	; 0x28
		while (count--) {
   1183c:	2e00      	cmp	r6, #0
   1183e:	d032      	beq.n	118a6 <hci_num_completed_packets+0x9e>
	__asm__ volatile(
   11840:	f04f 0320 	mov.w	r3, #32
   11844:	f3ef 8211 	mrs	r2, BASEPRI
   11848:	f383 8812 	msr	BASEPRI_MAX, r3
   1184c:	f3bf 8f6f 	isb	sy
			if (conn->pending_no_cb) {
   11850:	69e3      	ldr	r3, [r4, #28]
   11852:	b1d3      	cbz	r3, 1188a <hci_num_completed_packets+0x82>
				conn->pending_no_cb--;
   11854:	3b01      	subs	r3, #1
   11856:	61e3      	str	r3, [r4, #28]
	__asm__ volatile(
   11858:	f382 8811 	msr	BASEPRI, r2
   1185c:	f3bf 8f6f 	isb	sy
			k_sem_give(bt_conn_get_pkts(conn));
   11860:	4620      	mov	r0, r4
   11862:	f002 f9f3 	bl	13c4c <bt_conn_get_pkts>
   11866:	3e01      	subs	r6, #1
   11868:	f00e fa40 	bl	1fcec <z_impl_k_sem_give>
   1186c:	b2b6      	uxth	r6, r6
   1186e:	e7e5      	b.n	1183c <hci_num_completed_packets+0x34>
			LOG_ERR("No connection for handle %u", handle);
   11870:	4b23      	ldr	r3, [pc, #140]	; (11900 <hci_num_completed_packets+0xf8>)
   11872:	2201      	movs	r2, #1
   11874:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11878:	4922      	ldr	r1, [pc, #136]	; (11904 <hci_num_completed_packets+0xfc>)
   1187a:	4603      	mov	r3, r0
   1187c:	f8cd a00c 	str.w	sl, [sp, #12]
   11880:	9000      	str	r0, [sp, #0]
   11882:	f014 fb16 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < evt->num_handles; i++) {
   11886:	3501      	adds	r5, #1
   11888:	e7c5      	b.n	11816 <hci_num_completed_packets+0xe>
   1188a:	6963      	ldr	r3, [r4, #20]
 *
 * @return A pointer to the first node of the list (or NULL if empty)
 */
static inline sys_snode_t *sys_slist_get(sys_slist_t *list);

Z_GENLIST_GET(slist, snode)
   1188c:	b97b      	cbnz	r3, 118ae <hci_num_completed_packets+0xa6>
   1188e:	f382 8811 	msr	BASEPRI, r2
   11892:	f3bf 8f6f 	isb	sy
				LOG_ERR("packets count mismatch");
   11896:	2201      	movs	r2, #1
   11898:	4618      	mov	r0, r3
   1189a:	e9cd 3901 	strd	r3, r9, [sp, #4]
   1189e:	4919      	ldr	r1, [pc, #100]	; (11904 <hci_num_completed_packets+0xfc>)
   118a0:	9300      	str	r3, [sp, #0]
   118a2:	f014 fb06 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   118a6:	4620      	mov	r0, r4
   118a8:	f002 fba8 	bl	13ffc <bt_conn_unref>
   118ac:	e7eb      	b.n	11886 <hci_num_completed_packets+0x7e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   118ae:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   118b0:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   118b2:	4283      	cmp	r3, r0
	list->head = node;
   118b4:	6161      	str	r1, [r4, #20]
	list->tail = node;
   118b6:	bf08      	it	eq
   118b8:	61a1      	streq	r1, [r4, #24]
   118ba:	f382 8811 	msr	BASEPRI, r2
   118be:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   118c2:	f04f 0220 	mov.w	r2, #32
   118c6:	f3ef 8111 	mrs	r1, BASEPRI
   118ca:	f382 8812 	msr	BASEPRI_MAX, r2
   118ce:	f3bf 8f6f 	isb	sy
			conn->pending_no_cb = tx->pending_no_cb;
   118d2:	68da      	ldr	r2, [r3, #12]
   118d4:	61e2      	str	r2, [r4, #28]
			tx->pending_no_cb = 0U;
   118d6:	f8c3 800c 	str.w	r8, [r3, #12]
	parent->next = child;
   118da:	f8c3 8000 	str.w	r8, [r3]
	return list->tail;
   118de:	6a62      	ldr	r2, [r4, #36]	; 0x24
Z_GENLIST_APPEND(slist, snode)
   118e0:	b94a      	cbnz	r2, 118f6 <hci_num_completed_packets+0xee>
	list->head = node;
   118e2:	e9c4 3308 	strd	r3, r3, [r4, #32]
	__asm__ volatile(
   118e6:	f381 8811 	msr	BASEPRI, r1
   118ea:	f3bf 8f6f 	isb	sy
			k_work_submit(&conn->tx_complete_work);
   118ee:	4650      	mov	r0, sl
   118f0:	f00e fd6a 	bl	203c8 <k_work_submit>
   118f4:	e7b4      	b.n	11860 <hci_num_completed_packets+0x58>
	parent->next = child;
   118f6:	6013      	str	r3, [r2, #0]
	list->tail = node;
   118f8:	6263      	str	r3, [r4, #36]	; 0x24
}
   118fa:	e7f4      	b.n	118e6 <hci_num_completed_packets+0xde>
   118fc:	0002d7a8 	.word	0x0002d7a8
   11900:	0002d78c 	.word	0x0002d78c
   11904:	0002a5a8 	.word	0x0002a5a8

00011908 <le_conn_update_complete>:
{
   11908:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_update_complete *evt = (void *)buf->data;
   1190a:	68c5      	ldr	r5, [r0, #12]
{
   1190c:	b086      	sub	sp, #24
	handle = sys_le16_to_cpu(evt->handle);
   1190e:	f8b5 6001 	ldrh.w	r6, [r5, #1]
	conn = bt_conn_lookup_handle(handle);
   11912:	4630      	mov	r0, r6
   11914:	f002 fba2 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   11918:	4604      	mov	r4, r0
   1191a:	b958      	cbnz	r0, 11934 <le_conn_update_complete+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   1191c:	4b2b      	ldr	r3, [pc, #172]	; (119cc <le_conn_update_complete+0xc4>)
   1191e:	2201      	movs	r2, #1
   11920:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11924:	492a      	ldr	r1, [pc, #168]	; (119d0 <le_conn_update_complete+0xc8>)
   11926:	4603      	mov	r3, r0
   11928:	9603      	str	r6, [sp, #12]
   1192a:	9000      	str	r0, [sp, #0]
   1192c:	f014 fac1 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11930:	b006      	add	sp, #24
   11932:	bd70      	pop	{r4, r5, r6, pc}
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   11934:	782b      	ldrb	r3, [r5, #0]
	    !atomic_test_and_set_bit(conn->flags,
   11936:	1d06      	adds	r6, r0, #4
	if (evt->status == BT_HCI_ERR_UNSUPP_REMOTE_FEATURE &&
   11938:	2b1a      	cmp	r3, #26
   1193a:	d119      	bne.n	11970 <le_conn_update_complete+0x68>
   1193c:	78c3      	ldrb	r3, [r0, #3]
   1193e:	2b01      	cmp	r3, #1
   11940:	d12a      	bne.n	11998 <le_conn_update_complete+0x90>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   11942:	f44f 6180 	mov.w	r1, #1024	; 0x400
   11946:	4630      	mov	r0, r6
   11948:	f014 fa9c 	bl	25e84 <atomic_or>
	    conn->role == BT_HCI_ROLE_PERIPHERAL &&
   1194c:	0542      	lsls	r2, r0, #21
   1194e:	d40f      	bmi.n	11970 <le_conn_update_complete+0x68>
		param.interval_min = conn->le.interval_min;
   11950:	f8d4 30a8 	ldr.w	r3, [r4, #168]	; 0xa8
		bt_l2cap_update_conn_param(conn, &param);
   11954:	4620      	mov	r0, r4
		param.interval_min = conn->le.interval_min;
   11956:	9304      	str	r3, [sp, #16]
		param.latency = conn->le.pending_latency;
   11958:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
		bt_l2cap_update_conn_param(conn, &param);
   1195c:	a904      	add	r1, sp, #16
		param.latency = conn->le.pending_latency;
   1195e:	9305      	str	r3, [sp, #20]
		bt_l2cap_update_conn_param(conn, &param);
   11960:	f003 f98a 	bl	14c78 <bt_l2cap_update_conn_param>
	bt_conn_unref(conn);
   11964:	4620      	mov	r0, r4
}
   11966:	b006      	add	sp, #24
   11968:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   1196c:	f002 bb46 	b.w	13ffc <bt_conn_unref>
		if (!evt->status) {
   11970:	782b      	ldrb	r3, [r5, #0]
   11972:	b98b      	cbnz	r3, 11998 <le_conn_update_complete+0x90>
			conn->le.interval = sys_le16_to_cpu(evt->interval);
   11974:	f8b5 3003 	ldrh.w	r3, [r5, #3]
   11978:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
			conn->le.latency = sys_le16_to_cpu(evt->latency);
   1197c:	f8b5 3005 	ldrh.w	r3, [r5, #5]
   11980:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
			conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   11984:	f8b5 3007 	ldrh.w	r3, [r5, #7]
   11988:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1198c:	f46f 7180 	mvn.w	r1, #256	; 0x100
   11990:	4630      	mov	r0, r6
   11992:	f014 fa9d 	bl	25ed0 <atomic_and.isra.0>
}
   11996:	e014      	b.n	119c2 <le_conn_update_complete+0xba>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   11998:	e8d6 3faf 	lda	r3, [r6]
		} else if (atomic_test_bit(conn->flags,
   1199c:	05db      	lsls	r3, r3, #23
   1199e:	d5f5      	bpl.n	1198c <le_conn_update_complete+0x84>
					   BT_CONN_PERIPHERAL_PARAM_AUTO_UPDATE) &&
   119a0:	782b      	ldrb	r3, [r5, #0]
   119a2:	2b20      	cmp	r3, #32
   119a4:	d1f2      	bne.n	1198c <le_conn_update_complete+0x84>
			   conn->le.conn_param_retry_countdown) {
   119a6:	f894 30b4 	ldrb.w	r3, [r4, #180]	; 0xb4
			   evt->status == BT_HCI_ERR_UNSUPP_LL_PARAM_VAL &&
   119aa:	2b00      	cmp	r3, #0
   119ac:	d0ee      	beq.n	1198c <le_conn_update_complete+0x84>
			conn->le.conn_param_retry_countdown--;
   119ae:	3b01      	subs	r3, #1
   119b0:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   119b4:	f44f 3220 	mov.w	r2, #163840	; 0x28000
   119b8:	2300      	movs	r3, #0
   119ba:	f104 0060 	add.w	r0, r4, #96	; 0x60
   119be:	f00e febb 	bl	20738 <k_work_schedule>
		notify_le_param_updated(conn);
   119c2:	4620      	mov	r0, r4
   119c4:	f002 fc9a 	bl	142fc <notify_le_param_updated>
   119c8:	e7cc      	b.n	11964 <le_conn_update_complete+0x5c>
   119ca:	bf00      	nop
   119cc:	0002d5c1 	.word	0x0002d5c1
   119d0:	0002a5a8 	.word	0x0002a5a8

000119d4 <bt_hci_cmd_state_set_init>:
{
   119d4:	b510      	push	{r4, lr}
	state->bit = bit;
   119d6:	e9c1 2300 	strd	r2, r3, [r1]
	state->val = val;
   119da:	f89d 3008 	ldrb.w	r3, [sp, #8]
{
   119de:	460c      	mov	r4, r1
	state->val = val;
   119e0:	720b      	strb	r3, [r1, #8]
	cmd(buf)->state = state;
   119e2:	f007 f9f3 	bl	18dcc <net_buf_id>
   119e6:	220c      	movs	r2, #12
   119e8:	4b02      	ldr	r3, [pc, #8]	; (119f4 <bt_hci_cmd_state_set_init+0x20>)
   119ea:	fb02 3300 	mla	r3, r2, r0, r3
   119ee:	605c      	str	r4, [r3, #4]
}
   119f0:	bd10      	pop	{r4, pc}
   119f2:	bf00      	nop
   119f4:	20020f34 	.word	0x20020f34

000119f8 <bt_hci_cmd_create>:
{
   119f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return net_buf_alloc_fixed(pool, timeout);
   119fc:	f04f 32ff 	mov.w	r2, #4294967295
   11a00:	4606      	mov	r6, r0
   11a02:	f04f 33ff 	mov.w	r3, #4294967295
   11a06:	481e      	ldr	r0, [pc, #120]	; (11a80 <bt_hci_cmd_create+0x88>)
   11a08:	460f      	mov	r7, r1
   11a0a:	f016 f8a0 	bl	27b4e <net_buf_alloc_fixed>
	__ASSERT_NO_MSG(buf);
   11a0e:	4604      	mov	r4, r0
   11a10:	b958      	cbnz	r0, 11a2a <bt_hci_cmd_create+0x32>
   11a12:	491c      	ldr	r1, [pc, #112]	; (11a84 <bt_hci_cmd_create+0x8c>)
   11a14:	481c      	ldr	r0, [pc, #112]	; (11a88 <bt_hci_cmd_create+0x90>)
   11a16:	f240 1301 	movw	r3, #257	; 0x101
   11a1a:	4a1c      	ldr	r2, [pc, #112]	; (11a8c <bt_hci_cmd_create+0x94>)
   11a1c:	f013 f8cb 	bl	24bb6 <assert_print>
   11a20:	f240 1101 	movw	r1, #257	; 0x101
   11a24:	4819      	ldr	r0, [pc, #100]	; (11a8c <bt_hci_cmd_create+0x94>)
   11a26:	f013 f8bf 	bl	24ba8 <assert_post_action>
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   11a2a:	f04f 0800 	mov.w	r8, #0
	net_buf_simple_reserve(&buf->b, reserve);
   11a2e:	f100 0a0c 	add.w	sl, r0, #12
   11a32:	2101      	movs	r1, #1
   11a34:	4650      	mov	r0, sl
   11a36:	f007 fae9 	bl	1900c <net_buf_simple_reserve>
	cmd(buf)->opcode = opcode;
   11a3a:	4620      	mov	r0, r4
   11a3c:	f884 8018 	strb.w	r8, [r4, #24]
   11a40:	f007 f9c4 	bl	18dcc <net_buf_id>
   11a44:	f04f 090c 	mov.w	r9, #12
   11a48:	4d11      	ldr	r5, [pc, #68]	; (11a90 <bt_hci_cmd_create+0x98>)
   11a4a:	fb09 5000 	mla	r0, r9, r0, r5
   11a4e:	8046      	strh	r6, [r0, #2]
	cmd(buf)->sync = NULL;
   11a50:	4620      	mov	r0, r4
   11a52:	f007 f9bb 	bl	18dcc <net_buf_id>
   11a56:	fb09 5000 	mla	r0, r9, r0, r5
   11a5a:	f8c0 8008 	str.w	r8, [r0, #8]
	cmd(buf)->state = NULL;
   11a5e:	4620      	mov	r0, r4
   11a60:	f007 f9b4 	bl	18dcc <net_buf_id>
   11a64:	fb09 5500 	mla	r5, r9, r0, r5
	return net_buf_simple_add(&buf->b, len);
   11a68:	2103      	movs	r1, #3
   11a6a:	4650      	mov	r0, sl
   11a6c:	f8c5 8004 	str.w	r8, [r5, #4]
   11a70:	f007 fd00 	bl	19474 <net_buf_simple_add>
	hdr->opcode = sys_cpu_to_le16(opcode);
   11a74:	8006      	strh	r6, [r0, #0]
	hdr->param_len = param_len;
   11a76:	7087      	strb	r7, [r0, #2]
}
   11a78:	4620      	mov	r0, r4
   11a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   11a7e:	bf00      	nop
   11a80:	20008cec 	.word	0x20008cec
   11a84:	0002f189 	.word	0x0002f189
   11a88:	0002b549 	.word	0x0002b549
   11a8c:	0002d64f 	.word	0x0002d64f
   11a90:	20020f34 	.word	0x20020f34

00011a94 <bt_hci_cmd_send_sync>:
{
   11a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11a98:	4607      	mov	r7, r0
   11a9a:	4615      	mov	r5, r2
	if (!buf) {
   11a9c:	460c      	mov	r4, r1
{
   11a9e:	b08c      	sub	sp, #48	; 0x30
	if (!buf) {
   11aa0:	b921      	cbnz	r1, 11aac <bt_hci_cmd_send_sync+0x18>
		buf = bt_hci_cmd_create(opcode, 0);
   11aa2:	f7ff ffa9 	bl	119f8 <bt_hci_cmd_create>
		if (!buf) {
   11aa6:	4604      	mov	r4, r0
   11aa8:	2800      	cmp	r0, #0
   11aaa:	d056      	beq.n	11b5a <bt_hci_cmd_send_sync+0xc6>
	return z_impl_k_sem_init(sem, initial_count, limit);
   11aac:	ae06      	add	r6, sp, #24
   11aae:	2201      	movs	r2, #1
   11ab0:	2100      	movs	r1, #0
   11ab2:	4630      	mov	r0, r6
   11ab4:	f017 fc31 	bl	2931a <z_impl_k_sem_init>
	cmd(buf)->sync = &sync_sem;
   11ab8:	4620      	mov	r0, r4
   11aba:	f007 f987 	bl	18dcc <net_buf_id>
   11abe:	230c      	movs	r3, #12
   11ac0:	f8df 809c 	ldr.w	r8, [pc, #156]	; 11b60 <bt_hci_cmd_send_sync+0xcc>
   11ac4:	fb03 8000 	mla	r0, r3, r0, r8
   11ac8:	6086      	str	r6, [r0, #8]
	net_buf_put(&bt_dev.cmd_tx_queue, net_buf_ref(buf));
   11aca:	4620      	mov	r0, r4
   11acc:	f007 fbf4 	bl	192b8 <net_buf_ref>
   11ad0:	4601      	mov	r1, r0
   11ad2:	4824      	ldr	r0, [pc, #144]	; (11b64 <bt_hci_cmd_send_sync+0xd0>)
   11ad4:	f007 fb86 	bl	191e4 <net_buf_put>
	return z_impl_k_sem_take(sem, timeout);
   11ad8:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
   11adc:	4630      	mov	r0, r6
   11ade:	2300      	movs	r3, #0
   11ae0:	f00e f948 	bl	1fd74 <z_impl_k_sem_take>
	BT_ASSERT_MSG(err == 0, "k_sem_take failed with err %d", err);
   11ae4:	4606      	mov	r6, r0
   11ae6:	b180      	cbz	r0, 11b0a <bt_hci_cmd_send_sync+0x76>
   11ae8:	f240 1349 	movw	r3, #329	; 0x149
   11aec:	4a1e      	ldr	r2, [pc, #120]	; (11b68 <bt_hci_cmd_send_sync+0xd4>)
   11aee:	491f      	ldr	r1, [pc, #124]	; (11b6c <bt_hci_cmd_send_sync+0xd8>)
   11af0:	481f      	ldr	r0, [pc, #124]	; (11b70 <bt_hci_cmd_send_sync+0xdc>)
   11af2:	f013 f860 	bl	24bb6 <assert_print>
   11af6:	4631      	mov	r1, r6
   11af8:	481e      	ldr	r0, [pc, #120]	; (11b74 <bt_hci_cmd_send_sync+0xe0>)
   11afa:	f013 f85c 	bl	24bb6 <assert_print>
   11afe:	4040      	eors	r0, r0
   11b00:	f380 8811 	msr	BASEPRI, r0
   11b04:	f04f 0003 	mov.w	r0, #3
   11b08:	df02      	svc	2
	status = cmd(buf)->status;
   11b0a:	4620      	mov	r0, r4
   11b0c:	f007 f95e 	bl	18dcc <net_buf_id>
   11b10:	230c      	movs	r3, #12
   11b12:	4358      	muls	r0, r3
   11b14:	f818 6000 	ldrb.w	r6, [r8, r0]
	if (status) {
   11b18:	b1be      	cbz	r6, 11b4a <bt_hci_cmd_send_sync+0xb6>
		LOG_WRN("opcode 0x%04x status 0x%02x", opcode, status);
   11b1a:	4b17      	ldr	r3, [pc, #92]	; (11b78 <bt_hci_cmd_send_sync+0xe4>)
   11b1c:	2202      	movs	r2, #2
   11b1e:	9302      	str	r3, [sp, #8]
   11b20:	2300      	movs	r3, #0
   11b22:	4916      	ldr	r1, [pc, #88]	; (11b7c <bt_hci_cmd_send_sync+0xe8>)
   11b24:	4618      	mov	r0, r3
   11b26:	e9cd 3300 	strd	r3, r3, [sp]
   11b2a:	e9cd 7603 	strd	r7, r6, [sp, #12]
   11b2e:	f014 f9c0 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   11b32:	4620      	mov	r0, r4
   11b34:	f007 fb7c 	bl	19230 <net_buf_unref>
			return -ECONNREFUSED;
   11b38:	2e09      	cmp	r6, #9
   11b3a:	bf14      	ite	ne
   11b3c:	f06f 0004 	mvnne.w	r0, #4
   11b40:	f06f 006e 	mvneq.w	r0, #110	; 0x6e
}
   11b44:	b00c      	add	sp, #48	; 0x30
   11b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (rsp) {
   11b4a:	b115      	cbz	r5, 11b52 <bt_hci_cmd_send_sync+0xbe>
		*rsp = buf;
   11b4c:	602c      	str	r4, [r5, #0]
	return 0;
   11b4e:	2000      	movs	r0, #0
   11b50:	e7f8      	b.n	11b44 <bt_hci_cmd_send_sync+0xb0>
		net_buf_unref(buf);
   11b52:	4620      	mov	r0, r4
   11b54:	f007 fb6c 	bl	19230 <net_buf_unref>
   11b58:	e7f9      	b.n	11b4e <bt_hci_cmd_send_sync+0xba>
			return -ENOBUFS;
   11b5a:	f06f 0068 	mvn.w	r0, #104	; 0x68
   11b5e:	e7f1      	b.n	11b44 <bt_hci_cmd_send_sync+0xb0>
   11b60:	20020f34 	.word	0x20020f34
   11b64:	20008144 	.word	0x20008144
   11b68:	0002d64f 	.word	0x0002d64f
   11b6c:	0002c4b7 	.word	0x0002c4b7
   11b70:	0002b549 	.word	0x0002b549
   11b74:	0002d7bf 	.word	0x0002d7bf
   11b78:	0002d7df 	.word	0x0002d7df
   11b7c:	0002a5a8 	.word	0x0002a5a8

00011b80 <hci_le_read_max_data_len>:
{
   11b80:	b570      	push	{r4, r5, r6, lr}
   11b82:	b086      	sub	sp, #24
   11b84:	4606      	mov	r6, r0
   11b86:	460d      	mov	r5, r1
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_MAX_DATA_LEN, NULL, &rsp);
   11b88:	f242 002f 	movw	r0, #8239	; 0x202f
   11b8c:	2100      	movs	r1, #0
   11b8e:	aa05      	add	r2, sp, #20
   11b90:	f7ff ff80 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   11b94:	4604      	mov	r4, r0
   11b96:	b160      	cbz	r0, 11bb2 <hci_le_read_max_data_len+0x32>
		LOG_ERR("Failed to read DLE max data len");
   11b98:	4b0b      	ldr	r3, [pc, #44]	; (11bc8 <hci_le_read_max_data_len+0x48>)
   11b9a:	2201      	movs	r2, #1
   11b9c:	9302      	str	r3, [sp, #8]
   11b9e:	2300      	movs	r3, #0
   11ba0:	490a      	ldr	r1, [pc, #40]	; (11bcc <hci_le_read_max_data_len+0x4c>)
   11ba2:	4618      	mov	r0, r3
   11ba4:	e9cd 3300 	strd	r3, r3, [sp]
   11ba8:	f014 f983 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11bac:	4620      	mov	r0, r4
   11bae:	b006      	add	sp, #24
   11bb0:	bd70      	pop	{r4, r5, r6, pc}
	rp = (void *)rsp->data;
   11bb2:	9805      	ldr	r0, [sp, #20]
   11bb4:	68c3      	ldr	r3, [r0, #12]
	*tx_octets = sys_le16_to_cpu(rp->max_tx_octets);
   11bb6:	f8b3 2001 	ldrh.w	r2, [r3, #1]
   11bba:	8032      	strh	r2, [r6, #0]
	*tx_time = sys_le16_to_cpu(rp->max_tx_time);
   11bbc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
   11bc0:	802b      	strh	r3, [r5, #0]
	net_buf_unref(rsp);
   11bc2:	f007 fb35 	bl	19230 <net_buf_unref>
	return 0;
   11bc6:	e7f1      	b.n	11bac <hci_le_read_max_data_len+0x2c>
   11bc8:	0002d7fb 	.word	0x0002d7fb
   11bcc:	0002a5a8 	.word	0x0002a5a8

00011bd0 <bt_hci_le_rand>:
{
   11bd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11bd2:	4b14      	ldr	r3, [pc, #80]	; (11c24 <bt_hci_le_rand+0x54>)
{
   11bd4:	4605      	mov	r5, r0
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11bd6:	f993 3093 	ldrsb.w	r3, [r3, #147]	; 0x93
{
   11bda:	460c      	mov	r4, r1
	if (!BT_CMD_TEST(bt_dev.supported_commands, 27, 7)) {
   11bdc:	2b00      	cmp	r3, #0
   11bde:	da1d      	bge.n	11c1c <bt_hci_le_rand+0x4c>
	while (len > 0) {
   11be0:	b914      	cbnz	r4, 11be8 <bt_hci_le_rand+0x18>
	return 0;
   11be2:	4620      	mov	r0, r4
}
   11be4:	b003      	add	sp, #12
   11be6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		count = MIN(len, sizeof(rp->rand));
   11be8:	2c08      	cmp	r4, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11bea:	f04f 0100 	mov.w	r1, #0
   11bee:	f242 0018 	movw	r0, #8216	; 0x2018
   11bf2:	aa01      	add	r2, sp, #4
		count = MIN(len, sizeof(rp->rand));
   11bf4:	4626      	mov	r6, r4
   11bf6:	bf28      	it	cs
   11bf8:	2608      	movcs	r6, #8
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_RAND, NULL, &rsp);
   11bfa:	f7ff ff4b 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
   11bfe:	2800      	cmp	r0, #0
   11c00:	d1f0      	bne.n	11be4 <bt_hci_le_rand+0x14>
		rp = (void *)rsp->data;
   11c02:	9f01      	ldr	r7, [sp, #4]
   11c04:	4632      	mov	r2, r6
   11c06:	68f9      	ldr	r1, [r7, #12]
   11c08:	4628      	mov	r0, r5
   11c0a:	3101      	adds	r1, #1
   11c0c:	f017 fd39 	bl	29682 <memcpy>
		net_buf_unref(rsp);
   11c10:	4638      	mov	r0, r7
   11c12:	f007 fb0d 	bl	19230 <net_buf_unref>
		buffer = (uint8_t *)buffer + count;
   11c16:	4435      	add	r5, r6
		len -= count;
   11c18:	1ba4      	subs	r4, r4, r6
   11c1a:	e7e1      	b.n	11be0 <bt_hci_le_rand+0x10>
		return -ENOTSUP;
   11c1c:	f06f 0085 	mvn.w	r0, #133	; 0x85
   11c20:	e7e0      	b.n	11be4 <bt_hci_le_rand+0x14>
   11c22:	bf00      	nop
   11c24:	20008000 	.word	0x20008000

00011c28 <bt_hci_le_enh_conn_complete>:
{
   11c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11c2c:	f8b0 8001 	ldrh.w	r8, [r0, #1]
   11c30:	2700      	movs	r7, #0
	handle |= ~BT_ACL_HANDLE_MASK;
   11c32:	ea6f 5308 	mvn.w	r3, r8, lsl #20
   11c36:	ea6f 5313 	mvn.w	r3, r3, lsr #20
{
   11c3a:	4605      	mov	r5, r0
		if (disconnected_handles[i] == handle) {
   11c3c:	4a9f      	ldr	r2, [pc, #636]	; (11ebc <bt_hci_le_enh_conn_complete+0x294>)
   11c3e:	b29b      	uxth	r3, r3
   11c40:	8811      	ldrh	r1, [r2, #0]
{
   11c42:	b08a      	sub	sp, #40	; 0x28
		if (disconnected_handles[i] == handle) {
   11c44:	4299      	cmp	r1, r3
			disconnected_handles[i] = 0;
   11c46:	bf04      	itt	eq
   11c48:	8017      	strheq	r7, [r2, #0]
			return true;
   11c4a:	2701      	moveq	r7, #1
	bt_id_pending_keys_update();
   11c4c:	f000 fe96 	bl	1297c <bt_id_pending_keys_update>
	if (evt->status) {
   11c50:	782e      	ldrb	r6, [r5, #0]
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11c52:	fa1f f988 	uxth.w	r9, r8
	if (evt->status) {
   11c56:	b37e      	cbz	r6, 11cb8 <bt_hci_le_enh_conn_complete+0x90>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11c58:	2e3c      	cmp	r6, #60	; 0x3c
   11c5a:	d121      	bne.n	11ca0 <bt_hci_le_enh_conn_complete+0x78>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11c5c:	f001 fada 	bl	13214 <bt_le_adv_lookup_legacy>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   11c60:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11c64:	3010      	adds	r0, #16
   11c66:	f014 f933 	bl	25ed0 <atomic_and.isra.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11c6a:	2000      	movs	r0, #0
   11c6c:	f7ff fb02 	bl	11274 <find_pending_connect.part.0>
		if (!conn) {
   11c70:	4604      	mov	r4, r0
   11c72:	b958      	cbnz	r0, 11c8c <bt_hci_le_enh_conn_complete+0x64>
			LOG_ERR("No pending peripheral connection");
   11c74:	4b92      	ldr	r3, [pc, #584]	; (11ec0 <bt_hci_le_enh_conn_complete+0x298>)
   11c76:	2201      	movs	r2, #1
   11c78:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11c7c:	4991      	ldr	r1, [pc, #580]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11c7e:	4603      	mov	r3, r0
   11c80:	9000      	str	r0, [sp, #0]
   11c82:	f014 f916 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11c86:	b00a      	add	sp, #40	; 0x28
   11c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		conn->err = BT_HCI_ERR_ADV_TIMEOUT;
   11c8c:	7306      	strb	r6, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   11c8e:	2100      	movs	r1, #0
   11c90:	f002 f9ec 	bl	1406c <bt_conn_set_state>
		bt_conn_unref(conn);
   11c94:	4620      	mov	r0, r4
}
   11c96:	b00a      	add	sp, #40	; 0x28
   11c98:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		bt_conn_unref(conn);
   11c9c:	f002 b9ae 	b.w	13ffc <bt_conn_unref>
		LOG_WRN("Unexpected status 0x%02x", evt->status);
   11ca0:	4b89      	ldr	r3, [pc, #548]	; (11ec8 <bt_hci_le_enh_conn_complete+0x2a0>)
   11ca2:	2202      	movs	r2, #2
   11ca4:	9302      	str	r3, [sp, #8]
   11ca6:	2300      	movs	r3, #0
   11ca8:	4986      	ldr	r1, [pc, #536]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11caa:	4618      	mov	r0, r3
   11cac:	e9cd 3300 	strd	r3, r3, [sp]
   11cb0:	9603      	str	r6, [sp, #12]
   11cb2:	f014 f8fe 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return;
   11cb6:	e7e6      	b.n	11c86 <bt_hci_le_enh_conn_complete+0x5e>
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11cb8:	792b      	ldrb	r3, [r5, #4]
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11cba:	f105 0a04 	add.w	sl, r5, #4
	if (evt->peer_addr.type == BT_ADDR_LE_PUBLIC_ID ||
   11cbe:	3b02      	subs	r3, #2
   11cc0:	2b01      	cmp	r3, #1
   11cc2:	d827      	bhi.n	11d14 <bt_hci_le_enh_conn_complete+0xec>
		bt_addr_le_copy(&id_addr, &evt->peer_addr);
   11cc4:	4651      	mov	r1, sl
   11cc6:	a808      	add	r0, sp, #32
   11cc8:	f014 f8ec 	bl	25ea4 <bt_addr_le_copy>
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11ccc:	f89d 3020 	ldrb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11cd0:	f105 0111 	add.w	r1, r5, #17
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11cd4:	3b02      	subs	r3, #2
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11cd6:	f10d 0019 	add.w	r0, sp, #25
		id_addr.type -= BT_ADDR_LE_PUBLIC_ID;
   11cda:	f88d 3020 	strb.w	r3, [sp, #32]
		bt_addr_copy(&peer_addr.a, &evt->peer_rpa);
   11cde:	f014 f8dc 	bl	25e9a <bt_addr_copy>
		peer_addr.type = BT_ADDR_LE_RANDOM;
   11ce2:	2301      	movs	r3, #1
   11ce4:	f88d 3018 	strb.w	r3, [sp, #24]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && role == BT_HCI_ROLE_PERIPHERAL) {
   11ce8:	78eb      	ldrb	r3, [r5, #3]
   11cea:	2b01      	cmp	r3, #1
   11cec:	d025      	beq.n	11d3a <bt_hci_le_enh_conn_complete+0x112>
		LOG_ERR("No pending conn for peer %s", bt_addr_le_str(&evt->peer_addr));
   11cee:	4650      	mov	r0, sl
   11cf0:	f7ff f98c 	bl	1100c <bt_addr_le_str>
   11cf4:	4b75      	ldr	r3, [pc, #468]	; (11ecc <bt_hci_le_enh_conn_complete+0x2a4>)
   11cf6:	9003      	str	r0, [sp, #12]
   11cf8:	9302      	str	r3, [sp, #8]
   11cfa:	2300      	movs	r3, #0
   11cfc:	2201      	movs	r2, #1
   11cfe:	4618      	mov	r0, r3
   11d00:	e9cd 3300 	strd	r3, r3, [sp]
   11d04:	496f      	ldr	r1, [pc, #444]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11d06:	f014 f8d4 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		bt_hci_disconnect(handle, BT_HCI_ERR_UNSPECIFIED);
   11d0a:	211f      	movs	r1, #31
   11d0c:	4648      	mov	r0, r9
   11d0e:	f014 f8f7 	bl	25f00 <bt_hci_disconnect>
		return;
   11d12:	e7b8      	b.n	11c86 <bt_hci_le_enh_conn_complete+0x5e>
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11d14:	78eb      	ldrb	r3, [r5, #3]
		bt_addr_le_copy(&id_addr,
   11d16:	4651      	mov	r1, sl
		uint8_t id = evt->role == BT_HCI_ROLE_PERIPHERAL ? bt_dev.adv_conn_id :
   11d18:	2b01      	cmp	r3, #1
   11d1a:	bf04      	itt	eq
   11d1c:	4b6c      	ldreq	r3, [pc, #432]	; (11ed0 <bt_hci_le_enh_conn_complete+0x2a8>)
   11d1e:	f893 6067 	ldrbeq.w	r6, [r3, #103]	; 0x67
		bt_addr_le_copy(&id_addr,
   11d22:	4630      	mov	r0, r6
   11d24:	f014 fa19 	bl	2615a <bt_lookup_id_addr>
   11d28:	4601      	mov	r1, r0
   11d2a:	a808      	add	r0, sp, #32
   11d2c:	f014 f8ba 	bl	25ea4 <bt_addr_le_copy>
		bt_addr_le_copy(&peer_addr, &evt->peer_addr);
   11d30:	4651      	mov	r1, sl
   11d32:	a806      	add	r0, sp, #24
   11d34:	f014 f8b6 	bl	25ea4 <bt_addr_le_copy>
   11d38:	e7d6      	b.n	11ce8 <bt_hci_le_enh_conn_complete+0xc0>
   11d3a:	a808      	add	r0, sp, #32
   11d3c:	f7ff fa9a 	bl	11274 <find_pending_connect.part.0>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11d40:	78eb      	ldrb	r3, [r5, #3]
   11d42:	4604      	mov	r4, r0
   11d44:	2b01      	cmp	r3, #1
   11d46:	d10a      	bne.n	11d5e <bt_hci_le_enh_conn_complete+0x136>
		struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11d48:	f001 fa64 	bl	13214 <bt_le_adv_lookup_legacy>
   11d4c:	4606      	mov	r6, r0
   11d4e:	f06f 0180 	mvn.w	r1, #128	; 0x80
   11d52:	3010      	adds	r0, #16
   11d54:	f014 f8bc 	bl	25ed0 <atomic_and.isra.0>
		(void)bt_le_lim_adv_cancel_timeout(adv);
   11d58:	4630      	mov	r0, r6
   11d5a:	f014 fb2c 	bl	263b6 <bt_le_lim_adv_cancel_timeout>
	if (!conn) {
   11d5e:	2c00      	cmp	r4, #0
   11d60:	d0c5      	beq.n	11cee <bt_hci_le_enh_conn_complete+0xc6>
	conn->handle = handle;
   11d62:	4620      	mov	r0, r4
	conn->err = 0U;
   11d64:	2200      	movs	r2, #0
	conn->handle = handle;
   11d66:	f820 8b90 	strh.w	r8, [r0], #144
	bt_addr_le_copy(&conn->le.dst, &id_addr);
   11d6a:	a908      	add	r1, sp, #32
   11d6c:	f014 f89a 	bl	25ea4 <bt_addr_le_copy>
	conn->le.interval = sys_le16_to_cpu(evt->interval);
   11d70:	f8b5 3017 	ldrh.w	r3, [r5, #23]
   11d74:	f8a4 30a6 	strh.w	r3, [r4, #166]	; 0xa6
	conn->le.latency = sys_le16_to_cpu(evt->latency);
   11d78:	f8b5 3019 	ldrh.w	r3, [r5, #25]
   11d7c:	f8a4 30ac 	strh.w	r3, [r4, #172]	; 0xac
	conn->le.timeout = sys_le16_to_cpu(evt->supv_timeout);
   11d80:	f8b5 301b 	ldrh.w	r3, [r5, #27]
   11d84:	f8a4 30ae 	strh.w	r3, [r4, #174]	; 0xae
	conn->role = evt->role;
   11d88:	78eb      	ldrb	r3, [r5, #3]
	conn->err = 0U;
   11d8a:	7322      	strb	r2, [r4, #12]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11d8c:	2b01      	cmp	r3, #1
	conn->role = evt->role;
   11d8e:	70e3      	strb	r3, [r4, #3]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   11d90:	d115      	bne.n	11dbe <bt_hci_le_enh_conn_complete+0x196>
		bt_addr_le_copy(&conn->le.init_addr, &peer_addr);
   11d92:	a906      	add	r1, sp, #24
   11d94:	f104 0097 	add.w	r0, r4, #151	; 0x97
   11d98:	f014 f884 	bl	25ea4 <bt_addr_le_copy>
			struct bt_le_ext_adv *adv = bt_le_adv_lookup_legacy();
   11d9c:	f001 fa3a 	bl	13214 <bt_le_adv_lookup_legacy>
						&bt_dev.id_addr[conn->id]);
   11da0:	7a21      	ldrb	r1, [r4, #8]
   11da2:	4a4b      	ldr	r2, [pc, #300]	; (11ed0 <bt_hci_le_enh_conn_complete+0x2a8>)
   11da4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
				bt_addr_le_copy(&conn->le.resp_addr,
   11da8:	4411      	add	r1, r2
   11daa:	f104 009e 	add.w	r0, r4, #158	; 0x9e
   11dae:	f014 f879 	bl	25ea4 <bt_addr_le_copy>
		if (BT_LE_STATES_PER_CONN_ADV(bt_dev.le.states)) {
   11db2:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
   11db6:	065d      	lsls	r5, r3, #25
   11db8:	d501      	bpl.n	11dbe <bt_hci_le_enh_conn_complete+0x196>
			bt_le_adv_resume();
   11dba:	f001 fbef 	bl	1359c <bt_le_adv_resume>
	bt_conn_set_state(conn, BT_CONN_CONNECTED);
   11dbe:	2107      	movs	r1, #7
   11dc0:	4620      	mov	r0, r4
   11dc2:	f002 f953 	bl	1406c <bt_conn_set_state>
	if (is_disconnected) {
   11dc6:	b11f      	cbz	r7, 11dd0 <bt_hci_le_enh_conn_complete+0x1a8>
		bt_conn_set_state(conn, BT_CONN_DISCONNECT_COMPLETE);
   11dc8:	2101      	movs	r1, #1
   11dca:	4620      	mov	r0, r4
   11dcc:	f002 f94e 	bl	1406c <bt_conn_set_state>
	bt_conn_connected(conn);
   11dd0:	4620      	mov	r0, r4
   11dd2:	f014 fba1 	bl	26518 <bt_conn_connected>
	if (conn->state != BT_CONN_CONNECTED) {
   11dd6:	7b63      	ldrb	r3, [r4, #13]
   11dd8:	2b07      	cmp	r3, #7
   11dda:	d167      	bne.n	11eac <bt_hci_le_enh_conn_complete+0x284>
   11ddc:	1d23      	adds	r3, r4, #4
   11dde:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(conn->flags, BT_CONN_AUTO_FEATURE_EXCH) &&
   11de2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   11de6:	4e3a      	ldr	r6, [pc, #232]	; (11ed0 <bt_hci_le_enh_conn_complete+0x2a8>)
   11de8:	d125      	bne.n	11e36 <bt_hci_le_enh_conn_complete+0x20e>
   11dea:	78e3      	ldrb	r3, [r4, #3]
   11dec:	b11b      	cbz	r3, 11df6 <bt_hci_le_enh_conn_complete+0x1ce>
	    ((conn->role == BT_HCI_ROLE_CENTRAL) ||
   11dee:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11df2:	0718      	lsls	r0, r3, #28
   11df4:	d51f      	bpl.n	11e36 <bt_hci_le_enh_conn_complete+0x20e>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_READ_REMOTE_FEATURES,
   11df6:	2102      	movs	r1, #2
   11df8:	f242 0016 	movw	r0, #8214	; 0x2016
   11dfc:	f7ff fdfc 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   11e00:	4605      	mov	r5, r0
   11e02:	2800      	cmp	r0, #0
   11e04:	d056      	beq.n	11eb4 <bt_hci_le_enh_conn_complete+0x28c>
   11e06:	2102      	movs	r1, #2
   11e08:	300c      	adds	r0, #12
   11e0a:	f007 fb33 	bl	19474 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   11e0e:	8823      	ldrh	r3, [r4, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11e10:	2200      	movs	r2, #0
	cp->handle = sys_cpu_to_le16(conn->handle);
   11e12:	8003      	strh	r3, [r0, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_READ_REMOTE_FEATURES, buf, NULL);
   11e14:	4629      	mov	r1, r5
   11e16:	f242 0016 	movw	r0, #8214	; 0x2016
   11e1a:	f7ff fe3b 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
   11e1e:	b150      	cbz	r0, 11e36 <bt_hci_le_enh_conn_complete+0x20e>
			LOG_ERR("Failed read remote features (%d)", err);
   11e20:	4b2c      	ldr	r3, [pc, #176]	; (11ed4 <bt_hci_le_enh_conn_complete+0x2ac>)
   11e22:	9003      	str	r0, [sp, #12]
   11e24:	9302      	str	r3, [sp, #8]
   11e26:	2300      	movs	r3, #0
   11e28:	2201      	movs	r2, #1
   11e2a:	4618      	mov	r0, r3
   11e2c:	e9cd 3300 	strd	r3, r3, [sp]
   11e30:	4924      	ldr	r1, [pc, #144]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11e32:	f014 f83e 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_PHY_UPDATE) &&
   11e36:	f896 30d1 	ldrb.w	r3, [r6, #209]	; 0xd1
   11e3a:	07d9      	lsls	r1, r3, #31
   11e3c:	d513      	bpl.n	11e66 <bt_hci_le_enh_conn_complete+0x23e>
		err = bt_le_set_phy(conn, 0U, BT_HCI_LE_PHY_PREFER_2M,
   11e3e:	2500      	movs	r5, #0
   11e40:	2302      	movs	r3, #2
   11e42:	4629      	mov	r1, r5
   11e44:	461a      	mov	r2, r3
   11e46:	4620      	mov	r0, r4
   11e48:	9500      	str	r5, [sp, #0]
   11e4a:	f014 f892 	bl	25f72 <bt_le_set_phy>
		if (err) {
   11e4e:	b150      	cbz	r0, 11e66 <bt_hci_le_enh_conn_complete+0x23e>
			LOG_ERR("Failed LE Set PHY (%d)", err);
   11e50:	4b21      	ldr	r3, [pc, #132]	; (11ed8 <bt_hci_le_enh_conn_complete+0x2b0>)
   11e52:	9003      	str	r0, [sp, #12]
   11e54:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11e58:	2201      	movs	r2, #1
   11e5a:	462b      	mov	r3, r5
   11e5c:	4628      	mov	r0, r5
   11e5e:	4919      	ldr	r1, [pc, #100]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11e60:	9500      	str	r5, [sp, #0]
   11e62:	f014 f826 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	if (IS_ENABLED(CONFIG_BT_AUTO_DATA_LEN_UPDATE) &&
   11e66:	f896 30d0 	ldrb.w	r3, [r6, #208]	; 0xd0
   11e6a:	069a      	lsls	r2, r3, #26
   11e6c:	d51e      	bpl.n	11eac <bt_hci_le_enh_conn_complete+0x284>
		if (IS_BT_QUIRK_NO_AUTO_DLE(&bt_dev)) {
   11e6e:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   11e72:	689b      	ldr	r3, [r3, #8]
   11e74:	079b      	lsls	r3, r3, #30
   11e76:	d519      	bpl.n	11eac <bt_hci_le_enh_conn_complete+0x284>
			err = hci_le_read_max_data_len(&tx_octets, &tx_time);
   11e78:	f10d 0116 	add.w	r1, sp, #22
   11e7c:	a805      	add	r0, sp, #20
   11e7e:	f7ff fe7f 	bl	11b80 <hci_le_read_max_data_len>
			if (!err) {
   11e82:	4605      	mov	r5, r0
   11e84:	b990      	cbnz	r0, 11eac <bt_hci_le_enh_conn_complete+0x284>
				err = bt_le_set_data_len(conn,
   11e86:	4620      	mov	r0, r4
   11e88:	f8bd 2016 	ldrh.w	r2, [sp, #22]
   11e8c:	f8bd 1014 	ldrh.w	r1, [sp, #20]
   11e90:	f014 f851 	bl	25f36 <bt_le_set_data_len>
				if (err) {
   11e94:	b150      	cbz	r0, 11eac <bt_hci_le_enh_conn_complete+0x284>
					LOG_ERR("Failed to set data len (%d)", err);
   11e96:	4b11      	ldr	r3, [pc, #68]	; (11edc <bt_hci_le_enh_conn_complete+0x2b4>)
   11e98:	9003      	str	r0, [sp, #12]
   11e9a:	e9cd 5301 	strd	r5, r3, [sp, #4]
   11e9e:	2201      	movs	r2, #1
   11ea0:	462b      	mov	r3, r5
   11ea2:	4628      	mov	r0, r5
   11ea4:	4907      	ldr	r1, [pc, #28]	; (11ec4 <bt_hci_le_enh_conn_complete+0x29c>)
   11ea6:	9500      	str	r5, [sp, #0]
   11ea8:	f014 f803 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   11eac:	4620      	mov	r0, r4
   11eae:	f002 f8a5 	bl	13ffc <bt_conn_unref>
	if (IS_ENABLED(CONFIG_BT_CENTRAL) &&
   11eb2:	e6e8      	b.n	11c86 <bt_hci_le_enh_conn_complete+0x5e>
		return -ENOBUFS;
   11eb4:	f06f 0068 	mvn.w	r0, #104	; 0x68
   11eb8:	e7b2      	b.n	11e20 <bt_hci_le_enh_conn_complete+0x1f8>
   11eba:	bf00      	nop
   11ebc:	200214ea 	.word	0x200214ea
   11ec0:	0002d81b 	.word	0x0002d81b
   11ec4:	0002a5a8 	.word	0x0002a5a8
   11ec8:	0002d83c 	.word	0x0002d83c
   11ecc:	0002d855 	.word	0x0002d855
   11ed0:	20008000 	.word	0x20008000
   11ed4:	0002d871 	.word	0x0002d871
   11ed8:	0002d892 	.word	0x0002d892
   11edc:	0002d8a9 	.word	0x0002d8a9

00011ee0 <le_legacy_conn_complete>:
{
   11ee0:	b500      	push	{lr}
	struct bt_hci_evt_le_conn_complete *evt = (void *)buf->data;
   11ee2:	68c1      	ldr	r1, [r0, #12]
{
   11ee4:	b089      	sub	sp, #36	; 0x24
	enh.status         = evt->status;
   11ee6:	780b      	ldrb	r3, [r1, #0]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11ee8:	a801      	add	r0, sp, #4
	enh.status         = evt->status;
   11eea:	f88d 3000 	strb.w	r3, [sp]
	enh.handle         = evt->handle;
   11eee:	f8b1 3001 	ldrh.w	r3, [r1, #1]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11ef2:	3104      	adds	r1, #4
	enh.handle         = evt->handle;
   11ef4:	f8ad 3001 	strh.w	r3, [sp, #1]
	enh.role           = evt->role;
   11ef8:	f811 3c01 	ldrb.w	r3, [r1, #-1]
   11efc:	f88d 3003 	strb.w	r3, [sp, #3]
	enh.interval       = evt->interval;
   11f00:	f8b1 3007 	ldrh.w	r3, [r1, #7]
   11f04:	f8ad 3017 	strh.w	r3, [sp, #23]
	enh.latency        = evt->latency;
   11f08:	f8b1 3009 	ldrh.w	r3, [r1, #9]
   11f0c:	f8ad 3019 	strh.w	r3, [sp, #25]
	enh.supv_timeout   = evt->supv_timeout;
   11f10:	f8b1 300b 	ldrh.w	r3, [r1, #11]
   11f14:	f8ad 301b 	strh.w	r3, [sp, #27]
	enh.clock_accuracy = evt->clock_accuracy;
   11f18:	7b4b      	ldrb	r3, [r1, #13]
   11f1a:	f88d 301d 	strb.w	r3, [sp, #29]
	bt_addr_le_copy(&enh.peer_addr, &evt->peer_addr);
   11f1e:	f013 ffc1 	bl	25ea4 <bt_addr_le_copy>
		bt_addr_copy(&enh.local_rpa, BT_ADDR_ANY);
   11f22:	4907      	ldr	r1, [pc, #28]	; (11f40 <le_legacy_conn_complete+0x60>)
   11f24:	f10d 000b 	add.w	r0, sp, #11
   11f28:	f013 ffb7 	bl	25e9a <bt_addr_copy>
	bt_addr_copy(&enh.peer_rpa, BT_ADDR_ANY);
   11f2c:	f10d 0011 	add.w	r0, sp, #17
   11f30:	f013 ffb3 	bl	25e9a <bt_addr_copy>
	bt_hci_le_enh_conn_complete(evt);
   11f34:	4668      	mov	r0, sp
   11f36:	f7ff fe77 	bl	11c28 <bt_hci_le_enh_conn_complete>
}
   11f3a:	b009      	add	sp, #36	; 0x24
   11f3c:	f85d fb04 	ldr.w	pc, [sp], #4
   11f40:	0002d48e 	.word	0x0002d48e

00011f44 <bt_security_err_get>:
	switch (hci_err) {
   11f44:	2829      	cmp	r0, #41	; 0x29
   11f46:	bf9a      	itte	ls
   11f48:	4b01      	ldrls	r3, [pc, #4]	; (11f50 <bt_security_err_get+0xc>)
   11f4a:	5c18      	ldrbls	r0, [r3, r0]
{
   11f4c:	2009      	movhi	r0, #9
}
   11f4e:	4770      	bx	lr
   11f50:	0002db4b 	.word	0x0002db4b

00011f54 <hci_encrypt_key_refresh_complete>:
{
   11f54:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_key_refresh_complete *evt = (void *)buf->data;
   11f56:	68c3      	ldr	r3, [r0, #12]
{
   11f58:	b085      	sub	sp, #20
	handle = sys_le16_to_cpu(evt->handle);
   11f5a:	f8b3 6001 	ldrh.w	r6, [r3, #1]
	uint8_t status = evt->status;
   11f5e:	781d      	ldrb	r5, [r3, #0]
	conn = bt_conn_lookup_handle(handle);
   11f60:	4630      	mov	r0, r6
   11f62:	f002 f87b 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   11f66:	4604      	mov	r4, r0
   11f68:	b958      	cbnz	r0, 11f82 <hci_encrypt_key_refresh_complete+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   11f6a:	4b1e      	ldr	r3, [pc, #120]	; (11fe4 <hci_encrypt_key_refresh_complete+0x90>)
   11f6c:	2201      	movs	r2, #1
   11f6e:	e9cd 0301 	strd	r0, r3, [sp, #4]
   11f72:	491d      	ldr	r1, [pc, #116]	; (11fe8 <hci_encrypt_key_refresh_complete+0x94>)
   11f74:	4603      	mov	r3, r0
   11f76:	9603      	str	r6, [sp, #12]
   11f78:	9000      	str	r0, [sp, #0]
   11f7a:	f013 ff9a 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   11f7e:	b005      	add	sp, #20
   11f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   11f82:	b16d      	cbz	r5, 11fa0 <hci_encrypt_key_refresh_complete+0x4c>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11f84:	4628      	mov	r0, r5
   11f86:	f7ff ffdd 	bl	11f44 <bt_security_err_get>
   11f8a:	4629      	mov	r1, r5
   11f8c:	4602      	mov	r2, r0
   11f8e:	4620      	mov	r0, r4
   11f90:	f002 faa4 	bl	144dc <bt_conn_security_changed>
	bt_conn_unref(conn);
   11f94:	4620      	mov	r0, r4
}
   11f96:	b005      	add	sp, #20
   11f98:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   11f9c:	f002 b82e 	b.w	13ffc <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   11fa0:	7887      	ldrb	r7, [r0, #2]
   11fa2:	2f01      	cmp	r7, #1
   11fa4:	d1ee      	bne.n	11f84 <hci_encrypt_key_refresh_complete+0x30>
		bt_smp_update_keys(conn);
   11fa6:	f006 fc2b 	bl	18800 <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   11faa:	4620      	mov	r0, r4
   11fac:	f013 ff51 	bl	25e52 <update_sec_level>
   11fb0:	4606      	mov	r6, r0
   11fb2:	2800      	cmp	r0, #0
   11fb4:	d1e6      	bne.n	11f84 <hci_encrypt_key_refresh_complete+0x30>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   11fb6:	2005      	movs	r0, #5
   11fb8:	f7ff ffc4 	bl	11f44 <bt_security_err_get>
   11fbc:	2105      	movs	r1, #5
   11fbe:	4602      	mov	r2, r0
   11fc0:	4620      	mov	r0, r4
   11fc2:	f002 fa8b 	bl	144dc <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   11fc6:	4b09      	ldr	r3, [pc, #36]	; (11fec <hci_encrypt_key_refresh_complete+0x98>)
   11fc8:	4630      	mov	r0, r6
   11fca:	e9cd 6301 	strd	r6, r3, [sp, #4]
   11fce:	463a      	mov	r2, r7
   11fd0:	4633      	mov	r3, r6
   11fd2:	4905      	ldr	r1, [pc, #20]	; (11fe8 <hci_encrypt_key_refresh_complete+0x94>)
   11fd4:	9600      	str	r6, [sp, #0]
   11fd6:	f013 ff6c 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   11fda:	2105      	movs	r1, #5
   11fdc:	4620      	mov	r0, r4
   11fde:	f014 faa4 	bl	2652a <bt_conn_disconnect>
   11fe2:	e7d7      	b.n	11f94 <hci_encrypt_key_refresh_complete+0x40>
   11fe4:	0002d5e5 	.word	0x0002d5e5
   11fe8:	0002a5a8 	.word	0x0002a5a8
   11fec:	0002d8c5 	.word	0x0002d8c5

00011ff0 <hci_encrypt_change>:
{
   11ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_encrypt_change *evt = (void *)buf->data;
   11ff2:	68c6      	ldr	r6, [r0, #12]
{
   11ff4:	b085      	sub	sp, #20
	uint16_t handle = sys_le16_to_cpu(evt->handle);
   11ff6:	f8b6 7001 	ldrh.w	r7, [r6, #1]
	uint8_t status = evt->status;
   11ffa:	7835      	ldrb	r5, [r6, #0]
	conn = bt_conn_lookup_handle(handle);
   11ffc:	4638      	mov	r0, r7
   11ffe:	f002 f82d 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   12002:	4604      	mov	r4, r0
   12004:	b958      	cbnz	r0, 1201e <hci_encrypt_change+0x2e>
		LOG_ERR("Unable to look up conn with handle %u", handle);
   12006:	4b23      	ldr	r3, [pc, #140]	; (12094 <hci_encrypt_change+0xa4>)
   12008:	2201      	movs	r2, #1
   1200a:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1200e:	4922      	ldr	r1, [pc, #136]	; (12098 <hci_encrypt_change+0xa8>)
   12010:	4603      	mov	r3, r0
   12012:	9703      	str	r7, [sp, #12]
   12014:	9000      	str	r0, [sp, #0]
   12016:	f013 ff4c 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   1201a:	b005      	add	sp, #20
   1201c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (status) {
   1201e:	b16d      	cbz	r5, 1203c <hci_encrypt_change+0x4c>
		bt_conn_security_changed(conn, status,
   12020:	4628      	mov	r0, r5
   12022:	f7ff ff8f 	bl	11f44 <bt_security_err_get>
   12026:	4629      	mov	r1, r5
   12028:	4602      	mov	r2, r0
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   1202a:	4620      	mov	r0, r4
   1202c:	f002 fa56 	bl	144dc <bt_conn_security_changed>
	bt_conn_unref(conn);
   12030:	4620      	mov	r0, r4
}
   12032:	b005      	add	sp, #20
   12034:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_conn_unref(conn);
   12038:	f001 bfe0 	b.w	13ffc <bt_conn_unref>
	if (conn->type == BT_CONN_TYPE_LE) {
   1203c:	7882      	ldrb	r2, [r0, #2]
	conn->encrypt = evt->encrypt;
   1203e:	78f3      	ldrb	r3, [r6, #3]
	if (conn->type == BT_CONN_TYPE_LE) {
   12040:	2a01      	cmp	r2, #1
	conn->encrypt = evt->encrypt;
   12042:	72c3      	strb	r3, [r0, #11]
	if (conn->type == BT_CONN_TYPE_LE) {
   12044:	d005      	beq.n	12052 <hci_encrypt_change+0x62>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   12046:	2000      	movs	r0, #0
   12048:	f7ff ff7c 	bl	11f44 <bt_security_err_get>
   1204c:	2100      	movs	r1, #0
   1204e:	4602      	mov	r2, r0
   12050:	e7eb      	b.n	1202a <hci_encrypt_change+0x3a>
		if (conn->encrypt) {
   12052:	b10b      	cbz	r3, 12058 <hci_encrypt_change+0x68>
			bt_smp_update_keys(conn);
   12054:	f006 fbd4 	bl	18800 <bt_smp_update_keys>
		if (!update_sec_level(conn)) {
   12058:	4620      	mov	r0, r4
   1205a:	f013 fefa 	bl	25e52 <update_sec_level>
   1205e:	4605      	mov	r5, r0
   12060:	2800      	cmp	r0, #0
   12062:	d1f0      	bne.n	12046 <hci_encrypt_change+0x56>
	bt_conn_security_changed(conn, status, bt_security_err_get(status));
   12064:	2005      	movs	r0, #5
   12066:	f7ff ff6d 	bl	11f44 <bt_security_err_get>
   1206a:	2105      	movs	r1, #5
   1206c:	4602      	mov	r2, r0
   1206e:	4620      	mov	r0, r4
   12070:	f002 fa34 	bl	144dc <bt_conn_security_changed>
		LOG_ERR("Failed to set required security level");
   12074:	4b09      	ldr	r3, [pc, #36]	; (1209c <hci_encrypt_change+0xac>)
   12076:	4628      	mov	r0, r5
   12078:	e9cd 5301 	strd	r5, r3, [sp, #4]
   1207c:	2201      	movs	r2, #1
   1207e:	462b      	mov	r3, r5
   12080:	4905      	ldr	r1, [pc, #20]	; (12098 <hci_encrypt_change+0xa8>)
   12082:	9500      	str	r5, [sp, #0]
   12084:	f013 ff15 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(conn, status);
   12088:	2105      	movs	r1, #5
   1208a:	4620      	mov	r0, r4
   1208c:	f014 fa4d 	bl	2652a <bt_conn_disconnect>
   12090:	e7ce      	b.n	12030 <hci_encrypt_change+0x40>
   12092:	bf00      	nop
   12094:	0002d5e5 	.word	0x0002d5e5
   12098:	0002a5a8 	.word	0x0002a5a8
   1209c:	0002d8c5 	.word	0x0002d8c5

000120a0 <bt_send>:
	return bt_dev.drv->send(buf);
   120a0:	4b02      	ldr	r3, [pc, #8]	; (120ac <bt_send+0xc>)
   120a2:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
   120a6:	695b      	ldr	r3, [r3, #20]
   120a8:	4718      	bx	r3
   120aa:	bf00      	nop
   120ac:	20008000 	.word	0x20008000

000120b0 <bt_hci_cmd_send>:
{
   120b0:	b530      	push	{r4, r5, lr}
   120b2:	4605      	mov	r5, r0
	if (!buf) {
   120b4:	460c      	mov	r4, r1
{
   120b6:	b085      	sub	sp, #20
	if (!buf) {
   120b8:	b919      	cbnz	r1, 120c2 <bt_hci_cmd_send+0x12>
		buf = bt_hci_cmd_create(opcode, 0);
   120ba:	f7ff fc9d 	bl	119f8 <bt_hci_cmd_create>
		if (!buf) {
   120be:	4604      	mov	r4, r0
   120c0:	b1f8      	cbz	r0, 12102 <bt_hci_cmd_send+0x52>
	if (opcode == BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS) {
   120c2:	f640 4335 	movw	r3, #3125	; 0xc35
   120c6:	429d      	cmp	r5, r3
   120c8:	d115      	bne.n	120f6 <bt_hci_cmd_send+0x46>
		err = bt_send(buf);
   120ca:	4620      	mov	r0, r4
   120cc:	f7ff ffe8 	bl	120a0 <bt_send>
		if (err) {
   120d0:	4605      	mov	r5, r0
   120d2:	b1a0      	cbz	r0, 120fe <bt_hci_cmd_send+0x4e>
			LOG_ERR("Unable to send to driver (err %d)", err);
   120d4:	4b0c      	ldr	r3, [pc, #48]	; (12108 <bt_hci_cmd_send+0x58>)
   120d6:	9003      	str	r0, [sp, #12]
   120d8:	9302      	str	r3, [sp, #8]
   120da:	2300      	movs	r3, #0
   120dc:	2201      	movs	r2, #1
   120de:	4618      	mov	r0, r3
   120e0:	e9cd 3300 	strd	r3, r3, [sp]
   120e4:	4909      	ldr	r1, [pc, #36]	; (1210c <bt_hci_cmd_send+0x5c>)
   120e6:	f013 fee4 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
			net_buf_unref(buf);
   120ea:	4620      	mov	r0, r4
   120ec:	f007 f8a0 	bl	19230 <net_buf_unref>
}
   120f0:	4628      	mov	r0, r5
   120f2:	b005      	add	sp, #20
   120f4:	bd30      	pop	{r4, r5, pc}
	net_buf_put(&bt_dev.cmd_tx_queue, buf);
   120f6:	4621      	mov	r1, r4
   120f8:	4805      	ldr	r0, [pc, #20]	; (12110 <bt_hci_cmd_send+0x60>)
   120fa:	f007 f873 	bl	191e4 <net_buf_put>
	return 0;
   120fe:	2500      	movs	r5, #0
   12100:	e7f6      	b.n	120f0 <bt_hci_cmd_send+0x40>
			return -ENOBUFS;
   12102:	f06f 0568 	mvn.w	r5, #104	; 0x68
   12106:	e7f3      	b.n	120f0 <bt_hci_cmd_send+0x40>
   12108:	0002d8eb 	.word	0x0002d8eb
   1210c:	0002a5a8 	.word	0x0002a5a8
   12110:	20008144 	.word	0x20008144

00012114 <bt_hci_host_num_completed_packets>:
{
   12114:	b5f0      	push	{r4, r5, r6, r7, lr}
   12116:	4604      	mov	r4, r0
	uint16_t handle = acl(buf)->handle;
   12118:	8b45      	ldrh	r5, [r0, #26]
	uint8_t index = acl(buf)->index;
   1211a:	7e46      	ldrb	r6, [r0, #25]
{
   1211c:	b085      	sub	sp, #20
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   1211e:	7a80      	ldrb	r0, [r0, #10]
   12120:	f006 fe4c 	bl	18dbc <net_buf_pool_get>
	k_lifo_put(&pool->free, buf);
   12124:	4621      	mov	r1, r4
   12126:	f017 f8ee 	bl	29306 <k_queue_prepend>
	if (!BT_CMD_TEST(bt_dev.supported_commands, 10, 5)) {
   1212a:	4b2a      	ldr	r3, [pc, #168]	; (121d4 <bt_hci_host_num_completed_packets+0xc0>)
   1212c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
   12130:	069b      	lsls	r3, r3, #26
   12132:	d50e      	bpl.n	12152 <bt_hci_host_num_completed_packets+0x3e>
	conn = bt_conn_lookup_index(index);
   12134:	4630      	mov	r0, r6
   12136:	f002 fc2f 	bl	14998 <bt_conn_lookup_index>
	if (!conn) {
   1213a:	4604      	mov	r4, r0
   1213c:	b958      	cbnz	r0, 12156 <bt_hci_host_num_completed_packets+0x42>
		LOG_WRN("Unable to look up conn with index 0x%02x", index);
   1213e:	4b26      	ldr	r3, [pc, #152]	; (121d8 <bt_hci_host_num_completed_packets+0xc4>)
   12140:	2202      	movs	r2, #2
   12142:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12146:	4925      	ldr	r1, [pc, #148]	; (121dc <bt_hci_host_num_completed_packets+0xc8>)
   12148:	4603      	mov	r3, r0
   1214a:	9603      	str	r6, [sp, #12]
   1214c:	9000      	str	r0, [sp, #0]
   1214e:	f013 feb0 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   12152:	b005      	add	sp, #20
   12154:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (conn->state != BT_CONN_CONNECTED &&
   12156:	7b43      	ldrb	r3, [r0, #13]
   12158:	3b07      	subs	r3, #7
   1215a:	2b01      	cmp	r3, #1
   1215c:	d90f      	bls.n	1217e <bt_hci_host_num_completed_packets+0x6a>
		LOG_WRN("Not reporting packet for non-connected conn");
   1215e:	4b20      	ldr	r3, [pc, #128]	; (121e0 <bt_hci_host_num_completed_packets+0xcc>)
   12160:	2202      	movs	r2, #2
   12162:	9302      	str	r3, [sp, #8]
   12164:	2300      	movs	r3, #0
   12166:	491d      	ldr	r1, [pc, #116]	; (121dc <bt_hci_host_num_completed_packets+0xc8>)
   12168:	4618      	mov	r0, r3
   1216a:	e9cd 3300 	strd	r3, r3, [sp]
   1216e:	f013 fea0 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   12172:	4620      	mov	r0, r4
}
   12174:	b005      	add	sp, #20
   12176:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   1217a:	f001 bf3f 	b.w	13ffc <bt_conn_unref>
	bt_conn_unref(conn);
   1217e:	f001 ff3d 	bl	13ffc <bt_conn_unref>
	buf = bt_hci_cmd_create(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS,
   12182:	2105      	movs	r1, #5
   12184:	f640 4035 	movw	r0, #3125	; 0xc35
   12188:	f7ff fc36 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   1218c:	4604      	mov	r4, r0
   1218e:	b948      	cbnz	r0, 121a4 <bt_hci_host_num_completed_packets+0x90>
		LOG_ERR("Unable to allocate new HCI command");
   12190:	4b14      	ldr	r3, [pc, #80]	; (121e4 <bt_hci_host_num_completed_packets+0xd0>)
   12192:	2201      	movs	r2, #1
   12194:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12198:	4910      	ldr	r1, [pc, #64]	; (121dc <bt_hci_host_num_completed_packets+0xc8>)
   1219a:	4603      	mov	r3, r0
   1219c:	9000      	str	r0, [sp, #0]
   1219e:	f013 fe88 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return;
   121a2:	e7d6      	b.n	12152 <bt_hci_host_num_completed_packets+0x3e>
	return net_buf_simple_add(&buf->b, len);
   121a4:	f100 070c 	add.w	r7, r0, #12
   121a8:	2101      	movs	r1, #1
   121aa:	4638      	mov	r0, r7
   121ac:	f007 f962 	bl	19474 <net_buf_simple_add>
	cp->num_handles = sys_cpu_to_le16(1);
   121b0:	2601      	movs	r6, #1
   121b2:	2104      	movs	r1, #4
   121b4:	7006      	strb	r6, [r0, #0]
   121b6:	4638      	mov	r0, r7
   121b8:	f007 f95c 	bl	19474 <net_buf_simple_add>
	hc->count  = sys_cpu_to_le16(1);
   121bc:	2300      	movs	r3, #0
	hc->handle = sys_cpu_to_le16(handle);
   121be:	8005      	strh	r5, [r0, #0]
	hc->count  = sys_cpu_to_le16(1);
   121c0:	7086      	strb	r6, [r0, #2]
   121c2:	70c3      	strb	r3, [r0, #3]
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   121c4:	4621      	mov	r1, r4
   121c6:	f640 4035 	movw	r0, #3125	; 0xc35
}
   121ca:	b005      	add	sp, #20
   121cc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_hci_cmd_send(BT_HCI_OP_HOST_NUM_COMPLETED_PACKETS, buf);
   121d0:	f7ff bf6e 	b.w	120b0 <bt_hci_cmd_send>
   121d4:	20008000 	.word	0x20008000
   121d8:	0002d90d 	.word	0x0002d90d
   121dc:	0002a5a8 	.word	0x0002a5a8
   121e0:	0002d936 	.word	0x0002d936
   121e4:	0002d962 	.word	0x0002d962

000121e8 <le_ltk_request>:
{
   121e8:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_evt_le_ltk_request *evt = (void *)buf->data;
   121ea:	68c6      	ldr	r6, [r0, #12]
{
   121ec:	b089      	sub	sp, #36	; 0x24
	handle = sys_le16_to_cpu(evt->handle);
   121ee:	8837      	ldrh	r7, [r6, #0]
   121f0:	b2bd      	uxth	r5, r7
	conn = bt_conn_lookup_handle(handle);
   121f2:	4628      	mov	r0, r5
   121f4:	f001 ff32 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   121f8:	4604      	mov	r4, r0
   121fa:	b958      	cbnz	r0, 12214 <le_ltk_request+0x2c>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   121fc:	4b2a      	ldr	r3, [pc, #168]	; (122a8 <le_ltk_request+0xc0>)
   121fe:	2201      	movs	r2, #1
   12200:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12204:	4929      	ldr	r1, [pc, #164]	; (122ac <le_ltk_request+0xc4>)
   12206:	4603      	mov	r3, r0
   12208:	9503      	str	r5, [sp, #12]
   1220a:	9000      	str	r0, [sp, #0]
   1220c:	f013 fe51 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   12210:	b009      	add	sp, #36	; 0x24
   12212:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (bt_smp_request_ltk(conn, evt->rand, evt->ediv, ltk)) {
   12214:	ad04      	add	r5, sp, #16
   12216:	f8d6 2002 	ldr.w	r2, [r6, #2]
   1221a:	f8d6 3006 	ldr.w	r3, [r6, #6]
   1221e:	9501      	str	r5, [sp, #4]
   12220:	8971      	ldrh	r1, [r6, #10]
   12222:	9100      	str	r1, [sp, #0]
   12224:	f015 faea 	bl	277fc <bt_smp_request_ltk>
   12228:	b360      	cbz	r0, 12284 <le_ltk_request+0x9c>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_REPLY,
   1222a:	2112      	movs	r1, #18
   1222c:	f242 001a 	movw	r0, #8218	; 0x201a
   12230:	f7ff fbe2 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   12234:	4606      	mov	r6, r0
   12236:	b968      	cbnz	r0, 12254 <le_ltk_request+0x6c>
		LOG_ERR("Out of command buffers");
   12238:	4b1d      	ldr	r3, [pc, #116]	; (122b0 <le_ltk_request+0xc8>)
   1223a:	2201      	movs	r2, #1
   1223c:	9302      	str	r3, [sp, #8]
   1223e:	2300      	movs	r3, #0
   12240:	491a      	ldr	r1, [pc, #104]	; (122ac <le_ltk_request+0xc4>)
   12242:	4618      	mov	r0, r3
   12244:	e9cd 3300 	strd	r3, r3, [sp]
   12248:	f013 fe33 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	bt_conn_unref(conn);
   1224c:	4620      	mov	r0, r4
   1224e:	f001 fed5 	bl	13ffc <bt_conn_unref>
   12252:	e7dd      	b.n	12210 <le_ltk_request+0x28>
   12254:	2112      	movs	r1, #18
   12256:	300c      	adds	r0, #12
   12258:	f007 f90c 	bl	19474 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(handle);
   1225c:	4602      	mov	r2, r0
   1225e:	462b      	mov	r3, r5
   12260:	f822 7b02 	strh.w	r7, [r2], #2
   12264:	af08      	add	r7, sp, #32
   12266:	461d      	mov	r5, r3
   12268:	cd03      	ldmia	r5!, {r0, r1}
   1226a:	42bd      	cmp	r5, r7
   1226c:	6010      	str	r0, [r2, #0]
   1226e:	6051      	str	r1, [r2, #4]
   12270:	462b      	mov	r3, r5
   12272:	f102 0208 	add.w	r2, r2, #8
   12276:	d1f6      	bne.n	12266 <le_ltk_request+0x7e>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_REPLY, buf);
   12278:	4631      	mov	r1, r6
   1227a:	f242 001a 	movw	r0, #8218	; 0x201a
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   1227e:	f7ff ff17 	bl	120b0 <bt_hci_cmd_send>
   12282:	e7e3      	b.n	1224c <le_ltk_request+0x64>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, sizeof(*cp));
   12284:	2102      	movs	r1, #2
   12286:	f242 001b 	movw	r0, #8219	; 0x201b
   1228a:	f7ff fbb5 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   1228e:	4605      	mov	r5, r0
   12290:	2800      	cmp	r0, #0
   12292:	d0d1      	beq.n	12238 <le_ltk_request+0x50>
   12294:	2102      	movs	r1, #2
   12296:	300c      	adds	r0, #12
   12298:	f007 f8ec 	bl	19474 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   1229c:	4629      	mov	r1, r5
	cp->handle = sys_cpu_to_le16(handle);
   1229e:	8007      	strh	r7, [r0, #0]
	bt_hci_cmd_send(BT_HCI_OP_LE_LTK_REQ_NEG_REPLY, buf);
   122a0:	f242 001b 	movw	r0, #8219	; 0x201b
   122a4:	e7eb      	b.n	1227e <le_ltk_request+0x96>
   122a6:	bf00      	nop
   122a8:	0002d5c1 	.word	0x0002d5c1
   122ac:	0002a5a8 	.word	0x0002a5a8
   122b0:	0002d985 	.word	0x0002d985

000122b4 <le_conn_param_neg_reply>:
{
   122b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   122b6:	4606      	mov	r6, r0
   122b8:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY,
   122ba:	f242 0021 	movw	r0, #8225	; 0x2021
   122be:	2103      	movs	r1, #3
   122c0:	f7ff fb9a 	bl	119f8 <bt_hci_cmd_create>
   122c4:	4604      	mov	r4, r0
	if (!buf) {
   122c6:	b950      	cbnz	r0, 122de <le_conn_param_neg_reply+0x2a>
		LOG_ERR("Unable to allocate buffer");
   122c8:	4b0c      	ldr	r3, [pc, #48]	; (122fc <le_conn_param_neg_reply+0x48>)
   122ca:	2201      	movs	r2, #1
   122cc:	e9cd 0301 	strd	r0, r3, [sp, #4]
   122d0:	490b      	ldr	r1, [pc, #44]	; (12300 <le_conn_param_neg_reply+0x4c>)
   122d2:	4603      	mov	r3, r0
   122d4:	9000      	str	r0, [sp, #0]
   122d6:	f013 fdec 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
}
   122da:	b004      	add	sp, #16
   122dc:	bd70      	pop	{r4, r5, r6, pc}
   122de:	2103      	movs	r1, #3
   122e0:	300c      	adds	r0, #12
   122e2:	f007 f8c7 	bl	19474 <net_buf_simple_add>
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   122e6:	4621      	mov	r1, r4
	cp->handle = sys_cpu_to_le16(handle);
   122e8:	8006      	strh	r6, [r0, #0]
	cp->reason = sys_cpu_to_le16(reason);
   122ea:	7085      	strb	r5, [r0, #2]
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   122ec:	f242 0021 	movw	r0, #8225	; 0x2021
}
   122f0:	b004      	add	sp, #16
   122f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_NEG_REPLY, buf);
   122f6:	f7ff bedb 	b.w	120b0 <bt_hci_cmd_send>
   122fa:	bf00      	nop
   122fc:	0002d99c 	.word	0x0002d99c
   12300:	0002a5a8 	.word	0x0002a5a8

00012304 <le_conn_param_req>:
{
   12304:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_evt_le_conn_param_req *evt = (void *)buf->data;
   12306:	68c3      	ldr	r3, [r0, #12]
{
   12308:	b086      	sub	sp, #24
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   1230a:	78d9      	ldrb	r1, [r3, #3]
   1230c:	789a      	ldrb	r2, [r3, #2]
	handle = sys_le16_to_cpu(evt->handle);
   1230e:	881e      	ldrh	r6, [r3, #0]
	param.interval_min = sys_le16_to_cpu(evt->interval_min);
   12310:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12314:	f8ad 2010 	strh.w	r2, [sp, #16]
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   12318:	7959      	ldrb	r1, [r3, #5]
   1231a:	791a      	ldrb	r2, [r3, #4]
	handle = sys_le16_to_cpu(evt->handle);
   1231c:	b2b5      	uxth	r5, r6
	param.interval_max = sys_le16_to_cpu(evt->interval_max);
   1231e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12322:	f8ad 2012 	strh.w	r2, [sp, #18]
	param.latency = sys_le16_to_cpu(evt->latency);
   12326:	799a      	ldrb	r2, [r3, #6]
   12328:	79d9      	ldrb	r1, [r3, #7]
	conn = bt_conn_lookup_handle(handle);
   1232a:	4628      	mov	r0, r5
	param.latency = sys_le16_to_cpu(evt->latency);
   1232c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
   12330:	f8ad 2014 	strh.w	r2, [sp, #20]
	param.timeout = sys_le16_to_cpu(evt->timeout);
   12334:	7a1a      	ldrb	r2, [r3, #8]
   12336:	7a5b      	ldrb	r3, [r3, #9]
   12338:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
   1233c:	f8ad 3016 	strh.w	r3, [sp, #22]
	conn = bt_conn_lookup_handle(handle);
   12340:	f001 fe8c 	bl	1405c <bt_conn_lookup_handle>
	if (!conn) {
   12344:	4604      	mov	r4, r0
   12346:	b978      	cbnz	r0, 12368 <le_conn_param_req+0x64>
		LOG_ERR("Unable to lookup conn for handle %u", handle);
   12348:	4b1e      	ldr	r3, [pc, #120]	; (123c4 <le_conn_param_req+0xc0>)
   1234a:	491f      	ldr	r1, [pc, #124]	; (123c8 <le_conn_param_req+0xc4>)
   1234c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12350:	9000      	str	r0, [sp, #0]
   12352:	4603      	mov	r3, r0
   12354:	2201      	movs	r2, #1
   12356:	9503      	str	r5, [sp, #12]
   12358:	f013 fdab 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_UNKNOWN_CONN_ID);
   1235c:	2102      	movs	r1, #2
   1235e:	4628      	mov	r0, r5
   12360:	f7ff ffa8 	bl	122b4 <le_conn_param_neg_reply>
}
   12364:	b006      	add	sp, #24
   12366:	bd70      	pop	{r4, r5, r6, pc}
	if (!le_param_req(conn, &param)) {
   12368:	a904      	add	r1, sp, #16
   1236a:	f002 f81f 	bl	143ac <le_param_req>
   1236e:	b938      	cbnz	r0, 12380 <le_conn_param_req+0x7c>
		le_conn_param_neg_reply(handle, BT_HCI_ERR_INVALID_LL_PARAM);
   12370:	211e      	movs	r1, #30
   12372:	4628      	mov	r0, r5
   12374:	f7ff ff9e 	bl	122b4 <le_conn_param_neg_reply>
	bt_conn_unref(conn);
   12378:	4620      	mov	r0, r4
   1237a:	f001 fe3f 	bl	13ffc <bt_conn_unref>
   1237e:	e7f1      	b.n	12364 <le_conn_param_req+0x60>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, sizeof(*cp));
   12380:	210e      	movs	r1, #14
   12382:	f242 0020 	movw	r0, #8224	; 0x2020
   12386:	f7ff fb37 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   1238a:	4605      	mov	r5, r0
   1238c:	2800      	cmp	r0, #0
   1238e:	d0f3      	beq.n	12378 <le_conn_param_req+0x74>
   12390:	210e      	movs	r1, #14
   12392:	300c      	adds	r0, #12
   12394:	f007 f86e 	bl	19474 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   12398:	2300      	movs	r3, #0
	cp->handle = sys_cpu_to_le16(handle);
   1239a:	8006      	strh	r6, [r0, #0]
   1239c:	f8c0 300a 	str.w	r3, [r0, #10]
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   123a0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   123a4:	4629      	mov	r1, r5
	cp->interval_min = sys_cpu_to_le16(param->interval_min);
   123a6:	8043      	strh	r3, [r0, #2]
	cp->interval_max = sys_cpu_to_le16(param->interval_max);
   123a8:	f8bd 3012 	ldrh.w	r3, [sp, #18]
   123ac:	8083      	strh	r3, [r0, #4]
	cp->latency = sys_cpu_to_le16(param->latency);
   123ae:	f8bd 3014 	ldrh.w	r3, [sp, #20]
   123b2:	80c3      	strh	r3, [r0, #6]
	cp->timeout = sys_cpu_to_le16(param->timeout);
   123b4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
   123b8:	8103      	strh	r3, [r0, #8]
	return bt_hci_cmd_send(BT_HCI_OP_LE_CONN_PARAM_REQ_REPLY, buf);
   123ba:	f242 0020 	movw	r0, #8224	; 0x2020
   123be:	f7ff fe77 	bl	120b0 <bt_hci_cmd_send>
   123c2:	e7d9      	b.n	12378 <le_conn_param_req+0x74>
   123c4:	0002d5c1 	.word	0x0002d5c1
   123c8:	0002a5a8 	.word	0x0002a5a8

000123cc <hci_tx_thread>:
{
   123cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		events[0].state = K_POLL_STATE_NOT_READY;
   123d0:	f8df 8148 	ldr.w	r8, [pc, #328]	; 1251c <hci_tx_thread+0x150>
		BT_ASSERT(err == 0);
   123d4:	f8df 9148 	ldr.w	r9, [pc, #328]	; 12520 <hci_tx_thread+0x154>
{
   123d8:	b085      	sub	sp, #20
			ev_count += bt_conn_prepare_events(&events[1]);
   123da:	f108 0b14 	add.w	fp, r8, #20
		events[0].state = K_POLL_STATE_NOT_READY;
   123de:	f8d8 300c 	ldr.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   123e2:	4658      	mov	r0, fp
		events[0].state = K_POLL_STATE_NOT_READY;
   123e4:	f36f 3394 	bfc	r3, #14, #7
   123e8:	f8c8 300c 	str.w	r3, [r8, #12]
			ev_count += bt_conn_prepare_events(&events[1]);
   123ec:	f001 fda6 	bl	13f3c <bt_conn_prepare_events>
   123f0:	1c45      	adds	r5, r0, #1
	return z_impl_k_poll(events, num_events, timeout);
   123f2:	f04f 32ff 	mov.w	r2, #4294967295
   123f6:	f04f 33ff 	mov.w	r3, #4294967295
   123fa:	4629      	mov	r1, r5
   123fc:	4847      	ldr	r0, [pc, #284]	; (1251c <hci_tx_thread+0x150>)
   123fe:	f010 fae7 	bl	229d0 <z_impl_k_poll>
		BT_ASSERT(err == 0);
   12402:	b160      	cbz	r0, 1241e <hci_tx_thread+0x52>
   12404:	f640 13e6 	movw	r3, #2534	; 0x9e6
   12408:	464a      	mov	r2, r9
   1240a:	4946      	ldr	r1, [pc, #280]	; (12524 <hci_tx_thread+0x158>)
   1240c:	4846      	ldr	r0, [pc, #280]	; (12528 <hci_tx_thread+0x15c>)
   1240e:	f012 fbd2 	bl	24bb6 <assert_print>
   12412:	4040      	eors	r0, r0
   12414:	f380 8811 	msr	BASEPRI, r0
   12418:	f04f 0003 	mov.w	r0, #3
   1241c:	df02      	svc	2
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   1241e:	f04f 0a00 	mov.w	sl, #0
{
   12422:	4e3e      	ldr	r6, [pc, #248]	; (1251c <hci_tx_thread+0x150>)
	for (; count; ev++, count--) {
   12424:	b915      	cbnz	r5, 1242c <hci_tx_thread+0x60>
	z_impl_k_yield();
   12426:	f00f fa1b 	bl	21860 <z_impl_k_yield>
	while (1) {
   1242a:	e7d8      	b.n	123de <hci_tx_thread+0x12>
		switch (ev->state) {
   1242c:	68f3      	ldr	r3, [r6, #12]
   1242e:	f3c3 3386 	ubfx	r3, r3, #14, #7
   12432:	2b01      	cmp	r3, #1
   12434:	d95a      	bls.n	124ec <hci_tx_thread+0x120>
   12436:	2b04      	cmp	r3, #4
   12438:	d162      	bne.n	12500 <hci_tx_thread+0x134>
			if (ev->tag == BT_EVENT_CMD_TX) {
   1243a:	7b33      	ldrb	r3, [r6, #12]
   1243c:	2b00      	cmp	r3, #0
   1243e:	d158      	bne.n	124f2 <hci_tx_thread+0x126>
	buf = net_buf_get(&bt_dev.cmd_tx_queue, K_NO_WAIT);
   12440:	2200      	movs	r2, #0
   12442:	2300      	movs	r3, #0
   12444:	4839      	ldr	r0, [pc, #228]	; (1252c <hci_tx_thread+0x160>)
   12446:	f015 fb87 	bl	27b58 <net_buf_get>
	BT_ASSERT(buf);
   1244a:	4604      	mov	r4, r0
   1244c:	b960      	cbnz	r0, 12468 <hci_tx_thread+0x9c>
   1244e:	f44f 6318 	mov.w	r3, #2432	; 0x980
   12452:	464a      	mov	r2, r9
   12454:	4936      	ldr	r1, [pc, #216]	; (12530 <hci_tx_thread+0x164>)
   12456:	4834      	ldr	r0, [pc, #208]	; (12528 <hci_tx_thread+0x15c>)
   12458:	f012 fbad 	bl	24bb6 <assert_print>
   1245c:	4040      	eors	r0, r0
   1245e:	f380 8811 	msr	BASEPRI, r0
   12462:	f04f 0003 	mov.w	r0, #3
   12466:	df02      	svc	2
	if (bt_dev.sent_cmd) {
   12468:	4f32      	ldr	r7, [pc, #200]	; (12534 <hci_tx_thread+0x168>)
	return z_impl_k_sem_take(sem, timeout);
   1246a:	f04f 33ff 	mov.w	r3, #4294967295
   1246e:	f04f 32ff 	mov.w	r2, #4294967295
   12472:	4831      	ldr	r0, [pc, #196]	; (12538 <hci_tx_thread+0x16c>)
   12474:	f00d fc7e 	bl	1fd74 <z_impl_k_sem_take>
   12478:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
   1247c:	b183      	cbz	r3, 124a0 <hci_tx_thread+0xd4>
		LOG_ERR("Uncleared pending sent_cmd");
   1247e:	4b2f      	ldr	r3, [pc, #188]	; (1253c <hci_tx_thread+0x170>)
   12480:	2201      	movs	r2, #1
   12482:	9302      	str	r3, [sp, #8]
   12484:	2300      	movs	r3, #0
   12486:	492e      	ldr	r1, [pc, #184]	; (12540 <hci_tx_thread+0x174>)
   12488:	4618      	mov	r0, r3
   1248a:	e9cd 3300 	strd	r3, r3, [sp]
   1248e:	f013 fd10 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(bt_dev.sent_cmd);
   12492:	f8d7 0138 	ldr.w	r0, [r7, #312]	; 0x138
   12496:	f006 fecb 	bl	19230 <net_buf_unref>
		bt_dev.sent_cmd = NULL;
   1249a:	2300      	movs	r3, #0
   1249c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	bt_dev.sent_cmd = net_buf_ref(buf);
   124a0:	4620      	mov	r0, r4
   124a2:	f006 ff09 	bl	192b8 <net_buf_ref>
   124a6:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
	err = bt_send(buf);
   124aa:	4620      	mov	r0, r4
   124ac:	f7ff fdf8 	bl	120a0 <bt_send>
	if (err) {
   124b0:	b1e0      	cbz	r0, 124ec <hci_tx_thread+0x120>
		LOG_ERR("Unable to send to driver (err %d)", err);
   124b2:	4b24      	ldr	r3, [pc, #144]	; (12544 <hci_tx_thread+0x178>)
   124b4:	9003      	str	r0, [sp, #12]
   124b6:	9302      	str	r3, [sp, #8]
   124b8:	2300      	movs	r3, #0
   124ba:	2201      	movs	r2, #1
   124bc:	4618      	mov	r0, r3
   124be:	e9cd 3300 	strd	r3, r3, [sp]
   124c2:	491f      	ldr	r1, [pc, #124]	; (12540 <hci_tx_thread+0x174>)
   124c4:	f013 fcf5 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
	z_impl_k_sem_give(sem);
   124c8:	481b      	ldr	r0, [pc, #108]	; (12538 <hci_tx_thread+0x16c>)
   124ca:	f00d fc0f 	bl	1fcec <z_impl_k_sem_give>
		hci_cmd_done(cmd(buf)->opcode, BT_HCI_ERR_UNSPECIFIED, buf);
   124ce:	4620      	mov	r0, r4
   124d0:	f006 fc7c 	bl	18dcc <net_buf_id>
   124d4:	220c      	movs	r2, #12
   124d6:	4b1c      	ldr	r3, [pc, #112]	; (12548 <hci_tx_thread+0x17c>)
   124d8:	211f      	movs	r1, #31
   124da:	fb02 3000 	mla	r0, r2, r0, r3
   124de:	4622      	mov	r2, r4
   124e0:	8840      	ldrh	r0, [r0, #2]
   124e2:	f7ff f8d3 	bl	1168c <hci_cmd_done>
		net_buf_unref(buf);
   124e6:	4620      	mov	r0, r4
   124e8:	f006 fea2 	bl	19230 <net_buf_unref>
	for (; count; ev++, count--) {
   124ec:	3614      	adds	r6, #20
   124ee:	3d01      	subs	r5, #1
   124f0:	e798      	b.n	12424 <hci_tx_thread+0x58>
				if (ev->tag == BT_EVENT_CONN_TX_QUEUE) {
   124f2:	2b01      	cmp	r3, #1
   124f4:	d1fa      	bne.n	124ec <hci_tx_thread+0x120>
					conn = CONTAINER_OF(ev->fifo,
   124f6:	6930      	ldr	r0, [r6, #16]
					bt_conn_process_tx(conn);
   124f8:	3838      	subs	r0, #56	; 0x38
   124fa:	f002 f9b7 	bl	1486c <bt_conn_process_tx>
   124fe:	e7f5      	b.n	124ec <hci_tx_thread+0x120>
		switch (ev->state) {
   12500:	9303      	str	r3, [sp, #12]
			LOG_WRN("Unexpected k_poll event state %u", ev->state);
   12502:	4b12      	ldr	r3, [pc, #72]	; (1254c <hci_tx_thread+0x180>)
   12504:	2202      	movs	r2, #2
   12506:	e9cd a301 	strd	sl, r3, [sp, #4]
   1250a:	2300      	movs	r3, #0
   1250c:	490c      	ldr	r1, [pc, #48]	; (12540 <hci_tx_thread+0x174>)
   1250e:	4618      	mov	r0, r3
   12510:	f8cd a000 	str.w	sl, [sp]
   12514:	f013 fccd 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
   12518:	e7e8      	b.n	124ec <hci_tx_thread+0x120>
   1251a:	bf00      	nop
   1251c:	2000846c 	.word	0x2000846c
   12520:	0002d64f 	.word	0x0002d64f
   12524:	0002c4b7 	.word	0x0002c4b7
   12528:	0002b549 	.word	0x0002b549
   1252c:	20008144 	.word	0x20008144
   12530:	0002f189 	.word	0x0002f189
   12534:	20008000 	.word	0x20008000
   12538:	20008120 	.word	0x20008120
   1253c:	0002d9b6 	.word	0x0002d9b6
   12540:	0002a5a8 	.word	0x0002a5a8
   12544:	0002d8eb 	.word	0x0002d8eb
   12548:	20020f34 	.word	0x20020f34
   1254c:	0002d9d1 	.word	0x0002d9d1

00012550 <hci_event_prio>:
{
   12550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12554:	4604      	mov	r4, r0
	net_buf_simple_save(&buf->b, &state);
   12556:	f100 060c 	add.w	r6, r0, #12
	state->offset = net_buf_simple_headroom(buf);
   1255a:	4630      	mov	r0, r6
   1255c:	f015 fb0d 	bl	27b7a <net_buf_simple_headroom>
	state->len = buf->len;
   12560:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	state->offset = net_buf_simple_headroom(buf);
   12564:	4605      	mov	r5, r0
	BT_ASSERT(buf->len >= sizeof(*hdr));
   12566:	f1b8 0f01 	cmp.w	r8, #1
   1256a:	d80c      	bhi.n	12586 <hci_event_prio+0x36>
   1256c:	f640 537b 	movw	r3, #3451	; 0xd7b
   12570:	4a1b      	ldr	r2, [pc, #108]	; (125e0 <hci_event_prio+0x90>)
   12572:	491c      	ldr	r1, [pc, #112]	; (125e4 <hci_event_prio+0x94>)
   12574:	481c      	ldr	r0, [pc, #112]	; (125e8 <hci_event_prio+0x98>)
   12576:	f012 fb1e 	bl	24bb6 <assert_print>
   1257a:	4040      	eors	r0, r0
   1257c:	f380 8811 	msr	BASEPRI, r0
   12580:	f04f 0003 	mov.w	r0, #3
   12584:	df02      	svc	2
	return net_buf_simple_pull_mem(&buf->b, len);
   12586:	4630      	mov	r0, r6
   12588:	2102      	movs	r1, #2
   1258a:	f006 ff55 	bl	19438 <net_buf_simple_pull_mem>
   1258e:	4607      	mov	r7, r0
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   12590:	7800      	ldrb	r0, [r0, #0]
   12592:	f013 fc4c 	bl	25e2e <bt_hci_evt_get_flags>
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   12596:	07c2      	lsls	r2, r0, #31
	evt_flags = bt_hci_evt_get_flags(hdr->evt);
   12598:	4606      	mov	r6, r0
	BT_ASSERT(evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO);
   1259a:	d40c      	bmi.n	125b6 <hci_event_prio+0x66>
   1259c:	f640 537f 	movw	r3, #3455	; 0xd7f
   125a0:	4a0f      	ldr	r2, [pc, #60]	; (125e0 <hci_event_prio+0x90>)
   125a2:	4912      	ldr	r1, [pc, #72]	; (125ec <hci_event_prio+0x9c>)
   125a4:	4810      	ldr	r0, [pc, #64]	; (125e8 <hci_event_prio+0x98>)
   125a6:	f012 fb06 	bl	24bb6 <assert_print>
   125aa:	4040      	eors	r0, r0
   125ac:	f380 8811 	msr	BASEPRI, r0
   125b0:	f04f 0003 	mov.w	r0, #3
   125b4:	df02      	svc	2
	handle_event(hdr->evt, buf, prio_events, ARRAY_SIZE(prio_events));
   125b6:	2305      	movs	r3, #5
   125b8:	4621      	mov	r1, r4
   125ba:	4a0d      	ldr	r2, [pc, #52]	; (125f0 <hci_event_prio+0xa0>)
   125bc:	7838      	ldrb	r0, [r7, #0]
   125be:	f7fe ff23 	bl	11408 <handle_event>
	if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   125c2:	07b3      	lsls	r3, r6, #30
   125c4:	d507      	bpl.n	125d6 <hci_event_prio+0x86>
	buf->data = buf->__buf + state->offset;
   125c6:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   125c8:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   125cc:	fa13 f585 	uxtah	r5, r3, r5
   125d0:	60e5      	str	r5, [r4, #12]
}
   125d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		net_buf_unref(buf);
   125d6:	4620      	mov	r0, r4
}
   125d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		net_buf_unref(buf);
   125dc:	f006 be28 	b.w	19230 <net_buf_unref>
   125e0:	0002d64f 	.word	0x0002d64f
   125e4:	0002d683 	.word	0x0002d683
   125e8:	0002b549 	.word	0x0002b549
   125ec:	0002d9f2 	.word	0x0002d9f2
   125f0:	0002ae14 	.word	0x0002ae14

000125f4 <bt_recv>:
{
   125f4:	b530      	push	{r4, r5, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   125f6:	7e03      	ldrb	r3, [r0, #24]
   125f8:	4604      	mov	r4, r0
	switch (bt_buf_get_type(buf)) {
   125fa:	2b01      	cmp	r3, #1
{
   125fc:	b085      	sub	sp, #20
	switch (bt_buf_get_type(buf)) {
   125fe:	d006      	beq.n	1260e <bt_recv+0x1a>
   12600:	2b03      	cmp	r3, #3
   12602:	d112      	bne.n	1262a <bt_recv+0x36>
			rx_queue_put(buf);
   12604:	f7fe fe62 	bl	112cc <rx_queue_put>
		return 0;
   12608:	2000      	movs	r0, #0
}
   1260a:	b005      	add	sp, #20
   1260c:	bd30      	pop	{r4, r5, pc}
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   1260e:	68c3      	ldr	r3, [r0, #12]
   12610:	7818      	ldrb	r0, [r3, #0]
   12612:	f013 fc0c 	bl	25e2e <bt_hci_evt_get_flags>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   12616:	07c2      	lsls	r2, r0, #31
		uint8_t evt_flags = bt_hci_evt_get_flags(hdr->evt);
   12618:	4605      	mov	r5, r0
		if (evt_flags & BT_HCI_EVT_FLAG_RECV_PRIO) {
   1261a:	d502      	bpl.n	12622 <bt_recv+0x2e>
			hci_event_prio(buf);
   1261c:	4620      	mov	r0, r4
   1261e:	f7ff ff97 	bl	12550 <hci_event_prio>
		if (evt_flags & BT_HCI_EVT_FLAG_RECV) {
   12622:	07ab      	lsls	r3, r5, #30
   12624:	d5f0      	bpl.n	12608 <bt_recv+0x14>
			rx_queue_put(buf);
   12626:	4620      	mov	r0, r4
   12628:	e7ec      	b.n	12604 <bt_recv+0x10>
	switch (bt_buf_get_type(buf)) {
   1262a:	9303      	str	r3, [sp, #12]
		LOG_ERR("Invalid buf type %u", bt_buf_get_type(buf));
   1262c:	4b07      	ldr	r3, [pc, #28]	; (1264c <bt_recv+0x58>)
   1262e:	2201      	movs	r2, #1
   12630:	9302      	str	r3, [sp, #8]
   12632:	2300      	movs	r3, #0
   12634:	4906      	ldr	r1, [pc, #24]	; (12650 <bt_recv+0x5c>)
   12636:	4618      	mov	r0, r3
   12638:	e9cd 3300 	strd	r3, r3, [sp]
   1263c:	f013 fc39 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   12640:	4620      	mov	r0, r4
   12642:	f006 fdf5 	bl	19230 <net_buf_unref>
		return -EINVAL;
   12646:	f06f 0015 	mvn.w	r0, #21
   1264a:	e7de      	b.n	1260a <bt_recv+0x16>
   1264c:	0002da0b 	.word	0x0002da0b
   12650:	0002a5a8 	.word	0x0002a5a8

00012654 <bt_hci_driver_register>:
	if (bt_dev.drv) {
   12654:	4a08      	ldr	r2, [pc, #32]	; (12678 <bt_hci_driver_register+0x24>)
{
   12656:	4603      	mov	r3, r0
	if (bt_dev.drv) {
   12658:	f8d2 0160 	ldr.w	r0, [r2, #352]	; 0x160
   1265c:	b930      	cbnz	r0, 1266c <bt_hci_driver_register+0x18>
	if (!drv->open || !drv->send) {
   1265e:	68d9      	ldr	r1, [r3, #12]
   12660:	b139      	cbz	r1, 12672 <bt_hci_driver_register+0x1e>
   12662:	6959      	ldr	r1, [r3, #20]
   12664:	b129      	cbz	r1, 12672 <bt_hci_driver_register+0x1e>
	bt_dev.drv = drv;
   12666:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
	return 0;
   1266a:	4770      	bx	lr
		return -EALREADY;
   1266c:	f06f 0077 	mvn.w	r0, #119	; 0x77
   12670:	4770      	bx	lr
		return -EINVAL;
   12672:	f06f 0015 	mvn.w	r0, #21
}
   12676:	4770      	bx	lr
   12678:	20008000 	.word	0x20008000

0001267c <bt_finalize_init>:
	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
   1267c:	2104      	movs	r1, #4
   1267e:	4801      	ldr	r0, [pc, #4]	; (12684 <bt_finalize_init+0x8>)
   12680:	f013 bc00 	b.w	25e84 <atomic_or>
   12684:	200080cc 	.word	0x200080cc

00012688 <init_work>:
{
   12688:	b510      	push	{r4, lr}
	err = bt_init();
   1268a:	f7f6 fed9 	bl	9440 <bt_init>
	if (ready_cb) {
   1268e:	4b03      	ldr	r3, [pc, #12]	; (1269c <init_work+0x14>)
   12690:	681b      	ldr	r3, [r3, #0]
   12692:	b113      	cbz	r3, 1269a <init_work+0x12>
}
   12694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		ready_cb(err);
   12698:	4718      	bx	r3
}
   1269a:	bd10      	pop	{r4, pc}
   1269c:	20020fac 	.word	0x20020fac

000126a0 <bt_enable>:
#endif /* !CONFIG_BT_RECV_BLOCKING */

int bt_enable(bt_ready_cb_t cb)
{
   126a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	int err;

	if (!bt_dev.drv) {
   126a2:	4e38      	ldr	r6, [pc, #224]	; (12784 <bt_enable+0xe4>)
{
   126a4:	4607      	mov	r7, r0
	if (!bt_dev.drv) {
   126a6:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
{
   126aa:	b089      	sub	sp, #36	; 0x24
	if (!bt_dev.drv) {
   126ac:	b96b      	cbnz	r3, 126ca <bt_enable+0x2a>
		LOG_ERR("No HCI driver registered");
   126ae:	4a36      	ldr	r2, [pc, #216]	; (12788 <bt_enable+0xe8>)
   126b0:	4618      	mov	r0, r3
   126b2:	e9cd 3201 	strd	r3, r2, [sp, #4]
   126b6:	4935      	ldr	r1, [pc, #212]	; (1278c <bt_enable+0xec>)
   126b8:	2201      	movs	r2, #1
   126ba:	9300      	str	r3, [sp, #0]
   126bc:	f013 fbf9 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   126c0:	f06f 0512 	mvn.w	r5, #18
		return bt_init();
	}

	k_work_submit(&bt_dev.init);
	return 0;
}
   126c4:	4628      	mov	r0, r5
   126c6:	b009      	add	sp, #36	; 0x24
   126c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   126ca:	f06f 0102 	mvn.w	r1, #2
   126ce:	f106 00cc 	add.w	r0, r6, #204	; 0xcc
   126d2:	f013 fbfd 	bl	25ed0 <atomic_and.isra.0>
	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
   126d6:	2101      	movs	r1, #1
   126d8:	f013 fbd4 	bl	25e84 <atomic_or>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   126dc:	ea10 0401 	ands.w	r4, r0, r1
   126e0:	d14d      	bne.n	1277e <bt_enable+0xde>
	ready_cb = cb;
   126e2:	4b2b      	ldr	r3, [pc, #172]	; (12790 <bt_enable+0xf0>)
   126e4:	601f      	str	r7, [r3, #0]
	return z_impl_k_sem_init(sem, initial_count, limit);
   126e6:	460a      	mov	r2, r1
   126e8:	f506 7090 	add.w	r0, r6, #288	; 0x120
   126ec:	f016 fe15 	bl	2931a <z_impl_k_sem_init>
	z_impl_k_queue_init(queue);
   126f0:	f506 70a2 	add.w	r0, r6, #324	; 0x144
   126f4:	f016 fdef 	bl	292d6 <z_impl_k_queue_init>
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   126f8:	2200      	movs	r2, #0
   126fa:	2300      	movs	r3, #0
   126fc:	e9cd 2306 	strd	r2, r3, [sp, #24]
   12700:	f06f 0308 	mvn.w	r3, #8
   12704:	f44f 6280 	mov.w	r2, #1024	; 0x400
   12708:	e9cd 4302 	strd	r4, r3, [sp, #8]
   1270c:	e9cd 4400 	strd	r4, r4, [sp]
   12710:	4b20      	ldr	r3, [pc, #128]	; (12794 <bt_enable+0xf4>)
   12712:	4921      	ldr	r1, [pc, #132]	; (12798 <bt_enable+0xf8>)
   12714:	9404      	str	r4, [sp, #16]
   12716:	4821      	ldr	r0, [pc, #132]	; (1279c <bt_enable+0xfc>)
   12718:	f00c ff66 	bl	1f5e8 <z_impl_k_thread_create>
	return z_impl_k_thread_name_set(thread, str);
   1271c:	4920      	ldr	r1, [pc, #128]	; (127a0 <bt_enable+0x100>)
   1271e:	481f      	ldr	r0, [pc, #124]	; (1279c <bt_enable+0xfc>)
   12720:	f016 fdb0 	bl	29284 <z_impl_k_thread_name_set>
	k_work_queue_init(&bt_workq);
   12724:	481f      	ldr	r0, [pc, #124]	; (127a4 <bt_enable+0x104>)
   12726:	f00d fe55 	bl	203d4 <k_work_queue_init>
	k_work_queue_start(&bt_workq, rx_thread_stack,
   1272a:	f06f 0307 	mvn.w	r3, #7
   1272e:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   12732:	491d      	ldr	r1, [pc, #116]	; (127a8 <bt_enable+0x108>)
   12734:	481b      	ldr	r0, [pc, #108]	; (127a4 <bt_enable+0x104>)
   12736:	9400      	str	r4, [sp, #0]
   12738:	f00d fe66 	bl	20408 <k_work_queue_start>
   1273c:	491b      	ldr	r1, [pc, #108]	; (127ac <bt_enable+0x10c>)
   1273e:	4819      	ldr	r0, [pc, #100]	; (127a4 <bt_enable+0x104>)
   12740:	f016 fda0 	bl	29284 <z_impl_k_thread_name_set>
	err = bt_dev.drv->open();
   12744:	f8d6 3160 	ldr.w	r3, [r6, #352]	; 0x160
   12748:	68db      	ldr	r3, [r3, #12]
   1274a:	4798      	blx	r3
	if (err) {
   1274c:	4605      	mov	r5, r0
   1274e:	b158      	cbz	r0, 12768 <bt_enable+0xc8>
		LOG_ERR("HCI driver open failed (%d)", err);
   12750:	4b17      	ldr	r3, [pc, #92]	; (127b0 <bt_enable+0x110>)
   12752:	9003      	str	r0, [sp, #12]
   12754:	e9cd 4301 	strd	r4, r3, [sp, #4]
   12758:	2201      	movs	r2, #1
   1275a:	4623      	mov	r3, r4
   1275c:	4620      	mov	r0, r4
   1275e:	490b      	ldr	r1, [pc, #44]	; (1278c <bt_enable+0xec>)
   12760:	9400      	str	r4, [sp, #0]
   12762:	f013 fba6 	bl	25eb2 <z_log_msg_runtime_create.constprop.0>
		return err;
   12766:	e7ad      	b.n	126c4 <bt_enable+0x24>
	if (!cb) {
   12768:	b927      	cbnz	r7, 12774 <bt_enable+0xd4>
}
   1276a:	b009      	add	sp, #36	; 0x24
   1276c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return bt_init();
   12770:	f7f6 be66 	b.w	9440 <bt_init>
	k_work_submit(&bt_dev.init);
   12774:	f106 00bc 	add.w	r0, r6, #188	; 0xbc
   12778:	f00d fe26 	bl	203c8 <k_work_submit>
	return 0;
   1277c:	e7a2      	b.n	126c4 <bt_enable+0x24>
		return -EALREADY;
   1277e:	f06f 0577 	mvn.w	r5, #119	; 0x77
   12782:	e79f      	b.n	126c4 <bt_enable+0x24>
   12784:	20008000 	.word	0x20008000
   12788:	0002db0a 	.word	0x0002db0a
   1278c:	0002a5a8 	.word	0x0002a5a8
   12790:	20020fac 	.word	0x20020fac
   12794:	000123cd 	.word	0x000123cd
   12798:	20031968 	.word	0x20031968
   1279c:	20009590 	.word	0x20009590
   127a0:	0002db23 	.word	0x0002db23
   127a4:	20009618 	.word	0x20009618
   127a8:	20031d68 	.word	0x20031d68
   127ac:	0002db29 	.word	0x0002db29
   127b0:	0002db2f 	.word	0x0002db2f

000127b4 <bt_is_ready>:
   127b4:	4b02      	ldr	r3, [pc, #8]	; (127c0 <bt_is_ready+0xc>)
   127b6:	e8d3 0faf 	lda	r0, [r3]
}

bool bt_is_ready(void)
{
	return atomic_test_bit(bt_dev.flags, BT_DEV_READY);
}
   127ba:	f3c0 0080 	ubfx	r0, r0, #2, #1
   127be:	4770      	bx	lr
   127c0:	200080cc 	.word	0x200080cc

000127c4 <bt_get_name>:
#if defined(CONFIG_BT_DEVICE_NAME_DYNAMIC)
	return bt_dev.name;
#else
	return CONFIG_BT_DEVICE_NAME;
#endif
}
   127c4:	4800      	ldr	r0, [pc, #0]	; (127c8 <bt_get_name+0x4>)
   127c6:	4770      	bx	lr
   127c8:	0002bddb 	.word	0x0002bddb

000127cc <id_find>:
		*count = bt_dev.id_count;
	}
}

static int id_find(const bt_addr_le_t *addr)
{
   127cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   127ce:	4606      	mov	r6, r0
	uint8_t id;

	for (id = 0U; id < bt_dev.id_count; id++) {
   127d0:	2500      	movs	r5, #0
   127d2:	4f09      	ldr	r7, [pc, #36]	; (127f8 <id_find+0x2c>)
   127d4:	79fb      	ldrb	r3, [r7, #7]
   127d6:	b2ec      	uxtb	r4, r5
   127d8:	42a3      	cmp	r3, r4
   127da:	d802      	bhi.n	127e2 <id_find+0x16>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
			return id;
		}
	}

	return -ENOENT;
   127dc:	f06f 0001 	mvn.w	r0, #1
   127e0:	e009      	b.n	127f6 <id_find+0x2a>
		if (bt_addr_le_eq(addr, &bt_dev.id_addr[id])) {
   127e2:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
   127e6:	4630      	mov	r0, r6
   127e8:	4439      	add	r1, r7
   127ea:	f013 fc1a 	bl	26022 <bt_addr_le_eq>
   127ee:	3501      	adds	r5, #1
   127f0:	2800      	cmp	r0, #0
   127f2:	d0ef      	beq.n	127d4 <id_find+0x8>
   127f4:	4620      	mov	r0, r4
}
   127f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   127f8:	20008000 	.word	0x20008000

000127fc <id_create.constprop.0>:

static int id_create(uint8_t id, bt_addr_le_t *addr, uint8_t *irk)
   127fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
   127fe:	4604      	mov	r4, r0
{
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12800:	460d      	mov	r5, r1
   12802:	b171      	cbz	r1, 12822 <id_create.constprop.0+0x26>
   12804:	4628      	mov	r0, r5
   12806:	4912      	ldr	r1, [pc, #72]	; (12850 <id_create.constprop.0+0x54>)
   12808:	f013 fc0b 	bl	26022 <bt_addr_le_eq>
   1280c:	b948      	cbnz	r0, 12822 <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], addr);
   1280e:	4629      	mov	r1, r5
   12810:	4810      	ldr	r0, [pc, #64]	; (12854 <id_create.constprop.0+0x58>)
   12812:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   12816:	4420      	add	r0, r4
		} while (id_find(&new_addr) >= 0);

		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);

		if (addr) {
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   12818:	f013 fc10 	bl	2603c <bt_addr_le_copy>
	if (IS_ENABLED(CONFIG_BT_SETTINGS) &&
	    atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
		bt_settings_save_id();
	}

	return 0;
   1281c:	2000      	movs	r0, #0
}
   1281e:	b003      	add	sp, #12
   12820:	bd30      	pop	{r4, r5, pc}
			err = bt_addr_le_create_static(&new_addr);
   12822:	4668      	mov	r0, sp
   12824:	f013 faf5 	bl	25e12 <bt_addr_le_create_static>
			if (err) {
   12828:	2800      	cmp	r0, #0
   1282a:	d1f8      	bne.n	1281e <id_create.constprop.0+0x22>
		} while (id_find(&new_addr) >= 0);
   1282c:	4668      	mov	r0, sp
   1282e:	f7ff ffcd 	bl	127cc <id_find>
   12832:	2800      	cmp	r0, #0
   12834:	daf5      	bge.n	12822 <id_create.constprop.0+0x26>
		bt_addr_le_copy(&bt_dev.id_addr[id], &new_addr);
   12836:	4b07      	ldr	r3, [pc, #28]	; (12854 <id_create.constprop.0+0x58>)
   12838:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
   1283c:	4669      	mov	r1, sp
   1283e:	4418      	add	r0, r3
   12840:	f013 fbfc 	bl	2603c <bt_addr_le_copy>
		if (addr) {
   12844:	2d00      	cmp	r5, #0
   12846:	d0e9      	beq.n	1281c <id_create.constprop.0+0x20>
			bt_addr_le_copy(addr, &bt_dev.id_addr[id]);
   12848:	4601      	mov	r1, r0
   1284a:	4628      	mov	r0, r5
   1284c:	e7e4      	b.n	12818 <id_create.constprop.0+0x1c>
   1284e:	bf00      	nop
   12850:	0002d481 	.word	0x0002d481
   12854:	20008000 	.word	0x20008000

00012858 <set_random_address>:
{
   12858:	b538      	push	{r3, r4, r5, lr}
	return memcmp(a, b, sizeof(*a));
   1285a:	2206      	movs	r2, #6
   1285c:	4911      	ldr	r1, [pc, #68]	; (128a4 <set_random_address+0x4c>)
   1285e:	4605      	mov	r5, r0
   12860:	f016 feff 	bl	29662 <memcmp>
	if (!bt_addr_cmp(addr, &bt_dev.random_addr.a)) {
   12864:	b1c8      	cbz	r0, 1289a <set_random_address+0x42>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, sizeof(*addr));
   12866:	2106      	movs	r1, #6
   12868:	f242 0005 	movw	r0, #8197	; 0x2005
   1286c:	f7ff f8c4 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   12870:	4604      	mov	r4, r0
   12872:	b1a0      	cbz	r0, 1289e <set_random_address+0x46>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   12874:	2206      	movs	r2, #6
   12876:	4629      	mov	r1, r5
   12878:	300c      	adds	r0, #12
   1287a:	f015 f98a 	bl	27b92 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_RANDOM_ADDRESS, buf, NULL);
   1287e:	2200      	movs	r2, #0
   12880:	4621      	mov	r1, r4
   12882:	f242 0005 	movw	r0, #8197	; 0x2005
   12886:	f7ff f905 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   1288a:	b938      	cbnz	r0, 1289c <set_random_address+0x44>
	bt_addr_copy(&bt_dev.random_addr.a, addr);
   1288c:	4805      	ldr	r0, [pc, #20]	; (128a4 <set_random_address+0x4c>)
   1288e:	4629      	mov	r1, r5
   12890:	f013 fbcf 	bl	26032 <bt_addr_copy>
	bt_dev.random_addr.type = BT_ADDR_LE_RANDOM;
   12894:	2301      	movs	r3, #1
   12896:	f800 3c01 	strb.w	r3, [r0, #-1]
		return 0;
   1289a:	2000      	movs	r0, #0
}
   1289c:	bd38      	pop	{r3, r4, r5, pc}
		return -ENOBUFS;
   1289e:	f06f 0068 	mvn.w	r0, #104	; 0x68
   128a2:	e7fb      	b.n	1289c <set_random_address+0x44>
   128a4:	20008061 	.word	0x20008061

000128a8 <find_rl_conflict>:
{
   128a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   128ac:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(conflict != NULL);
   128ae:	460c      	mov	r4, r1
{
   128b0:	b086      	sub	sp, #24
	__ASSERT_NO_MSG(conflict != NULL);
   128b2:	b959      	cbnz	r1, 128cc <find_rl_conflict+0x24>
   128b4:	492b      	ldr	r1, [pc, #172]	; (12964 <find_rl_conflict+0xbc>)
   128b6:	f44f 7357 	mov.w	r3, #860	; 0x35c
   128ba:	4a2b      	ldr	r2, [pc, #172]	; (12968 <find_rl_conflict+0xc0>)
   128bc:	482b      	ldr	r0, [pc, #172]	; (1296c <find_rl_conflict+0xc4>)
   128be:	f012 f97a 	bl	24bb6 <assert_print>
   128c2:	f44f 7157 	mov.w	r1, #860	; 0x35c
	__ASSERT_NO_MSG(conflict->candidate != NULL);
   128c6:	4828      	ldr	r0, [pc, #160]	; (12968 <find_rl_conflict+0xc0>)
   128c8:	f012 f96e 	bl	24ba8 <assert_post_action>
   128cc:	6808      	ldr	r0, [r1, #0]
   128ce:	b948      	cbnz	r0, 128e4 <find_rl_conflict+0x3c>
   128d0:	4927      	ldr	r1, [pc, #156]	; (12970 <find_rl_conflict+0xc8>)
   128d2:	f240 335d 	movw	r3, #861	; 0x35d
   128d6:	4a24      	ldr	r2, [pc, #144]	; (12968 <find_rl_conflict+0xc0>)
   128d8:	4824      	ldr	r0, [pc, #144]	; (1296c <find_rl_conflict+0xc4>)
   128da:	f012 f96c 	bl	24bb6 <assert_print>
   128de:	f240 315d 	movw	r1, #861	; 0x35d
   128e2:	e7f0      	b.n	128c6 <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG(resident != NULL);
   128e4:	b94d      	cbnz	r5, 128fa <find_rl_conflict+0x52>
   128e6:	4923      	ldr	r1, [pc, #140]	; (12974 <find_rl_conflict+0xcc>)
   128e8:	f240 335e 	movw	r3, #862	; 0x35e
   128ec:	4a1e      	ldr	r2, [pc, #120]	; (12968 <find_rl_conflict+0xc0>)
   128ee:	481f      	ldr	r0, [pc, #124]	; (1296c <find_rl_conflict+0xc4>)
   128f0:	f012 f961 	bl	24bb6 <assert_print>
   128f4:	f240 315e 	movw	r1, #862	; 0x35e
   128f8:	e7e5      	b.n	128c6 <find_rl_conflict+0x1e>
	__ASSERT_NO_MSG((conflict->candidate->state & BT_KEYS_ID_ADDED) == 0);
   128fa:	7a03      	ldrb	r3, [r0, #8]
   128fc:	075a      	lsls	r2, r3, #29
   128fe:	d509      	bpl.n	12914 <find_rl_conflict+0x6c>
   12900:	491d      	ldr	r1, [pc, #116]	; (12978 <find_rl_conflict+0xd0>)
   12902:	f44f 7358 	mov.w	r3, #864	; 0x360
   12906:	4a18      	ldr	r2, [pc, #96]	; (12968 <find_rl_conflict+0xc0>)
   12908:	4818      	ldr	r0, [pc, #96]	; (1296c <find_rl_conflict+0xc4>)
   1290a:	f012 f954 	bl	24bb6 <assert_print>
   1290e:	f44f 7158 	mov.w	r1, #864	; 0x360
   12912:	e7d8      	b.n	128c6 <find_rl_conflict+0x1e>
	if (conflict->found) {
   12914:	684f      	ldr	r7, [r1, #4]
   12916:	b9f7      	cbnz	r7, 12956 <find_rl_conflict+0xae>
	if ((resident->state & BT_KEYS_ID_ADDED) == 0) {
   12918:	7a2b      	ldrb	r3, [r5, #8]
   1291a:	075b      	lsls	r3, r3, #29
   1291c:	d51b      	bpl.n	12956 <find_rl_conflict+0xae>
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   1291e:	1c69      	adds	r1, r5, #1
   12920:	3001      	adds	r0, #1
   12922:	f013 fb7e 	bl	26022 <bt_addr_le_eq>
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   12926:	f8d4 8000 	ldr.w	r8, [r4]
   1292a:	2216      	movs	r2, #22
   1292c:	4639      	mov	r1, r7
	addr_conflict = bt_addr_le_eq(&conflict->candidate->addr, &resident->addr);
   1292e:	4606      	mov	r6, r0
	irk_conflict = (!bt_irk_eq(&conflict->candidate->irk, &(struct bt_irk){}) &&
   12930:	4668      	mov	r0, sp
   12932:	f016 fee0 	bl	296f6 <memset>
	bt_addr_t               rpa;
};

static inline bool bt_irk_eq(struct bt_irk const *a, struct bt_irk const *b)
{
	return (memcmp(a->val, b->val, sizeof(a->val)) == 0);
   12936:	2210      	movs	r2, #16
   12938:	4669      	mov	r1, sp
   1293a:	f108 002a 	add.w	r0, r8, #42	; 0x2a
   1293e:	f016 fe90 	bl	29662 <memcmp>
   12942:	b158      	cbz	r0, 1295c <find_rl_conflict+0xb4>
   12944:	6820      	ldr	r0, [r4, #0]
   12946:	2210      	movs	r2, #16
   12948:	f105 012a 	add.w	r1, r5, #42	; 0x2a
   1294c:	302a      	adds	r0, #42	; 0x2a
   1294e:	f016 fe88 	bl	29662 <memcmp>
   12952:	b918      	cbnz	r0, 1295c <find_rl_conflict+0xb4>
		conflict->found = resident;
   12954:	6065      	str	r5, [r4, #4]
}
   12956:	b006      	add	sp, #24
   12958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (addr_conflict || irk_conflict) {
   1295c:	2e00      	cmp	r6, #0
   1295e:	d1f9      	bne.n	12954 <find_rl_conflict+0xac>
   12960:	e7f9      	b.n	12956 <find_rl_conflict+0xae>
   12962:	bf00      	nop
   12964:	0002dbaf 	.word	0x0002dbaf
   12968:	0002db81 	.word	0x0002db81
   1296c:	0002b549 	.word	0x0002b549
   12970:	0002dbc7 	.word	0x0002dbc7
   12974:	0002dbea 	.word	0x0002dbea
   12978:	0002dc02 	.word	0x0002dc02

0001297c <bt_id_pending_keys_update>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1297c:	4b08      	ldr	r3, [pc, #32]	; (129a0 <bt_id_pending_keys_update+0x24>)
   1297e:	e8d3 2fef 	ldaex	r2, [r3]
   12982:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   12986:	e8c3 1fe0 	stlex	r0, r1, [r3]
   1298a:	2800      	cmp	r0, #0
   1298c:	d1f7      	bne.n	1297e <bt_id_pending_keys_update+0x2>
	if (atomic_test_and_clear_bit(bt_dev.flags, BT_DEV_ID_PENDING)) {
   1298e:	0413      	lsls	r3, r2, #16
   12990:	d504      	bpl.n	1299c <bt_id_pending_keys_update+0x20>
			bt_keys_foreach_type(BT_KEYS_IRK, pending_id_update, NULL);
   12992:	2200      	movs	r2, #0
   12994:	2002      	movs	r0, #2
   12996:	4903      	ldr	r1, [pc, #12]	; (129a4 <bt_id_pending_keys_update+0x28>)
   12998:	f006 b818 	b.w	189cc <bt_keys_foreach_type>
}
   1299c:	4770      	bx	lr
   1299e:	bf00      	nop
   129a0:	200080cc 	.word	0x200080cc
   129a4:	000261b9 	.word	0x000261b9

000129a8 <bt_id_find_conflict>:
	struct bt_id_conflict conflict = {
   129a8:	2300      	movs	r3, #0
{
   129aa:	b507      	push	{r0, r1, r2, lr}
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   129ac:	4905      	ldr	r1, [pc, #20]	; (129c4 <bt_id_find_conflict+0x1c>)
	struct bt_id_conflict conflict = {
   129ae:	e9cd 0300 	strd	r0, r3, [sp]
	bt_keys_foreach_type(BT_KEYS_IRK, find_rl_conflict, &conflict);
   129b2:	466a      	mov	r2, sp
   129b4:	2002      	movs	r0, #2
   129b6:	f006 f809 	bl	189cc <bt_keys_foreach_type>
}
   129ba:	9801      	ldr	r0, [sp, #4]
   129bc:	b003      	add	sp, #12
   129be:	f85d fb04 	ldr.w	pc, [sp], #4
   129c2:	bf00      	nop
   129c4:	000128a9 	.word	0x000128a9

000129c8 <bt_id_add>:
{
   129c8:	b5f0      	push	{r4, r5, r6, r7, lr}
	CHECKIF(keys == NULL) {
   129ca:	4605      	mov	r5, r0
{
   129cc:	b087      	sub	sp, #28
	CHECKIF(keys == NULL) {
   129ce:	b170      	cbz	r0, 129ee <bt_id_add+0x26>
	if (!bt_dev.le.rl_size || bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   129d0:	4c59      	ldr	r4, [pc, #356]	; (12b38 <bt_id_add+0x170>)
   129d2:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   129d6:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   129da:	b10a      	cbz	r2, 129e0 <bt_id_add+0x18>
   129dc:	429a      	cmp	r2, r3
   129de:	d208      	bcs.n	129f2 <bt_id_add+0x2a>
		bt_dev.le.rl_entries++;
   129e0:	3301      	adds	r3, #1
   129e2:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   129e6:	7a2b      	ldrb	r3, [r5, #8]
   129e8:	f043 0304 	orr.w	r3, r3, #4
   129ec:	722b      	strb	r3, [r5, #8]
}
   129ee:	b007      	add	sp, #28
   129f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   129f2:	2100      	movs	r1, #0
   129f4:	2206      	movs	r2, #6
   129f6:	4608      	mov	r0, r1
   129f8:	f001 fe0c 	bl	14614 <bt_conn_lookup_state_le>
	if (conn) {
   129fc:	4606      	mov	r6, r0
   129fe:	b188      	cbz	r0, 12a24 <bt_id_add+0x5c>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   12a00:	34cc      	adds	r4, #204	; 0xcc
   12a02:	e8d4 3fef 	ldaex	r3, [r4]
   12a06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   12a0a:	e8c4 3fe2 	stlex	r2, r3, [r4]
   12a0e:	2a00      	cmp	r2, #0
   12a10:	d1f7      	bne.n	12a02 <bt_id_add+0x3a>
	keys->state |= flag;
   12a12:	7a2b      	ldrb	r3, [r5, #8]
   12a14:	f043 0301 	orr.w	r3, r3, #1
   12a18:	722b      	strb	r3, [r5, #8]
}
   12a1a:	b007      	add	sp, #28
   12a1c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   12a20:	f001 baec 	b.w	13ffc <bt_conn_unref>
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12a24:	4601      	mov	r1, r0
   12a26:	4845      	ldr	r0, [pc, #276]	; (12b3c <bt_id_add+0x174>)
   12a28:	f000 fbee 	bl	13208 <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries) {
   12a2c:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12a30:	b163      	cbz	r3, 12a4c <bt_id_add+0x84>
		err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12a32:	4630      	mov	r0, r6
   12a34:	f013 fb54 	bl	260e0 <addr_res_enable>
		if (err) {
   12a38:	b140      	cbz	r0, 12a4c <bt_id_add+0x84>
			LOG_WRN("Failed to disable address resolution");
   12a3a:	4b41      	ldr	r3, [pc, #260]	; (12b40 <bt_id_add+0x178>)
   12a3c:	2202      	movs	r2, #2
   12a3e:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12a42:	4633      	mov	r3, r6
   12a44:	9600      	str	r6, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   12a46:	4618      	mov	r0, r3
   12a48:	493e      	ldr	r1, [pc, #248]	; (12b44 <bt_id_add+0x17c>)
   12a4a:	e054      	b.n	12af6 <bt_id_add+0x12e>
	if (bt_dev.le.rl_entries == bt_dev.le.rl_size) {
   12a4c:	f894 2119 	ldrb.w	r2, [r4, #281]	; 0x119
   12a50:	f894 3118 	ldrb.w	r3, [r4, #280]	; 0x118
   12a54:	429a      	cmp	r2, r3
   12a56:	d12b      	bne.n	12ab0 <bt_id_add+0xe8>
		LOG_WRN("Resolving list size exceeded. Switching to host.");
   12a58:	2600      	movs	r6, #0
   12a5a:	4b3b      	ldr	r3, [pc, #236]	; (12b48 <bt_id_add+0x180>)
   12a5c:	2202      	movs	r2, #2
   12a5e:	4630      	mov	r0, r6
   12a60:	4938      	ldr	r1, [pc, #224]	; (12b44 <bt_id_add+0x17c>)
   12a62:	9302      	str	r3, [sp, #8]
   12a64:	e9cd 6600 	strd	r6, r6, [sp]
   12a68:	4633      	mov	r3, r6
   12a6a:	f013 fb2a 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
		err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_CLEAR_RL, NULL, NULL);
   12a6e:	4632      	mov	r2, r6
   12a70:	4631      	mov	r1, r6
   12a72:	f242 0029 	movw	r0, #8233	; 0x2029
   12a76:	f7ff f80d 	bl	11a94 <bt_hci_cmd_send_sync>
		if (err) {
   12a7a:	b130      	cbz	r0, 12a8a <bt_id_add+0xc2>
			LOG_ERR("Failed to clear resolution list");
   12a7c:	4b33      	ldr	r3, [pc, #204]	; (12b4c <bt_id_add+0x184>)
   12a7e:	9600      	str	r6, [sp, #0]
   12a80:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12a84:	4633      	mov	r3, r6
		LOG_ERR("Failed to set privacy mode");
   12a86:	2201      	movs	r2, #1
   12a88:	e7dd      	b.n	12a46 <bt_id_add+0x7e>
		bt_dev.le.rl_entries++;
   12a8a:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12a8e:	3301      	adds	r3, #1
   12a90:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state |= BT_KEYS_ID_ADDED;
   12a94:	7a2b      	ldrb	r3, [r5, #8]
   12a96:	f043 0304 	orr.w	r3, r3, #4
   12a9a:	722b      	strb	r3, [r5, #8]
	addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   12a9c:	2001      	movs	r0, #1
   12a9e:	f013 fb1f 	bl	260e0 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12aa2:	2100      	movs	r1, #0
   12aa4:	482a      	ldr	r0, [pc, #168]	; (12b50 <bt_id_add+0x188>)
}
   12aa6:	b007      	add	sp, #28
   12aa8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12aac:	f000 bbac 	b.w	13208 <bt_le_ext_adv_foreach>
	err = hci_id_add(keys->id, &keys->addr, keys->irk.val);
   12ab0:	462a      	mov	r2, r5
   12ab2:	1c6f      	adds	r7, r5, #1
   12ab4:	4639      	mov	r1, r7
   12ab6:	f812 0b2a 	ldrb.w	r0, [r2], #42
   12aba:	f013 fac6 	bl	2604a <hci_id_add>
	if (err) {
   12abe:	4606      	mov	r6, r0
   12ac0:	b128      	cbz	r0, 12ace <bt_id_add+0x106>
		LOG_ERR("Failed to add IRK to controller");
   12ac2:	4b24      	ldr	r3, [pc, #144]	; (12b54 <bt_id_add+0x18c>)
		LOG_ERR("Failed to set privacy mode");
   12ac4:	9302      	str	r3, [sp, #8]
   12ac6:	2300      	movs	r3, #0
   12ac8:	e9cd 3300 	strd	r3, r3, [sp]
   12acc:	e7db      	b.n	12a86 <bt_id_add+0xbe>
	bt_dev.le.rl_entries++;
   12ace:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12ad2:	3301      	adds	r3, #1
   12ad4:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state |= BT_KEYS_ID_ADDED;
   12ad8:	7a2b      	ldrb	r3, [r5, #8]
   12ada:	f043 0304 	orr.w	r3, r3, #4
   12ade:	722b      	strb	r3, [r5, #8]
	if (!BT_CMD_TEST(bt_dev.supported_commands, 39, 2)) {
   12ae0:	f894 309f 	ldrb.w	r3, [r4, #159]	; 0x9f
   12ae4:	f013 0304 	ands.w	r3, r3, #4
   12ae8:	d108      	bne.n	12afc <bt_id_add+0x134>
		LOG_WRN("Set privacy mode command is not supported");
   12aea:	4a1b      	ldr	r2, [pc, #108]	; (12b58 <bt_id_add+0x190>)
   12aec:	4915      	ldr	r1, [pc, #84]	; (12b44 <bt_id_add+0x17c>)
   12aee:	e9cd 3201 	strd	r3, r2, [sp, #4]
   12af2:	2202      	movs	r2, #2
   12af4:	9300      	str	r3, [sp, #0]
		LOG_ERR("Failed to set privacy mode");
   12af6:	f013 fae4 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
		goto done;
   12afa:	e7cf      	b.n	12a9c <bt_id_add+0xd4>
	bt_addr_le_copy(&cp.id_addr, addr);
   12afc:	4639      	mov	r1, r7
   12afe:	a804      	add	r0, sp, #16
   12b00:	f013 fa9c 	bl	2603c <bt_addr_le_copy>
	cp.mode = mode;
   12b04:	2301      	movs	r3, #1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   12b06:	2108      	movs	r1, #8
   12b08:	f242 004e 	movw	r0, #8270	; 0x204e
	cp.mode = mode;
   12b0c:	f88d 3017 	strb.w	r3, [sp, #23]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PRIVACY_MODE, sizeof(cp));
   12b10:	f7fe ff72 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   12b14:	4604      	mov	r4, r0
   12b16:	b160      	cbz	r0, 12b32 <bt_id_add+0x16a>
   12b18:	2208      	movs	r2, #8
   12b1a:	a904      	add	r1, sp, #16
   12b1c:	300c      	adds	r0, #12
   12b1e:	f015 f838 	bl	27b92 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PRIVACY_MODE, buf, NULL);
   12b22:	4632      	mov	r2, r6
   12b24:	4621      	mov	r1, r4
   12b26:	f242 004e 	movw	r0, #8270	; 0x204e
   12b2a:	f7fe ffb3 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   12b2e:	2800      	cmp	r0, #0
   12b30:	d0b4      	beq.n	12a9c <bt_id_add+0xd4>
		LOG_ERR("Failed to set privacy mode");
   12b32:	4b0a      	ldr	r3, [pc, #40]	; (12b5c <bt_id_add+0x194>)
   12b34:	e7c6      	b.n	12ac4 <bt_id_add+0xfc>
   12b36:	bf00      	nop
   12b38:	20008000 	.word	0x20008000
   12b3c:	00026137 	.word	0x00026137
   12b40:	0002dc37 	.word	0x0002dc37
   12b44:	0002a5c0 	.word	0x0002a5c0
   12b48:	0002dc5c 	.word	0x0002dc5c
   12b4c:	0002dc8d 	.word	0x0002dc8d
   12b50:	00026111 	.word	0x00026111
   12b54:	0002dcad 	.word	0x0002dcad
   12b58:	0002dccd 	.word	0x0002dccd
   12b5c:	0002dcf7 	.word	0x0002dcf7

00012b60 <bt_id_del>:
{
   12b60:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	CHECKIF(keys == NULL) {
   12b64:	4605      	mov	r5, r0
   12b66:	b3a8      	cbz	r0, 12bd4 <bt_id_del+0x74>
	if (!bt_dev.le.rl_size ||
   12b68:	4c4c      	ldr	r4, [pc, #304]	; (12c9c <bt_id_del+0x13c>)
   12b6a:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   12b6e:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
	if (!bt_dev.le.rl_size ||
   12b72:	b1da      	cbz	r2, 12bac <bt_id_del+0x4c>
	    bt_dev.le.rl_entries > bt_dev.le.rl_size + 1) {
   12b74:	3201      	adds	r2, #1
	if (!bt_dev.le.rl_size ||
   12b76:	4293      	cmp	r3, r2
   12b78:	dc25      	bgt.n	12bc6 <bt_id_del+0x66>
	conn = bt_conn_lookup_state_le(BT_ID_DEFAULT, NULL, BT_CONN_CONNECTING);
   12b7a:	2100      	movs	r1, #0
   12b7c:	2206      	movs	r2, #6
   12b7e:	4608      	mov	r0, r1
   12b80:	f001 fd48 	bl	14614 <bt_conn_lookup_state_le>
	if (conn) {
   12b84:	4606      	mov	r6, r0
   12b86:	b340      	cbz	r0, 12bda <bt_id_del+0x7a>
   12b88:	34cc      	adds	r4, #204	; 0xcc
   12b8a:	e8d4 3fef 	ldaex	r3, [r4]
   12b8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   12b92:	e8c4 3fe2 	stlex	r2, r3, [r4]
   12b96:	2a00      	cmp	r2, #0
   12b98:	d1f7      	bne.n	12b8a <bt_id_del+0x2a>
	keys->state |= flag;
   12b9a:	7a2b      	ldrb	r3, [r5, #8]
   12b9c:	f043 0302 	orr.w	r3, r3, #2
   12ba0:	722b      	strb	r3, [r5, #8]
}
   12ba2:	b004      	add	sp, #16
   12ba4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_conn_unref(conn);
   12ba8:	f001 ba28 	b.w	13ffc <bt_conn_unref>
		__ASSERT_NO_MSG(bt_dev.le.rl_entries > 0);
   12bac:	b95b      	cbnz	r3, 12bc6 <bt_id_del+0x66>
   12bae:	493c      	ldr	r1, [pc, #240]	; (12ca0 <bt_id_del+0x140>)
   12bb0:	483c      	ldr	r0, [pc, #240]	; (12ca4 <bt_id_del+0x144>)
   12bb2:	f240 4323 	movw	r3, #1059	; 0x423
   12bb6:	4a3c      	ldr	r2, [pc, #240]	; (12ca8 <bt_id_del+0x148>)
   12bb8:	f011 fffd 	bl	24bb6 <assert_print>
   12bbc:	f240 4123 	movw	r1, #1059	; 0x423
   12bc0:	4839      	ldr	r0, [pc, #228]	; (12ca8 <bt_id_del+0x148>)
   12bc2:	f011 fff1 	bl	24ba8 <assert_post_action>
			bt_dev.le.rl_entries--;
   12bc6:	3b01      	subs	r3, #1
   12bc8:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12bcc:	7a2b      	ldrb	r3, [r5, #8]
   12bce:	f023 0304 	bic.w	r3, r3, #4
   12bd2:	722b      	strb	r3, [r5, #8]
}
   12bd4:	b004      	add	sp, #16
   12bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_le_ext_adv_foreach(adv_pause_enabled, NULL);
   12bda:	4601      	mov	r1, r0
   12bdc:	4833      	ldr	r0, [pc, #204]	; (12cac <bt_id_del+0x14c>)
   12bde:	f000 fb13 	bl	13208 <bt_le_ext_adv_foreach>
	err = addr_res_enable(BT_HCI_ADDR_RES_DISABLE);
   12be2:	4630      	mov	r0, r6
   12be4:	f013 fa7c 	bl	260e0 <addr_res_enable>
	if (err) {
   12be8:	4607      	mov	r7, r0
   12bea:	b1b8      	cbz	r0, 12c1c <bt_id_del+0xbc>
		LOG_ERR("Disabling address resolution failed (err %d)", err);
   12bec:	4b30      	ldr	r3, [pc, #192]	; (12cb0 <bt_id_del+0x150>)
   12bee:	9003      	str	r0, [sp, #12]
   12bf0:	e9cd 6301 	strd	r6, r3, [sp, #4]
   12bf4:	2201      	movs	r2, #1
   12bf6:	4633      	mov	r3, r6
   12bf8:	4630      	mov	r0, r6
   12bfa:	492e      	ldr	r1, [pc, #184]	; (12cb4 <bt_id_del+0x154>)
   12bfc:	9600      	str	r6, [sp, #0]
   12bfe:	f013 fa60 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
	if (bt_dev.le.rl_entries) {
   12c02:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12c06:	b113      	cbz	r3, 12c0e <bt_id_del+0xae>
		addr_res_enable(BT_HCI_ADDR_RES_ENABLE);
   12c08:	2001      	movs	r0, #1
   12c0a:	f013 fa69 	bl	260e0 <addr_res_enable>
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12c0e:	2100      	movs	r1, #0
   12c10:	4829      	ldr	r0, [pc, #164]	; (12cb8 <bt_id_del+0x158>)
}
   12c12:	b004      	add	sp, #16
   12c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		bt_le_ext_adv_foreach(adv_unpause_enabled, NULL);
   12c18:	f000 baf6 	b.w	13208 <bt_le_ext_adv_foreach>
	if (bt_dev.le.rl_entries > bt_dev.le.rl_size) {
   12c1c:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12c20:	f894 2118 	ldrb.w	r2, [r4, #280]	; 0x118
   12c24:	429a      	cmp	r2, r3
   12c26:	d20c      	bcs.n	12c42 <bt_id_del+0xe2>
		bt_dev.le.rl_entries--;
   12c28:	3b01      	subs	r3, #1
   12c2a:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
		keys->state &= ~BT_KEYS_ID_ADDED;
   12c2e:	7a2b      	ldrb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12c30:	4602      	mov	r2, r0
		keys->state &= ~BT_KEYS_ID_ADDED;
   12c32:	f023 0304 	bic.w	r3, r3, #4
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12c36:	2002      	movs	r0, #2
   12c38:	4920      	ldr	r1, [pc, #128]	; (12cbc <bt_id_del+0x15c>)
		keys->state &= ~BT_KEYS_ID_ADDED;
   12c3a:	722b      	strb	r3, [r5, #8]
			bt_keys_foreach_type(BT_KEYS_IRK, keys_add_id, NULL);
   12c3c:	f005 fec6 	bl	189cc <bt_keys_foreach_type>
		goto done;
   12c40:	e7df      	b.n	12c02 <bt_id_del+0xa2>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_REM_DEV_FROM_RL, sizeof(*cp));
   12c42:	2107      	movs	r1, #7
   12c44:	f242 0028 	movw	r0, #8232	; 0x2028
   12c48:	f7fe fed6 	bl	119f8 <bt_hci_cmd_create>
	err = hci_id_del(&keys->addr);
   12c4c:	f105 0801 	add.w	r8, r5, #1
	if (!buf) {
   12c50:	4606      	mov	r6, r0
   12c52:	b950      	cbnz	r0, 12c6a <bt_id_del+0x10a>
		LOG_ERR("Failed to remove IRK from controller");
   12c54:	4b1a      	ldr	r3, [pc, #104]	; (12cc0 <bt_id_del+0x160>)
   12c56:	2201      	movs	r2, #1
   12c58:	9302      	str	r3, [sp, #8]
   12c5a:	2300      	movs	r3, #0
   12c5c:	4915      	ldr	r1, [pc, #84]	; (12cb4 <bt_id_del+0x154>)
   12c5e:	4618      	mov	r0, r3
   12c60:	e9cd 3300 	strd	r3, r3, [sp]
   12c64:	f013 fa2d 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
		goto done;
   12c68:	e7cb      	b.n	12c02 <bt_id_del+0xa2>
	return net_buf_simple_add(&buf->b, len);
   12c6a:	2107      	movs	r1, #7
   12c6c:	300c      	adds	r0, #12
   12c6e:	f006 fc01 	bl	19474 <net_buf_simple_add>
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   12c72:	4641      	mov	r1, r8
   12c74:	f013 f9e2 	bl	2603c <bt_addr_le_copy>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_REM_DEV_FROM_RL, buf, NULL);
   12c78:	463a      	mov	r2, r7
   12c7a:	4631      	mov	r1, r6
   12c7c:	f242 0028 	movw	r0, #8232	; 0x2028
   12c80:	f7fe ff08 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   12c84:	2800      	cmp	r0, #0
   12c86:	d1e5      	bne.n	12c54 <bt_id_del+0xf4>
	bt_dev.le.rl_entries--;
   12c88:	f894 3119 	ldrb.w	r3, [r4, #281]	; 0x119
   12c8c:	3b01      	subs	r3, #1
   12c8e:	f884 3119 	strb.w	r3, [r4, #281]	; 0x119
	keys->state &= ~BT_KEYS_ID_ADDED;
   12c92:	7a2b      	ldrb	r3, [r5, #8]
   12c94:	f023 0304 	bic.w	r3, r3, #4
   12c98:	722b      	strb	r3, [r5, #8]
   12c9a:	e7b2      	b.n	12c02 <bt_id_del+0xa2>
   12c9c:	20008000 	.word	0x20008000
   12ca0:	0002dd12 	.word	0x0002dd12
   12ca4:	0002b549 	.word	0x0002b549
   12ca8:	0002db81 	.word	0x0002db81
   12cac:	00026137 	.word	0x00026137
   12cb0:	0002dd2b 	.word	0x0002dd2b
   12cb4:	0002a5c0 	.word	0x0002a5c0
   12cb8:	00026111 	.word	0x00026111
   12cbc:	000260ad 	.word	0x000260ad
   12cc0:	0002dd58 	.word	0x0002dd58

00012cc4 <bt_id_create>:

int bt_id_create(bt_addr_le_t *addr, uint8_t *irk)
{
   12cc4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   12cc6:	460d      	mov	r5, r1
	int new_id, err;

	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12cc8:	4604      	mov	r4, r0
   12cca:	b920      	cbnz	r0, 12cd6 <bt_id_create+0x12>
		if (id_find(addr) >= 0) {
			return -EALREADY;
		}
	}

	if (!IS_ENABLED(CONFIG_BT_PRIVACY) && irk) {
   12ccc:	b31d      	cbz	r5, 12d16 <bt_id_create+0x52>
			return -EINVAL;
   12cce:	f06f 0015 	mvn.w	r0, #21
	} else {
		bt_dev.id_count++;
	}

	return new_id;
}
   12cd2:	b004      	add	sp, #16
   12cd4:	bd70      	pop	{r4, r5, r6, pc}
	if (addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY)) {
   12cd6:	4921      	ldr	r1, [pc, #132]	; (12d5c <bt_id_create+0x98>)
   12cd8:	f013 f9a3 	bl	26022 <bt_addr_le_eq>
   12cdc:	2800      	cmp	r0, #0
   12cde:	d1f5      	bne.n	12ccc <bt_id_create+0x8>
		if (addr->type != BT_ADDR_LE_RANDOM ||
   12ce0:	7823      	ldrb	r3, [r4, #0]
   12ce2:	2b01      	cmp	r3, #1
   12ce4:	d104      	bne.n	12cf0 <bt_id_create+0x2c>
   12ce6:	79a3      	ldrb	r3, [r4, #6]
   12ce8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   12cec:	2bc0      	cmp	r3, #192	; 0xc0
   12cee:	d00a      	beq.n	12d06 <bt_id_create+0x42>
			LOG_ERR("Only static random identity address supported");
   12cf0:	4b1b      	ldr	r3, [pc, #108]	; (12d60 <bt_id_create+0x9c>)
   12cf2:	2201      	movs	r2, #1
   12cf4:	9302      	str	r3, [sp, #8]
   12cf6:	2300      	movs	r3, #0
   12cf8:	491a      	ldr	r1, [pc, #104]	; (12d64 <bt_id_create+0xa0>)
   12cfa:	4618      	mov	r0, r3
   12cfc:	e9cd 3300 	strd	r3, r3, [sp]
   12d00:	f013 f9df 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   12d04:	e7e3      	b.n	12cce <bt_id_create+0xa>
		if (id_find(addr) >= 0) {
   12d06:	4620      	mov	r0, r4
   12d08:	f7ff fd60 	bl	127cc <id_find>
   12d0c:	2800      	cmp	r0, #0
   12d0e:	dbdd      	blt.n	12ccc <bt_id_create+0x8>
			return -EALREADY;
   12d10:	f06f 0077 	mvn.w	r0, #119	; 0x77
   12d14:	e7dd      	b.n	12cd2 <bt_id_create+0xe>
	if (bt_dev.id_count == ARRAY_SIZE(bt_dev.id_addr)) {
   12d16:	4d14      	ldr	r5, [pc, #80]	; (12d68 <bt_id_create+0xa4>)
   12d18:	79eb      	ldrb	r3, [r5, #7]
   12d1a:	2b01      	cmp	r3, #1
   12d1c:	d01a      	beq.n	12d54 <bt_id_create+0x90>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   12d1e:	f105 03cc 	add.w	r3, r5, #204	; 0xcc
   12d22:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_ENABLE)) {
   12d26:	07db      	lsls	r3, r3, #31
   12d28:	d50b      	bpl.n	12d42 <bt_id_create+0x7e>
	new_id = bt_dev.id_count;
   12d2a:	79ee      	ldrb	r6, [r5, #7]
	err = id_create(new_id, addr, irk);
   12d2c:	4621      	mov	r1, r4
   12d2e:	4630      	mov	r0, r6
   12d30:	f7ff fd64 	bl	127fc <id_create.constprop.0>
	if (err) {
   12d34:	2800      	cmp	r0, #0
   12d36:	d1cc      	bne.n	12cd2 <bt_id_create+0xe>
		bt_dev.id_count++;
   12d38:	79eb      	ldrb	r3, [r5, #7]
	new_id = bt_dev.id_count;
   12d3a:	4630      	mov	r0, r6
		bt_dev.id_count++;
   12d3c:	3301      	adds	r3, #1
   12d3e:	71eb      	strb	r3, [r5, #7]
	return new_id;
   12d40:	e7c7      	b.n	12cd2 <bt_id_create+0xe>
		if (!(addr && !bt_addr_le_eq(addr, BT_ADDR_LE_ANY))) {
   12d42:	2c00      	cmp	r4, #0
   12d44:	d0c3      	beq.n	12cce <bt_id_create+0xa>
   12d46:	4620      	mov	r0, r4
   12d48:	4904      	ldr	r1, [pc, #16]	; (12d5c <bt_id_create+0x98>)
   12d4a:	f013 f96a 	bl	26022 <bt_addr_le_eq>
   12d4e:	2800      	cmp	r0, #0
   12d50:	d0eb      	beq.n	12d2a <bt_id_create+0x66>
   12d52:	e7bc      	b.n	12cce <bt_id_create+0xa>
		return -ENOMEM;
   12d54:	f06f 000b 	mvn.w	r0, #11
   12d58:	e7bb      	b.n	12cd2 <bt_id_create+0xe>
   12d5a:	bf00      	nop
   12d5c:	0002d481 	.word	0x0002d481
   12d60:	0002dd7d 	.word	0x0002dd7d
   12d64:	0002a5c0 	.word	0x0002a5c0
   12d68:	20008000 	.word	0x20008000

00012d6c <bt_id_read_public_addr>:
#endif /* defined(CONFIG_BT_HCI_VS_EXT) */
}
#endif /* defined(CONFIG_BT_PRIVACY) */

uint8_t bt_id_read_public_addr(bt_addr_le_t *addr)
{
   12d6c:	b570      	push	{r4, r5, r6, lr}
	struct bt_hci_rp_read_bd_addr *rp;
	struct net_buf *rsp;
	int err;

	CHECKIF(addr == NULL) {
   12d6e:	4604      	mov	r4, r0
{
   12d70:	b086      	sub	sp, #24
	CHECKIF(addr == NULL) {
   12d72:	b958      	cbnz	r0, 12d8c <bt_id_read_public_addr+0x20>
		LOG_WRN("Invalid input parameters");
   12d74:	4b1d      	ldr	r3, [pc, #116]	; (12dec <bt_id_read_public_addr+0x80>)
   12d76:	2202      	movs	r2, #2
   12d78:	e9cd 0301 	strd	r0, r3, [sp, #4]
   12d7c:	4603      	mov	r3, r0
   12d7e:	491c      	ldr	r1, [pc, #112]	; (12df0 <bt_id_read_public_addr+0x84>)
   12d80:	9000      	str	r0, [sp, #0]
	}

	/* Read Bluetooth Address */
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read public address");
   12d82:	f013 f99e 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
		return 0U;
   12d86:	2000      	movs	r0, #0
	bt_addr_copy(&addr->a, &rp->bdaddr);
	addr->type = BT_ADDR_LE_PUBLIC;

	net_buf_unref(rsp);
	return 1U;
}
   12d88:	b006      	add	sp, #24
   12d8a:	bd70      	pop	{r4, r5, r6, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_READ_BD_ADDR, NULL, &rsp);
   12d8c:	2100      	movs	r1, #0
   12d8e:	f241 0009 	movw	r0, #4105	; 0x1009
   12d92:	aa05      	add	r2, sp, #20
   12d94:	f7fe fe7e 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   12d98:	4606      	mov	r6, r0
   12d9a:	b140      	cbz	r0, 12dae <bt_id_read_public_addr+0x42>
		LOG_WRN("Failed to read public address");
   12d9c:	4b15      	ldr	r3, [pc, #84]	; (12df4 <bt_id_read_public_addr+0x88>)
   12d9e:	2202      	movs	r2, #2
   12da0:	9302      	str	r3, [sp, #8]
   12da2:	2300      	movs	r3, #0
   12da4:	4912      	ldr	r1, [pc, #72]	; (12df0 <bt_id_read_public_addr+0x84>)
   12da6:	4618      	mov	r0, r3
   12da8:	e9cd 3300 	strd	r3, r3, [sp]
   12dac:	e7e9      	b.n	12d82 <bt_id_read_public_addr+0x16>
	rp = (void *)rsp->data;
   12dae:	9b05      	ldr	r3, [sp, #20]
   12db0:	2206      	movs	r2, #6
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12db2:	68dd      	ldr	r5, [r3, #12]
   12db4:	4910      	ldr	r1, [pc, #64]	; (12df8 <bt_id_read_public_addr+0x8c>)
   12db6:	3501      	adds	r5, #1
   12db8:	4628      	mov	r0, r5
   12dba:	f016 fc52 	bl	29662 <memcmp>
   12dbe:	b918      	cbnz	r0, 12dc8 <bt_id_read_public_addr+0x5c>
		net_buf_unref(rsp);
   12dc0:	9805      	ldr	r0, [sp, #20]
   12dc2:	f006 fa35 	bl	19230 <net_buf_unref>
		return 0U;
   12dc6:	e7de      	b.n	12d86 <bt_id_read_public_addr+0x1a>
   12dc8:	2206      	movs	r2, #6
   12dca:	4628      	mov	r0, r5
   12dcc:	490b      	ldr	r1, [pc, #44]	; (12dfc <bt_id_read_public_addr+0x90>)
   12dce:	f016 fc48 	bl	29662 <memcmp>
	if (!bt_addr_cmp(&rp->bdaddr, BT_ADDR_ANY) ||
   12dd2:	2800      	cmp	r0, #0
   12dd4:	d0f4      	beq.n	12dc0 <bt_id_read_public_addr+0x54>
	bt_addr_copy(&addr->a, &rp->bdaddr);
   12dd6:	4629      	mov	r1, r5
   12dd8:	1c60      	adds	r0, r4, #1
   12dda:	f013 f92a 	bl	26032 <bt_addr_copy>
	net_buf_unref(rsp);
   12dde:	9805      	ldr	r0, [sp, #20]
	addr->type = BT_ADDR_LE_PUBLIC;
   12de0:	7026      	strb	r6, [r4, #0]
	net_buf_unref(rsp);
   12de2:	f006 fa25 	bl	19230 <net_buf_unref>
	return 1U;
   12de6:	2001      	movs	r0, #1
   12de8:	e7ce      	b.n	12d88 <bt_id_read_public_addr+0x1c>
   12dea:	bf00      	nop
   12dec:	0002ddab 	.word	0x0002ddab
   12df0:	0002a5c0 	.word	0x0002a5c0
   12df4:	0002ddc4 	.word	0x0002ddc4
   12df8:	0002d48e 	.word	0x0002d48e
   12dfc:	0002d488 	.word	0x0002d488

00012e00 <bt_setup_public_id_addr>:

int bt_setup_public_id_addr(void)
{
   12e00:	b507      	push	{r0, r1, r2, lr}
	bt_addr_le_t addr;
	uint8_t *irk = NULL;

	bt_dev.id_count = bt_id_read_public_addr(&addr);
   12e02:	4668      	mov	r0, sp
   12e04:	f7ff ffb2 	bl	12d6c <bt_id_read_public_addr>
   12e08:	4b04      	ldr	r3, [pc, #16]	; (12e1c <bt_setup_public_id_addr+0x1c>)
   12e0a:	71d8      	strb	r0, [r3, #7]

	if (!bt_dev.id_count) {
   12e0c:	b118      	cbz	r0, 12e16 <bt_setup_public_id_addr+0x16>
		if (IS_ENABLED(CONFIG_BT_SETTINGS)) {
			atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
		}
	}

	return id_create(BT_ID_DEFAULT, &addr, irk);
   12e0e:	4669      	mov	r1, sp
   12e10:	2000      	movs	r0, #0
   12e12:	f7ff fcf3 	bl	127fc <id_create.constprop.0>
}
   12e16:	b003      	add	sp, #12
   12e18:	f85d fb04 	ldr.w	pc, [sp], #4
   12e1c:	20008000 	.word	0x20008000

00012e20 <bt_read_static_addr>:

#if defined(CONFIG_BT_HCI_VS_EXT)
uint8_t bt_read_static_addr(struct bt_hci_vs_static_addr addrs[], uint8_t size)
{
   12e20:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct bt_hci_rp_vs_read_static_addrs *rp;
	struct net_buf *rsp;
	int err, i;
	uint8_t cnt;

	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12e22:	4b25      	ldr	r3, [pc, #148]	; (12eb8 <bt_read_static_addr+0x98>)
{
   12e24:	4605      	mov	r5, r0
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12e26:	f893 30ba 	ldrb.w	r3, [r3, #186]	; 0xba
{
   12e2a:	460e      	mov	r6, r1
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12e2c:	f013 0301 	ands.w	r3, r3, #1
{
   12e30:	b087      	sub	sp, #28
	if (!BT_VS_CMD_READ_STATIC_ADDRS(bt_dev.vs_commands)) {
   12e32:	d10c      	bne.n	12e4e <bt_read_static_addr+0x2e>
		LOG_WRN("Read Static Addresses command not available");
   12e34:	4a21      	ldr	r2, [pc, #132]	; (12ebc <bt_read_static_addr+0x9c>)
   12e36:	9202      	str	r2, [sp, #8]
		return 0;
	}

	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
	if (err) {
		LOG_WRN("Failed to read static addresses");
   12e38:	2202      	movs	r2, #2
   12e3a:	4618      	mov	r0, r3
   12e3c:	e9cd 3300 	strd	r3, r3, [sp]
   12e40:	491f      	ldr	r1, [pc, #124]	; (12ec0 <bt_read_static_addr+0xa0>)
   12e42:	f013 f93e 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
		return 0;
   12e46:	2400      	movs	r4, #0
	if (!cnt) {
		LOG_WRN("No static addresses stored in controller");
	}

	return cnt;
}
   12e48:	4620      	mov	r0, r4
   12e4a:	b007      	add	sp, #28
   12e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	err = bt_hci_cmd_send_sync(BT_HCI_OP_VS_READ_STATIC_ADDRS, NULL, &rsp);
   12e4e:	2100      	movs	r1, #0
   12e50:	f64f 4009 	movw	r0, #64521	; 0xfc09
   12e54:	aa05      	add	r2, sp, #20
   12e56:	f7fe fe1d 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   12e5a:	4603      	mov	r3, r0
   12e5c:	b118      	cbz	r0, 12e66 <bt_read_static_addr+0x46>
		LOG_WRN("Failed to read static addresses");
   12e5e:	4b19      	ldr	r3, [pc, #100]	; (12ec4 <bt_read_static_addr+0xa4>)
   12e60:	9302      	str	r3, [sp, #8]
   12e62:	2300      	movs	r3, #0
   12e64:	e7e8      	b.n	12e38 <bt_read_static_addr+0x18>
	rp = (void *)rsp->data;
   12e66:	9805      	ldr	r0, [sp, #20]
		memcpy(&addrs[i], &rp->a[i], sizeof(struct bt_hci_vs_static_addr));
   12e68:	2716      	movs	r7, #22
	rp = (void *)rsp->data;
   12e6a:	68c2      	ldr	r2, [r0, #12]
	cnt = MIN(rp->num_addrs, size);
   12e6c:	7854      	ldrb	r4, [r2, #1]
   12e6e:	3202      	adds	r2, #2
   12e70:	42b4      	cmp	r4, r6
   12e72:	bf28      	it	cs
   12e74:	4634      	movcs	r4, r6
	for (i = 0; i < cnt; i++) {
   12e76:	429c      	cmp	r4, r3
   12e78:	dc0e      	bgt.n	12e98 <bt_read_static_addr+0x78>
	net_buf_unref(rsp);
   12e7a:	f006 f9d9 	bl	19230 <net_buf_unref>
	if (!cnt) {
   12e7e:	2c00      	cmp	r4, #0
   12e80:	d1e2      	bne.n	12e48 <bt_read_static_addr+0x28>
		LOG_WRN("No static addresses stored in controller");
   12e82:	4b11      	ldr	r3, [pc, #68]	; (12ec8 <bt_read_static_addr+0xa8>)
   12e84:	2202      	movs	r2, #2
   12e86:	e9cd 4301 	strd	r4, r3, [sp, #4]
   12e8a:	4620      	mov	r0, r4
   12e8c:	4623      	mov	r3, r4
   12e8e:	490c      	ldr	r1, [pc, #48]	; (12ec0 <bt_read_static_addr+0xa0>)
   12e90:	9400      	str	r4, [sp, #0]
   12e92:	f013 f916 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
   12e96:	e7d7      	b.n	12e48 <bt_read_static_addr+0x28>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   12e98:	4611      	mov	r1, r2
   12e9a:	fb07 5603 	mla	r6, r7, r3, r5
   12e9e:	f102 0c14 	add.w	ip, r2, #20
   12ea2:	f851 eb04 	ldr.w	lr, [r1], #4
   12ea6:	4561      	cmp	r1, ip
   12ea8:	f846 eb04 	str.w	lr, [r6], #4
   12eac:	d1f9      	bne.n	12ea2 <bt_read_static_addr+0x82>
   12eae:	8809      	ldrh	r1, [r1, #0]
	for (i = 0; i < cnt; i++) {
   12eb0:	3301      	adds	r3, #1
   12eb2:	8031      	strh	r1, [r6, #0]
   12eb4:	3216      	adds	r2, #22
   12eb6:	e7de      	b.n	12e76 <bt_read_static_addr+0x56>
   12eb8:	20008000 	.word	0x20008000
   12ebc:	0002dde2 	.word	0x0002dde2
   12ec0:	0002a5c0 	.word	0x0002a5c0
   12ec4:	0002de0e 	.word	0x0002de0e
   12ec8:	0002de2e 	.word	0x0002de2e

00012ecc <bt_setup_random_id_addr>:
#endif /* CONFIG_BT_HCI_VS_EXT */

int bt_setup_random_id_addr(void)
{
   12ecc:	b570      	push	{r4, r5, r6, lr}
#if defined(CONFIG_BT_HCI_VS_EXT) || defined(CONFIG_BT_CTLR)
	/* Only read the addresses if the user has not already configured one or
	 * more identities (!bt_dev.id_count).
	 */
	if (!bt_dev.id_count) {
   12ece:	4d15      	ldr	r5, [pc, #84]	; (12f24 <bt_setup_random_id_addr+0x58>)
{
   12ed0:	b088      	sub	sp, #32
	if (!bt_dev.id_count) {
   12ed2:	79ec      	ldrb	r4, [r5, #7]
   12ed4:	b92c      	cbnz	r4, 12ee2 <bt_setup_random_id_addr+0x16>
		struct bt_hci_vs_static_addr addrs[CONFIG_BT_ID_MAX];

		bt_dev.id_count = bt_read_static_addr(addrs, CONFIG_BT_ID_MAX);
   12ed6:	2101      	movs	r1, #1
   12ed8:	a802      	add	r0, sp, #8
   12eda:	f7ff ffa1 	bl	12e20 <bt_read_static_addr>
   12ede:	71e8      	strb	r0, [r5, #7]

		if (bt_dev.id_count) {
   12ee0:	b9c0      	cbnz	r0, 12f14 <bt_setup_random_id_addr+0x48>

	if (IS_ENABLED(CONFIG_BT_PRIVACY) && IS_ENABLED(CONFIG_BT_SETTINGS)) {
		atomic_set_bit(bt_dev.flags, BT_DEV_STORE_ID);
	}

	return bt_id_create(NULL, NULL);
   12ee2:	2100      	movs	r1, #0
   12ee4:	4608      	mov	r0, r1
}
   12ee6:	b008      	add	sp, #32
   12ee8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_id_create(NULL, NULL);
   12eec:	f7ff beea 	b.w	12cc4 <bt_id_create>
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   12ef0:	ab02      	add	r3, sp, #8
   12ef2:	fb06 3102 	mla	r1, r6, r2, r3
   12ef6:	f10d 0001 	add.w	r0, sp, #1
   12efa:	f013 f89a 	bl	26032 <bt_addr_copy>
				addr.type = BT_ADDR_LE_RANDOM;
   12efe:	2301      	movs	r3, #1
				err = id_create(i, &addr, irk);
   12f00:	4669      	mov	r1, sp
   12f02:	4610      	mov	r0, r2
				addr.type = BT_ADDR_LE_RANDOM;
   12f04:	f88d 3000 	strb.w	r3, [sp]
				err = id_create(i, &addr, irk);
   12f08:	f7ff fc78 	bl	127fc <id_create.constprop.0>
				if (err) {
   12f0c:	3401      	adds	r4, #1
   12f0e:	b110      	cbz	r0, 12f16 <bt_setup_random_id_addr+0x4a>
}
   12f10:	b008      	add	sp, #32
   12f12:	bd70      	pop	{r4, r5, r6, pc}
				bt_addr_copy(&addr.a, &addrs[i].bdaddr);
   12f14:	2616      	movs	r6, #22
			for (uint8_t i = 0; i < bt_dev.id_count; i++) {
   12f16:	79eb      	ldrb	r3, [r5, #7]
   12f18:	b2e2      	uxtb	r2, r4
   12f1a:	4293      	cmp	r3, r2
   12f1c:	d8e8      	bhi.n	12ef0 <bt_setup_random_id_addr+0x24>
			return 0;
   12f1e:	2000      	movs	r0, #0
   12f20:	e7f6      	b.n	12f10 <bt_setup_random_id_addr+0x44>
   12f22:	bf00      	nop
   12f24:	20008000 	.word	0x20008000

00012f28 <bt_id_set_adv_own_addr>:
}
#endif /* defined(CONFIG_BT_OBSERVER) */

int bt_id_set_adv_own_addr(struct bt_le_ext_adv *adv, uint32_t options,
			   bool dir_adv, uint8_t *own_addr_type)
{
   12f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12f2c:	4690      	mov	r8, r2
   12f2e:	460e      	mov	r6, r1
   12f30:	461d      	mov	r5, r3
	const bt_addr_le_t *id_addr;
	int err = 0;

	CHECKIF(adv == NULL || own_addr_type == NULL) {
   12f32:	4602      	mov	r2, r0
   12f34:	2800      	cmp	r0, #0
   12f36:	d04b      	beq.n	12fd0 <bt_id_set_adv_own_addr+0xa8>
   12f38:	2b00      	cmp	r3, #0
   12f3a:	d049      	beq.n	12fd0 <bt_id_set_adv_own_addr+0xa8>
	}

	/* Set which local identity address we're advertising with */
	id_addr = &bt_dev.id_addr[adv->id];

	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   12f3c:	07cf      	lsls	r7, r1, #31
	id_addr = &bt_dev.id_addr[adv->id];
   12f3e:	7804      	ldrb	r4, [r0, #0]
	if (options & BT_LE_ADV_OPT_CONNECTABLE) {
   12f40:	d531      	bpl.n	12fa6 <bt_id_set_adv_own_addr+0x7e>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   12f42:	4f25      	ldr	r7, [pc, #148]	; (12fd8 <bt_id_set_adv_own_addr+0xb0>)
   12f44:	f1b8 0f00 	cmp.w	r8, #0
   12f48:	d013      	beq.n	12f72 <bt_id_set_adv_own_addr+0x4a>
   12f4a:	0688      	lsls	r0, r1, #26
   12f4c:	d40a      	bmi.n	12f64 <bt_id_set_adv_own_addr+0x3c>
			 * If Static Random address is used as Identity
			 * address we need to restore it before advertising
			 * is enabled. Otherwise NRPA used for active scan
			 * could be used for advertising.
			 */
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12f4e:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   12f52:	5cfb      	ldrb	r3, [r7, r3]
   12f54:	2b01      	cmp	r3, #1
   12f56:	d015      	beq.n	12f84 <bt_id_set_adv_own_addr+0x5c>
				if (err) {
					return err;
				}
			}

			*own_addr_type = id_addr->type;
   12f58:	702b      	strb	r3, [r5, #0]

			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   12f5a:	06b2      	lsls	r2, r6, #26
   12f5c:	d50f      	bpl.n	12f7e <bt_id_set_adv_own_addr+0x56>
				*own_addr_type |= BT_HCI_OWN_ADDR_RPA_MASK;
   12f5e:	f043 0302 	orr.w	r3, r3, #2
   12f62:	e00b      	b.n	12f7c <bt_id_set_adv_own_addr+0x54>
		if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA) &&
   12f64:	f897 30d0 	ldrb.w	r3, [r7, #208]	; 0xd0
   12f68:	0659      	lsls	r1, r3, #25
   12f6a:	d4f0      	bmi.n	12f4e <bt_id_set_adv_own_addr+0x26>
			return -ENOTSUP;
   12f6c:	f06f 0085 	mvn.w	r0, #133	; 0x85
   12f70:	e006      	b.n	12f80 <bt_id_set_adv_own_addr+0x58>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12f72:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
   12f76:	5cfb      	ldrb	r3, [r7, r3]
   12f78:	2b01      	cmp	r3, #1
   12f7a:	d003      	beq.n	12f84 <bt_id_set_adv_own_addr+0x5c>
			*own_addr_type = id_addr->type;
   12f7c:	702b      	strb	r3, [r5, #0]
		if (err) {
			return err;
		}
	}

	return 0;
   12f7e:	2000      	movs	r0, #0
}
   12f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   12f84:	2107      	movs	r1, #7
   12f86:	fb01 7104 	mla	r1, r1, r4, r7
   12f8a:	4610      	mov	r0, r2
   12f8c:	3101      	adds	r1, #1
   12f8e:	f013 f8f0 	bl	26172 <bt_id_set_adv_random_addr>
				if (err) {
   12f92:	2800      	cmp	r0, #0
   12f94:	d1f4      	bne.n	12f80 <bt_id_set_adv_own_addr+0x58>
			*own_addr_type = id_addr->type;
   12f96:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
   12f9a:	5d3b      	ldrb	r3, [r7, r4]
   12f9c:	702b      	strb	r3, [r5, #0]
			if (dir_adv && (options & BT_LE_ADV_OPT_DIR_ADDR_RPA)) {
   12f9e:	f1b8 0f00 	cmp.w	r8, #0
   12fa2:	d0ec      	beq.n	12f7e <bt_id_set_adv_own_addr+0x56>
   12fa4:	e7d9      	b.n	12f5a <bt_id_set_adv_own_addr+0x32>
		if (options & BT_LE_ADV_OPT_USE_IDENTITY) {
   12fa6:	074b      	lsls	r3, r1, #29
   12fa8:	d50e      	bpl.n	12fc8 <bt_id_set_adv_own_addr+0xa0>
			if (id_addr->type == BT_ADDR_LE_RANDOM) {
   12faa:	4e0b      	ldr	r6, [pc, #44]	; (12fd8 <bt_id_set_adv_own_addr+0xb0>)
   12fac:	ebc4 07c4 	rsb	r7, r4, r4, lsl #3
   12fb0:	5df3      	ldrb	r3, [r6, r7]
   12fb2:	2b01      	cmp	r3, #1
   12fb4:	d1e2      	bne.n	12f7c <bt_id_set_adv_own_addr+0x54>
				err = bt_id_set_adv_random_addr(adv, &id_addr->a);
   12fb6:	2107      	movs	r1, #7
   12fb8:	fb11 3104 	smlabb	r1, r1, r4, r3
   12fbc:	4431      	add	r1, r6
   12fbe:	f013 f8d8 	bl	26172 <bt_id_set_adv_random_addr>
			*own_addr_type = id_addr->type;
   12fc2:	5df3      	ldrb	r3, [r6, r7]
   12fc4:	702b      	strb	r3, [r5, #0]
		if (err) {
   12fc6:	e7db      	b.n	12f80 <bt_id_set_adv_own_addr+0x58>
			err = bt_id_set_adv_private_addr(adv);
   12fc8:	f013 f8db 	bl	26182 <bt_id_set_adv_private_addr>
			*own_addr_type = BT_ADDR_LE_RANDOM;
   12fcc:	2301      	movs	r3, #1
   12fce:	e7f9      	b.n	12fc4 <bt_id_set_adv_own_addr+0x9c>
		return -EINVAL;
   12fd0:	f06f 0015 	mvn.w	r0, #21
   12fd4:	e7d4      	b.n	12f80 <bt_id_set_adv_own_addr+0x58>
   12fd6:	bf00      	nop
   12fd8:	20008000 	.word	0x20008000

00012fdc <bt_id_init>:
}
#endif /* !defined(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY) */
#endif /* defined(CONFIG_BT_SMP) */

int bt_id_init(void)
{
   12fdc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   12fde:	4e13      	ldr	r6, [pc, #76]	; (1302c <bt_id_init+0x50>)
   12fe0:	79f5      	ldrb	r5, [r6, #7]
   12fe2:	b11d      	cbz	r5, 12fec <bt_id_init+0x10>

#if defined(CONFIG_BT_PRIVACY)
	k_work_init_delayable(&bt_dev.rpa_update, rpa_timeout);
#endif

	return 0;
   12fe4:	2400      	movs	r4, #0
}
   12fe6:	4620      	mov	r0, r4
   12fe8:	b004      	add	sp, #16
   12fea:	bd70      	pop	{r4, r5, r6, pc}
		err = bt_setup_public_id_addr();
   12fec:	f7ff ff08 	bl	12e00 <bt_setup_public_id_addr>
		if (err) {
   12ff0:	4604      	mov	r4, r0
   12ff2:	b150      	cbz	r0, 1300a <bt_id_init+0x2e>
			LOG_ERR("Unable to set identity address");
   12ff4:	4b0e      	ldr	r3, [pc, #56]	; (13030 <bt_id_init+0x54>)
			LOG_ERR("Unable to set random address");
   12ff6:	e9cd 5301 	strd	r5, r3, [sp, #4]
   12ffa:	2201      	movs	r2, #1
   12ffc:	462b      	mov	r3, r5
   12ffe:	4628      	mov	r0, r5
   13000:	490c      	ldr	r1, [pc, #48]	; (13034 <bt_id_init+0x58>)
   13002:	9500      	str	r5, [sp, #0]
   13004:	f013 f85d 	bl	260c2 <z_log_msg_runtime_create.constprop.0>
			return err;
   13008:	e7ed      	b.n	12fe6 <bt_id_init+0xa>
	if (!IS_ENABLED(CONFIG_BT_SETTINGS) && !bt_dev.id_count) {
   1300a:	79f5      	ldrb	r5, [r6, #7]
   1300c:	2d00      	cmp	r5, #0
   1300e:	d1e9      	bne.n	12fe4 <bt_id_init+0x8>
		err = bt_setup_random_id_addr();
   13010:	f7ff ff5c 	bl	12ecc <bt_setup_random_id_addr>
		if (err) {
   13014:	4604      	mov	r4, r0
   13016:	2800      	cmp	r0, #0
   13018:	d1ec      	bne.n	12ff4 <bt_id_init+0x18>
		err = set_random_address(&bt_dev.id_addr[0].a);
   1301a:	1c70      	adds	r0, r6, #1
   1301c:	f7ff fc1c 	bl	12858 <set_random_address>
		if (err) {
   13020:	4604      	mov	r4, r0
   13022:	2800      	cmp	r0, #0
   13024:	d0de      	beq.n	12fe4 <bt_id_init+0x8>
			LOG_ERR("Unable to set random address");
   13026:	4b04      	ldr	r3, [pc, #16]	; (13038 <bt_id_init+0x5c>)
   13028:	e7e5      	b.n	12ff6 <bt_id_init+0x1a>
   1302a:	bf00      	nop
   1302c:	20008000 	.word	0x20008000
   13030:	0002de57 	.word	0x0002de57
   13034:	0002a5c0 	.word	0x0002a5c0
   13038:	0002de76 	.word	0x0002de76

0001303c <hci_set_ad>:
	*data_len = set_data_len;
	return 0;
}

static int hci_set_ad(uint16_t hci_op, const struct bt_ad *ad, size_t ad_len)
{
   1303c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13040:	460c      	mov	r4, r1
   13042:	b087      	sub	sp, #28
	struct bt_hci_cp_le_set_adv_data *set_data;
	struct net_buf *buf;
	int err;

	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   13044:	2120      	movs	r1, #32
{
   13046:	4692      	mov	sl, r2
   13048:	9004      	str	r0, [sp, #16]
	buf = bt_hci_cmd_create(hci_op, sizeof(*set_data));
   1304a:	f7fe fcd5 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   1304e:	4605      	mov	r5, r0
   13050:	2800      	cmp	r0, #0
   13052:	d05a      	beq.n	1310a <hci_set_ad+0xce>
   13054:	2120      	movs	r1, #32
   13056:	300c      	adds	r0, #12
   13058:	f006 fa0c 	bl	19474 <net_buf_simple_add>
__ssp_bos_icheck3(memset, void *, int)
   1305c:	2220      	movs	r2, #32
   1305e:	4681      	mov	r9, r0
   13060:	2100      	movs	r1, #0
   13062:	f016 fb48 	bl	296f6 <memset>
	uint8_t set_data_len = 0;
   13066:	2600      	movs	r6, #0
	}

	set_data = net_buf_add(buf, sizeof(*set_data));
	(void)memset(set_data, 0, sizeof(*set_data));

	err = set_data_add_complete(set_data->data, BT_GAP_ADV_MAX_ADV_DATA_LEN,
   13068:	f109 0b01 	add.w	fp, r9, #1
	for (size_t i = 0; i < ad_len; i++) {
   1306c:	eb04 0aca 	add.w	sl, r4, sl, lsl #3
		for (size_t j = 0; j < ad[i].len; j++) {
   13070:	2300      	movs	r3, #0
   13072:	f8d4 8000 	ldr.w	r8, [r4]
   13076:	6862      	ldr	r2, [r4, #4]
   13078:	4293      	cmp	r3, r2
   1307a:	d30c      	bcc.n	13096 <hci_set_ad+0x5a>
	for (size_t i = 0; i < ad_len; i++) {
   1307c:	3408      	adds	r4, #8
   1307e:	45a2      	cmp	sl, r4
   13080:	d1f6      	bne.n	13070 <hci_set_ad+0x34>
	if (err) {
		net_buf_unref(buf);
		return err;
	}

	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   13082:	2200      	movs	r2, #0
   13084:	4629      	mov	r1, r5
   13086:	9804      	ldr	r0, [sp, #16]
	*data_len = set_data_len;
   13088:	f889 6000 	strb.w	r6, [r9]
}
   1308c:	b007      	add	sp, #28
   1308e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	return bt_hci_cmd_send_sync(hci_op, buf, NULL);
   13092:	f7fe bcff 	b.w	11a94 <bt_hci_cmd_send_sync>
			size_t len = data[j].data_len;
   13096:	f898 2001 	ldrb.w	r2, [r8, #1]
			uint8_t type = data[j].type;
   1309a:	1cb0      	adds	r0, r6, #2
			if ((set_data_len + len + 2) > set_data_len_max) {
   1309c:	1811      	adds	r1, r2, r0
   1309e:	291f      	cmp	r1, #31
			uint8_t type = data[j].type;
   130a0:	f898 c000 	ldrb.w	ip, [r8]
			if ((set_data_len + len + 2) > set_data_len_max) {
   130a4:	d91a      	bls.n	130dc <hci_set_ad+0xa0>
				if (!(type == BT_DATA_NAME_COMPLETE &&
   130a6:	f1bc 0f09 	cmp.w	ip, #9
				ssize_t shortened_len = set_data_len_max -
   130aa:	f1c0 021f 	rsb	r2, r0, #31
				if (!(type == BT_DATA_NAME_COMPLETE &&
   130ae:	d101      	bne.n	130b4 <hci_set_ad+0x78>
   130b0:	2a00      	cmp	r2, #0
   130b2:	dc11      	bgt.n	130d8 <hci_set_ad+0x9c>
					LOG_ERR("Too big advertising data");
   130b4:	4b16      	ldr	r3, [pc, #88]	; (13110 <hci_set_ad+0xd4>)
   130b6:	2201      	movs	r2, #1
   130b8:	9302      	str	r3, [sp, #8]
   130ba:	2300      	movs	r3, #0
   130bc:	4915      	ldr	r1, [pc, #84]	; (13114 <hci_set_ad+0xd8>)
   130be:	4618      	mov	r0, r3
   130c0:	e9cd 3300 	strd	r3, r3, [sp]
   130c4:	f013 f8ac 	bl	26220 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   130c8:	4628      	mov	r0, r5
   130ca:	f006 f8b1 	bl	19230 <net_buf_unref>
					return -EINVAL;
   130ce:	f06f 0015 	mvn.w	r0, #21
}
   130d2:	b007      	add	sp, #28
   130d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				type = BT_DATA_NAME_SHORTENED;
   130d8:	f04f 0c08 	mov.w	ip, #8
			set_data[set_data_len++] = len + 1;
   130dc:	b2d7      	uxtb	r7, r2
   130de:	1c79      	adds	r1, r7, #1
   130e0:	f80b 1006 	strb.w	r1, [fp, r6]
   130e4:	1c71      	adds	r1, r6, #1
			set_data[set_data_len++] = type;
   130e6:	b2c9      	uxtb	r1, r1
   130e8:	f80b c001 	strb.w	ip, [fp, r1]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   130ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
   130f0:	fa5b f080 	uxtab	r0, fp, r0
   130f4:	9305      	str	r3, [sp, #20]
			set_data_len += len;
   130f6:	3702      	adds	r7, #2
   130f8:	f016 fac3 	bl	29682 <memcpy>
		for (size_t j = 0; j < ad[i].len; j++) {
   130fc:	9b05      	ldr	r3, [sp, #20]
			set_data_len += len;
   130fe:	4437      	add	r7, r6
   13100:	b2fe      	uxtb	r6, r7
		for (size_t j = 0; j < ad[i].len; j++) {
   13102:	3301      	adds	r3, #1
   13104:	f108 0808 	add.w	r8, r8, #8
   13108:	e7b5      	b.n	13076 <hci_set_ad+0x3a>
		return -ENOBUFS;
   1310a:	f06f 0068 	mvn.w	r0, #104	; 0x68
   1310e:	e7e0      	b.n	130d2 <hci_set_ad+0x96>
   13110:	0002de99 	.word	0x0002de99
   13114:	0002a578 	.word	0x0002a578

00013118 <le_adv_start_add_conn>:
	return channel_map;
}

static int le_adv_start_add_conn(const struct bt_le_ext_adv *adv,
				 struct bt_conn **out_conn)
{
   13118:	b570      	push	{r4, r5, r6, lr}
	struct bt_conn *conn;

	bt_dev.adv_conn_id = adv->id;
   1311a:	4605      	mov	r5, r0
   1311c:	4b16      	ldr	r3, [pc, #88]	; (13178 <le_adv_start_add_conn+0x60>)
   1311e:	f815 2b09 	ldrb.w	r2, [r5], #9
{
   13122:	4604      	mov	r4, r0
	bt_dev.adv_conn_id = adv->id;
   13124:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
{
   13128:	460e      	mov	r6, r1
	return memcmp(a, b, sizeof(*a));
   1312a:	2207      	movs	r2, #7
   1312c:	4628      	mov	r0, r5
   1312e:	4913      	ldr	r1, [pc, #76]	; (1317c <le_adv_start_add_conn+0x64>)
   13130:	f016 fa97 	bl	29662 <memcmp>
   13134:	4603      	mov	r3, r0
   13136:	7820      	ldrb	r0, [r4, #0]

	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   13138:	b96b      	cbnz	r3, 13156 <le_adv_start_add_conn+0x3e>
		/* Undirected advertising */
		conn = bt_conn_add_le(adv->id, BT_ADDR_LE_NONE);
   1313a:	4911      	ldr	r1, [pc, #68]	; (13180 <le_adv_start_add_conn+0x68>)
   1313c:	f001 fa0c 	bl	14558 <bt_conn_add_le>
		if (!conn) {
   13140:	4604      	mov	r4, r0
   13142:	b910      	cbnz	r0, 1314a <le_adv_start_add_conn+0x32>
			return -ENOMEM;
   13144:	f06f 000b 	mvn.w	r0, #11
	}

	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
	*out_conn = conn;
	return 0;
}
   13148:	bd70      	pop	{r4, r5, r6, pc}
		bt_conn_set_state(conn, BT_CONN_CONNECTING_ADV);
   1314a:	2104      	movs	r1, #4
   1314c:	f000 ff8e 	bl	1406c <bt_conn_set_state>
		return 0;
   13150:	2000      	movs	r0, #0
		*out_conn = conn;
   13152:	6034      	str	r4, [r6, #0]
   13154:	e7f8      	b.n	13148 <le_adv_start_add_conn+0x30>
	if (bt_conn_exists_le(adv->id, &adv->target_addr)) {
   13156:	4629      	mov	r1, r5
   13158:	f001 fa36 	bl	145c8 <bt_conn_exists_le>
   1315c:	b940      	cbnz	r0, 13170 <le_adv_start_add_conn+0x58>
	conn = bt_conn_add_le(adv->id, &adv->target_addr);
   1315e:	7820      	ldrb	r0, [r4, #0]
   13160:	4629      	mov	r1, r5
   13162:	f001 f9f9 	bl	14558 <bt_conn_add_le>
	if (!conn) {
   13166:	4604      	mov	r4, r0
   13168:	2800      	cmp	r0, #0
   1316a:	d0eb      	beq.n	13144 <le_adv_start_add_conn+0x2c>
	bt_conn_set_state(conn, BT_CONN_CONNECTING_DIR_ADV);
   1316c:	2105      	movs	r1, #5
   1316e:	e7ed      	b.n	1314c <le_adv_start_add_conn+0x34>
		return -EINVAL;
   13170:	f06f 0015 	mvn.w	r0, #21
   13174:	e7e8      	b.n	13148 <le_adv_start_add_conn+0x30>
   13176:	bf00      	nop
   13178:	20008000 	.word	0x20008000
   1317c:	0002d481 	.word	0x0002d481
   13180:	0002d47a 	.word	0x0002d47a

00013184 <valid_adv_param>:
{
   13184:	b538      	push	{r3, r4, r5, lr}
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   13186:	6843      	ldr	r3, [r0, #4]
{
   13188:	4604      	mov	r4, r0
	if (param->options & BT_LE_ADV_OPT_EXT_ADV) {
   1318a:	0558      	lsls	r0, r3, #21
   1318c:	d501      	bpl.n	13192 <valid_adv_param+0xe>
		return false;
   1318e:	2000      	movs	r0, #0
}
   13190:	bd38      	pop	{r3, r4, r5, pc}
	if (param->peer && !(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   13192:	6922      	ldr	r2, [r4, #16]
   13194:	b10a      	cbz	r2, 1319a <valid_adv_param+0x16>
   13196:	07d9      	lsls	r1, r3, #31
   13198:	d5f9      	bpl.n	1318e <valid_adv_param+0xa>
	if (param->id >= bt_dev.id_count ||
   1319a:	4d19      	ldr	r5, [pc, #100]	; (13200 <valid_adv_param+0x7c>)
   1319c:	7820      	ldrb	r0, [r4, #0]
   1319e:	79eb      	ldrb	r3, [r5, #7]
   131a0:	4283      	cmp	r3, r0
   131a2:	d9f4      	bls.n	1318e <valid_adv_param+0xa>
	    bt_addr_le_eq(&bt_dev.id_addr[param->id], BT_ADDR_LE_ANY)) {
   131a4:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
   131a8:	2207      	movs	r2, #7
   131aa:	4916      	ldr	r1, [pc, #88]	; (13204 <valid_adv_param+0x80>)
   131ac:	4428      	add	r0, r5
   131ae:	f016 fa58 	bl	29662 <memcmp>
	if (param->id >= bt_dev.id_count ||
   131b2:	2800      	cmp	r0, #0
   131b4:	d0eb      	beq.n	1318e <valid_adv_param+0xa>
	if (!(param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   131b6:	6860      	ldr	r0, [r4, #4]
   131b8:	07c2      	lsls	r2, r0, #31
   131ba:	d406      	bmi.n	131ca <valid_adv_param+0x46>
		if (bt_dev.hci_version < BT_HCI_VERSION_5_0 &&
   131bc:	f895 3068 	ldrb.w	r3, [r5, #104]	; 0x68
   131c0:	2b08      	cmp	r3, #8
   131c2:	d802      	bhi.n	131ca <valid_adv_param+0x46>
   131c4:	68a3      	ldr	r3, [r4, #8]
   131c6:	2b9f      	cmp	r3, #159	; 0x9f
   131c8:	d9e1      	bls.n	1318e <valid_adv_param+0xa>
	if ((param->options & (BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY |
   131ca:	f010 0f30 	tst.w	r0, #48	; 0x30
   131ce:	d002      	beq.n	131d6 <valid_adv_param+0x52>
			       BT_LE_ADV_OPT_DIR_ADDR_RPA)) &&
   131d0:	6923      	ldr	r3, [r4, #16]
   131d2:	2b00      	cmp	r3, #0
   131d4:	d0db      	beq.n	1318e <valid_adv_param+0xa>
	if ((param->options & BT_LE_ADV_OPT_DIR_MODE_LOW_DUTY) ||
   131d6:	06c3      	lsls	r3, r0, #27
   131d8:	d401      	bmi.n	131de <valid_adv_param+0x5a>
   131da:	6923      	ldr	r3, [r4, #16]
   131dc:	b943      	cbnz	r3, 131f0 <valid_adv_param+0x6c>
		if (param->interval_min > param->interval_max ||
   131de:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
   131e2:	429a      	cmp	r2, r3
   131e4:	d8d3      	bhi.n	1318e <valid_adv_param+0xa>
   131e6:	2a1f      	cmp	r2, #31
   131e8:	d9d1      	bls.n	1318e <valid_adv_param+0xa>
		    param->interval_min < 0x0020 ||
   131ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
   131ee:	d8ce      	bhi.n	1318e <valid_adv_param+0xa>
	    (param->options & BT_LE_ADV_OPT_DISABLE_CHAN_38) &&
   131f0:	f400 3060 	and.w	r0, r0, #229376	; 0x38000
	if ((param->options & BT_LE_ADV_OPT_DISABLE_CHAN_37) &&
   131f4:	f5b0 3060 	subs.w	r0, r0, #229376	; 0x38000
   131f8:	bf18      	it	ne
   131fa:	2001      	movne	r0, #1
   131fc:	e7c8      	b.n	13190 <valid_adv_param+0xc>
   131fe:	bf00      	nop
   13200:	20008000 	.word	0x20008000
   13204:	0002d481 	.word	0x0002d481

00013208 <bt_le_ext_adv_foreach>:
{
   13208:	4603      	mov	r3, r0
	func(&bt_dev.adv, data);
   1320a:	4801      	ldr	r0, [pc, #4]	; (13210 <bt_le_ext_adv_foreach+0x8>)
   1320c:	4718      	bx	r3
   1320e:	bf00      	nop
   13210:	20008018 	.word	0x20008018

00013214 <bt_le_adv_lookup_legacy>:
}
   13214:	4800      	ldr	r0, [pc, #0]	; (13218 <bt_le_adv_lookup_legacy+0x4>)
   13216:	4770      	bx	lr
   13218:	20008018 	.word	0x20008018

0001321c <bt_le_adv_start_legacy>:

int bt_le_adv_start_legacy(struct bt_le_ext_adv *adv,
			   const struct bt_le_adv_param *param,
			   const struct bt_data *ad, size_t ad_len,
			   const struct bt_data *sd, size_t sd_len)
{
   1321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13220:	b08d      	sub	sp, #52	; 0x34
   13222:	9305      	str	r3, [sp, #20]
	struct bt_hci_cp_le_set_adv_param set_param;
	struct bt_conn *conn = NULL;
   13224:	2300      	movs	r3, #0
	struct net_buf *buf;
	bool dir_adv = (param->peer != NULL), scannable = false;
   13226:	f8d1 a010 	ldr.w	sl, [r1, #16]
{
   1322a:	4606      	mov	r6, r0
	bool dir_adv = (param->peer != NULL), scannable = false;
   1322c:	ebba 0403 	subs.w	r4, sl, r3
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   13230:	4890      	ldr	r0, [pc, #576]	; (13474 <bt_le_adv_start_legacy+0x258>)
   13232:	bf18      	it	ne
   13234:	2401      	movne	r4, #1
	struct bt_conn *conn = NULL;
   13236:	9307      	str	r3, [sp, #28]
   13238:	f012 ffdd 	bl	261f6 <atomic_get>
	enum adv_name_type name_type;

	int err;

	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   1323c:	0747      	lsls	r7, r0, #29
{
   1323e:	460d      	mov	r5, r1
   13240:	4693      	mov	fp, r2
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   13242:	f140 810d 	bpl.w	13460 <bt_le_adv_start_legacy+0x244>
		return -EAGAIN;
	}

	if (!valid_adv_param(param)) {
   13246:	4608      	mov	r0, r1
   13248:	f7ff ff9c 	bl	13184 <valid_adv_param>
   1324c:	b928      	cbnz	r0, 1325a <bt_le_adv_start_legacy+0x3e>
		return -EINVAL;
   1324e:	f06f 0415 	mvn.w	r4, #21

	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
			  param->options & BT_LE_ADV_OPT_USE_IDENTITY);

	return 0;
}
   13252:	4620      	mov	r0, r4
   13254:	b00d      	add	sp, #52	; 0x34
   13256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!bt_id_adv_random_addr_check(param)) {
   1325a:	4628      	mov	r0, r5
   1325c:	f012 ffa8 	bl	261b0 <bt_id_adv_random_addr_check>
   13260:	4681      	mov	r9, r0
   13262:	2800      	cmp	r0, #0
   13264:	d0f3      	beq.n	1324e <bt_le_adv_start_legacy+0x32>
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   13266:	f106 0810 	add.w	r8, r6, #16
   1326a:	4640      	mov	r0, r8
   1326c:	f012 ffc3 	bl	261f6 <atomic_get>
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   13270:	f3c0 13c0 	ubfx	r3, r0, #7, #1
   13274:	0600      	lsls	r0, r0, #24
   13276:	f100 80f6 	bmi.w	13466 <bt_le_adv_start_legacy+0x24a>
	(void)memset(&set_param, 0, sizeof(set_param));
   1327a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
   1327e:	f8cd 302b 	str.w	r3, [sp, #43]	; 0x2b
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   13282:	68ab      	ldr	r3, [r5, #8]
	set_param.channel_map  = get_adv_channel_map(param->options);
   13284:	6868      	ldr	r0, [r5, #4]
	set_param.min_interval = sys_cpu_to_le16(param->interval_min);
   13286:	f8ad 3020 	strh.w	r3, [sp, #32]
	set_param.max_interval = sys_cpu_to_le16(param->interval_max);
   1328a:	68eb      	ldr	r3, [r5, #12]
   1328c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
	set_param.channel_map  = get_adv_channel_map(param->options);
   13290:	f012 ffa2 	bl	261d8 <get_adv_channel_map>
	if (adv->id != param->id) {
   13294:	7832      	ldrb	r2, [r6, #0]
   13296:	782b      	ldrb	r3, [r5, #0]
	set_param.channel_map  = get_adv_channel_map(param->options);
   13298:	f88d 002d 	strb.w	r0, [sp, #45]	; 0x2d
	if (adv->id != param->id) {
   1329c:	429a      	cmp	r2, r3
   1329e:	d004      	beq.n	132aa <bt_le_adv_start_legacy+0x8e>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   132a0:	f46f 5100 	mvn.w	r1, #8192	; 0x2000
   132a4:	4873      	ldr	r0, [pc, #460]	; (13474 <bt_le_adv_start_legacy+0x258>)
   132a6:	f012 ffa9 	bl	261fc <atomic_and>
	adv->id = param->id;
   132aa:	782b      	ldrb	r3, [r5, #0]
	bt_dev.adv_conn_id = adv->id;
   132ac:	4a72      	ldr	r2, [pc, #456]	; (13478 <bt_le_adv_start_legacy+0x25c>)
	adv->id = param->id;
   132ae:	7033      	strb	r3, [r6, #0]
	bt_dev.adv_conn_id = adv->id;
   132b0:	f882 3067 	strb.w	r3, [r2, #103]	; 0x67
	err = bt_id_set_adv_own_addr(adv, param->options, dir_adv,
   132b4:	4630      	mov	r0, r6
   132b6:	4622      	mov	r2, r4
   132b8:	6869      	ldr	r1, [r5, #4]
   132ba:	f10d 0325 	add.w	r3, sp, #37	; 0x25
   132be:	f7ff fe33 	bl	12f28 <bt_id_set_adv_own_addr>
	if (err) {
   132c2:	4604      	mov	r4, r0
   132c4:	2800      	cmp	r0, #0
   132c6:	d1c4      	bne.n	13252 <bt_le_adv_start_legacy+0x36>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   132c8:	f106 0009 	add.w	r0, r6, #9
	if (dir_adv) {
   132cc:	f1ba 0f00 	cmp.w	sl, #0
   132d0:	d013      	beq.n	132fa <bt_le_adv_start_legacy+0xde>
		bt_addr_le_copy(&adv->target_addr, param->peer);
   132d2:	6929      	ldr	r1, [r5, #16]
   132d4:	f012 ff9d 	bl	26212 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   132d8:	4628      	mov	r0, r5
   132da:	f013 f835 	bl	26348 <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   132de:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   132e0:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   132e2:	07d9      	lsls	r1, r3, #31
   132e4:	d416      	bmi.n	13314 <bt_le_adv_start_legacy+0xf8>
	} else if ((param->options & BT_LE_ADV_OPT_SCANNABLE) || sd ||
   132e6:	059b      	lsls	r3, r3, #22
   132e8:	d403      	bmi.n	132f2 <bt_le_adv_start_legacy+0xd6>
   132ea:	9b16      	ldr	r3, [sp, #88]	; 0x58
   132ec:	b90b      	cbnz	r3, 132f2 <bt_le_adv_start_legacy+0xd6>
   132ee:	2f02      	cmp	r7, #2
   132f0:	d159      	bne.n	133a6 <bt_le_adv_start_legacy+0x18a>
		set_param.type = BT_HCI_ADV_SCAN_IND;
   132f2:	2302      	movs	r3, #2
   132f4:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   132f8:	e019      	b.n	1332e <bt_le_adv_start_legacy+0x112>
		bt_addr_le_copy(&adv->target_addr, BT_ADDR_LE_ANY);
   132fa:	4960      	ldr	r1, [pc, #384]	; (1347c <bt_le_adv_start_legacy+0x260>)
   132fc:	f012 ff89 	bl	26212 <bt_addr_le_copy>
	name_type = get_adv_name_type_param(param);
   13300:	4628      	mov	r0, r5
   13302:	f013 f821 	bl	26348 <get_adv_name_type_param>
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   13306:	686b      	ldr	r3, [r5, #4]
	name_type = get_adv_name_type_param(param);
   13308:	4607      	mov	r7, r0
	if (param->options & BT_LE_ADV_OPT_CONNECTABLE) {
   1330a:	07da      	lsls	r2, r3, #31
   1330c:	d5eb      	bpl.n	132e6 <bt_le_adv_start_legacy+0xca>
			set_param.type = BT_HCI_ADV_IND;
   1330e:	f88d a024 	strb.w	sl, [sp, #36]	; 0x24
   13312:	e00c      	b.n	1332e <bt_le_adv_start_legacy+0x112>
				set_param.type = BT_HCI_ADV_DIRECT_IND_LOW_DUTY;
   13314:	f013 0f10 	tst.w	r3, #16
   13318:	bf0c      	ite	eq
   1331a:	2301      	moveq	r3, #1
   1331c:	2304      	movne	r3, #4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   1331e:	6929      	ldr	r1, [r5, #16]
   13320:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   13324:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	bool dir_adv = (param->peer != NULL), scannable = false;
   13328:	46a1      	mov	r9, r4
			bt_addr_le_copy(&set_param.direct_addr, param->peer);
   1332a:	f012 ff72 	bl	26212 <bt_addr_le_copy>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_PARAM, sizeof(set_param));
   1332e:	210f      	movs	r1, #15
   13330:	f242 0006 	movw	r0, #8198	; 0x2006
   13334:	f7fe fb60 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   13338:	4604      	mov	r4, r0
   1333a:	2800      	cmp	r0, #0
   1333c:	f000 8096 	beq.w	1346c <bt_le_adv_start_legacy+0x250>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   13340:	220f      	movs	r2, #15
   13342:	a908      	add	r1, sp, #32
   13344:	300c      	adds	r0, #12
   13346:	f014 fc24 	bl	27b92 <net_buf_simple_add_mem>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_PARAM, buf, NULL);
   1334a:	4621      	mov	r1, r4
   1334c:	2200      	movs	r2, #0
   1334e:	f242 0006 	movw	r0, #8198	; 0x2006
   13352:	f7fe fb9f 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   13356:	4604      	mov	r4, r0
   13358:	2800      	cmp	r0, #0
   1335a:	f47f af7a 	bne.w	13252 <bt_le_adv_start_legacy+0x36>
	if (!dir_adv) {
   1335e:	f1ba 0f00 	cmp.w	sl, #0
   13362:	d026      	beq.n	133b2 <bt_le_adv_start_legacy+0x196>
	    (param->options & BT_LE_ADV_OPT_CONNECTABLE)) {
   13364:	686b      	ldr	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13366:	07dc      	lsls	r4, r3, #31
   13368:	d431      	bmi.n	133ce <bt_le_adv_start_legacy+0x1b2>
	return bt_le_adv_set_enable_legacy(adv, enable);
   1336a:	4630      	mov	r0, r6
   1336c:	2101      	movs	r1, #1
   1336e:	f012 fffb 	bl	26368 <bt_le_adv_set_enable_legacy>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   13372:	9e07      	ldr	r6, [sp, #28]
	if (err) {
   13374:	4604      	mov	r4, r0
   13376:	2800      	cmp	r0, #0
   13378:	d06a      	beq.n	13450 <bt_le_adv_start_legacy+0x234>
		LOG_ERR("Failed to start advertiser");
   1337a:	2500      	movs	r5, #0
   1337c:	4b40      	ldr	r3, [pc, #256]	; (13480 <bt_le_adv_start_legacy+0x264>)
   1337e:	2201      	movs	r2, #1
   13380:	9302      	str	r3, [sp, #8]
   13382:	4628      	mov	r0, r5
   13384:	462b      	mov	r3, r5
   13386:	e9cd 5500 	strd	r5, r5, [sp]
   1338a:	493e      	ldr	r1, [pc, #248]	; (13484 <bt_le_adv_start_legacy+0x268>)
   1338c:	f012 ff48 	bl	26220 <z_log_msg_runtime_create.constprop.0>
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   13390:	2e00      	cmp	r6, #0
   13392:	f43f af5e 	beq.w	13252 <bt_le_adv_start_legacy+0x36>
			bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   13396:	4630      	mov	r0, r6
   13398:	4629      	mov	r1, r5
   1339a:	f000 fe67 	bl	1406c <bt_conn_set_state>
			bt_conn_unref(conn);
   1339e:	4630      	mov	r0, r6
   133a0:	f000 fe2c 	bl	13ffc <bt_conn_unref>
   133a4:	e755      	b.n	13252 <bt_le_adv_start_legacy+0x36>
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   133a6:	2303      	movs	r3, #3
	bool dir_adv = (param->peer != NULL), scannable = false;
   133a8:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
		set_param.type = BT_HCI_ADV_NONCONN_IND;
   133ac:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   133b0:	e7bd      	b.n	1332e <bt_le_adv_start_legacy+0x112>
		err = le_adv_update(adv, ad, ad_len, sd, sd_len, false,
   133b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   133b4:	4659      	mov	r1, fp
   133b6:	9300      	str	r3, [sp, #0]
   133b8:	4630      	mov	r0, r6
   133ba:	e9cd 9701 	strd	r9, r7, [sp, #4]
   133be:	9b16      	ldr	r3, [sp, #88]	; 0x58
   133c0:	9a05      	ldr	r2, [sp, #20]
   133c2:	f012 ff4f 	bl	26264 <le_adv_update.constprop.0>
		if (err) {
   133c6:	4604      	mov	r4, r0
   133c8:	2800      	cmp	r0, #0
   133ca:	d0cb      	beq.n	13364 <bt_le_adv_start_legacy+0x148>
   133cc:	e741      	b.n	13252 <bt_le_adv_start_legacy+0x36>
		err = le_adv_start_add_conn(adv, &conn);
   133ce:	4630      	mov	r0, r6
   133d0:	a907      	add	r1, sp, #28
   133d2:	f7ff fea1 	bl	13118 <le_adv_start_add_conn>
		if (err) {
   133d6:	4604      	mov	r4, r0
   133d8:	2800      	cmp	r0, #0
   133da:	d0c6      	beq.n	1336a <bt_le_adv_start_legacy+0x14e>
			if (err == -ENOMEM && !dir_adv &&
   133dc:	f110 0f0c 	cmn.w	r0, #12
   133e0:	f47f af37 	bne.w	13252 <bt_le_adv_start_legacy+0x36>
   133e4:	f1ba 0f00 	cmp.w	sl, #0
   133e8:	f47f af33 	bne.w	13252 <bt_le_adv_start_legacy+0x36>
			    !(param->options & BT_LE_ADV_OPT_ONE_TIME)) {
   133ec:	686b      	ldr	r3, [r5, #4]
			if (err == -ENOMEM && !dir_adv &&
   133ee:	0798      	lsls	r0, r3, #30
   133f0:	f53f af2f 	bmi.w	13252 <bt_le_adv_start_legacy+0x36>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   133f4:	686c      	ldr	r4, [r5, #4]
   133f6:	f084 0402 	eor.w	r4, r4, #2
   133fa:	f3c4 0440 	ubfx	r4, r4, #1, #1
   133fe:	f004 0201 	and.w	r2, r4, #1
   13402:	210e      	movs	r1, #14
   13404:	4640      	mov	r0, r8
   13406:	f012 ff1a 	bl	2623e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_AD,
   1340a:	1e7b      	subs	r3, r7, #1
   1340c:	425a      	negs	r2, r3
   1340e:	415a      	adcs	r2, r3
   13410:	2108      	movs	r1, #8
   13412:	4640      	mov	r0, r8
   13414:	f012 ff13 	bl	2623e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_INCLUDE_NAME_SD,
   13418:	1eb9      	subs	r1, r7, #2
   1341a:	424a      	negs	r2, r1
   1341c:	414a      	adcs	r2, r1
   1341e:	4640      	mov	r0, r8
   13420:	2109      	movs	r1, #9
   13422:	f012 ff0c 	bl	2623e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_CONNECTABLE,
   13426:	686a      	ldr	r2, [r5, #4]
   13428:	210a      	movs	r1, #10
   1342a:	4640      	mov	r0, r8
   1342c:	f002 0201 	and.w	r2, r2, #1
   13430:	f012 ff05 	bl	2623e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_SCANNABLE, scannable);
   13434:	464a      	mov	r2, r9
   13436:	210b      	movs	r1, #11
   13438:	4640      	mov	r0, r8
   1343a:	f012 ff00 	bl	2623e <atomic_set_bit_to>
	atomic_set_bit_to(adv->flags, BT_ADV_USE_IDENTITY,
   1343e:	686a      	ldr	r2, [r5, #4]
   13440:	210d      	movs	r1, #13
   13442:	4640      	mov	r0, r8
   13444:	f3c2 0280 	ubfx	r2, r2, #2, #1
   13448:	f012 fef9 	bl	2623e <atomic_set_bit_to>
	return 0;
   1344c:	2400      	movs	r4, #0
   1344e:	e700      	b.n	13252 <bt_le_adv_start_legacy+0x36>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn) {
   13450:	b116      	cbz	r6, 13458 <bt_le_adv_start_legacy+0x23c>
		bt_conn_unref(conn);
   13452:	4630      	mov	r0, r6
   13454:	f000 fdd2 	bl	13ffc <bt_conn_unref>
	atomic_set_bit_to(adv->flags, BT_ADV_PERSIST, !dir_adv &&
   13458:	f1ba 0f00 	cmp.w	sl, #0
   1345c:	d1cf      	bne.n	133fe <bt_le_adv_start_legacy+0x1e2>
   1345e:	e7c9      	b.n	133f4 <bt_le_adv_start_legacy+0x1d8>
		return -EAGAIN;
   13460:	f06f 040a 	mvn.w	r4, #10
   13464:	e6f5      	b.n	13252 <bt_le_adv_start_legacy+0x36>
		return -EALREADY;
   13466:	f06f 0477 	mvn.w	r4, #119	; 0x77
   1346a:	e6f2      	b.n	13252 <bt_le_adv_start_legacy+0x36>
		return -ENOBUFS;
   1346c:	f06f 0468 	mvn.w	r4, #104	; 0x68
   13470:	e6ef      	b.n	13252 <bt_le_adv_start_legacy+0x36>
   13472:	bf00      	nop
   13474:	200080cc 	.word	0x200080cc
   13478:	20008000 	.word	0x20008000
   1347c:	0002d481 	.word	0x0002d481
   13480:	0002deb2 	.word	0x0002deb2
   13484:	0002a578 	.word	0x0002a578

00013488 <bt_le_adv_start>:
}

int bt_le_adv_start(const struct bt_le_adv_param *param,
		    const struct bt_data *ad, size_t ad_len,
		    const struct bt_data *sd, size_t sd_len)
{
   13488:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1348a:	4615      	mov	r5, r2

	if (IS_ENABLED(CONFIG_BT_EXT_ADV) &&
	    BT_DEV_FEAT_LE_EXT_ADV(bt_dev.le.features)) {
		err = bt_le_adv_start_ext(adv, param, ad, ad_len, sd, sd_len);
	} else {
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   1348c:	9a06      	ldr	r2, [sp, #24]
{
   1348e:	460c      	mov	r4, r1
		err = bt_le_adv_start_legacy(adv, param, ad, ad_len, sd, sd_len);
   13490:	e9cd 3200 	strd	r3, r2, [sp]
   13494:	462b      	mov	r3, r5
   13496:	460a      	mov	r2, r1
   13498:	4601      	mov	r1, r0
   1349a:	4811      	ldr	r0, [pc, #68]	; (134e0 <bt_le_adv_start+0x58>)
   1349c:	f7ff febe 	bl	1321c <bt_le_adv_start_legacy>
   134a0:	4621      	mov	r1, r4
   134a2:	4606      	mov	r6, r0
	for (i = 0; i < ad_len; i++) {
   134a4:	2300      	movs	r3, #0
		if (ad[i].type == BT_DATA_FLAGS &&
   134a6:	f240 1001 	movw	r0, #257	; 0x101
	for (i = 0; i < ad_len; i++) {
   134aa:	429d      	cmp	r5, r3
   134ac:	d102      	bne.n	134b4 <bt_le_adv_start+0x2c>
		k_work_reschedule(&adv->lim_adv_timeout_work,
				  K_SECONDS(CONFIG_BT_LIM_ADV_TIMEOUT));
	}

	return err;
}
   134ae:	4630      	mov	r0, r6
   134b0:	b002      	add	sp, #8
   134b2:	bd70      	pop	{r4, r5, r6, pc}
		if (ad[i].type == BT_DATA_FLAGS &&
   134b4:	880a      	ldrh	r2, [r1, #0]
   134b6:	4282      	cmp	r2, r0
   134b8:	d104      	bne.n	134c4 <bt_le_adv_start+0x3c>
		    ad[i].data != NULL) {
   134ba:	684a      	ldr	r2, [r1, #4]
		    ad[i].data_len == sizeof(uint8_t) &&
   134bc:	b112      	cbz	r2, 134c4 <bt_le_adv_start+0x3c>
			if (ad[i].data[0] & BT_LE_AD_LIMITED) {
   134be:	7812      	ldrb	r2, [r2, #0]
   134c0:	07d2      	lsls	r2, r2, #31
   134c2:	d402      	bmi.n	134ca <bt_le_adv_start+0x42>
	for (i = 0; i < ad_len; i++) {
   134c4:	3301      	adds	r3, #1
   134c6:	3108      	adds	r1, #8
   134c8:	e7ef      	b.n	134aa <bt_le_adv_start+0x22>
		k_work_init_delayable(&adv->lim_adv_timeout_work, adv_timeout);
   134ca:	4906      	ldr	r1, [pc, #24]	; (134e4 <bt_le_adv_start+0x5c>)
   134cc:	4806      	ldr	r0, [pc, #24]	; (134e8 <bt_le_adv_start+0x60>)
   134ce:	f00d f891 	bl	205f4 <k_work_init_delayable>
		k_work_reschedule(&adv->lim_adv_timeout_work,
   134d2:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   134d6:	2300      	movs	r3, #0
   134d8:	4803      	ldr	r0, [pc, #12]	; (134e8 <bt_le_adv_start+0x60>)
   134da:	f00d f9a7 	bl	2082c <k_work_reschedule>
   134de:	e7e6      	b.n	134ae <bt_le_adv_start+0x26>
   134e0:	20008018 	.word	0x20008018
   134e4:	00013571 	.word	0x00013571
   134e8:	20008030 	.word	0x20008030

000134ec <bt_le_adv_stop>:

int bt_le_adv_stop(void)
{
   134ec:	b510      	push	{r4, lr}
	if (!adv) {
		LOG_ERR("No valid legacy adv");
		return 0;
	}

	(void)bt_le_lim_adv_cancel_timeout(adv);
   134ee:	481a      	ldr	r0, [pc, #104]	; (13558 <bt_le_adv_stop+0x6c>)
   134f0:	f012 ff61 	bl	263b6 <bt_le_lim_adv_cancel_timeout>
   134f4:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   134f8:	4818      	ldr	r0, [pc, #96]	; (1355c <bt_le_adv_stop+0x70>)
   134fa:	f012 fe7f 	bl	261fc <atomic_and>
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
   134fe:	4817      	ldr	r0, [pc, #92]	; (1355c <bt_le_adv_stop+0x70>)
   13500:	f012 fe79 	bl	261f6 <atomic_get>
   13504:	4603      	mov	r3, r0
	/* Make sure advertising is not re-enabled later even if it's not
	 * currently enabled (i.e. BT_DEV_ADVERTISING is not set).
	 */
	atomic_clear_bit(adv->flags, BT_ADV_PERSIST);

	if (!atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   13506:	061a      	lsls	r2, r3, #24
   13508:	f3c0 10c0 	ubfx	r0, r0, #7, #1
   1350c:	d523      	bpl.n	13556 <bt_le_adv_stop+0x6a>
   1350e:	4813      	ldr	r0, [pc, #76]	; (1355c <bt_le_adv_stop+0x70>)
   13510:	f012 fe71 	bl	261f6 <atomic_get>
		 */
		bt_le_adv_delete_legacy();
		return 0;
	}

	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   13514:	0543      	lsls	r3, r0, #21
   13516:	d514      	bpl.n	13542 <bt_le_adv_stop+0x56>
   13518:	2207      	movs	r2, #7
   1351a:	4911      	ldr	r1, [pc, #68]	; (13560 <bt_le_adv_stop+0x74>)
   1351c:	4811      	ldr	r0, [pc, #68]	; (13564 <bt_le_adv_stop+0x78>)
   1351e:	f016 f8a0 	bl	29662 <memcmp>
   13522:	4b11      	ldr	r3, [pc, #68]	; (13568 <bt_le_adv_stop+0x7c>)
	if (bt_addr_le_eq(&adv->target_addr, BT_ADDR_LE_ANY)) {
   13524:	b998      	cbnz	r0, 1354e <bt_le_adv_stop+0x62>
		conn = bt_conn_lookup_state_le(adv->id, BT_ADDR_LE_NONE,
   13526:	2204      	movs	r2, #4
   13528:	4910      	ldr	r1, [pc, #64]	; (1356c <bt_le_adv_stop+0x80>)
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   1352a:	7e18      	ldrb	r0, [r3, #24]
   1352c:	f001 f872 	bl	14614 <bt_conn_lookup_state_le>
   13530:	4604      	mov	r4, r0
	if (conn) {
   13532:	b130      	cbz	r0, 13542 <bt_le_adv_stop+0x56>
		conn->err = status;
   13534:	2100      	movs	r1, #0
   13536:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   13538:	f000 fd98 	bl	1406c <bt_conn_set_state>
		bt_conn_unref(conn);
   1353c:	4620      	mov	r0, r4
   1353e:	f000 fd5d 	bl	13ffc <bt_conn_unref>
		}
	}
#endif /* defined(CONFIG_BT_OBSERVER) */

	return 0;
}
   13542:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		err = bt_le_adv_set_enable_legacy(adv, false);
   13546:	2100      	movs	r1, #0
   13548:	4803      	ldr	r0, [pc, #12]	; (13558 <bt_le_adv_stop+0x6c>)
   1354a:	f012 bf0d 	b.w	26368 <bt_le_adv_set_enable_legacy>
		conn = bt_conn_lookup_state_le(adv->id, &adv->target_addr,
   1354e:	2205      	movs	r2, #5
   13550:	f103 0121 	add.w	r1, r3, #33	; 0x21
   13554:	e7e9      	b.n	1352a <bt_le_adv_stop+0x3e>
}
   13556:	bd10      	pop	{r4, pc}
   13558:	20008018 	.word	0x20008018
   1355c:	20008028 	.word	0x20008028
   13560:	0002d481 	.word	0x0002d481
   13564:	20008021 	.word	0x20008021
   13568:	20008000 	.word	0x20008000
   1356c:	0002d47a 	.word	0x0002d47a

00013570 <adv_timeout>:
}
#endif /* defined(CONFIG_BT_EXT_ADV) */


static void adv_timeout(struct k_work *work)
{
   13570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		err = bt_le_adv_stop();
	} else {
		err = bt_le_ext_adv_stop(adv);
	}
#else
	err = bt_le_adv_stop();
   13572:	f7ff ffbb 	bl	134ec <bt_le_adv_stop>
#endif
	LOG_WRN("Failed to stop advertising: %d", err);
   13576:	4b07      	ldr	r3, [pc, #28]	; (13594 <adv_timeout+0x24>)
   13578:	9003      	str	r0, [sp, #12]
   1357a:	9302      	str	r3, [sp, #8]
   1357c:	2300      	movs	r3, #0
   1357e:	2202      	movs	r2, #2
   13580:	4618      	mov	r0, r3
   13582:	e9cd 3300 	strd	r3, r3, [sp]
   13586:	4904      	ldr	r1, [pc, #16]	; (13598 <adv_timeout+0x28>)
   13588:	f012 fe4a 	bl	26220 <z_log_msg_runtime_create.constprop.0>
}
   1358c:	b005      	add	sp, #20
   1358e:	f85d fb04 	ldr.w	pc, [sp], #4
   13592:	bf00      	nop
   13594:	0002decd 	.word	0x0002decd
   13598:	0002a578 	.word	0x0002a578

0001359c <bt_le_adv_resume>:
{
   1359c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1359e:	4c1e      	ldr	r4, [pc, #120]	; (13618 <bt_le_adv_resume+0x7c>)
   135a0:	4620      	mov	r0, r4
   135a2:	f012 fe28 	bl	261f6 <atomic_get>
	if (!(atomic_test_bit(adv->flags, BT_ADV_PERSIST) &&
   135a6:	0440      	lsls	r0, r0, #17
   135a8:	d534      	bpl.n	13614 <bt_le_adv_resume+0x78>
   135aa:	4620      	mov	r0, r4
   135ac:	f012 fe23 	bl	261f6 <atomic_get>
   135b0:	0601      	lsls	r1, r0, #24
   135b2:	d42f      	bmi.n	13614 <bt_le_adv_resume+0x78>
   135b4:	4620      	mov	r0, r4
   135b6:	f012 fe1e 	bl	261f6 <atomic_get>
	if (!atomic_test_bit(adv->flags, BT_ADV_CONNECTABLE)) {
   135ba:	0542      	lsls	r2, r0, #21
   135bc:	d52a      	bpl.n	13614 <bt_le_adv_resume+0x78>
	err = le_adv_start_add_conn(adv, &conn);
   135be:	a901      	add	r1, sp, #4
   135c0:	f1a4 0010 	sub.w	r0, r4, #16
   135c4:	f7ff fda8 	bl	13118 <le_adv_start_add_conn>
	if (err) {
   135c8:	4605      	mov	r5, r0
   135ca:	bb18      	cbnz	r0, 13614 <bt_le_adv_resume+0x78>
	return bt_le_adv_set_enable_legacy(adv, enable);
   135cc:	2101      	movs	r1, #1
   135ce:	f1a4 0010 	sub.w	r0, r4, #16
   135d2:	f012 fec9 	bl	26368 <bt_le_adv_set_enable_legacy>
	bt_conn_unref(conn);
   135d6:	9e01      	ldr	r6, [sp, #4]
	if (err) {
   135d8:	b928      	cbnz	r0, 135e6 <bt_le_adv_resume+0x4a>
	bt_conn_unref(conn);
   135da:	4630      	mov	r0, r6
}
   135dc:	b002      	add	sp, #8
   135de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	bt_conn_unref(conn);
   135e2:	f000 bd0b 	b.w	13ffc <bt_conn_unref>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   135e6:	4629      	mov	r1, r5
   135e8:	4630      	mov	r0, r6
   135ea:	f000 fd3f 	bl	1406c <bt_conn_set_state>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   135ee:	f46f 4180 	mvn.w	r1, #16384	; 0x4000
   135f2:	4620      	mov	r0, r4
   135f4:	f012 fe02 	bl	261fc <atomic_and>
   135f8:	4605      	mov	r5, r0
	bt_conn_unref(conn);
   135fa:	4630      	mov	r0, r6
   135fc:	f000 fcfe 	bl	13ffc <bt_conn_unref>
	if (persist_paused) {
   13600:	046b      	lsls	r3, r5, #17
   13602:	d507      	bpl.n	13614 <bt_le_adv_resume+0x78>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   13604:	e8d4 3fef 	ldaex	r3, [r4]
   13608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   1360c:	e8c4 3fe2 	stlex	r2, r3, [r4]
   13610:	2a00      	cmp	r2, #0
   13612:	d1f7      	bne.n	13604 <bt_le_adv_resume+0x68>
}
   13614:	b002      	add	sp, #8
   13616:	bd70      	pop	{r4, r5, r6, pc}
   13618:	20008028 	.word	0x20008028

0001361c <prng_reseed.constprop.0>:
#include <zephyr/logging/log.h>
LOG_MODULE_REGISTER(bt_host_crypto);

static struct tc_hmac_prng_struct prng;

static int prng_reseed(struct tc_hmac_prng_struct *h)
   1361c:	b530      	push	{r4, r5, lr}
   1361e:	b08f      	sub	sp, #60	; 0x3c
{
	uint8_t seed[32];
	int64_t extra;
	int ret;

	ret = bt_hci_le_rand(seed, sizeof(seed));
   13620:	2120      	movs	r1, #32
   13622:	a806      	add	r0, sp, #24
   13624:	f7fe fad4 	bl	11bd0 <bt_hci_le_rand>
	if (ret) {
   13628:	4604      	mov	r4, r0
   1362a:	bb08      	cbnz	r0, 13670 <prng_reseed.constprop.0+0x54>
	return z_impl_k_uptime_ticks();
   1362c:	f015 ff1e 	bl	2946c <z_impl_k_uptime_ticks>
			return ((t * to_hz + off) / from_hz);
   13630:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
   13634:	fba0 2305 	umull	r2, r3, r0, r5
   13638:	fb05 3101 	mla	r1, r5, r1, r3
		return ret;
	}

	extra = k_uptime_get();

	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   1363c:	2308      	movs	r3, #8
   1363e:	0bd2      	lsrs	r2, r2, #15
   13640:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
   13644:	0bc9      	lsrs	r1, r1, #15
	extra = k_uptime_get();
   13646:	e9cd 2104 	strd	r2, r1, [sp, #16]
	ret = tc_hmac_prng_reseed(h, seed, sizeof(seed), (uint8_t *)&extra,
   1364a:	9300      	str	r3, [sp, #0]
   1364c:	2220      	movs	r2, #32
   1364e:	480a      	ldr	r0, [pc, #40]	; (13678 <prng_reseed.constprop.0+0x5c>)
   13650:	ab04      	add	r3, sp, #16
   13652:	a906      	add	r1, sp, #24
   13654:	f012 fa7d 	bl	25b52 <tc_hmac_prng_reseed>
				  sizeof(extra));
	if (ret == TC_CRYPTO_FAIL) {
   13658:	b950      	cbnz	r0, 13670 <prng_reseed.constprop.0+0x54>
		LOG_ERR("Failed to re-seed PRNG");
   1365a:	4b08      	ldr	r3, [pc, #32]	; (1367c <prng_reseed.constprop.0+0x60>)
   1365c:	9400      	str	r4, [sp, #0]
   1365e:	e9cd 4301 	strd	r4, r3, [sp, #4]
   13662:	2201      	movs	r2, #1
   13664:	4623      	mov	r3, r4
   13666:	4906      	ldr	r1, [pc, #24]	; (13680 <prng_reseed.constprop.0+0x64>)
   13668:	f012 fea8 	bl	263bc <z_log_msg_runtime_create.constprop.0>
   1366c:	f06f 0404 	mvn.w	r4, #4
		return -EIO;
	}

	return 0;
}
   13670:	4620      	mov	r0, r4
   13672:	b00f      	add	sp, #60	; 0x3c
   13674:	bd30      	pop	{r4, r5, pc}
   13676:	bf00      	nop
   13678:	200096c0 	.word	0x200096c0
   1367c:	0002def3 	.word	0x0002def3
   13680:	0002a5b8 	.word	0x0002a5b8

00013684 <sys_memcpy_swap.constprop.0>:
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
{
	uint8_t *pdst = (uint8_t *)dst;
	const uint8_t *psrc = (const uint8_t *)src;

	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   13684:	4288      	cmp	r0, r1
static inline void sys_memcpy_swap(void *dst, const void *src, size_t length)
   13686:	b508      	push	{r3, lr}
   13688:	f101 0310 	add.w	r3, r1, #16
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   1368c:	d910      	bls.n	136b0 <sys_memcpy_swap.constprop.0+0x2c>
   1368e:	4298      	cmp	r0, r3
   13690:	d213      	bcs.n	136ba <sys_memcpy_swap.constprop.0+0x36>
   13692:	490e      	ldr	r1, [pc, #56]	; (136cc <sys_memcpy_swap.constprop.0+0x48>)
   13694:	f240 2315 	movw	r3, #533	; 0x215
   13698:	4a0d      	ldr	r2, [pc, #52]	; (136d0 <sys_memcpy_swap.constprop.0+0x4c>)
   1369a:	480e      	ldr	r0, [pc, #56]	; (136d4 <sys_memcpy_swap.constprop.0+0x50>)
   1369c:	f011 fa8b 	bl	24bb6 <assert_print>
   136a0:	480d      	ldr	r0, [pc, #52]	; (136d8 <sys_memcpy_swap.constprop.0+0x54>)
   136a2:	f011 fa88 	bl	24bb6 <assert_print>
   136a6:	f240 2115 	movw	r1, #533	; 0x215
   136aa:	4809      	ldr	r0, [pc, #36]	; (136d0 <sys_memcpy_swap.constprop.0+0x4c>)
   136ac:	f011 fa7c 	bl	24ba8 <assert_post_action>
   136b0:	d0ef      	beq.n	13692 <sys_memcpy_swap.constprop.0+0xe>
   136b2:	f100 0210 	add.w	r2, r0, #16
   136b6:	4291      	cmp	r1, r2
   136b8:	e7ea      	b.n	13690 <sys_memcpy_swap.constprop.0+0xc>
		  (psrc > pdst && (pdst + length) <= psrc)),
		 "Source and destination buffers must not overlap");

	psrc += length - 1;

	for (; length > 0; length--) {
   136ba:	3801      	subs	r0, #1
		*pdst++ = *psrc--;
   136bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
	for (; length > 0; length--) {
   136c0:	428b      	cmp	r3, r1
		*pdst++ = *psrc--;
   136c2:	f800 2f01 	strb.w	r2, [r0, #1]!
	for (; length > 0; length--) {
   136c6:	d1f9      	bne.n	136bc <sys_memcpy_swap.constprop.0+0x38>
	}
}
   136c8:	bd08      	pop	{r3, pc}
   136ca:	bf00      	nop
   136cc:	0002df3c 	.word	0x0002df3c
   136d0:	0002df0a 	.word	0x0002df0a
   136d4:	0002b549 	.word	0x0002b549
   136d8:	0002df93 	.word	0x0002df93

000136dc <prng_init>:

int prng_init(void)
{
   136dc:	b510      	push	{r4, lr}
   136de:	b086      	sub	sp, #24
	uint8_t perso[8];
	int ret;

	ret = bt_hci_le_rand(perso, sizeof(perso));
   136e0:	2108      	movs	r1, #8
   136e2:	a804      	add	r0, sp, #16
   136e4:	f7fe fa74 	bl	11bd0 <bt_hci_le_rand>
	if (ret) {
   136e8:	4604      	mov	r4, r0
   136ea:	b980      	cbnz	r0, 1370e <prng_init+0x32>
		return ret;
	}

	ret = tc_hmac_prng_init(&prng, perso, sizeof(perso));
   136ec:	2208      	movs	r2, #8
   136ee:	480b      	ldr	r0, [pc, #44]	; (1371c <prng_init+0x40>)
   136f0:	a904      	add	r1, sp, #16
   136f2:	f012 fa0e 	bl	25b12 <tc_hmac_prng_init>
	if (ret == TC_CRYPTO_FAIL) {
   136f6:	b968      	cbnz	r0, 13714 <prng_init+0x38>
		LOG_ERR("Failed to initialize PRNG");
   136f8:	4b09      	ldr	r3, [pc, #36]	; (13720 <prng_init+0x44>)
   136fa:	9400      	str	r4, [sp, #0]
   136fc:	e9cd 4301 	strd	r4, r3, [sp, #4]
   13700:	2201      	movs	r2, #1
   13702:	4623      	mov	r3, r4
   13704:	4907      	ldr	r1, [pc, #28]	; (13724 <prng_init+0x48>)
   13706:	f012 fe59 	bl	263bc <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1370a:	f06f 0404 	mvn.w	r4, #4
	}

	/* re-seed is needed after init */
	return prng_reseed(&prng);
}
   1370e:	4620      	mov	r0, r4
   13710:	b006      	add	sp, #24
   13712:	bd10      	pop	{r4, pc}
	return prng_reseed(&prng);
   13714:	f7ff ff82 	bl	1361c <prng_reseed.constprop.0>
   13718:	4604      	mov	r4, r0
   1371a:	e7f8      	b.n	1370e <prng_init+0x32>
   1371c:	200096c0 	.word	0x200096c0
   13720:	0002dfc5 	.word	0x0002dfc5
   13724:	0002a5b8 	.word	0x0002a5b8

00013728 <bt_rand>:

#if defined(CONFIG_BT_HOST_CRYPTO_PRNG)
int bt_rand(void *buf, size_t len)
{
   13728:	b538      	push	{r3, r4, r5, lr}
   1372a:	460d      	mov	r5, r1
	int ret;

	CHECKIF(buf == NULL || len == 0) {
   1372c:	4604      	mov	r4, r0
   1372e:	b198      	cbz	r0, 13758 <bt_rand+0x30>
   13730:	b191      	cbz	r1, 13758 <bt_rand+0x30>
		return -EINVAL;
	}

	ret = tc_hmac_prng_generate(buf, len, &prng);
   13732:	4a0b      	ldr	r2, [pc, #44]	; (13760 <bt_rand+0x38>)
   13734:	f012 fa26 	bl	25b84 <tc_hmac_prng_generate>
	if (ret == TC_HMAC_PRNG_RESEED_REQ) {
   13738:	1c43      	adds	r3, r0, #1
   1373a:	d107      	bne.n	1374c <bt_rand+0x24>
		ret = prng_reseed(&prng);
   1373c:	f7ff ff6e 	bl	1361c <prng_reseed.constprop.0>
		if (ret) {
   13740:	b948      	cbnz	r0, 13756 <bt_rand+0x2e>
			return ret;
		}

		ret = tc_hmac_prng_generate(buf, len, &prng);
   13742:	4629      	mov	r1, r5
   13744:	4620      	mov	r0, r4
   13746:	4a06      	ldr	r2, [pc, #24]	; (13760 <bt_rand+0x38>)
   13748:	f012 fa1c 	bl	25b84 <tc_hmac_prng_generate>

	if (ret == TC_CRYPTO_SUCCESS) {
		return 0;
	}

	return -EIO;
   1374c:	2801      	cmp	r0, #1
   1374e:	bf0c      	ite	eq
   13750:	2000      	moveq	r0, #0
   13752:	f06f 0004 	mvnne.w	r0, #4
}
   13756:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   13758:	f06f 0015 	mvn.w	r0, #21
   1375c:	e7fb      	b.n	13756 <bt_rand+0x2e>
   1375e:	bf00      	nop
   13760:	200096c0 	.word	0x200096c0

00013764 <bt_pub_key_is_debug>:
	0x6d, 0xeb, 0x2a, 0x65, 0x49, 0x9c, 0x80, 0xdc
};

bool bt_pub_key_is_debug(uint8_t *pub_key)
{
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   13764:	2240      	movs	r2, #64	; 0x40
{
   13766:	b508      	push	{r3, lr}
	return memcmp(pub_key, debug_public_key, BT_PUB_KEY_LEN) == 0;
   13768:	4903      	ldr	r1, [pc, #12]	; (13778 <bt_pub_key_is_debug+0x14>)
   1376a:	f015 ff7a 	bl	29662 <memcmp>
}
   1376e:	fab0 f080 	clz	r0, r0
   13772:	0940      	lsrs	r0, r0, #5
   13774:	bd08      	pop	{r3, pc}
   13776:	bf00      	nop
   13778:	0002e075 	.word	0x0002e075

0001377c <bt_pub_key_gen>:

int bt_pub_key_gen(struct bt_pub_key_cb *new_cb)
{
   1377c:	b5f0      	push	{r4, r5, r6, r7, lr}
	 * We check for both "LE Read Local P-256 Public Key" and
	 * "LE Generate DH Key" support here since both commands are needed for
	 * ECC support. If "LE Generate DH Key" is not supported then there
	 * is no point in reading local public key.
	 */
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   1377e:	4b3c      	ldr	r3, [pc, #240]	; (13870 <bt_pub_key_gen+0xf4>)
{
   13780:	b085      	sub	sp, #20
	if (!BT_CMD_TEST(bt_dev.supported_commands, 34, 1) ||
   13782:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   13786:	f003 0306 	and.w	r3, r3, #6
   1378a:	2b06      	cmp	r3, #6
   1378c:	d00e      	beq.n	137ac <bt_pub_key_gen+0x30>
	    !BT_CMD_TEST(bt_dev.supported_commands, 34, 2)) {
		LOG_WRN("ECC HCI commands not available");
   1378e:	4b39      	ldr	r3, [pc, #228]	; (13874 <bt_pub_key_gen+0xf8>)
   13790:	2202      	movs	r2, #2
   13792:	9302      	str	r3, [sp, #8]
   13794:	2300      	movs	r3, #0
   13796:	4938      	ldr	r1, [pc, #224]	; (13878 <bt_pub_key_gen+0xfc>)
   13798:	4618      	mov	r0, r3
   1379a:	e9cd 3300 	strd	r3, r3, [sp]
   1379e:	f012 fe49 	bl	26434 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   137a2:	f06f 0585 	mvn.w	r5, #133	; 0x85
		sys_slist_init(&pub_key_cb_slist);
		return err;
	}

	return 0;
}
   137a6:	4628      	mov	r0, r5
   137a8:	b005      	add	sp, #20
   137aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!new_cb) {
   137ac:	2800      	cmp	r0, #0
   137ae:	d05b      	beq.n	13868 <bt_pub_key_gen+0xec>
	return list->head;
   137b0:	4e32      	ldr	r6, [pc, #200]	; (1387c <bt_pub_key_gen+0x100>)
   137b2:	6832      	ldr	r2, [r6, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   137b4:	b19a      	cbz	r2, 137de <bt_pub_key_gen+0x62>
   137b6:	1f13      	subs	r3, r2, #4
		if (cb == new_cb) {
   137b8:	4283      	cmp	r3, r0
   137ba:	d10c      	bne.n	137d6 <bt_pub_key_gen+0x5a>
			LOG_WRN("Callback already registered");
   137bc:	4b30      	ldr	r3, [pc, #192]	; (13880 <bt_pub_key_gen+0x104>)
   137be:	2202      	movs	r2, #2
   137c0:	9302      	str	r3, [sp, #8]
   137c2:	2300      	movs	r3, #0
   137c4:	492c      	ldr	r1, [pc, #176]	; (13878 <bt_pub_key_gen+0xfc>)
   137c6:	4618      	mov	r0, r3
   137c8:	e9cd 3300 	strd	r3, r3, [sp]
   137cc:	f012 fe32 	bl	26434 <z_log_msg_runtime_create.constprop.0>
			return -EALREADY;
   137d0:	f06f 0577 	mvn.w	r5, #119	; 0x77
   137d4:	e7e7      	b.n	137a6 <bt_pub_key_gen+0x2a>
	return node->next;
   137d6:	685b      	ldr	r3, [r3, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   137d8:	b10b      	cbz	r3, 137de <bt_pub_key_gen+0x62>
   137da:	3b04      	subs	r3, #4
   137dc:	e7ec      	b.n	137b8 <bt_pub_key_gen+0x3c>
	parent->next = child;
   137de:	6042      	str	r2, [r0, #4]
Z_GENLIST_PREPEND(slist, snode)
   137e0:	6872      	ldr	r2, [r6, #4]
	sys_slist_prepend(&pub_key_cb_slist, &new_cb->node);
   137e2:	1d03      	adds	r3, r0, #4
	list->head = node;
   137e4:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   137e6:	b902      	cbnz	r2, 137ea <bt_pub_key_gen+0x6e>
	list->tail = node;
   137e8:	6073      	str	r3, [r6, #4]
   137ea:	4f26      	ldr	r7, [pc, #152]	; (13884 <bt_pub_key_gen+0x108>)
   137ec:	e8d7 4fef 	ldaex	r4, [r7]
   137f0:	f044 0320 	orr.w	r3, r4, #32
   137f4:	e8c7 3fe2 	stlex	r2, r3, [r7]
   137f8:	2a00      	cmp	r2, #0
   137fa:	d1f7      	bne.n	137ec <bt_pub_key_gen+0x70>
	if (atomic_test_and_set_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   137fc:	f014 0420 	ands.w	r4, r4, #32
   13800:	d001      	beq.n	13806 <bt_pub_key_gen+0x8a>
	return 0;
   13802:	2500      	movs	r5, #0
   13804:	e7cf      	b.n	137a6 <bt_pub_key_gen+0x2a>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   13806:	e8d7 3fef 	ldaex	r3, [r7]
   1380a:	f023 0310 	bic.w	r3, r3, #16
   1380e:	e8c7 3fe2 	stlex	r2, r3, [r7]
   13812:	2a00      	cmp	r2, #0
   13814:	d1f7      	bne.n	13806 <bt_pub_key_gen+0x8a>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_P256_PUBLIC_KEY, NULL, NULL);
   13816:	4622      	mov	r2, r4
   13818:	4621      	mov	r1, r4
   1381a:	f242 0025 	movw	r0, #8229	; 0x2025
   1381e:	f7fe f939 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   13822:	4605      	mov	r5, r0
   13824:	2800      	cmp	r0, #0
   13826:	d0ec      	beq.n	13802 <bt_pub_key_gen+0x86>
		LOG_ERR("Sending LE P256 Public Key command failed");
   13828:	4b17      	ldr	r3, [pc, #92]	; (13888 <bt_pub_key_gen+0x10c>)
   1382a:	2201      	movs	r2, #1
   1382c:	e9cd 4301 	strd	r4, r3, [sp, #4]
   13830:	4620      	mov	r0, r4
   13832:	4623      	mov	r3, r4
   13834:	4910      	ldr	r1, [pc, #64]	; (13878 <bt_pub_key_gen+0xfc>)
   13836:	9400      	str	r4, [sp, #0]
   13838:	f012 fdfc 	bl	26434 <z_log_msg_runtime_create.constprop.0>
   1383c:	e8d7 3fef 	ldaex	r3, [r7]
   13840:	f023 0320 	bic.w	r3, r3, #32
   13844:	e8c7 3fe2 	stlex	r2, r3, [r7]
   13848:	2a00      	cmp	r2, #0
   1384a:	d1f7      	bne.n	1383c <bt_pub_key_gen+0xc0>
	return list->head;
   1384c:	6834      	ldr	r4, [r6, #0]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   1384e:	b13c      	cbz	r4, 13860 <bt_pub_key_gen+0xe4>
			if (cb->func) {
   13850:	f854 3c04 	ldr.w	r3, [r4, #-4]
		SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13854:	3c04      	subs	r4, #4
			if (cb->func) {
   13856:	b10b      	cbz	r3, 1385c <bt_pub_key_gen+0xe0>
				cb->func(NULL);
   13858:	2000      	movs	r0, #0
   1385a:	4798      	blx	r3
	return node->next;
   1385c:	6864      	ldr	r4, [r4, #4]
   1385e:	e7f6      	b.n	1384e <bt_pub_key_gen+0xd2>
	list->head = NULL;
   13860:	2300      	movs	r3, #0
	list->tail = NULL;
   13862:	e9c6 3300 	strd	r3, r3, [r6]
		return err;
   13866:	e79e      	b.n	137a6 <bt_pub_key_gen+0x2a>
		return -EINVAL;
   13868:	f06f 0515 	mvn.w	r5, #21
   1386c:	e79b      	b.n	137a6 <bt_pub_key_gen+0x2a>
   1386e:	bf00      	nop
   13870:	20008000 	.word	0x20008000
   13874:	0002dfee 	.word	0x0002dfee
   13878:	0002a598 	.word	0x0002a598
   1387c:	20020fb4 	.word	0x20020fb4
   13880:	0002e00d 	.word	0x0002e00d
   13884:	200080cc 	.word	0x200080cc
   13888:	0002e029 	.word	0x0002e029

0001388c <bt_pub_key_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1388c:	4b04      	ldr	r3, [pc, #16]	; (138a0 <bt_pub_key_get+0x14>)
   1388e:	e8d3 3faf 	lda	r3, [r3]

	if (atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
		return pub_key;
	}

	return NULL;
   13892:	f013 0f10 	tst.w	r3, #16
}
   13896:	4803      	ldr	r0, [pc, #12]	; (138a4 <bt_pub_key_get+0x18>)
   13898:	bf08      	it	eq
   1389a:	2000      	moveq	r0, #0
   1389c:	4770      	bx	lr
   1389e:	bf00      	nop
   138a0:	200080cc 	.word	0x200080cc
   138a4:	20021d7e 	.word	0x20021d7e

000138a8 <bt_dh_key_gen>:

	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY_V2, buf, NULL);
}

int bt_dh_key_gen(const uint8_t remote_pk[BT_PUB_KEY_LEN], bt_dh_key_cb_t cb)
{
   138a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int err;

	if (dh_key_cb == cb) {
   138aa:	4e24      	ldr	r6, [pc, #144]	; (1393c <bt_dh_key_gen+0x94>)
{
   138ac:	4604      	mov	r4, r0
	if (dh_key_cb == cb) {
   138ae:	6833      	ldr	r3, [r6, #0]
   138b0:	428b      	cmp	r3, r1
   138b2:	d03c      	beq.n	1392e <bt_dh_key_gen+0x86>
		return -EALREADY;
	}

	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   138b4:	b123      	cbz	r3, 138c0 <bt_dh_key_gen+0x18>
		return -EBUSY;
   138b6:	f06f 040f 	mvn.w	r4, #15
		LOG_WRN("Failed to generate DHKey (err %d)", err);
		return err;
	}

	return 0;
}
   138ba:	4620      	mov	r0, r4
   138bc:	b004      	add	sp, #16
   138be:	bd70      	pop	{r4, r5, r6, pc}
   138c0:	4b1f      	ldr	r3, [pc, #124]	; (13940 <bt_dh_key_gen+0x98>)
   138c2:	e8d3 2faf 	lda	r2, [r3]
	if (dh_key_cb || atomic_test_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY)) {
   138c6:	0692      	lsls	r2, r2, #26
   138c8:	d4f5      	bmi.n	138b6 <bt_dh_key_gen+0xe>
   138ca:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY)) {
   138ce:	06db      	lsls	r3, r3, #27
   138d0:	d530      	bpl.n	13934 <bt_dh_key_gen+0x8c>
	dh_key_cb = cb;
   138d2:	6031      	str	r1, [r6, #0]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_GENERATE_DHKEY, sizeof(*cp));
   138d4:	f242 0026 	movw	r0, #8230	; 0x2026
   138d8:	2140      	movs	r1, #64	; 0x40
   138da:	f7fe f88d 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   138de:	4605      	mov	r5, r0
   138e0:	b310      	cbz	r0, 13928 <bt_dh_key_gen+0x80>
	return net_buf_simple_add(&buf->b, len);
   138e2:	2140      	movs	r1, #64	; 0x40
   138e4:	300c      	adds	r0, #12
   138e6:	f005 fdc5 	bl	19474 <net_buf_simple_add>
   138ea:	4623      	mov	r3, r4
   138ec:	f104 0240 	add.w	r2, r4, #64	; 0x40
   138f0:	f853 1b04 	ldr.w	r1, [r3], #4
   138f4:	4293      	cmp	r3, r2
   138f6:	f840 1b04 	str.w	r1, [r0], #4
   138fa:	d1f9      	bne.n	138f0 <bt_dh_key_gen+0x48>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_GENERATE_DHKEY, buf, NULL);
   138fc:	2200      	movs	r2, #0
   138fe:	4629      	mov	r1, r5
   13900:	f242 0026 	movw	r0, #8230	; 0x2026
   13904:	f7fe f8c6 	bl	11a94 <bt_hci_cmd_send_sync>
	if (err) {
   13908:	4604      	mov	r4, r0
   1390a:	2800      	cmp	r0, #0
   1390c:	d0d5      	beq.n	138ba <bt_dh_key_gen+0x12>
		dh_key_cb = NULL;
   1390e:	2300      	movs	r3, #0
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13910:	4a0c      	ldr	r2, [pc, #48]	; (13944 <bt_dh_key_gen+0x9c>)
		dh_key_cb = NULL;
   13912:	6033      	str	r3, [r6, #0]
		LOG_WRN("Failed to generate DHKey (err %d)", err);
   13914:	4618      	mov	r0, r3
   13916:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1391a:	490b      	ldr	r1, [pc, #44]	; (13948 <bt_dh_key_gen+0xa0>)
   1391c:	2202      	movs	r2, #2
   1391e:	9403      	str	r4, [sp, #12]
   13920:	9300      	str	r3, [sp, #0]
   13922:	f012 fd87 	bl	26434 <z_log_msg_runtime_create.constprop.0>
		return err;
   13926:	e7c8      	b.n	138ba <bt_dh_key_gen+0x12>
		return -ENOBUFS;
   13928:	f06f 0468 	mvn.w	r4, #104	; 0x68
   1392c:	e7ef      	b.n	1390e <bt_dh_key_gen+0x66>
		return -EALREADY;
   1392e:	f06f 0477 	mvn.w	r4, #119	; 0x77
   13932:	e7c2      	b.n	138ba <bt_dh_key_gen+0x12>
		return -EADDRNOTAVAIL;
   13934:	f06f 047c 	mvn.w	r4, #124	; 0x7c
   13938:	e7bf      	b.n	138ba <bt_dh_key_gen+0x12>
   1393a:	bf00      	nop
   1393c:	20020fb0 	.word	0x20020fb0
   13940:	200080cc 	.word	0x200080cc
   13944:	0002e053 	.word	0x0002e053
   13948:	0002a598 	.word	0x0002a598

0001394c <bt_hci_evt_le_pkey_complete>:

void bt_hci_evt_le_pkey_complete(struct net_buf *buf)
{
   1394c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1394e:	4b19      	ldr	r3, [pc, #100]	; (139b4 <bt_hci_evt_le_pkey_complete+0x68>)
	struct bt_hci_evt_le_p256_public_key_complete *evt = (void *)buf->data;
   13950:	68c5      	ldr	r5, [r0, #12]
   13952:	e8d3 2fef 	ldaex	r2, [r3]
   13956:	f022 0220 	bic.w	r2, r2, #32
   1395a:	e8c3 2fe1 	stlex	r1, r2, [r3]
   1395e:	2900      	cmp	r1, #0
   13960:	d1f7      	bne.n	13952 <bt_hci_evt_le_pkey_complete+0x6>

	LOG_DBG("status: 0x%02x", evt->status);

	atomic_clear_bit(bt_dev.flags, BT_DEV_PUB_KEY_BUSY);

	if (!evt->status) {
   13962:	782a      	ldrb	r2, [r5, #0]
   13964:	b98a      	cbnz	r2, 1398a <bt_hci_evt_le_pkey_complete+0x3e>
		memcpy(pub_key, evt->key, BT_PUB_KEY_LEN);
   13966:	4914      	ldr	r1, [pc, #80]	; (139b8 <bt_hci_evt_le_pkey_complete+0x6c>)
   13968:	1c6a      	adds	r2, r5, #1
   1396a:	f105 0041 	add.w	r0, r5, #65	; 0x41
   1396e:	f852 4b04 	ldr.w	r4, [r2], #4
   13972:	4282      	cmp	r2, r0
   13974:	f841 4b04 	str.w	r4, [r1], #4
   13978:	d1f9      	bne.n	1396e <bt_hci_evt_le_pkey_complete+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1397a:	e8d3 1fef 	ldaex	r1, [r3]
   1397e:	f041 0110 	orr.w	r1, r1, #16
   13982:	e8c3 1fe2 	stlex	r2, r1, [r3]
   13986:	2a00      	cmp	r2, #0
   13988:	d1f7      	bne.n	1397a <bt_hci_evt_le_pkey_complete+0x2e>
	return list->head;
   1398a:	4e0c      	ldr	r6, [pc, #48]	; (139bc <bt_hci_evt_le_pkey_complete+0x70>)
   1398c:	6834      	ldr	r4, [r6, #0]
		atomic_set_bit(bt_dev.flags, BT_DEV_HAS_PUB_KEY);
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   1398e:	b16c      	cbz	r4, 139ac <bt_hci_evt_le_pkey_complete+0x60>
		if (cb->func) {
			cb->func(evt->status ? NULL : pub_key);
   13990:	4f09      	ldr	r7, [pc, #36]	; (139b8 <bt_hci_evt_le_pkey_complete+0x6c>)
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   13992:	3c04      	subs	r4, #4
		if (cb->func) {
   13994:	6823      	ldr	r3, [r4, #0]
   13996:	b12b      	cbz	r3, 139a4 <bt_hci_evt_le_pkey_complete+0x58>
			cb->func(evt->status ? NULL : pub_key);
   13998:	782a      	ldrb	r2, [r5, #0]
   1399a:	2a00      	cmp	r2, #0
   1399c:	bf0c      	ite	eq
   1399e:	4638      	moveq	r0, r7
   139a0:	2000      	movne	r0, #0
   139a2:	4798      	blx	r3
	return node->next;
   139a4:	6864      	ldr	r4, [r4, #4]
	SYS_SLIST_FOR_EACH_CONTAINER(&pub_key_cb_slist, cb, node) {
   139a6:	b10c      	cbz	r4, 139ac <bt_hci_evt_le_pkey_complete+0x60>
   139a8:	3c04      	subs	r4, #4
   139aa:	e7f3      	b.n	13994 <bt_hci_evt_le_pkey_complete+0x48>
	list->head = NULL;
   139ac:	2300      	movs	r3, #0
	list->tail = NULL;
   139ae:	e9c6 3300 	strd	r3, r3, [r6]
		}
	}

	sys_slist_init(&pub_key_cb_slist);
}
   139b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   139b4:	200080cc 	.word	0x200080cc
   139b8:	20021d7e 	.word	0x20021d7e
   139bc:	20020fb4 	.word	0x20020fb4

000139c0 <bt_hci_evt_le_dhkey_complete>:
{
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;

	LOG_DBG("status: 0x%02x", evt->status);

	if (dh_key_cb) {
   139c0:	4905      	ldr	r1, [pc, #20]	; (139d8 <bt_hci_evt_le_dhkey_complete+0x18>)
   139c2:	680b      	ldr	r3, [r1, #0]
   139c4:	b133      	cbz	r3, 139d4 <bt_hci_evt_le_dhkey_complete+0x14>
	struct bt_hci_evt_le_generate_dhkey_complete *evt = (void *)buf->data;
   139c6:	68c2      	ldr	r2, [r0, #12]
		bt_dh_key_cb_t cb = dh_key_cb;

		dh_key_cb = NULL;
   139c8:	2000      	movs	r0, #0
   139ca:	6008      	str	r0, [r1, #0]
		cb(evt->status ? NULL : evt->dhkey);
   139cc:	7811      	ldrb	r1, [r2, #0]
   139ce:	b901      	cbnz	r1, 139d2 <bt_hci_evt_le_dhkey_complete+0x12>
   139d0:	1c50      	adds	r0, r2, #1
   139d2:	4718      	bx	r3
	}
}
   139d4:	4770      	bx	lr
   139d6:	bf00      	nop
   139d8:	20020fb0 	.word	0x20020fb0

000139dc <notify_connected>:
		return -ENOTCONN;
	}
}

static void notify_connected(struct bt_conn *conn)
{
   139dc:	b570      	push	{r4, r5, r6, lr}
   139de:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	for (cb = callback_list; cb; cb = cb->_next) {
   139e0:	4b12      	ldr	r3, [pc, #72]	; (13a2c <notify_connected+0x50>)
   139e2:	681d      	ldr	r5, [r3, #0]
   139e4:	b995      	cbnz	r5, 13a0c <notify_connected+0x30>
		if (cb->connected) {
			cb->connected(conn, conn->err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   139e6:	4d12      	ldr	r5, [pc, #72]	; (13a30 <notify_connected+0x54>)
   139e8:	4e12      	ldr	r6, [pc, #72]	; (13a34 <notify_connected+0x58>)
   139ea:	42b5      	cmp	r5, r6
   139ec:	d91c      	bls.n	13a28 <notify_connected+0x4c>
   139ee:	4912      	ldr	r1, [pc, #72]	; (13a38 <notify_connected+0x5c>)
   139f0:	f240 535b 	movw	r3, #1371	; 0x55b
   139f4:	4a11      	ldr	r2, [pc, #68]	; (13a3c <notify_connected+0x60>)
   139f6:	4812      	ldr	r0, [pc, #72]	; (13a40 <notify_connected+0x64>)
   139f8:	f011 f8dd 	bl	24bb6 <assert_print>
   139fc:	4811      	ldr	r0, [pc, #68]	; (13a44 <notify_connected+0x68>)
   139fe:	f011 f8da 	bl	24bb6 <assert_print>
   13a02:	f240 515b 	movw	r1, #1371	; 0x55b
   13a06:	480d      	ldr	r0, [pc, #52]	; (13a3c <notify_connected+0x60>)
   13a08:	f011 f8ce 	bl	24ba8 <assert_post_action>
		if (cb->connected) {
   13a0c:	682b      	ldr	r3, [r5, #0]
   13a0e:	b113      	cbz	r3, 13a16 <notify_connected+0x3a>
			cb->connected(conn, conn->err);
   13a10:	4620      	mov	r0, r4
   13a12:	7b21      	ldrb	r1, [r4, #12]
   13a14:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   13a16:	69ad      	ldr	r5, [r5, #24]
   13a18:	e7e4      	b.n	139e4 <notify_connected+0x8>
		if (cb->connected) {
   13a1a:	682b      	ldr	r3, [r5, #0]
   13a1c:	b113      	cbz	r3, 13a24 <notify_connected+0x48>
			cb->connected(conn, conn->err);
   13a1e:	4620      	mov	r0, r4
   13a20:	7b21      	ldrb	r1, [r4, #12]
   13a22:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   13a24:	351c      	adds	r5, #28
   13a26:	e7e0      	b.n	139ea <notify_connected+0xe>
   13a28:	d3f7      	bcc.n	13a1a <notify_connected+0x3e>
		}
	}
}
   13a2a:	bd70      	pop	{r4, r5, r6, pc}
   13a2c:	20020fdc 	.word	0x20020fdc
   13a30:	0002a514 	.word	0x0002a514
   13a34:	0002a530 	.word	0x0002a530
   13a38:	0002e0ec 	.word	0x0002e0ec
   13a3c:	0002e0bc 	.word	0x0002e0bc
   13a40:	0002b549 	.word	0x0002b549
   13a44:	0002c5d5 	.word	0x0002c5d5

00013a48 <tx_notify>:
{
   13a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13a4c:	4604      	mov	r4, r0
	tx->cb = NULL;
   13a4e:	f04f 0800 	mov.w	r8, #0
	k_fifo_put(&free_tx, tx);
   13a52:	4f14      	ldr	r7, [pc, #80]	; (13aa4 <tx_notify+0x5c>)
	__asm__ volatile(
   13a54:	f04f 0220 	mov.w	r2, #32
   13a58:	f3ef 8311 	mrs	r3, BASEPRI
   13a5c:	f382 8812 	msr	BASEPRI_MAX, r2
   13a60:	f3bf 8f6f 	isb	sy
	return list->head;
   13a64:	6a21      	ldr	r1, [r4, #32]
		if (!sys_slist_is_empty(&conn->tx_complete)) {
   13a66:	b929      	cbnz	r1, 13a74 <tx_notify+0x2c>
	__asm__ volatile(
   13a68:	f383 8811 	msr	BASEPRI, r3
   13a6c:	f3bf 8f6f 	isb	sy
}
   13a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   13a74:	6a60      	ldr	r0, [r4, #36]	; 0x24
	return node->next;
   13a76:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   13a78:	4281      	cmp	r1, r0
	list->tail = node;
   13a7a:	bf08      	it	eq
   13a7c:	6262      	streq	r2, [r4, #36]	; 0x24
	list->head = node;
   13a7e:	6222      	str	r2, [r4, #32]
   13a80:	f383 8811 	msr	BASEPRI, r3
   13a84:	f3bf 8f6f 	isb	sy
		user_data = tx->user_data;
   13a88:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	k_fifo_put(&free_tx, tx);
   13a8c:	4638      	mov	r0, r7
	tx->user_data = NULL;
   13a8e:	e9c1 8801 	strd	r8, r8, [r1, #4]
	tx->pending_no_cb = 0U;
   13a92:	f8c1 800c 	str.w	r8, [r1, #12]
	k_fifo_put(&free_tx, tx);
   13a96:	f015 fc2b 	bl	292f0 <k_queue_append>
		cb(conn, user_data, 0);
   13a9a:	2200      	movs	r2, #0
   13a9c:	4631      	mov	r1, r6
   13a9e:	4620      	mov	r0, r4
   13aa0:	47a8      	blx	r5
	while (1) {
   13aa2:	e7d7      	b.n	13a54 <tx_notify+0xc>
   13aa4:	20008bcc 	.word	0x20008bcc

00013aa8 <conn_tx_destroy>:
{
   13aa8:	b570      	push	{r4, r5, r6, lr}
   13aaa:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(tx);
   13aac:	b949      	cbnz	r1, 13ac2 <conn_tx_destroy+0x1a>
   13aae:	490d      	ldr	r1, [pc, #52]	; (13ae4 <conn_tx_destroy+0x3c>)
   13ab0:	480d      	ldr	r0, [pc, #52]	; (13ae8 <conn_tx_destroy+0x40>)
   13ab2:	2339      	movs	r3, #57	; 0x39
   13ab4:	4a0d      	ldr	r2, [pc, #52]	; (13aec <conn_tx_destroy+0x44>)
   13ab6:	f011 f87e 	bl	24bb6 <assert_print>
   13aba:	2139      	movs	r1, #57	; 0x39
   13abc:	480b      	ldr	r0, [pc, #44]	; (13aec <conn_tx_destroy+0x44>)
   13abe:	f011 f873 	bl	24ba8 <assert_post_action>
	tx->cb = NULL;
   13ac2:	2200      	movs	r2, #0
	void *user_data = tx->user_data;
   13ac4:	e9d1 5601 	ldrd	r5, r6, [r1, #4]
	tx->pending_no_cb = 0U;
   13ac8:	60ca      	str	r2, [r1, #12]
	tx->user_data = NULL;
   13aca:	e9c1 2201 	strd	r2, r2, [r1, #4]
	k_fifo_put(&free_tx, tx);
   13ace:	4808      	ldr	r0, [pc, #32]	; (13af0 <conn_tx_destroy+0x48>)
   13ad0:	f015 fc0e 	bl	292f0 <k_queue_append>
	cb(conn, user_data, -ESHUTDOWN);
   13ad4:	4631      	mov	r1, r6
   13ad6:	4620      	mov	r0, r4
   13ad8:	462b      	mov	r3, r5
}
   13ada:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	cb(conn, user_data, -ESHUTDOWN);
   13ade:	f06f 026d 	mvn.w	r2, #109	; 0x6d
   13ae2:	4718      	bx	r3
   13ae4:	0002e107 	.word	0x0002e107
   13ae8:	0002b549 	.word	0x0002b549
   13aec:	0002e0bc 	.word	0x0002e0bc
   13af0:	20008bcc 	.word	0x20008bcc

00013af4 <send_frag>:
{
   13af4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13af8:	4604      	mov	r4, r0
   13afa:	460e      	mov	r6, r1
   13afc:	4617      	mov	r7, r2
   13afe:	4699      	mov	r9, r3
	struct bt_conn_tx *tx = tx_data(buf)->tx;
   13b00:	698d      	ldr	r5, [r1, #24]
{
   13b02:	b085      	sub	sp, #20
	return z_impl_k_sem_take(sem, timeout);
   13b04:	f04f 33ff 	mov.w	r3, #4294967295
   13b08:	f04f 32ff 	mov.w	r2, #4294967295
   13b0c:	4849      	ldr	r0, [pc, #292]	; (13c34 <send_frag+0x140>)
   13b0e:	f00c f931 	bl	1fd74 <z_impl_k_sem_take>
	if (conn->state != BT_CONN_CONNECTED) {
   13b12:	7b63      	ldrb	r3, [r4, #13]
   13b14:	2b07      	cmp	r3, #7
   13b16:	f040 8081 	bne.w	13c1c <send_frag+0x128>
	__asm__ volatile(
   13b1a:	f04f 0320 	mov.w	r3, #32
   13b1e:	f3ef 8211 	mrs	r2, BASEPRI
   13b22:	f383 8812 	msr	BASEPRI_MAX, r3
   13b26:	f3bf 8f6f 	isb	sy
	if (tx) {
   13b2a:	2d00      	cmp	r5, #0
   13b2c:	d049      	beq.n	13bc2 <send_frag+0xce>
	parent->next = child;
   13b2e:	2300      	movs	r3, #0
   13b30:	602b      	str	r3, [r5, #0]
	return list->tail;
   13b32:	69a3      	ldr	r3, [r4, #24]
Z_GENLIST_APPEND(slist, snode)
   13b34:	2b00      	cmp	r3, #0
   13b36:	d141      	bne.n	13bbc <send_frag+0xc8>
	list->head = node;
   13b38:	e9c4 5505 	strd	r5, r5, [r4, #20]
	__asm__ volatile(
   13b3c:	f382 8811 	msr	BASEPRI, r2
   13b40:	f3bf 8f6f 	isb	sy
	return net_buf_simple_push(&buf->b, len);
   13b44:	2104      	movs	r1, #4
   13b46:	f106 000c 	add.w	r0, r6, #12
   13b4a:	f005 fc37 	bl	193bc <net_buf_simple_push>
	hdr->handle = sys_cpu_to_le16(bt_acl_handle_pack(conn->handle, flags));
   13b4e:	8823      	ldrh	r3, [r4, #0]
   13b50:	f007 07fd 	and.w	r7, r7, #253	; 0xfd
   13b54:	ea43 3707 	orr.w	r7, r3, r7, lsl #12
   13b58:	8007      	strh	r7, [r0, #0]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   13b5a:	8a33      	ldrh	r3, [r6, #16]
   13b5c:	3b04      	subs	r3, #4
   13b5e:	8043      	strh	r3, [r0, #2]
	((struct bt_buf_data *)net_buf_user_data(buf))->type = type;
   13b60:	2302      	movs	r3, #2
	return bt_send(buf);
   13b62:	4630      	mov	r0, r6
   13b64:	7633      	strb	r3, [r6, #24]
   13b66:	f7fe fa9b 	bl	120a0 <bt_send>
	if (err) {
   13b6a:	2800      	cmp	r0, #0
   13b6c:	d060      	beq.n	13c30 <send_frag+0x13c>
		LOG_ERR("Unable to send to driver (err %d)", err);
   13b6e:	4b32      	ldr	r3, [pc, #200]	; (13c38 <send_frag+0x144>)
   13b70:	9003      	str	r0, [sp, #12]
   13b72:	9302      	str	r3, [sp, #8]
   13b74:	2300      	movs	r3, #0
   13b76:	2201      	movs	r2, #1
   13b78:	4618      	mov	r0, r3
   13b7a:	e9cd 3300 	strd	r3, r3, [sp]
   13b7e:	492f      	ldr	r1, [pc, #188]	; (13c3c <send_frag+0x148>)
   13b80:	f012 fc8d 	bl	2649e <z_log_msg_runtime_create.constprop.0>
	__asm__ volatile(
   13b84:	f04f 0320 	mov.w	r3, #32
   13b88:	f3ef 8711 	mrs	r7, BASEPRI
   13b8c:	f383 8812 	msr	BASEPRI_MAX, r3
   13b90:	f3bf 8f6f 	isb	sy
		if (tx) {
   13b94:	b315      	cbz	r5, 13bdc <send_frag+0xe8>
			sys_slist_find_and_remove(&conn->tx_pending, &tx->node);
   13b96:	4629      	mov	r1, r5
   13b98:	f104 0014 	add.w	r0, r4, #20
   13b9c:	f012 fc59 	bl	26452 <sys_slist_find_and_remove>
	__asm__ volatile(
   13ba0:	f387 8811 	msr	BASEPRI, r7
   13ba4:	f3bf 8f6f 	isb	sy
	z_impl_k_sem_give(sem);
   13ba8:	4822      	ldr	r0, [pc, #136]	; (13c34 <send_frag+0x140>)
   13baa:	f00c f89f 	bl	1fcec <z_impl_k_sem_give>
		tx_data(buf)->tx = NULL;
   13bae:	2300      	movs	r3, #0
		conn_tx_destroy(conn, tx);
   13bb0:	4629      	mov	r1, r5
   13bb2:	4620      	mov	r0, r4
		tx_data(buf)->tx = NULL;
   13bb4:	61b3      	str	r3, [r6, #24]
		conn_tx_destroy(conn, tx);
   13bb6:	f7ff ff77 	bl	13aa8 <conn_tx_destroy>
   13bba:	e028      	b.n	13c0e <send_frag+0x11a>
	parent->next = child;
   13bbc:	601d      	str	r5, [r3, #0]
	list->tail = node;
   13bbe:	61a5      	str	r5, [r4, #24]
}
   13bc0:	e7bc      	b.n	13b3c <send_frag+0x48>
	return list->tail;
   13bc2:	69a3      	ldr	r3, [r4, #24]
		if (tail_tx) {
   13bc4:	b133      	cbz	r3, 13bd4 <send_frag+0xe0>
			pending_no_cb = &tail_tx->pending_no_cb;
   13bc6:	f103 080c 	add.w	r8, r3, #12
   13bca:	68db      	ldr	r3, [r3, #12]
		(*pending_no_cb)++;
   13bcc:	3301      	adds	r3, #1
   13bce:	f8c8 3000 	str.w	r3, [r8]
   13bd2:	e7b3      	b.n	13b3c <send_frag+0x48>
			pending_no_cb = &conn->pending_no_cb;
   13bd4:	69e3      	ldr	r3, [r4, #28]
   13bd6:	f104 081c 	add.w	r8, r4, #28
   13bda:	e7f7      	b.n	13bcc <send_frag+0xd8>
			__ASSERT_NO_MSG(*pending_no_cb > 0);
   13bdc:	f8d8 2000 	ldr.w	r2, [r8]
   13be0:	b95a      	cbnz	r2, 13bfa <send_frag+0x106>
   13be2:	4917      	ldr	r1, [pc, #92]	; (13c40 <send_frag+0x14c>)
   13be4:	4817      	ldr	r0, [pc, #92]	; (13c44 <send_frag+0x150>)
   13be6:	f240 2327 	movw	r3, #551	; 0x227
   13bea:	4a17      	ldr	r2, [pc, #92]	; (13c48 <send_frag+0x154>)
   13bec:	f010 ffe3 	bl	24bb6 <assert_print>
   13bf0:	f240 2127 	movw	r1, #551	; 0x227
   13bf4:	4814      	ldr	r0, [pc, #80]	; (13c48 <send_frag+0x154>)
   13bf6:	f010 ffd7 	bl	24ba8 <assert_post_action>
			(*pending_no_cb)--;
   13bfa:	3a01      	subs	r2, #1
   13bfc:	f8c8 2000 	str.w	r2, [r8]
   13c00:	f387 8811 	msr	BASEPRI, r7
   13c04:	f3bf 8f6f 	isb	sy
   13c08:	480a      	ldr	r0, [pc, #40]	; (13c34 <send_frag+0x140>)
   13c0a:	f00c f86f 	bl	1fcec <z_impl_k_sem_give>
	if (always_consume) {
   13c0e:	f1b9 0f00 	cmp.w	r9, #0
   13c12:	d109      	bne.n	13c28 <send_frag+0x134>
	return false;
   13c14:	2000      	movs	r0, #0
}
   13c16:	b005      	add	sp, #20
   13c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13c1c:	4805      	ldr	r0, [pc, #20]	; (13c34 <send_frag+0x140>)
   13c1e:	f00c f865 	bl	1fcec <z_impl_k_sem_give>
	if (tx) {
   13c22:	2d00      	cmp	r5, #0
   13c24:	d1c3      	bne.n	13bae <send_frag+0xba>
   13c26:	e7f2      	b.n	13c0e <send_frag+0x11a>
		net_buf_unref(buf);
   13c28:	4630      	mov	r0, r6
   13c2a:	f005 fb01 	bl	19230 <net_buf_unref>
   13c2e:	e7f1      	b.n	13c14 <send_frag+0x120>
	return true;
   13c30:	2001      	movs	r0, #1
   13c32:	e7f0      	b.n	13c16 <send_frag+0x122>
   13c34:	20008100 	.word	0x20008100
   13c38:	0002d8eb 	.word	0x0002d8eb
   13c3c:	0002a588 	.word	0x0002a588
   13c40:	0002e10a 	.word	0x0002e10a
   13c44:	0002b549 	.word	0x0002b549
   13c48:	0002e0bc 	.word	0x0002e0bc

00013c4c <bt_conn_get_pkts>:
}
   13c4c:	4800      	ldr	r0, [pc, #0]	; (13c50 <bt_conn_get_pkts+0x4>)
   13c4e:	4770      	bx	lr
   13c50:	20008100 	.word	0x20008100

00013c54 <bt_conn_new>:
{
   13c54:	b538      	push	{r3, r4, r5, lr}
	for (i = 0; i < size; i++) {
   13c56:	2200      	movs	r2, #0
   13c58:	4604      	mov	r4, r0
   13c5a:	428a      	cmp	r2, r1
   13c5c:	d102      	bne.n	13c64 <bt_conn_new+0x10>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13c5e:	2400      	movs	r4, #0
}
   13c60:	4620      	mov	r0, r4
   13c62:	bd38      	pop	{r3, r4, r5, pc}
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   13c64:	2001      	movs	r0, #1
   13c66:	f104 03c4 	add.w	r3, r4, #196	; 0xc4
   13c6a:	e8d3 5fef 	ldaex	r5, [r3]
   13c6e:	2d00      	cmp	r5, #0
   13c70:	d104      	bne.n	13c7c <bt_conn_new+0x28>
   13c72:	e8c3 0fec 	stlex	ip, r0, [r3]
   13c76:	f1bc 0f00 	cmp.w	ip, #0
   13c7a:	d1f6      	bne.n	13c6a <bt_conn_new+0x16>
		if (atomic_cas(&conns[i].ref, 0, 1)) {
   13c7c:	d002      	beq.n	13c84 <bt_conn_new+0x30>
   13c7e:	34c8      	adds	r4, #200	; 0xc8
	for (i = 0; i < size; i++) {
   13c80:	4402      	add	r2, r0
   13c82:	e7ea      	b.n	13c5a <bt_conn_new+0x6>
	if (!conn) {
   13c84:	2c00      	cmp	r4, #0
   13c86:	d0ea      	beq.n	13c5e <bt_conn_new+0xa>
__ssp_bos_icheck3(memset, void *, int)
   13c88:	22c4      	movs	r2, #196	; 0xc4
   13c8a:	2100      	movs	r1, #0
   13c8c:	4620      	mov	r0, r4
   13c8e:	f015 fd32 	bl	296f6 <memset>
	k_work_init_delayable(&conn->deferred_work, deferred_work);
   13c92:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13c96:	4904      	ldr	r1, [pc, #16]	; (13ca8 <bt_conn_new+0x54>)
   13c98:	f00c fcac 	bl	205f4 <k_work_init_delayable>
	k_work_init(&conn->tx_complete_work, tx_complete_work);
   13c9c:	4903      	ldr	r1, [pc, #12]	; (13cac <bt_conn_new+0x58>)
   13c9e:	f104 0028 	add.w	r0, r4, #40	; 0x28
   13ca2:	f00c facb 	bl	2023c <k_work_init>
	return conn;
   13ca6:	e7db      	b.n	13c60 <bt_conn_new+0xc>
   13ca8:	000146c1 	.word	0x000146c1
   13cac:	000264bd 	.word	0x000264bd

00013cb0 <conn_cleanup>:
{
   13cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13cb4:	4604      	mov	r4, r0
		tx_data(buf)->tx = NULL;
   13cb6:	2700      	movs	r7, #0
	while ((buf = net_buf_get(&conn->tx_queue, K_NO_WAIT))) {
   13cb8:	f104 0638 	add.w	r6, r4, #56	; 0x38
   13cbc:	2300      	movs	r3, #0
   13cbe:	2200      	movs	r2, #0
   13cc0:	4630      	mov	r0, r6
   13cc2:	f013 ff49 	bl	27b58 <net_buf_get>
   13cc6:	4603      	mov	r3, r0
   13cc8:	b980      	cbnz	r0, 13cec <conn_cleanup+0x3c>
	__ASSERT(sys_slist_is_empty(&conn->tx_pending), "Pending TX packets");
   13cca:	6963      	ldr	r3, [r4, #20]
   13ccc:	b1cb      	cbz	r3, 13d02 <conn_cleanup+0x52>
   13cce:	4918      	ldr	r1, [pc, #96]	; (13d30 <conn_cleanup+0x80>)
   13cd0:	f44f 732d 	mov.w	r3, #692	; 0x2b4
   13cd4:	4a17      	ldr	r2, [pc, #92]	; (13d34 <conn_cleanup+0x84>)
   13cd6:	4818      	ldr	r0, [pc, #96]	; (13d38 <conn_cleanup+0x88>)
   13cd8:	f010 ff6d 	bl	24bb6 <assert_print>
   13cdc:	4817      	ldr	r0, [pc, #92]	; (13d3c <conn_cleanup+0x8c>)
   13cde:	f010 ff6a 	bl	24bb6 <assert_print>
   13ce2:	f44f 712d 	mov.w	r1, #692	; 0x2b4
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13ce6:	4813      	ldr	r0, [pc, #76]	; (13d34 <conn_cleanup+0x84>)
   13ce8:	f010 ff5e 	bl	24ba8 <assert_post_action>
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   13cec:	699d      	ldr	r5, [r3, #24]
		tx_data(buf)->tx = NULL;
   13cee:	619f      	str	r7, [r3, #24]
		net_buf_unref(buf);
   13cf0:	f005 fa9e 	bl	19230 <net_buf_unref>
		if (tx) {
   13cf4:	2d00      	cmp	r5, #0
   13cf6:	d0e1      	beq.n	13cbc <conn_cleanup+0xc>
			conn_tx_destroy(conn, tx);
   13cf8:	4629      	mov	r1, r5
   13cfa:	4620      	mov	r0, r4
   13cfc:	f7ff fed4 	bl	13aa8 <conn_tx_destroy>
   13d00:	e7da      	b.n	13cb8 <conn_cleanup+0x8>
	__ASSERT_NO_MSG(conn->pending_no_cb == 0);
   13d02:	69e3      	ldr	r3, [r4, #28]
   13d04:	b14b      	cbz	r3, 13d1a <conn_cleanup+0x6a>
   13d06:	490e      	ldr	r1, [pc, #56]	; (13d40 <conn_cleanup+0x90>)
   13d08:	f240 23b5 	movw	r3, #693	; 0x2b5
   13d0c:	4a09      	ldr	r2, [pc, #36]	; (13d34 <conn_cleanup+0x84>)
   13d0e:	480a      	ldr	r0, [pc, #40]	; (13d38 <conn_cleanup+0x88>)
   13d10:	f010 ff51 	bl	24bb6 <assert_print>
   13d14:	f240 21b5 	movw	r1, #693	; 0x2b5
   13d18:	e7e5      	b.n	13ce6 <conn_cleanup+0x36>
	bt_conn_reset_rx_state(conn);
   13d1a:	4620      	mov	r0, r4
   13d1c:	f012 fbd1 	bl	264c2 <bt_conn_reset_rx_state>
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13d20:	f104 0060 	add.w	r0, r4, #96	; 0x60
   13d24:	2200      	movs	r2, #0
}
   13d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	k_work_reschedule(&conn->deferred_work, K_NO_WAIT);
   13d2a:	2300      	movs	r3, #0
   13d2c:	f00c bd7e 	b.w	2082c <k_work_reschedule>
   13d30:	0002e11d 	.word	0x0002e11d
   13d34:	0002e0bc 	.word	0x0002e0bc
   13d38:	0002b549 	.word	0x0002b549
   13d3c:	0002e143 	.word	0x0002e143
   13d40:	0002e158 	.word	0x0002e158

00013d44 <bt_conn_recv>:
{
   13d44:	b5f0      	push	{r4, r5, r6, r7, lr}
   13d46:	4616      	mov	r6, r2
   13d48:	b087      	sub	sp, #28
   13d4a:	4604      	mov	r4, r0
   13d4c:	460d      	mov	r5, r1
	tx_notify(conn);
   13d4e:	f7ff fe7b 	bl	13a48 <tx_notify>
	switch (flags) {
   13d52:	2e01      	cmp	r6, #1
   13d54:	d02e      	beq.n	13db4 <bt_conn_recv+0x70>
   13d56:	2e02      	cmp	r6, #2
   13d58:	d165      	bne.n	13e26 <bt_conn_recv+0xe2>
		if (conn->rx) {
   13d5a:	6923      	ldr	r3, [r4, #16]
   13d5c:	b163      	cbz	r3, 13d78 <bt_conn_recv+0x34>
			LOG_ERR("Unexpected first L2CAP frame");
   13d5e:	4b3d      	ldr	r3, [pc, #244]	; (13e54 <bt_conn_recv+0x110>)
   13d60:	2201      	movs	r2, #1
   13d62:	9302      	str	r3, [sp, #8]
   13d64:	2300      	movs	r3, #0
   13d66:	493c      	ldr	r1, [pc, #240]	; (13e58 <bt_conn_recv+0x114>)
   13d68:	4618      	mov	r0, r3
   13d6a:	e9cd 3300 	strd	r3, r3, [sp]
   13d6e:	f012 fb96 	bl	2649e <z_log_msg_runtime_create.constprop.0>
			bt_conn_reset_rx_state(conn);
   13d72:	4620      	mov	r0, r4
   13d74:	f012 fba5 	bl	264c2 <bt_conn_reset_rx_state>
		conn->rx = buf;
   13d78:	6125      	str	r5, [r4, #16]
	if (conn->rx->len < sizeof(uint16_t)) {
   13d7a:	6921      	ldr	r1, [r4, #16]
   13d7c:	8a0a      	ldrh	r2, [r1, #16]
   13d7e:	2a01      	cmp	r2, #1
   13d80:	d966      	bls.n	13e50 <bt_conn_recv+0x10c>
	acl_total_len = sys_get_le16(conn->rx->data) + sizeof(struct bt_l2cap_hdr);
   13d82:	68cb      	ldr	r3, [r1, #12]
   13d84:	881b      	ldrh	r3, [r3, #0]
   13d86:	3304      	adds	r3, #4
   13d88:	b29b      	uxth	r3, r3
	if (conn->rx->len < acl_total_len) {
   13d8a:	429a      	cmp	r2, r3
   13d8c:	d360      	bcc.n	13e50 <bt_conn_recv+0x10c>
	if (conn->rx->len > acl_total_len) {
   13d8e:	d956      	bls.n	13e3e <bt_conn_recv+0xfa>
		LOG_ERR("ACL len mismatch (%u > %u)", conn->rx->len, acl_total_len);
   13d90:	e9cd 2303 	strd	r2, r3, [sp, #12]
   13d94:	4b31      	ldr	r3, [pc, #196]	; (13e5c <bt_conn_recv+0x118>)
   13d96:	2201      	movs	r2, #1
   13d98:	9302      	str	r3, [sp, #8]
   13d9a:	2300      	movs	r3, #0
   13d9c:	492e      	ldr	r1, [pc, #184]	; (13e58 <bt_conn_recv+0x114>)
   13d9e:	4618      	mov	r0, r3
   13da0:	e9cd 3300 	strd	r3, r3, [sp]
   13da4:	f012 fb7b 	bl	2649e <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13da8:	4620      	mov	r0, r4
}
   13daa:	b007      	add	sp, #28
   13dac:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_reset_rx_state(conn);
   13db0:	f012 bb87 	b.w	264c2 <bt_conn_reset_rx_state>
		if (!conn->rx) {
   13db4:	6923      	ldr	r3, [r4, #16]
   13db6:	b963      	cbnz	r3, 13dd2 <bt_conn_recv+0x8e>
			LOG_ERR("Unexpected L2CAP continuation");
   13db8:	4a29      	ldr	r2, [pc, #164]	; (13e60 <bt_conn_recv+0x11c>)
   13dba:	4618      	mov	r0, r3
   13dbc:	e9cd 3201 	strd	r3, r2, [sp, #4]
   13dc0:	4925      	ldr	r1, [pc, #148]	; (13e58 <bt_conn_recv+0x114>)
   13dc2:	4632      	mov	r2, r6
   13dc4:	9300      	str	r3, [sp, #0]
   13dc6:	f012 fb6a 	bl	2649e <z_log_msg_runtime_create.constprop.0>
		bt_conn_reset_rx_state(conn);
   13dca:	4620      	mov	r0, r4
   13dcc:	f012 fb79 	bl	264c2 <bt_conn_reset_rx_state>
		net_buf_unref(buf);
   13dd0:	e001      	b.n	13dd6 <bt_conn_recv+0x92>
		if (!buf->len) {
   13dd2:	8a2f      	ldrh	r7, [r5, #16]
   13dd4:	b92f      	cbnz	r7, 13de2 <bt_conn_recv+0x9e>
			net_buf_unref(buf);
   13dd6:	4628      	mov	r0, r5
}
   13dd8:	b007      	add	sp, #28
   13dda:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
			net_buf_unref(buf);
   13dde:	f005 ba27 	b.w	19230 <net_buf_unref>
 *
 * @return Number of bytes available at the end of the buffer.
 */
static inline size_t net_buf_tailroom(struct net_buf *buf)
{
	return net_buf_simple_tailroom(&buf->b);
   13de2:	f103 000c 	add.w	r0, r3, #12
   13de6:	f013 fecc 	bl	27b82 <net_buf_simple_tailroom>
		if (buf->len > net_buf_tailroom(conn->rx)) {
   13dea:	4287      	cmp	r7, r0
   13dec:	d911      	bls.n	13e12 <bt_conn_recv+0xce>
			LOG_ERR("Not enough buffer space for L2CAP data");
   13dee:	2700      	movs	r7, #0
   13df0:	4b1c      	ldr	r3, [pc, #112]	; (13e64 <bt_conn_recv+0x120>)
   13df2:	4632      	mov	r2, r6
   13df4:	4638      	mov	r0, r7
   13df6:	4918      	ldr	r1, [pc, #96]	; (13e58 <bt_conn_recv+0x114>)
   13df8:	9302      	str	r3, [sp, #8]
   13dfa:	e9cd 7700 	strd	r7, r7, [sp]
   13dfe:	463b      	mov	r3, r7
   13e00:	f012 fb4d 	bl	2649e <z_log_msg_runtime_create.constprop.0>
			bt_l2cap_recv(conn, conn->rx, false);
   13e04:	463a      	mov	r2, r7
   13e06:	4620      	mov	r0, r4
   13e08:	6921      	ldr	r1, [r4, #16]
   13e0a:	f000 fefd 	bl	14c08 <bt_l2cap_recv>
			conn->rx = NULL;
   13e0e:	6127      	str	r7, [r4, #16]
   13e10:	e7e1      	b.n	13dd6 <bt_conn_recv+0x92>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   13e12:	6920      	ldr	r0, [r4, #16]
   13e14:	8a2a      	ldrh	r2, [r5, #16]
   13e16:	68e9      	ldr	r1, [r5, #12]
   13e18:	300c      	adds	r0, #12
   13e1a:	f013 feba 	bl	27b92 <net_buf_simple_add_mem>
		net_buf_unref(buf);
   13e1e:	4628      	mov	r0, r5
   13e20:	f005 fa06 	bl	19230 <net_buf_unref>
		break;
   13e24:	e7a9      	b.n	13d7a <bt_conn_recv+0x36>
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13e26:	4b10      	ldr	r3, [pc, #64]	; (13e68 <bt_conn_recv+0x124>)
   13e28:	2201      	movs	r2, #1
   13e2a:	9302      	str	r3, [sp, #8]
   13e2c:	2300      	movs	r3, #0
   13e2e:	490a      	ldr	r1, [pc, #40]	; (13e58 <bt_conn_recv+0x114>)
   13e30:	4618      	mov	r0, r3
   13e32:	e9cd 3300 	strd	r3, r3, [sp]
	switch (flags) {
   13e36:	9603      	str	r6, [sp, #12]
		LOG_ERR("Unexpected ACL flags (0x%02x)", flags);
   13e38:	f012 fb31 	bl	2649e <z_log_msg_runtime_create.constprop.0>
   13e3c:	e7c5      	b.n	13dca <bt_conn_recv+0x86>
	conn->rx = NULL;
   13e3e:	2300      	movs	r3, #0
	bt_l2cap_recv(conn, buf, true);
   13e40:	2201      	movs	r2, #1
   13e42:	4620      	mov	r0, r4
	conn->rx = NULL;
   13e44:	6123      	str	r3, [r4, #16]
}
   13e46:	b007      	add	sp, #28
   13e48:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	bt_l2cap_recv(conn, buf, true);
   13e4c:	f000 bedc 	b.w	14c08 <bt_l2cap_recv>
}
   13e50:	b007      	add	sp, #28
   13e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13e54:	0002e171 	.word	0x0002e171
   13e58:	0002a588 	.word	0x0002a588
   13e5c:	0002e1f1 	.word	0x0002e1f1
   13e60:	0002e18e 	.word	0x0002e18e
   13e64:	0002e1ac 	.word	0x0002e1ac
   13e68:	0002e1d3 	.word	0x0002e1d3

00013e6c <bt_conn_send_cb>:
{
   13e6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13e70:	4699      	mov	r9, r3
	if (conn->state != BT_CONN_CONNECTED) {
   13e72:	7b43      	ldrb	r3, [r0, #13]
{
   13e74:	4606      	mov	r6, r0
	if (conn->state != BT_CONN_CONNECTED) {
   13e76:	2b07      	cmp	r3, #7
{
   13e78:	4688      	mov	r8, r1
   13e7a:	4617      	mov	r7, r2
   13e7c:	b085      	sub	sp, #20
	if (conn->state != BT_CONN_CONNECTED) {
   13e7e:	d00c      	beq.n	13e9a <bt_conn_send_cb+0x2e>
		LOG_ERR("not connected!");
   13e80:	4b28      	ldr	r3, [pc, #160]	; (13f24 <bt_conn_send_cb+0xb8>)
   13e82:	2201      	movs	r2, #1
   13e84:	9302      	str	r3, [sp, #8]
   13e86:	2300      	movs	r3, #0
   13e88:	4927      	ldr	r1, [pc, #156]	; (13f28 <bt_conn_send_cb+0xbc>)
   13e8a:	4618      	mov	r0, r3
   13e8c:	e9cd 3300 	strd	r3, r3, [sp]
   13e90:	f012 fb05 	bl	2649e <z_log_msg_runtime_create.constprop.0>
		return -ENOTCONN;
   13e94:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   13e98:	e01c      	b.n	13ed4 <bt_conn_send_cb+0x68>
	if (cb) {
   13e9a:	2a00      	cmp	r2, #0
   13e9c:	d03f      	beq.n	13f1e <bt_conn_send_cb+0xb2>
	return z_impl_z_current_get();
   13e9e:	f00d fe4d 	bl	21b3c <z_impl_z_current_get>
	if (k_current_get() == &k_sys_work_q.thread) {
   13ea2:	4b22      	ldr	r3, [pc, #136]	; (13f2c <bt_conn_send_cb+0xc0>)
   13ea4:	4283      	cmp	r3, r0
	return z_impl_k_queue_get(queue, timeout);
   13ea6:	4822      	ldr	r0, [pc, #136]	; (13f30 <bt_conn_send_cb+0xc4>)
   13ea8:	bf07      	ittee	eq
   13eaa:	2200      	moveq	r2, #0
   13eac:	2300      	moveq	r3, #0
   13eae:	f04f 32ff 	movne.w	r2, #4294967295
   13eb2:	f04f 33ff 	movne.w	r3, #4294967295
   13eb6:	f00b feaf 	bl	1fc18 <z_impl_k_queue_get>
   13eba:	4604      	mov	r4, r0
		if (!tx) {
   13ebc:	b968      	cbnz	r0, 13eda <bt_conn_send_cb+0x6e>
			LOG_ERR("Unable to allocate TX context");
   13ebe:	4b1d      	ldr	r3, [pc, #116]	; (13f34 <bt_conn_send_cb+0xc8>)
   13ec0:	9000      	str	r0, [sp, #0]
   13ec2:	e9cd 0301 	strd	r0, r3, [sp, #4]
   13ec6:	2201      	movs	r2, #1
   13ec8:	4603      	mov	r3, r0
   13eca:	4917      	ldr	r1, [pc, #92]	; (13f28 <bt_conn_send_cb+0xbc>)
   13ecc:	f012 fae7 	bl	2649e <z_log_msg_runtime_create.constprop.0>
			return -ENOBUFS;
   13ed0:	f06f 0068 	mvn.w	r0, #104	; 0x68
}
   13ed4:	b005      	add	sp, #20
   13ed6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (conn->state != BT_CONN_CONNECTED) {
   13eda:	7b73      	ldrb	r3, [r6, #13]
   13edc:	2500      	movs	r5, #0
   13ede:	2b07      	cmp	r3, #7
   13ee0:	d011      	beq.n	13f06 <bt_conn_send_cb+0x9a>
			LOG_WRN("Disconnected while allocating context");
   13ee2:	4b15      	ldr	r3, [pc, #84]	; (13f38 <bt_conn_send_cb+0xcc>)
   13ee4:	4628      	mov	r0, r5
   13ee6:	e9cd 5301 	strd	r5, r3, [sp, #4]
   13eea:	2202      	movs	r2, #2
   13eec:	462b      	mov	r3, r5
   13eee:	490e      	ldr	r1, [pc, #56]	; (13f28 <bt_conn_send_cb+0xbc>)
   13ef0:	9500      	str	r5, [sp, #0]
   13ef2:	f012 fad4 	bl	2649e <z_log_msg_runtime_create.constprop.0>
	k_fifo_put(&free_tx, tx);
   13ef6:	4621      	mov	r1, r4
	tx->user_data = NULL;
   13ef8:	e9c4 5501 	strd	r5, r5, [r4, #4]
	k_fifo_put(&free_tx, tx);
   13efc:	480c      	ldr	r0, [pc, #48]	; (13f30 <bt_conn_send_cb+0xc4>)
	tx->pending_no_cb = 0U;
   13efe:	60e5      	str	r5, [r4, #12]
	k_fifo_put(&free_tx, tx);
   13f00:	f015 f9f6 	bl	292f0 <k_queue_append>
}
   13f04:	e7c6      	b.n	13e94 <bt_conn_send_cb+0x28>
		tx->user_data = user_data;
   13f06:	e9c0 7901 	strd	r7, r9, [r0, #4]
		tx->pending_no_cb = 0U;
   13f0a:	60c5      	str	r5, [r0, #12]
	net_buf_put(&conn->tx_queue, buf);
   13f0c:	f106 0038 	add.w	r0, r6, #56	; 0x38
   13f10:	4641      	mov	r1, r8
		tx_data(buf)->tx = tx;
   13f12:	f8c8 4018 	str.w	r4, [r8, #24]
	net_buf_put(&conn->tx_queue, buf);
   13f16:	f005 f965 	bl	191e4 <net_buf_put>
	return 0;
   13f1a:	2000      	movs	r0, #0
   13f1c:	e7da      	b.n	13ed4 <bt_conn_send_cb+0x68>
   13f1e:	4614      	mov	r4, r2
   13f20:	e7f4      	b.n	13f0c <bt_conn_send_cb+0xa0>
   13f22:	bf00      	nop
   13f24:	0002e20c 	.word	0x0002e20c
   13f28:	0002a588 	.word	0x0002a588
   13f2c:	20009c78 	.word	0x20009c78
   13f30:	20008bcc 	.word	0x20008bcc
   13f34:	0002e21b 	.word	0x0002e21b
   13f38:	0002e239 	.word	0x0002e239

00013f3c <bt_conn_prepare_events>:
{
   13f3c:	b570      	push	{r4, r5, r6, lr}
   13f3e:	4604      	mov	r4, r0
	z_impl_k_poll_signal_init(sig);
   13f40:	4817      	ldr	r0, [pc, #92]	; (13fa0 <bt_conn_prepare_events+0x64>)
   13f42:	f015 fb7d 	bl	29640 <z_impl_k_poll_signal_init>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   13f46:	2200      	movs	r2, #0
   13f48:	2101      	movs	r1, #1
   13f4a:	4620      	mov	r0, r4
   13f4c:	4b14      	ldr	r3, [pc, #80]	; (13fa0 <bt_conn_prepare_events+0x64>)
   13f4e:	f00e fcfd 	bl	2294c <k_poll_event_init>
		if (!conn_prepare_events(conn, &events[ev_count])) {
   13f52:	f104 0614 	add.w	r6, r4, #20
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   13f56:	4b13      	ldr	r3, [pc, #76]	; (13fa4 <bt_conn_prepare_events+0x68>)
   13f58:	e8d3 2faf 	lda	r2, [r3]
	if (!atomic_get(&conn->ref)) {
   13f5c:	b90a      	cbnz	r2, 13f62 <bt_conn_prepare_events+0x26>
	k_poll_event_init(&events[ev_count++], K_POLL_TYPE_SIGNAL,
   13f5e:	2001      	movs	r0, #1
}
   13f60:	bd70      	pop	{r4, r5, r6, pc}
	if (conn->state == BT_CONN_DISCONNECTED &&
   13f62:	f1a3 05c4 	sub.w	r5, r3, #196	; 0xc4
   13f66:	f813 3cb7 	ldrb.w	r3, [r3, #-183]
   13f6a:	b953      	cbnz	r3, 13f82 <bt_conn_prepare_events+0x46>
   13f6c:	f06f 0140 	mvn.w	r1, #64	; 0x40
   13f70:	1d28      	adds	r0, r5, #4
   13f72:	f012 fa89 	bl	26488 <atomic_and>
   13f76:	0643      	lsls	r3, r0, #25
   13f78:	d503      	bpl.n	13f82 <bt_conn_prepare_events+0x46>
		conn_cleanup(conn);
   13f7a:	4628      	mov	r0, r5
   13f7c:	f7ff fe98 	bl	13cb0 <conn_cleanup>
		return -ENOTCONN;
   13f80:	e7ed      	b.n	13f5e <bt_conn_prepare_events+0x22>
	if (conn->state != BT_CONN_CONNECTED) {
   13f82:	7b6b      	ldrb	r3, [r5, #13]
   13f84:	2b07      	cmp	r3, #7
   13f86:	d1ea      	bne.n	13f5e <bt_conn_prepare_events+0x22>
	k_poll_event_init(&events[0],
   13f88:	4630      	mov	r0, r6
   13f8a:	4b07      	ldr	r3, [pc, #28]	; (13fa8 <bt_conn_prepare_events+0x6c>)
   13f8c:	2200      	movs	r2, #0
   13f8e:	2104      	movs	r1, #4
   13f90:	f00e fcdc 	bl	2294c <k_poll_event_init>
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   13f94:	2301      	movs	r3, #1
			ev_count++;
   13f96:	2002      	movs	r0, #2
	events[0].tag = BT_EVENT_CONN_TX_QUEUE;
   13f98:	f884 3020 	strb.w	r3, [r4, #32]
	return ev_count;
   13f9c:	e7e0      	b.n	13f60 <bt_conn_prepare_events+0x24>
   13f9e:	bf00      	nop
   13fa0:	200084b8 	.word	0x200084b8
   13fa4:	200098bc 	.word	0x200098bc
   13fa8:	20009830 	.word	0x20009830

00013fac <bt_conn_ref>:
{
   13fac:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(conn);
   13fae:	b180      	cbz	r0, 13fd2 <bt_conn_ref+0x26>
		old = atomic_get(&conn->ref);
   13fb0:	f100 02c4 	add.w	r2, r0, #196	; 0xc4
   13fb4:	e8d2 3faf 	lda	r3, [r2]
		if (!old) {
   13fb8:	b1bb      	cbz	r3, 13fea <bt_conn_ref+0x3e>
	} while (!atomic_cas(&conn->ref, old, old + 1));
   13fba:	1c59      	adds	r1, r3, #1
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   13fbc:	e8d2 4fef 	ldaex	r4, [r2]
   13fc0:	429c      	cmp	r4, r3
   13fc2:	d104      	bne.n	13fce <bt_conn_ref+0x22>
   13fc4:	e8c2 1fec 	stlex	ip, r1, [r2]
   13fc8:	f1bc 0f00 	cmp.w	ip, #0
   13fcc:	d1f6      	bne.n	13fbc <bt_conn_ref+0x10>
   13fce:	d1f1      	bne.n	13fb4 <bt_conn_ref+0x8>
}
   13fd0:	bd10      	pop	{r4, pc}
	__ASSERT_NO_MSG(conn);
   13fd2:	4907      	ldr	r1, [pc, #28]	; (13ff0 <bt_conn_ref+0x44>)
   13fd4:	4807      	ldr	r0, [pc, #28]	; (13ff4 <bt_conn_ref+0x48>)
   13fd6:	f240 437c 	movw	r3, #1148	; 0x47c
   13fda:	4a07      	ldr	r2, [pc, #28]	; (13ff8 <bt_conn_ref+0x4c>)
   13fdc:	f010 fdeb 	bl	24bb6 <assert_print>
   13fe0:	f240 417c 	movw	r1, #1148	; 0x47c
   13fe4:	4804      	ldr	r0, [pc, #16]	; (13ff8 <bt_conn_ref+0x4c>)
   13fe6:	f010 fddf 	bl	24ba8 <assert_post_action>
			return NULL;
   13fea:	4618      	mov	r0, r3
   13fec:	e7f0      	b.n	13fd0 <bt_conn_ref+0x24>
   13fee:	bf00      	nop
   13ff0:	0002d95d 	.word	0x0002d95d
   13ff4:	0002b549 	.word	0x0002b549
   13ff8:	0002e0bc 	.word	0x0002e0bc

00013ffc <bt_conn_unref>:
{
   13ffc:	b510      	push	{r4, lr}
	old = atomic_dec(&conn->ref);
   13ffe:	f100 03c4 	add.w	r3, r0, #196	; 0xc4
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   14002:	e8d3 2fef 	ldaex	r2, [r3]
   14006:	1e51      	subs	r1, r2, #1
   14008:	e8c3 1fe4 	stlex	r4, r1, [r3]
   1400c:	2c00      	cmp	r4, #0
   1400e:	d1f8      	bne.n	14002 <bt_conn_unref+0x6>
	__ASSERT(old > 0, "Conn reference counter is 0");
   14010:	2a00      	cmp	r2, #0
   14012:	dc0e      	bgt.n	14032 <bt_conn_unref+0x36>
   14014:	490d      	ldr	r1, [pc, #52]	; (1404c <bt_conn_unref+0x50>)
   14016:	f44f 6393 	mov.w	r3, #1176	; 0x498
   1401a:	4a0d      	ldr	r2, [pc, #52]	; (14050 <bt_conn_unref+0x54>)
   1401c:	480d      	ldr	r0, [pc, #52]	; (14054 <bt_conn_unref+0x58>)
   1401e:	f010 fdca 	bl	24bb6 <assert_print>
   14022:	480d      	ldr	r0, [pc, #52]	; (14058 <bt_conn_unref+0x5c>)
   14024:	f010 fdc7 	bl	24bb6 <assert_print>
   14028:	f44f 6193 	mov.w	r1, #1176	; 0x498
   1402c:	4808      	ldr	r0, [pc, #32]	; (14050 <bt_conn_unref+0x54>)
   1402e:	f010 fdbb 	bl	24ba8 <assert_post_action>
	if (IS_ENABLED(CONFIG_BT_PERIPHERAL) && conn->type == BT_CONN_TYPE_LE &&
   14032:	f240 1201 	movw	r2, #257	; 0x101
   14036:	8841      	ldrh	r1, [r0, #2]
   14038:	4291      	cmp	r1, r2
   1403a:	d106      	bne.n	1404a <bt_conn_unref+0x4e>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1403c:	e8d3 3faf 	lda	r3, [r3]
	    conn->role == BT_CONN_ROLE_PERIPHERAL && atomic_get(&conn->ref) == 0) {
   14040:	b91b      	cbnz	r3, 1404a <bt_conn_unref+0x4e>
}
   14042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		bt_le_adv_resume();
   14046:	f7ff baa9 	b.w	1359c <bt_le_adv_resume>
}
   1404a:	bd10      	pop	{r4, pc}
   1404c:	0002e25f 	.word	0x0002e25f
   14050:	0002e0bc 	.word	0x0002e0bc
   14054:	0002b549 	.word	0x0002b549
   14058:	0002e267 	.word	0x0002e267

0001405c <bt_conn_lookup_handle>:
{
   1405c:	4602      	mov	r2, r0
	conn = conn_lookup_handle(acl_conns, ARRAY_SIZE(acl_conns), handle);
   1405e:	2101      	movs	r1, #1
   14060:	4801      	ldr	r0, [pc, #4]	; (14068 <bt_conn_lookup_handle+0xc>)
   14062:	f012 ba37 	b.w	264d4 <conn_lookup_handle>
   14066:	bf00      	nop
   14068:	200097f8 	.word	0x200097f8

0001406c <bt_conn_set_state>:
{
   1406c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	if (conn->state == state) {
   1406e:	7b46      	ldrb	r6, [r0, #13]
{
   14070:	4604      	mov	r4, r0
	if (conn->state == state) {
   14072:	428e      	cmp	r6, r1
{
   14074:	460d      	mov	r5, r1
	if (conn->state == state) {
   14076:	d111      	bne.n	1409c <bt_conn_set_state+0x30>
	switch (state) {
   14078:	2e08      	cmp	r6, #8
   1407a:	bf96      	itet	ls
   1407c:	4b65      	ldrls	r3, [pc, #404]	; (14214 <bt_conn_set_state+0x1a8>)
	if (conn->state == state) {
   1407e:	4b66      	ldrhi	r3, [pc, #408]	; (14218 <bt_conn_set_state+0x1ac>)
   14080:	f853 3026 	ldrls.w	r3, [r3, r6, lsl #2]
		LOG_WRN("no transition %s", state2str(state));
   14084:	9303      	str	r3, [sp, #12]
   14086:	4b65      	ldr	r3, [pc, #404]	; (1421c <bt_conn_set_state+0x1b0>)
		LOG_WRN("no valid (%u) state was set", state);
   14088:	9302      	str	r3, [sp, #8]
   1408a:	2300      	movs	r3, #0
   1408c:	2202      	movs	r2, #2
   1408e:	4618      	mov	r0, r3
   14090:	e9cd 3300 	strd	r3, r3, [sp]
   14094:	4962      	ldr	r1, [pc, #392]	; (14220 <bt_conn_set_state+0x1b4>)
   14096:	f012 fa02 	bl	2649e <z_log_msg_runtime_create.constprop.0>
   1409a:	e098      	b.n	141ce <bt_conn_set_state+0x162>
	conn->state = state;
   1409c:	7341      	strb	r1, [r0, #13]
	switch (old_state) {
   1409e:	b926      	cbnz	r6, 140aa <bt_conn_set_state+0x3e>
		if (conn->type != BT_CONN_TYPE_ISO) {
   140a0:	7883      	ldrb	r3, [r0, #2]
   140a2:	2b08      	cmp	r3, #8
   140a4:	d001      	beq.n	140aa <bt_conn_set_state+0x3e>
			bt_conn_ref(conn);
   140a6:	f7ff ff81 	bl	13fac <bt_conn_ref>
	switch (conn->state) {
   140aa:	7b63      	ldrb	r3, [r4, #13]
   140ac:	2b08      	cmp	r3, #8
   140ae:	f200 80ad 	bhi.w	1420c <bt_conn_set_state+0x1a0>
   140b2:	e8df f003 	tbb	[pc, r3]
   140b6:	053a      	.short	0x053a
   140b8:	8c8c8c8c 	.word	0x8c8c8c8c
   140bc:	1c8c      	.short	0x1c8c
   140be:	8c          	.byte	0x8c
   140bf:	00          	.byte	0x00
		tx->pending_no_cb = 0U;
   140c0:	2600      	movs	r6, #0
	z_impl_k_sem_give(sem);
   140c2:	4d58      	ldr	r5, [pc, #352]	; (14224 <bt_conn_set_state+0x1b8>)
	__asm__ volatile(
   140c4:	f04f 0220 	mov.w	r2, #32
   140c8:	f3ef 8311 	mrs	r3, BASEPRI
   140cc:	f382 8812 	msr	BASEPRI_MAX, r2
   140d0:	f3bf 8f6f 	isb	sy
		if (conn->pending_no_cb) {
   140d4:	69e2      	ldr	r2, [r4, #28]
   140d6:	2a00      	cmp	r2, #0
   140d8:	d073      	beq.n	141c2 <bt_conn_set_state+0x156>
			conn->pending_no_cb--;
   140da:	3a01      	subs	r2, #1
   140dc:	61e2      	str	r2, [r4, #28]
	__asm__ volatile(
   140de:	f383 8811 	msr	BASEPRI, r3
   140e2:	f3bf 8f6f 	isb	sy
   140e6:	4628      	mov	r0, r5
   140e8:	f00b fe00 	bl	1fcec <z_impl_k_sem_give>
}
   140ec:	e7ea      	b.n	140c4 <bt_conn_set_state+0x58>
		if (conn->type == BT_CONN_TYPE_SCO) {
   140ee:	78a3      	ldrb	r3, [r4, #2]
   140f0:	2b04      	cmp	r3, #4
   140f2:	d06c      	beq.n	141ce <bt_conn_set_state+0x162>
	z_impl_k_queue_init(queue);
   140f4:	f104 0038 	add.w	r0, r4, #56	; 0x38
   140f8:	f015 f8ed 	bl	292d6 <z_impl_k_queue_init>
	return z_impl_k_poll_signal_raise(sig, result);
   140fc:	2100      	movs	r1, #0
   140fe:	484a      	ldr	r0, [pc, #296]	; (14228 <bt_conn_set_state+0x1bc>)
   14100:	f00e fd42 	bl	22b88 <z_impl_k_poll_signal_raise>
	list->head = NULL;
   14104:	2300      	movs	r3, #0
	list->tail = NULL;
   14106:	e9c4 3315 	strd	r3, r3, [r4, #84]	; 0x54
		if (IS_ENABLED(CONFIG_BT_PERIPHERAL) &&
   1410a:	78e3      	ldrb	r3, [r4, #3]
   1410c:	2b01      	cmp	r3, #1
   1410e:	d15e      	bne.n	141ce <bt_conn_set_state+0x162>
			conn->le.conn_param_retry_countdown =
   14110:	2303      	movs	r3, #3
			k_work_schedule(&conn->deferred_work,
   14112:	f44f 3220 	mov.w	r2, #163840	; 0x28000
			conn->le.conn_param_retry_countdown =
   14116:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
			k_work_schedule(&conn->deferred_work,
   1411a:	2300      	movs	r3, #0
   1411c:	f104 0060 	add.w	r0, r4, #96	; 0x60
}
   14120:	b004      	add	sp, #16
   14122:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			k_work_schedule(&conn->deferred_work,
   14126:	f00c bb07 	b.w	20738 <k_work_schedule>
		if (conn->type == BT_CONN_TYPE_SCO) {
   1412a:	78a3      	ldrb	r3, [r4, #2]
   1412c:	2b04      	cmp	r3, #4
   1412e:	d105      	bne.n	1413c <bt_conn_set_state+0xd0>
			bt_conn_unref(conn);
   14130:	4620      	mov	r0, r4
}
   14132:	b004      	add	sp, #16
   14134:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			bt_conn_unref(conn);
   14138:	f7ff bf60 	b.w	13ffc <bt_conn_unref>
		switch (old_state) {
   1413c:	2e08      	cmp	r6, #8
   1413e:	d846      	bhi.n	141ce <bt_conn_set_state+0x162>
   14140:	a301      	add	r3, pc, #4	; (adr r3, 14148 <bt_conn_set_state+0xdc>)
   14142:	f853 f026 	ldr.w	pc, [r3, r6, lsl #2]
   14146:	bf00      	nop
   14148:	000141bd 	.word	0x000141bd
   1414c:	0001416d 	.word	0x0001416d
   14150:	000141af 	.word	0x000141af
   14154:	00014131 	.word	0x00014131
   14158:	00014131 	.word	0x00014131
   1415c:	000141af 	.word	0x000141af
   14160:	000141af 	.word	0x000141af
   14164:	000141cf 	.word	0x000141cf
   14168:	000141bd 	.word	0x000141bd
			tx_notify(conn);
   1416c:	4620      	mov	r0, r4
   1416e:	f7ff fc6b 	bl	13a48 <tx_notify>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   14172:	78a3      	ldrb	r3, [r4, #2]
   14174:	2b01      	cmp	r3, #1
   14176:	d10a      	bne.n	1418e <bt_conn_set_state+0x122>
			    (k_work_delayable_busy_get(&conn->deferred_work) &
   14178:	f104 0560 	add.w	r5, r4, #96	; 0x60
   1417c:	4628      	mov	r0, r5
   1417e:	f015 f940 	bl	29402 <k_work_delayable_busy_get>
			if ((conn->type == BT_CONN_TYPE_LE) &&
   14182:	f010 0f0c 	tst.w	r0, #12
   14186:	d002      	beq.n	1418e <bt_conn_set_state+0x122>
				k_work_cancel_delayable(&conn->deferred_work);
   14188:	4628      	mov	r0, r5
   1418a:	f00c fb55 	bl	20838 <k_work_cancel_delayable>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1418e:	3404      	adds	r4, #4
   14190:	e8d4 3fef 	ldaex	r3, [r4]
   14194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   14198:	e8c4 3fe2 	stlex	r2, r3, [r4]
   1419c:	2a00      	cmp	r2, #0
   1419e:	d1f7      	bne.n	14190 <bt_conn_set_state+0x124>
   141a0:	2100      	movs	r1, #0
   141a2:	4821      	ldr	r0, [pc, #132]	; (14228 <bt_conn_set_state+0x1bc>)
}
   141a4:	b004      	add	sp, #16
   141a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   141aa:	f00e bced 	b.w	22b88 <z_impl_k_poll_signal_raise>
			if (conn->err) {
   141ae:	7b23      	ldrb	r3, [r4, #12]
   141b0:	2b00      	cmp	r3, #0
   141b2:	d0bd      	beq.n	14130 <bt_conn_set_state+0xc4>
				notify_connected(conn);
   141b4:	4620      	mov	r0, r4
   141b6:	f7ff fc11 	bl	139dc <notify_connected>
   141ba:	e7b9      	b.n	14130 <bt_conn_set_state+0xc4>
			LOG_WRN("Invalid (%u) old state", state);
   141bc:	4b1b      	ldr	r3, [pc, #108]	; (1422c <bt_conn_set_state+0x1c0>)
   141be:	9503      	str	r5, [sp, #12]
   141c0:	e762      	b.n	14088 <bt_conn_set_state+0x1c>
	return list->head;
   141c2:	6961      	ldr	r1, [r4, #20]
Z_GENLIST_GET(slist, snode)
   141c4:	b929      	cbnz	r1, 141d2 <bt_conn_set_state+0x166>
   141c6:	f383 8811 	msr	BASEPRI, r3
   141ca:	f3bf 8f6f 	isb	sy
}
   141ce:	b004      	add	sp, #16
   141d0:	bd70      	pop	{r4, r5, r6, pc}
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   141d2:	69a0      	ldr	r0, [r4, #24]
	return node->next;
   141d4:	680a      	ldr	r2, [r1, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   141d6:	4281      	cmp	r1, r0
	list->tail = node;
   141d8:	bf08      	it	eq
   141da:	61a2      	streq	r2, [r4, #24]
	list->head = node;
   141dc:	6162      	str	r2, [r4, #20]
   141de:	f383 8811 	msr	BASEPRI, r3
   141e2:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   141e6:	f04f 0220 	mov.w	r2, #32
   141ea:	f3ef 8311 	mrs	r3, BASEPRI
   141ee:	f382 8812 	msr	BASEPRI_MAX, r2
   141f2:	f3bf 8f6f 	isb	sy
		conn->pending_no_cb = tx->pending_no_cb;
   141f6:	68ca      	ldr	r2, [r1, #12]
   141f8:	61e2      	str	r2, [r4, #28]
		tx->pending_no_cb = 0U;
   141fa:	60ce      	str	r6, [r1, #12]
	__asm__ volatile(
   141fc:	f383 8811 	msr	BASEPRI, r3
   14200:	f3bf 8f6f 	isb	sy
		conn_tx_destroy(conn, tx);
   14204:	4620      	mov	r0, r4
   14206:	f7ff fc4f 	bl	13aa8 <conn_tx_destroy>
   1420a:	e76c      	b.n	140e6 <bt_conn_set_state+0x7a>
		LOG_WRN("no valid (%u) state was set", state);
   1420c:	4b08      	ldr	r3, [pc, #32]	; (14230 <bt_conn_set_state+0x1c4>)
   1420e:	9503      	str	r5, [sp, #12]
   14210:	e73a      	b.n	14088 <bt_conn_set_state+0x1c>
   14212:	bf00      	nop
   14214:	0002aecc 	.word	0x0002aecc
   14218:	0002e285 	.word	0x0002e285
   1421c:	0002e28f 	.word	0x0002e28f
   14220:	0002a588 	.word	0x0002a588
   14224:	20008100 	.word	0x20008100
   14228:	200084b8 	.word	0x200084b8
   1422c:	0002e2a0 	.word	0x0002e2a0
   14230:	0002e2b7 	.word	0x0002e2b7

00014234 <bt_conn_index>:
		index = conn - acl_conns;
   14234:	4a0c      	ldr	r2, [pc, #48]	; (14268 <bt_conn_index+0x34>)
{
   14236:	b508      	push	{r3, lr}
		index = conn - acl_conns;
   14238:	490c      	ldr	r1, [pc, #48]	; (1426c <bt_conn_index+0x38>)
   1423a:	1a83      	subs	r3, r0, r2
   1423c:	10db      	asrs	r3, r3, #3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   1423e:	4290      	cmp	r0, r2
		index = conn - acl_conns;
   14240:	fb01 f303 	mul.w	r3, r1, r3
		__ASSERT(index >= 0 && index < ARRAY_SIZE(acl_conns),
   14244:	d00e      	beq.n	14264 <bt_conn_index+0x30>
   14246:	490a      	ldr	r1, [pc, #40]	; (14270 <bt_conn_index+0x3c>)
   14248:	f240 43b6 	movw	r3, #1206	; 0x4b6
   1424c:	4a09      	ldr	r2, [pc, #36]	; (14274 <bt_conn_index+0x40>)
   1424e:	480a      	ldr	r0, [pc, #40]	; (14278 <bt_conn_index+0x44>)
   14250:	f010 fcb1 	bl	24bb6 <assert_print>
   14254:	4809      	ldr	r0, [pc, #36]	; (1427c <bt_conn_index+0x48>)
   14256:	f010 fcae 	bl	24bb6 <assert_print>
   1425a:	f240 41b6 	movw	r1, #1206	; 0x4b6
   1425e:	4805      	ldr	r0, [pc, #20]	; (14274 <bt_conn_index+0x40>)
   14260:	f010 fca2 	bl	24ba8 <assert_post_action>
}
   14264:	b2d8      	uxtb	r0, r3
   14266:	bd08      	pop	{r3, pc}
   14268:	200097f8 	.word	0x200097f8
   1426c:	c28f5c29 	.word	0xc28f5c29
   14270:	0002e2d3 	.word	0x0002e2d3
   14274:	0002e0bc 	.word	0x0002e0bc
   14278:	0002b549 	.word	0x0002b549
   1427c:	0002e39c 	.word	0x0002e39c

00014280 <bt_conn_create_pdu_timeout>:
{
   14280:	b5f0      	push	{r4, r5, r6, r7, lr}
   14282:	b085      	sub	sp, #20
   14284:	4604      	mov	r4, r0
   14286:	460d      	mov	r5, r1
   14288:	4617      	mov	r7, r2
   1428a:	461e      	mov	r6, r3
	__ASSERT_NO_MSG(!k_is_in_isr());
   1428c:	f014 fff4 	bl	29278 <k_is_in_isr>
   14290:	b158      	cbz	r0, 142aa <bt_conn_create_pdu_timeout+0x2a>
   14292:	4914      	ldr	r1, [pc, #80]	; (142e4 <bt_conn_create_pdu_timeout+0x64>)
   14294:	4814      	ldr	r0, [pc, #80]	; (142e8 <bt_conn_create_pdu_timeout+0x68>)
   14296:	f240 43d2 	movw	r3, #1234	; 0x4d2
   1429a:	4a14      	ldr	r2, [pc, #80]	; (142ec <bt_conn_create_pdu_timeout+0x6c>)
   1429c:	f010 fc8b 	bl	24bb6 <assert_print>
   142a0:	f240 41d2 	movw	r1, #1234	; 0x4d2
   142a4:	4811      	ldr	r0, [pc, #68]	; (142ec <bt_conn_create_pdu_timeout+0x6c>)
   142a6:	f010 fc7f 	bl	24ba8 <assert_post_action>
	return net_buf_alloc_fixed(pool, timeout);
   142aa:	4911      	ldr	r1, [pc, #68]	; (142f0 <bt_conn_create_pdu_timeout+0x70>)
   142ac:	463a      	mov	r2, r7
   142ae:	2c00      	cmp	r4, #0
   142b0:	bf14      	ite	ne
   142b2:	4620      	movne	r0, r4
   142b4:	4608      	moveq	r0, r1
   142b6:	4633      	mov	r3, r6
   142b8:	f013 fc49 	bl	27b4e <net_buf_alloc_fixed>
	if (!buf) {
   142bc:	4604      	mov	r4, r0
   142be:	b958      	cbnz	r0, 142d8 <bt_conn_create_pdu_timeout+0x58>
		LOG_WRN("Unable to allocate buffer within timeout");
   142c0:	4b0c      	ldr	r3, [pc, #48]	; (142f4 <bt_conn_create_pdu_timeout+0x74>)
   142c2:	2202      	movs	r2, #2
   142c4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   142c8:	490b      	ldr	r1, [pc, #44]	; (142f8 <bt_conn_create_pdu_timeout+0x78>)
   142ca:	4603      	mov	r3, r0
   142cc:	9000      	str	r0, [sp, #0]
   142ce:	f012 f8e6 	bl	2649e <z_log_msg_runtime_create.constprop.0>
}
   142d2:	4620      	mov	r0, r4
   142d4:	b005      	add	sp, #20
   142d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	net_buf_simple_reserve(&buf->b, reserve);
   142d8:	1d69      	adds	r1, r5, #5
   142da:	300c      	adds	r0, #12
   142dc:	f004 fe96 	bl	1900c <net_buf_simple_reserve>
	return buf;
   142e0:	e7f7      	b.n	142d2 <bt_conn_create_pdu_timeout+0x52>
   142e2:	bf00      	nop
   142e4:	0002e3b6 	.word	0x0002e3b6
   142e8:	0002b549 	.word	0x0002b549
   142ec:	0002e0bc 	.word	0x0002e0bc
   142f0:	20008c1c 	.word	0x20008c1c
   142f4:	0002e3c5 	.word	0x0002e3c5
   142f8:	0002a588 	.word	0x0002a588

000142fc <notify_le_param_updated>:
	}
}
#endif /* defined(CONFIG_BT_REMOTE_INFO) */

void notify_le_param_updated(struct bt_conn *conn)
{
   142fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   142fe:	4604      	mov	r4, r0
	struct bt_conn_cb *cb;

	/* If new connection parameters meet requirement of pending
	 * parameters don't send peripheral conn param request anymore on timeout
	 */
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   14300:	3004      	adds	r0, #4
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   14302:	e8d0 3faf 	lda	r3, [r0]
   14306:	059b      	lsls	r3, r3, #22
   14308:	d511      	bpl.n	1432e <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   1430a:	f8b4 30a6 	ldrh.w	r3, [r4, #166]	; 0xa6
	if (atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET) &&
   1430e:	f8b4 20a8 	ldrh.w	r2, [r4, #168]	; 0xa8
   14312:	429a      	cmp	r2, r3
   14314:	d80b      	bhi.n	1432e <notify_le_param_updated+0x32>
	    conn->le.interval >= conn->le.interval_min &&
   14316:	f8b4 20aa 	ldrh.w	r2, [r4, #170]	; 0xaa
   1431a:	429a      	cmp	r2, r3
   1431c:	d307      	bcc.n	1432e <notify_le_param_updated+0x32>
	    conn->le.interval <= conn->le.interval_max &&
	    conn->le.latency == conn->le.pending_latency &&
   1431e:	e9d4 232b 	ldrd	r2, r3, [r4, #172]	; 0xac
   14322:	429a      	cmp	r2, r3
   14324:	d103      	bne.n	1432e <notify_le_param_updated+0x32>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   14326:	f46f 7100 	mvn.w	r1, #512	; 0x200
   1432a:	f012 f8ad 	bl	26488 <atomic_and>
	    conn->le.timeout == conn->le.pending_timeout) {
		atomic_clear_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_SET);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   1432e:	4b18      	ldr	r3, [pc, #96]	; (14390 <notify_le_param_updated+0x94>)
   14330:	681d      	ldr	r5, [r3, #0]
   14332:	b995      	cbnz	r5, 1435a <notify_le_param_updated+0x5e>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14334:	4d17      	ldr	r5, [pc, #92]	; (14394 <notify_le_param_updated+0x98>)
   14336:	4f18      	ldr	r7, [pc, #96]	; (14398 <notify_le_param_updated+0x9c>)
   14338:	42bd      	cmp	r5, r7
   1433a:	d926      	bls.n	1438a <notify_le_param_updated+0x8e>
   1433c:	4917      	ldr	r1, [pc, #92]	; (1439c <notify_le_param_updated+0xa0>)
   1433e:	f240 53a5 	movw	r3, #1445	; 0x5a5
   14342:	4a17      	ldr	r2, [pc, #92]	; (143a0 <notify_le_param_updated+0xa4>)
   14344:	4817      	ldr	r0, [pc, #92]	; (143a4 <notify_le_param_updated+0xa8>)
   14346:	f010 fc36 	bl	24bb6 <assert_print>
   1434a:	4817      	ldr	r0, [pc, #92]	; (143a8 <notify_le_param_updated+0xac>)
   1434c:	f010 fc33 	bl	24bb6 <assert_print>
   14350:	f240 51a5 	movw	r1, #1445	; 0x5a5
   14354:	4812      	ldr	r0, [pc, #72]	; (143a0 <notify_le_param_updated+0xa4>)
   14356:	f010 fc27 	bl	24ba8 <assert_post_action>
		if (cb->le_param_updated) {
   1435a:	68ee      	ldr	r6, [r5, #12]
   1435c:	b13e      	cbz	r6, 1436e <notify_le_param_updated+0x72>
			cb->le_param_updated(conn, conn->le.interval,
   1435e:	4620      	mov	r0, r4
   14360:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   14364:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   14368:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   1436c:	47b0      	blx	r6
	for (cb = callback_list; cb; cb = cb->_next) {
   1436e:	69ad      	ldr	r5, [r5, #24]
   14370:	e7df      	b.n	14332 <notify_le_param_updated+0x36>
		if (cb->le_param_updated) {
   14372:	68ee      	ldr	r6, [r5, #12]
   14374:	b13e      	cbz	r6, 14386 <notify_le_param_updated+0x8a>
			cb->le_param_updated(conn, conn->le.interval,
   14376:	4620      	mov	r0, r4
   14378:	f8b4 30ae 	ldrh.w	r3, [r4, #174]	; 0xae
   1437c:	f8b4 20ac 	ldrh.w	r2, [r4, #172]	; 0xac
   14380:	f8b4 10a6 	ldrh.w	r1, [r4, #166]	; 0xa6
   14384:	47b0      	blx	r6
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14386:	351c      	adds	r5, #28
   14388:	e7d6      	b.n	14338 <notify_le_param_updated+0x3c>
   1438a:	d3f2      	bcc.n	14372 <notify_le_param_updated+0x76>
					     conn->le.latency,
					     conn->le.timeout);
		}
	}
}
   1438c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1438e:	bf00      	nop
   14390:	20020fdc 	.word	0x20020fdc
   14394:	0002a514 	.word	0x0002a514
   14398:	0002a530 	.word	0x0002a530
   1439c:	0002e0ec 	.word	0x0002e0ec
   143a0:	0002e0bc 	.word	0x0002e0bc
   143a4:	0002b549 	.word	0x0002b549
   143a8:	0002c5d5 	.word	0x0002c5d5

000143ac <le_param_req>:
	}
}
#endif

bool le_param_req(struct bt_conn *conn, struct bt_le_conn_param *param)
{
   143ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   143b0:	4607      	mov	r7, r0
	struct bt_conn_cb *cb;

	if (!bt_le_conn_params_valid(param)) {
   143b2:	4608      	mov	r0, r1
{
   143b4:	460c      	mov	r4, r1
	if (!bt_le_conn_params_valid(param)) {
   143b6:	f011 fe07 	bl	25fc8 <bt_le_conn_params_valid>
   143ba:	4605      	mov	r5, r0
   143bc:	b918      	cbnz	r0, 143c6 <le_param_req+0x1a>
		return false;
   143be:	2500      	movs	r5, #0
		}
	}

	/* Default to accepting if there's no app callback */
	return true;
}
   143c0:	4628      	mov	r0, r5
   143c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (cb = callback_list; cb; cb = cb->_next) {
   143c6:	4b1b      	ldr	r3, [pc, #108]	; (14434 <le_param_req+0x88>)
   143c8:	681e      	ldr	r6, [r3, #0]
   143ca:	b99e      	cbnz	r6, 143f4 <le_param_req+0x48>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   143cc:	4e1a      	ldr	r6, [pc, #104]	; (14438 <le_param_req+0x8c>)
   143ce:	f8df 806c 	ldr.w	r8, [pc, #108]	; 1443c <le_param_req+0x90>
   143d2:	4546      	cmp	r6, r8
   143d4:	d927      	bls.n	14426 <le_param_req+0x7a>
   143d6:	491a      	ldr	r1, [pc, #104]	; (14440 <le_param_req+0x94>)
   143d8:	f240 53ed 	movw	r3, #1517	; 0x5ed
   143dc:	4a19      	ldr	r2, [pc, #100]	; (14444 <le_param_req+0x98>)
   143de:	481a      	ldr	r0, [pc, #104]	; (14448 <le_param_req+0x9c>)
   143e0:	f010 fbe9 	bl	24bb6 <assert_print>
   143e4:	4819      	ldr	r0, [pc, #100]	; (1444c <le_param_req+0xa0>)
   143e6:	f010 fbe6 	bl	24bb6 <assert_print>
   143ea:	f240 51ed 	movw	r1, #1517	; 0x5ed
   143ee:	4815      	ldr	r0, [pc, #84]	; (14444 <le_param_req+0x98>)
   143f0:	f010 fbda 	bl	24ba8 <assert_post_action>
		if (!cb->le_param_req) {
   143f4:	68b3      	ldr	r3, [r6, #8]
   143f6:	b90b      	cbnz	r3, 143fc <le_param_req+0x50>
	for (cb = callback_list; cb; cb = cb->_next) {
   143f8:	69b6      	ldr	r6, [r6, #24]
   143fa:	e7e6      	b.n	143ca <le_param_req+0x1e>
		if (!cb->le_param_req(conn, param)) {
   143fc:	4621      	mov	r1, r4
   143fe:	4638      	mov	r0, r7
   14400:	4798      	blx	r3
   14402:	2800      	cmp	r0, #0
   14404:	d0db      	beq.n	143be <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   14406:	4620      	mov	r0, r4
   14408:	f011 fdde 	bl	25fc8 <bt_le_conn_params_valid>
   1440c:	2800      	cmp	r0, #0
   1440e:	d1f3      	bne.n	143f8 <le_param_req+0x4c>
   14410:	e7d5      	b.n	143be <le_param_req+0x12>
		if (!cb->le_param_req(conn, param)) {
   14412:	4621      	mov	r1, r4
   14414:	4638      	mov	r0, r7
   14416:	4798      	blx	r3
   14418:	2800      	cmp	r0, #0
   1441a:	d0d0      	beq.n	143be <le_param_req+0x12>
		if (!bt_le_conn_params_valid(param)) {
   1441c:	4620      	mov	r0, r4
   1441e:	f011 fdd3 	bl	25fc8 <bt_le_conn_params_valid>
   14422:	b920      	cbnz	r0, 1442e <le_param_req+0x82>
   14424:	e7cb      	b.n	143be <le_param_req+0x12>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14426:	d2cb      	bcs.n	143c0 <le_param_req+0x14>
		if (!cb->le_param_req) {
   14428:	68b3      	ldr	r3, [r6, #8]
   1442a:	2b00      	cmp	r3, #0
   1442c:	d1f1      	bne.n	14412 <le_param_req+0x66>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1442e:	361c      	adds	r6, #28
   14430:	e7cf      	b.n	143d2 <le_param_req+0x26>
   14432:	bf00      	nop
   14434:	20020fdc 	.word	0x20020fdc
   14438:	0002a514 	.word	0x0002a514
   1443c:	0002a530 	.word	0x0002a530
   14440:	0002e0ec 	.word	0x0002e0ec
   14444:	0002e0bc 	.word	0x0002e0bc
   14448:	0002b549 	.word	0x0002b549
   1444c:	0002c5d5 	.word	0x0002c5d5

00014450 <bt_conn_identity_resolved>:

#endif /* CONFIG_BT_BREDR */

#if defined(CONFIG_BT_SMP)
void bt_conn_identity_resolved(struct bt_conn *conn)
{
   14450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const bt_addr_le_t *rpa;
	struct bt_conn_cb *cb;

	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   14454:	78c3      	ldrb	r3, [r0, #3]
{
   14456:	4604      	mov	r4, r0
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   14458:	b9db      	cbnz	r3, 14492 <bt_conn_identity_resolved+0x42>
		rpa = &conn->le.resp_addr;
   1445a:	f100 069e 	add.w	r6, r0, #158	; 0x9e
	} else {
		rpa = &conn->le.init_addr;
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   1445e:	4b18      	ldr	r3, [pc, #96]	; (144c0 <bt_conn_identity_resolved+0x70>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   14460:	f104 0790 	add.w	r7, r4, #144	; 0x90
	for (cb = callback_list; cb; cb = cb->_next) {
   14464:	681d      	ldr	r5, [r3, #0]
   14466:	b9bd      	cbnz	r5, 14498 <bt_conn_identity_resolved+0x48>
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14468:	4d16      	ldr	r5, [pc, #88]	; (144c4 <bt_conn_identity_resolved+0x74>)
   1446a:	4f17      	ldr	r7, [pc, #92]	; (144c8 <bt_conn_identity_resolved+0x78>)
		if (cb->identity_resolved) {
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   1446c:	f104 0890 	add.w	r8, r4, #144	; 0x90
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14470:	42bd      	cmp	r5, r7
   14472:	d921      	bls.n	144b8 <bt_conn_identity_resolved+0x68>
   14474:	4915      	ldr	r1, [pc, #84]	; (144cc <bt_conn_identity_resolved+0x7c>)
   14476:	f240 73bc 	movw	r3, #1980	; 0x7bc
   1447a:	4a15      	ldr	r2, [pc, #84]	; (144d0 <bt_conn_identity_resolved+0x80>)
   1447c:	4815      	ldr	r0, [pc, #84]	; (144d4 <bt_conn_identity_resolved+0x84>)
   1447e:	f010 fb9a 	bl	24bb6 <assert_print>
   14482:	4815      	ldr	r0, [pc, #84]	; (144d8 <bt_conn_identity_resolved+0x88>)
   14484:	f010 fb97 	bl	24bb6 <assert_print>
   14488:	f240 71bc 	movw	r1, #1980	; 0x7bc
   1448c:	4810      	ldr	r0, [pc, #64]	; (144d0 <bt_conn_identity_resolved+0x80>)
   1448e:	f010 fb8b 	bl	24ba8 <assert_post_action>
		rpa = &conn->le.init_addr;
   14492:	f100 0697 	add.w	r6, r0, #151	; 0x97
   14496:	e7e2      	b.n	1445e <bt_conn_identity_resolved+0xe>
		if (cb->identity_resolved) {
   14498:	692b      	ldr	r3, [r5, #16]
   1449a:	b11b      	cbz	r3, 144a4 <bt_conn_identity_resolved+0x54>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   1449c:	463a      	mov	r2, r7
   1449e:	4631      	mov	r1, r6
   144a0:	4620      	mov	r0, r4
   144a2:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   144a4:	69ad      	ldr	r5, [r5, #24]
   144a6:	e7de      	b.n	14466 <bt_conn_identity_resolved+0x16>
		if (cb->identity_resolved) {
   144a8:	692b      	ldr	r3, [r5, #16]
   144aa:	b11b      	cbz	r3, 144b4 <bt_conn_identity_resolved+0x64>
			cb->identity_resolved(conn, rpa, &conn->le.dst);
   144ac:	4642      	mov	r2, r8
   144ae:	4631      	mov	r1, r6
   144b0:	4620      	mov	r0, r4
   144b2:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   144b4:	351c      	adds	r5, #28
   144b6:	e7db      	b.n	14470 <bt_conn_identity_resolved+0x20>
   144b8:	d3f6      	bcc.n	144a8 <bt_conn_identity_resolved+0x58>
		}
	}
}
   144ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   144be:	bf00      	nop
   144c0:	20020fdc 	.word	0x20020fdc
   144c4:	0002a514 	.word	0x0002a514
   144c8:	0002a530 	.word	0x0002a530
   144cc:	0002e0ec 	.word	0x0002e0ec
   144d0:	0002e0bc 	.word	0x0002e0bc
   144d4:	0002b549 	.word	0x0002b549
   144d8:	0002c5d5 	.word	0x0002c5d5

000144dc <bt_conn_security_changed>:
	conn->required_sec_level = conn->sec_level;
}

void bt_conn_security_changed(struct bt_conn *conn, uint8_t hci_err,
			      enum bt_security_err err)
{
   144dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	conn->required_sec_level = conn->sec_level;
   144de:	7a43      	ldrb	r3, [r0, #9]
{
   144e0:	4604      	mov	r4, r0
	conn->required_sec_level = conn->sec_level;
   144e2:	7283      	strb	r3, [r0, #10]
{
   144e4:	4616      	mov	r6, r2
	struct bt_conn_cb *cb;

	reset_pairing(conn);
	bt_l2cap_security_changed(conn, hci_err);
   144e6:	f012 f8f6 	bl	266d6 <bt_l2cap_security_changed>
	if (IS_ENABLED(CONFIG_BT_ISO_CENTRAL)) {
		bt_iso_security_changed(conn, hci_err);
	}

	for (cb = callback_list; cb; cb = cb->_next) {
   144ea:	4b14      	ldr	r3, [pc, #80]	; (1453c <bt_conn_security_changed+0x60>)
   144ec:	681d      	ldr	r5, [r3, #0]
   144ee:	b995      	cbnz	r5, 14516 <bt_conn_security_changed+0x3a>
		if (cb->security_changed) {
			cb->security_changed(conn, conn->sec_level, err);
		}
	}

	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   144f0:	4d13      	ldr	r5, [pc, #76]	; (14540 <bt_conn_security_changed+0x64>)
   144f2:	4f14      	ldr	r7, [pc, #80]	; (14544 <bt_conn_security_changed+0x68>)
   144f4:	42bd      	cmp	r5, r7
   144f6:	d91e      	bls.n	14536 <bt_conn_security_changed+0x5a>
   144f8:	4913      	ldr	r1, [pc, #76]	; (14548 <bt_conn_security_changed+0x6c>)
   144fa:	f640 0328 	movw	r3, #2088	; 0x828
   144fe:	4a13      	ldr	r2, [pc, #76]	; (1454c <bt_conn_security_changed+0x70>)
   14500:	4813      	ldr	r0, [pc, #76]	; (14550 <bt_conn_security_changed+0x74>)
   14502:	f010 fb58 	bl	24bb6 <assert_print>
   14506:	4813      	ldr	r0, [pc, #76]	; (14554 <bt_conn_security_changed+0x78>)
   14508:	f010 fb55 	bl	24bb6 <assert_print>
   1450c:	f640 0128 	movw	r1, #2088	; 0x828
   14510:	480e      	ldr	r0, [pc, #56]	; (1454c <bt_conn_security_changed+0x70>)
   14512:	f010 fb49 	bl	24ba8 <assert_post_action>
		if (cb->security_changed) {
   14516:	696b      	ldr	r3, [r5, #20]
   14518:	b11b      	cbz	r3, 14522 <bt_conn_security_changed+0x46>
			cb->security_changed(conn, conn->sec_level, err);
   1451a:	4632      	mov	r2, r6
   1451c:	4620      	mov	r0, r4
   1451e:	7a61      	ldrb	r1, [r4, #9]
   14520:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   14522:	69ad      	ldr	r5, [r5, #24]
   14524:	e7e3      	b.n	144ee <bt_conn_security_changed+0x12>
		if (cb->security_changed) {
   14526:	696b      	ldr	r3, [r5, #20]
   14528:	b11b      	cbz	r3, 14532 <bt_conn_security_changed+0x56>
			cb->security_changed(conn, conn->sec_level, err);
   1452a:	4632      	mov	r2, r6
   1452c:	4620      	mov	r0, r4
   1452e:	7a61      	ldrb	r1, [r4, #9]
   14530:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   14532:	351c      	adds	r5, #28
   14534:	e7de      	b.n	144f4 <bt_conn_security_changed+0x18>
   14536:	d3f6      	bcc.n	14526 <bt_conn_security_changed+0x4a>
		}
#endif /* CONFIG_BT_BREDR */

	}
#endif
}
   14538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1453a:	bf00      	nop
   1453c:	20020fdc 	.word	0x20020fdc
   14540:	0002a514 	.word	0x0002a514
   14544:	0002a530 	.word	0x0002a530
   14548:	0002e0ec 	.word	0x0002e0ec
   1454c:	0002e0bc 	.word	0x0002e0bc
   14550:	0002b549 	.word	0x0002b549
   14554:	0002c5d5 	.word	0x0002c5d5

00014558 <bt_conn_add_le>:

	return false;
}

struct bt_conn *bt_conn_add_le(uint8_t id, const bt_addr_le_t *peer)
{
   14558:	b538      	push	{r3, r4, r5, lr}
   1455a:	4605      	mov	r5, r0
   1455c:	460c      	mov	r4, r1
	return bt_conn_new(acl_conns, ARRAY_SIZE(acl_conns));
   1455e:	480b      	ldr	r0, [pc, #44]	; (1458c <bt_conn_add_le+0x34>)
   14560:	2101      	movs	r1, #1
   14562:	f7ff fb77 	bl	13c54 <bt_conn_new>
	struct bt_conn *conn = acl_conn_new();

	if (!conn) {
   14566:	b180      	cbz	r0, 1458a <bt_conn_add_le+0x32>
		return NULL;
	}

	conn->id = id;
   14568:	7205      	strb	r5, [r0, #8]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1456a:	6823      	ldr	r3, [r4, #0]
   1456c:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
   14570:	88a3      	ldrh	r3, [r4, #4]
   14572:	f8a0 3094 	strh.w	r3, [r0, #148]	; 0x94
   14576:	79a3      	ldrb	r3, [r4, #6]
   14578:	f880 3096 	strb.w	r3, [r0, #150]	; 0x96
	bt_addr_le_copy(&conn->le.dst, peer);
#if defined(CONFIG_BT_SMP)
	conn->sec_level = BT_SECURITY_L1;
   1457c:	2301      	movs	r3, #1
   1457e:	7243      	strb	r3, [r0, #9]
	conn->required_sec_level = BT_SECURITY_L1;
   14580:	7283      	strb	r3, [r0, #10]
#endif /* CONFIG_BT_SMP */
	conn->type = BT_CONN_TYPE_LE;
   14582:	7083      	strb	r3, [r0, #2]
	conn->le.interval_min = BT_GAP_INIT_CONN_INT_MIN;
   14584:	4b02      	ldr	r3, [pc, #8]	; (14590 <bt_conn_add_le+0x38>)
   14586:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
	conn->le.interval_max = BT_GAP_INIT_CONN_INT_MAX;

	return conn;
}
   1458a:	bd38      	pop	{r3, r4, r5, pc}
   1458c:	200097f8 	.word	0x200097f8
   14590:	00280018 	.word	0x00280018

00014594 <bt_conn_lookup_addr_le>:

	return bt_addr_le_eq(peer, &conn->le.init_addr);
}

struct bt_conn *bt_conn_lookup_addr_le(uint8_t id, const bt_addr_le_t *peer)
{
   14594:	b570      	push	{r4, r5, r6, lr}
   14596:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   14598:	480a      	ldr	r0, [pc, #40]	; (145c4 <bt_conn_lookup_addr_le+0x30>)
{
   1459a:	460e      	mov	r6, r1
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   1459c:	f7ff fd06 	bl	13fac <bt_conn_ref>
   145a0:	4604      	mov	r4, r0

		if (!conn) {
   145a2:	b120      	cbz	r0, 145ae <bt_conn_lookup_addr_le+0x1a>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   145a4:	7883      	ldrb	r3, [r0, #2]
   145a6:	2b01      	cmp	r3, #1
   145a8:	d004      	beq.n	145b4 <bt_conn_lookup_addr_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
			bt_conn_unref(conn);
   145aa:	f7ff fd27 	bl	13ffc <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   145ae:	2400      	movs	r4, #0
}
   145b0:	4620      	mov	r0, r4
   145b2:	bd70      	pop	{r4, r5, r6, pc}
		if (!bt_conn_is_peer_addr_le(conn, id, peer)) {
   145b4:	4632      	mov	r2, r6
   145b6:	4629      	mov	r1, r5
   145b8:	f012 f805 	bl	265c6 <bt_conn_is_peer_addr_le>
   145bc:	2800      	cmp	r0, #0
   145be:	d1f7      	bne.n	145b0 <bt_conn_lookup_addr_le+0x1c>
			bt_conn_unref(conn);
   145c0:	4620      	mov	r0, r4
   145c2:	e7f2      	b.n	145aa <bt_conn_lookup_addr_le+0x16>
   145c4:	200097f8 	.word	0x200097f8

000145c8 <bt_conn_exists_le>:
{
   145c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct bt_conn *conn = bt_conn_lookup_addr_le(id, peer);
   145ca:	f7ff ffe3 	bl	14594 <bt_conn_lookup_addr_le>
	if (conn) {
   145ce:	4604      	mov	r4, r0
   145d0:	b1a8      	cbz	r0, 145fe <bt_conn_exists_le+0x36>
		LOG_WRN("Found valid connection in %s state", state2str(conn->state));
   145d2:	7b43      	ldrb	r3, [r0, #13]
   145d4:	490b      	ldr	r1, [pc, #44]	; (14604 <bt_conn_exists_le+0x3c>)
   145d6:	2b08      	cmp	r3, #8
   145d8:	bf96      	itet	ls
   145da:	4a0b      	ldrls	r2, [pc, #44]	; (14608 <bt_conn_exists_le+0x40>)
   145dc:	4b0b      	ldrhi	r3, [pc, #44]	; (1460c <bt_conn_exists_le+0x44>)
   145de:	f852 3023 	ldrls.w	r3, [r2, r3, lsl #2]
   145e2:	2202      	movs	r2, #2
   145e4:	9303      	str	r3, [sp, #12]
   145e6:	4b0a      	ldr	r3, [pc, #40]	; (14610 <bt_conn_exists_le+0x48>)
   145e8:	9302      	str	r3, [sp, #8]
   145ea:	2300      	movs	r3, #0
   145ec:	4618      	mov	r0, r3
   145ee:	e9cd 3300 	strd	r3, r3, [sp]
   145f2:	f011 ff54 	bl	2649e <z_log_msg_runtime_create.constprop.0>
		bt_conn_unref(conn);
   145f6:	4620      	mov	r0, r4
   145f8:	f7ff fd00 	bl	13ffc <bt_conn_unref>
		return true;
   145fc:	2001      	movs	r0, #1
}
   145fe:	b004      	add	sp, #16
   14600:	bd10      	pop	{r4, pc}
   14602:	bf00      	nop
   14604:	0002a588 	.word	0x0002a588
   14608:	0002aecc 	.word	0x0002aecc
   1460c:	0002e285 	.word	0x0002e285
   14610:	0002e3ee 	.word	0x0002e3ee

00014614 <bt_conn_lookup_state_le>:

struct bt_conn *bt_conn_lookup_state_le(uint8_t id, const bt_addr_le_t *peer,
					const bt_conn_state_t state)
{
   14614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14616:	4605      	mov	r5, r0
	int i;

	for (i = 0; i < ARRAY_SIZE(acl_conns); i++) {
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   14618:	480e      	ldr	r0, [pc, #56]	; (14654 <bt_conn_lookup_state_le+0x40>)
{
   1461a:	460e      	mov	r6, r1
   1461c:	4617      	mov	r7, r2
		struct bt_conn *conn = bt_conn_ref(&acl_conns[i]);
   1461e:	f7ff fcc5 	bl	13fac <bt_conn_ref>

		if (!conn) {
   14622:	4604      	mov	r4, r0
   14624:	b120      	cbz	r0, 14630 <bt_conn_lookup_state_le+0x1c>
			continue;
		}

		if (conn->type != BT_CONN_TYPE_LE) {
   14626:	7883      	ldrb	r3, [r0, #2]
   14628:	2b01      	cmp	r3, #1
   1462a:	d003      	beq.n	14634 <bt_conn_lookup_state_le+0x20>
			bt_conn_unref(conn);
			continue;
		}

		if (!(conn->state == state && conn->id == id)) {
			bt_conn_unref(conn);
   1462c:	f7ff fce6 	bl	13ffc <bt_conn_unref>
		}

		return conn;
	}

	return NULL;
   14630:	2400      	movs	r4, #0
   14632:	e00d      	b.n	14650 <bt_conn_lookup_state_le+0x3c>
		if (peer && !bt_conn_is_peer_addr_le(conn, id, peer)) {
   14634:	b136      	cbz	r6, 14644 <bt_conn_lookup_state_le+0x30>
   14636:	4632      	mov	r2, r6
   14638:	4629      	mov	r1, r5
   1463a:	f011 ffc4 	bl	265c6 <bt_conn_is_peer_addr_le>
   1463e:	b908      	cbnz	r0, 14644 <bt_conn_lookup_state_le+0x30>
			bt_conn_unref(conn);
   14640:	4620      	mov	r0, r4
   14642:	e7f3      	b.n	1462c <bt_conn_lookup_state_le+0x18>
		if (!(conn->state == state && conn->id == id)) {
   14644:	7b63      	ldrb	r3, [r4, #13]
   14646:	42bb      	cmp	r3, r7
   14648:	d1fa      	bne.n	14640 <bt_conn_lookup_state_le+0x2c>
   1464a:	7a23      	ldrb	r3, [r4, #8]
   1464c:	42ab      	cmp	r3, r5
   1464e:	d1f7      	bne.n	14640 <bt_conn_lookup_state_le+0x2c>
}
   14650:	4620      	mov	r0, r4
   14652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14654:	200097f8 	.word	0x200097f8

00014658 <send_conn_le_param_update>:
{
   14658:	b538      	push	{r3, r4, r5, lr}
   1465a:	4604      	mov	r4, r0
	if (!bt_le_conn_params_valid(param)) {
   1465c:	4608      	mov	r0, r1
{
   1465e:	460d      	mov	r5, r1
	if (!bt_le_conn_params_valid(param)) {
   14660:	f011 fcb2 	bl	25fc8 <bt_le_conn_params_valid>
   14664:	b338      	cbz	r0, 146b6 <send_conn_le_param_update+0x5e>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   14666:	4b15      	ldr	r3, [pc, #84]	; (146bc <send_conn_le_param_update+0x64>)
   14668:	f893 30d0 	ldrb.w	r3, [r3, #208]	; 0xd0
   1466c:	0799      	lsls	r1, r3, #30
   1466e:	d407      	bmi.n	14680 <send_conn_le_param_update+0x28>
	     !atomic_test_bit(conn->flags, BT_CONN_PERIPHERAL_PARAM_L2CAP)) ||
   14670:	78e3      	ldrb	r3, [r4, #3]
   14672:	b173      	cbz	r3, 14692 <send_conn_le_param_update+0x3a>
	return bt_l2cap_update_conn_param(conn, param);
   14674:	4629      	mov	r1, r5
   14676:	4620      	mov	r0, r4
}
   14678:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_l2cap_update_conn_param(conn, param);
   1467c:	f000 bafc 	b.w	14c78 <bt_l2cap_update_conn_param>
	if ((BT_FEAT_LE_CONN_PARAM_REQ_PROC(bt_dev.le.features) &&
   14680:	f894 30b5 	ldrb.w	r3, [r4, #181]	; 0xb5
   14684:	079a      	lsls	r2, r3, #30
   14686:	d5f3      	bpl.n	14670 <send_conn_le_param_update+0x18>
   14688:	1d23      	adds	r3, r4, #4
   1468a:	e8d3 3faf 	lda	r3, [r3]
	     BT_FEAT_LE_CONN_PARAM_REQ_PROC(conn->le.features) &&
   1468e:	055b      	lsls	r3, r3, #21
   14690:	d4ee      	bmi.n	14670 <send_conn_le_param_update+0x18>
		rc = bt_conn_le_conn_update(conn, param);
   14692:	4629      	mov	r1, r5
   14694:	4620      	mov	r0, r4
   14696:	f011 ffb8 	bl	2660a <bt_conn_le_conn_update>
		if (rc == 0) {
   1469a:	b958      	cbnz	r0, 146b4 <send_conn_le_param_update+0x5c>
			conn->le.interval_min = param->interval_min;
   1469c:	882b      	ldrh	r3, [r5, #0]
   1469e:	f8a4 30a8 	strh.w	r3, [r4, #168]	; 0xa8
			conn->le.interval_max = param->interval_max;
   146a2:	886b      	ldrh	r3, [r5, #2]
   146a4:	f8a4 30aa 	strh.w	r3, [r4, #170]	; 0xaa
			conn->le.pending_latency = param->latency;
   146a8:	88ab      	ldrh	r3, [r5, #4]
   146aa:	f8a4 30b0 	strh.w	r3, [r4, #176]	; 0xb0
			conn->le.pending_timeout = param->timeout;
   146ae:	88eb      	ldrh	r3, [r5, #6]
   146b0:	f8a4 30b2 	strh.w	r3, [r4, #178]	; 0xb2
}
   146b4:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   146b6:	f06f 0015 	mvn.w	r0, #21
   146ba:	e7fb      	b.n	146b4 <send_conn_le_param_update+0x5c>
   146bc:	20008000 	.word	0x20008000

000146c0 <deferred_work>:
{
   146c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (conn->state == BT_CONN_DISCONNECTED) {
   146c2:	f810 3c53 	ldrb.w	r3, [r0, #-83]
{
   146c6:	4604      	mov	r4, r0
   146c8:	b087      	sub	sp, #28
	struct bt_conn *conn = CONTAINER_OF(dwork, struct bt_conn, deferred_work);
   146ca:	f1a0 0760 	sub.w	r7, r0, #96	; 0x60
	if (conn->state == BT_CONN_DISCONNECTED) {
   146ce:	bb7b      	cbnz	r3, 14730 <deferred_work+0x70>
		bt_l2cap_disconnected(conn);
   146d0:	4638      	mov	r0, r7
   146d2:	f011 ffe8 	bl	266a6 <bt_l2cap_disconnected>
	for (cb = callback_list; cb; cb = cb->_next) {
   146d6:	4b3c      	ldr	r3, [pc, #240]	; (147c8 <deferred_work+0x108>)
   146d8:	681d      	ldr	r5, [r3, #0]
   146da:	b995      	cbnz	r5, 14702 <deferred_work+0x42>
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   146dc:	4d3b      	ldr	r5, [pc, #236]	; (147cc <deferred_work+0x10c>)
   146de:	4e3c      	ldr	r6, [pc, #240]	; (147d0 <deferred_work+0x110>)
   146e0:	42b5      	cmp	r5, r6
   146e2:	d91e      	bls.n	14722 <deferred_work+0x62>
   146e4:	493b      	ldr	r1, [pc, #236]	; (147d4 <deferred_work+0x114>)
   146e6:	f240 536c 	movw	r3, #1388	; 0x56c
   146ea:	4a3b      	ldr	r2, [pc, #236]	; (147d8 <deferred_work+0x118>)
   146ec:	483b      	ldr	r0, [pc, #236]	; (147dc <deferred_work+0x11c>)
   146ee:	f010 fa62 	bl	24bb6 <assert_print>
   146f2:	483b      	ldr	r0, [pc, #236]	; (147e0 <deferred_work+0x120>)
   146f4:	f010 fa5f 	bl	24bb6 <assert_print>
   146f8:	f240 516c 	movw	r1, #1388	; 0x56c
   146fc:	4836      	ldr	r0, [pc, #216]	; (147d8 <deferred_work+0x118>)
   146fe:	f010 fa53 	bl	24ba8 <assert_post_action>
		if (cb->disconnected) {
   14702:	686b      	ldr	r3, [r5, #4]
   14704:	b11b      	cbz	r3, 1470e <deferred_work+0x4e>
			cb->disconnected(conn, conn->err);
   14706:	4638      	mov	r0, r7
   14708:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   1470c:	4798      	blx	r3
	for (cb = callback_list; cb; cb = cb->_next) {
   1470e:	69ad      	ldr	r5, [r5, #24]
   14710:	e7e3      	b.n	146da <deferred_work+0x1a>
		if (cb->disconnected) {
   14712:	686b      	ldr	r3, [r5, #4]
   14714:	b11b      	cbz	r3, 1471e <deferred_work+0x5e>
			cb->disconnected(conn, conn->err);
   14716:	4638      	mov	r0, r7
   14718:	f814 1c54 	ldrb.w	r1, [r4, #-84]
   1471c:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_conn_cb, cb) {
   1471e:	351c      	adds	r5, #28
   14720:	e7de      	b.n	146e0 <deferred_work+0x20>
   14722:	d3f6      	bcc.n	14712 <deferred_work+0x52>
		bt_conn_unref(conn);
   14724:	4638      	mov	r0, r7
}
   14726:	b007      	add	sp, #28
   14728:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		bt_conn_unref(conn);
   1472c:	f7ff bc66 	b.w	13ffc <bt_conn_unref>
	if (conn->type != BT_CONN_TYPE_LE) {
   14730:	f810 3c5e 	ldrb.w	r3, [r0, #-94]
   14734:	2b01      	cmp	r3, #1
   14736:	d11f      	bne.n	14778 <deferred_work+0xb8>
	if (atomic_test_and_clear_bit(conn->flags,
   14738:	f1a0 055c 	sub.w	r5, r0, #92	; 0x5c
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1473c:	f46f 7100 	mvn.w	r1, #512	; 0x200
   14740:	4628      	mov	r0, r5
   14742:	f011 fea1 	bl	26488 <atomic_and>
   14746:	f410 7600 	ands.w	r6, r0, #512	; 0x200
   1474a:	d023      	beq.n	14794 <deferred_work+0xd4>
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   1474c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
		err = send_conn_le_param_update(conn, param);
   1474e:	4638      	mov	r0, r7
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   14750:	9304      	str	r3, [sp, #16]
   14752:	6d23      	ldr	r3, [r4, #80]	; 0x50
		err = send_conn_le_param_update(conn, param);
   14754:	a904      	add	r1, sp, #16
		param = BT_LE_CONN_PARAM(conn->le.interval_min,
   14756:	9305      	str	r3, [sp, #20]
		err = send_conn_le_param_update(conn, param);
   14758:	f7ff ff7e 	bl	14658 <send_conn_le_param_update>
		if (!err) {
   1475c:	b970      	cbnz	r0, 1477c <deferred_work+0xbc>
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   1475e:	f46f 7180 	mvn.w	r1, #256	; 0x100
   14762:	4628      	mov	r0, r5
   14764:	f011 fe90 	bl	26488 <atomic_and>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14768:	e8d5 3fef 	ldaex	r3, [r5]
   1476c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   14770:	e8c5 3fe2 	stlex	r2, r3, [r5]
   14774:	2a00      	cmp	r2, #0
   14776:	d1f7      	bne.n	14768 <deferred_work+0xa8>
}
   14778:	b007      	add	sp, #28
   1477a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			LOG_WRN("Send LE param update failed (err %d)", err);
   1477c:	4b19      	ldr	r3, [pc, #100]	; (147e4 <deferred_work+0x124>)
   1477e:	9003      	str	r0, [sp, #12]
   14780:	9302      	str	r3, [sp, #8]
   14782:	2300      	movs	r3, #0
   14784:	e9cd 3300 	strd	r3, r3, [sp]
			LOG_WRN("Send auto LE param update failed (err %d)",
   14788:	2202      	movs	r2, #2
   1478a:	4618      	mov	r0, r3
   1478c:	4916      	ldr	r1, [pc, #88]	; (147e8 <deferred_work+0x128>)
   1478e:	f011 fe86 	bl	2649e <z_log_msg_runtime_create.constprop.0>
   14792:	e7e9      	b.n	14768 <deferred_work+0xa8>
		param = BT_LE_CONN_PARAM(
   14794:	4a15      	ldr	r2, [pc, #84]	; (147ec <deferred_work+0x12c>)
   14796:	ab04      	add	r3, sp, #16
   14798:	6810      	ldr	r0, [r2, #0]
   1479a:	6851      	ldr	r1, [r2, #4]
   1479c:	c303      	stmia	r3!, {r0, r1}
		err = send_conn_le_param_update(conn, param);
   1479e:	4638      	mov	r0, r7
   147a0:	a904      	add	r1, sp, #16
   147a2:	f7ff ff59 	bl	14658 <send_conn_le_param_update>
		if (!err) {
   147a6:	b940      	cbnz	r0, 147ba <deferred_work+0xfa>
   147a8:	e8d5 3fef 	ldaex	r3, [r5]
   147ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   147b0:	e8c5 3fe2 	stlex	r2, r3, [r5]
   147b4:	2a00      	cmp	r2, #0
   147b6:	d0d7      	beq.n	14768 <deferred_work+0xa8>
   147b8:	e7f6      	b.n	147a8 <deferred_work+0xe8>
			LOG_WRN("Send auto LE param update failed (err %d)",
   147ba:	4b0d      	ldr	r3, [pc, #52]	; (147f0 <deferred_work+0x130>)
   147bc:	9003      	str	r0, [sp, #12]
   147be:	e9cd 6301 	strd	r6, r3, [sp, #4]
   147c2:	9600      	str	r6, [sp, #0]
   147c4:	4633      	mov	r3, r6
   147c6:	e7df      	b.n	14788 <deferred_work+0xc8>
   147c8:	20020fdc 	.word	0x20020fdc
   147cc:	0002a514 	.word	0x0002a514
   147d0:	0002a530 	.word	0x0002a530
   147d4:	0002e0ec 	.word	0x0002e0ec
   147d8:	0002e0bc 	.word	0x0002e0bc
   147dc:	0002b549 	.word	0x0002b549
   147e0:	0002c5d5 	.word	0x0002c5d5
   147e4:	0002e411 	.word	0x0002e411
   147e8:	0002a588 	.word	0x0002a588
   147ec:	0002a704 	.word	0x0002a704
   147f0:	0002e436 	.word	0x0002e436

000147f4 <bt_conn_create_frag_timeout>:
						  k_timeout_t timeout,
						  const char *func, int line)
#else
struct net_buf *bt_conn_create_frag_timeout(size_t reserve, k_timeout_t timeout)
#endif
{
   147f4:	4601      	mov	r1, r0

#if defined(CONFIG_NET_BUF_LOG)
	return bt_conn_create_pdu_timeout_debug(pool, reserve, timeout,
						func, line);
#else
	return bt_conn_create_pdu_timeout(pool, reserve, timeout);
   147f6:	4801      	ldr	r0, [pc, #4]	; (147fc <bt_conn_create_frag_timeout+0x8>)
   147f8:	f7ff bd42 	b.w	14280 <bt_conn_create_pdu_timeout>
   147fc:	20008cb8 	.word	0x20008cb8

00014800 <create_frag>:
{
   14800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14804:	4606      	mov	r6, r0
		frag = bt_conn_create_frag(0);
   14806:	f04f 33ff 	mov.w	r3, #4294967295
   1480a:	f04f 32ff 	mov.w	r2, #4294967295
   1480e:	2000      	movs	r0, #0
{
   14810:	460c      	mov	r4, r1
		frag = bt_conn_create_frag(0);
   14812:	f7ff ffef 	bl	147f4 <bt_conn_create_frag_timeout>
	if (conn->state != BT_CONN_CONNECTED) {
   14816:	7b73      	ldrb	r3, [r6, #13]
		frag = bt_conn_create_frag(0);
   14818:	4605      	mov	r5, r0
	if (conn->state != BT_CONN_CONNECTED) {
   1481a:	2b07      	cmp	r3, #7
   1481c:	f04f 0600 	mov.w	r6, #0
   14820:	d005      	beq.n	1482e <create_frag+0x2e>
		net_buf_unref(frag);
   14822:	f004 fd05 	bl	19230 <net_buf_unref>
		return NULL;
   14826:	4635      	mov	r5, r6
}
   14828:	4628      	mov	r0, r5
   1482a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	tx_data(frag)->tx = NULL;
   1482e:	6186      	str	r6, [r0, #24]
	return net_buf_simple_tailroom(&buf->b);
   14830:	f100 070c 	add.w	r7, r0, #12
	return bt_dev.le.acl_mtu;
   14834:	4e0c      	ldr	r6, [pc, #48]	; (14868 <create_frag+0x68>)
   14836:	4638      	mov	r0, r7
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   14838:	f8b6 80fc 	ldrh.w	r8, [r6, #252]	; 0xfc
   1483c:	f013 f9a1 	bl	27b82 <net_buf_simple_tailroom>
   14840:	4580      	cmp	r8, r0
   14842:	d20c      	bcs.n	1485e <create_frag+0x5e>
	return bt_dev.le.acl_mtu;
   14844:	f8b6 60fc 	ldrh.w	r6, [r6, #252]	; 0xfc
	return net_buf_simple_add_mem(&buf->b, mem, len);
   14848:	f854 1f0c 	ldr.w	r1, [r4, #12]!
   1484c:	4632      	mov	r2, r6
   1484e:	4638      	mov	r0, r7
   14850:	f013 f99f 	bl	27b92 <net_buf_simple_add_mem>
	return net_buf_simple_pull(&buf->b, len);
   14854:	4631      	mov	r1, r6
   14856:	4620      	mov	r0, r4
   14858:	f004 fdd0 	bl	193fc <net_buf_simple_pull>
   1485c:	e7e4      	b.n	14828 <create_frag+0x28>
	return net_buf_simple_tailroom(&buf->b);
   1485e:	4638      	mov	r0, r7
   14860:	f013 f98f 	bl	27b82 <net_buf_simple_tailroom>
	frag_len = MIN(conn_mtu(conn), net_buf_tailroom(frag));
   14864:	b286      	uxth	r6, r0
   14866:	e7ef      	b.n	14848 <create_frag+0x48>
   14868:	20008000 	.word	0x20008000

0001486c <bt_conn_process_tx>:
{
   1486c:	b570      	push	{r4, r5, r6, lr}
	if (conn->state == BT_CONN_DISCONNECTED &&
   1486e:	7b43      	ldrb	r3, [r0, #13]
{
   14870:	4604      	mov	r4, r0
	if (conn->state == BT_CONN_DISCONNECTED &&
   14872:	b95b      	cbnz	r3, 1488c <bt_conn_process_tx+0x20>
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   14874:	f06f 0140 	mvn.w	r1, #64	; 0x40
   14878:	3004      	adds	r0, #4
   1487a:	f011 fe05 	bl	26488 <atomic_and>
   1487e:	0643      	lsls	r3, r0, #25
   14880:	d504      	bpl.n	1488c <bt_conn_process_tx+0x20>
		conn_cleanup(conn);
   14882:	4620      	mov	r0, r4
}
   14884:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		conn_cleanup(conn);
   14888:	f7ff ba12 	b.w	13cb0 <conn_cleanup>
	buf = net_buf_get(&conn->tx_queue, K_NO_WAIT);
   1488c:	2200      	movs	r2, #0
   1488e:	2300      	movs	r3, #0
   14890:	f104 0038 	add.w	r0, r4, #56	; 0x38
   14894:	f013 f960 	bl	27b58 <net_buf_get>
	BT_ASSERT(buf);
   14898:	4605      	mov	r5, r0
   1489a:	b960      	cbnz	r0, 148b6 <bt_conn_process_tx+0x4a>
   1489c:	f240 331a 	movw	r3, #794	; 0x31a
   148a0:	4a22      	ldr	r2, [pc, #136]	; (1492c <bt_conn_process_tx+0xc0>)
   148a2:	4923      	ldr	r1, [pc, #140]	; (14930 <bt_conn_process_tx+0xc4>)
   148a4:	4823      	ldr	r0, [pc, #140]	; (14934 <bt_conn_process_tx+0xc8>)
   148a6:	f010 f986 	bl	24bb6 <assert_print>
   148aa:	4040      	eors	r0, r0
   148ac:	f380 8811 	msr	BASEPRI, r0
   148b0:	f04f 0003 	mov.w	r0, #3
   148b4:	df02      	svc	2
	return bt_dev.le.acl_mtu;
   148b6:	4e20      	ldr	r6, [pc, #128]	; (14938 <bt_conn_process_tx+0xcc>)
	if (buf->len <= conn_mtu(conn)) {
   148b8:	8a2a      	ldrh	r2, [r5, #16]
   148ba:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   148be:	429a      	cmp	r2, r3
   148c0:	d807      	bhi.n	148d2 <bt_conn_process_tx+0x66>
		return send_frag(conn, buf, FRAG_SINGLE, false);
   148c2:	2300      	movs	r3, #0
   148c4:	2202      	movs	r2, #2
	return send_frag(conn, buf, FRAG_END, false);
   148c6:	4629      	mov	r1, r5
   148c8:	4620      	mov	r0, r4
   148ca:	f7ff f913 	bl	13af4 <send_frag>
	if (!send_buf(conn, buf)) {
   148ce:	b968      	cbnz	r0, 148ec <bt_conn_process_tx+0x80>
   148d0:	e005      	b.n	148de <bt_conn_process_tx+0x72>
	frag = create_frag(conn, buf);
   148d2:	4629      	mov	r1, r5
   148d4:	4620      	mov	r0, r4
   148d6:	f7ff ff93 	bl	14800 <create_frag>
	if (!frag) {
   148da:	4601      	mov	r1, r0
   148dc:	b938      	cbnz	r0, 148ee <bt_conn_process_tx+0x82>
		tx_data(buf)->tx = NULL;
   148de:	2300      	movs	r3, #0
		struct bt_conn_tx *tx = tx_data(buf)->tx;
   148e0:	69ae      	ldr	r6, [r5, #24]
		net_buf_unref(buf);
   148e2:	4628      	mov	r0, r5
		tx_data(buf)->tx = NULL;
   148e4:	61ab      	str	r3, [r5, #24]
		net_buf_unref(buf);
   148e6:	f004 fca3 	bl	19230 <net_buf_unref>
		if (tx) {
   148ea:	b9ce      	cbnz	r6, 14920 <bt_conn_process_tx+0xb4>
}
   148ec:	bd70      	pop	{r4, r5, r6, pc}
	if (!send_frag(conn, frag, FRAG_START, true)) {
   148ee:	2301      	movs	r3, #1
   148f0:	2200      	movs	r2, #0
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   148f2:	4620      	mov	r0, r4
   148f4:	f7ff f8fe 	bl	13af4 <send_frag>
   148f8:	2800      	cmp	r0, #0
   148fa:	d0f0      	beq.n	148de <bt_conn_process_tx+0x72>
	while (buf->len > conn_mtu(conn)) {
   148fc:	8a2a      	ldrh	r2, [r5, #16]
   148fe:	f8b6 30fc 	ldrh.w	r3, [r6, #252]	; 0xfc
   14902:	429a      	cmp	r2, r3
   14904:	d802      	bhi.n	1490c <bt_conn_process_tx+0xa0>
	return send_frag(conn, buf, FRAG_END, false);
   14906:	2300      	movs	r3, #0
   14908:	2203      	movs	r2, #3
   1490a:	e7dc      	b.n	148c6 <bt_conn_process_tx+0x5a>
		frag = create_frag(conn, buf);
   1490c:	4629      	mov	r1, r5
   1490e:	4620      	mov	r0, r4
   14910:	f7ff ff76 	bl	14800 <create_frag>
		if (!frag) {
   14914:	4601      	mov	r1, r0
   14916:	2800      	cmp	r0, #0
   14918:	d0e1      	beq.n	148de <bt_conn_process_tx+0x72>
		if (!send_frag(conn, frag, FRAG_CONT, true)) {
   1491a:	2301      	movs	r3, #1
   1491c:	461a      	mov	r2, r3
   1491e:	e7e8      	b.n	148f2 <bt_conn_process_tx+0x86>
			conn_tx_destroy(conn, tx);
   14920:	4631      	mov	r1, r6
   14922:	4620      	mov	r0, r4
}
   14924:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			conn_tx_destroy(conn, tx);
   14928:	f7ff b8be 	b.w	13aa8 <conn_tx_destroy>
   1492c:	0002e0bc 	.word	0x0002e0bc
   14930:	0002f189 	.word	0x0002f189
   14934:	0002b549 	.word	0x0002b549
   14938:	20008000 	.word	0x20008000

0001493c <bt_conn_auth_cb_register>:
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_BREDR)
int bt_conn_auth_cb_register(const struct bt_conn_auth_cb *cb)
{
	if (!cb) {
   1493c:	4b0b      	ldr	r3, [pc, #44]	; (1496c <bt_conn_auth_cb_register+0x30>)
   1493e:	b158      	cbz	r0, 14958 <bt_conn_auth_cb_register+0x1c>
		bt_auth = NULL;
		return 0;
	}

	if (bt_auth) {
   14940:	681a      	ldr	r2, [r3, #0]
   14942:	b962      	cbnz	r2, 1495e <bt_conn_auth_cb_register+0x22>
	}

	/* The cancel callback must always be provided if the app provides
	 * interactive callbacks.
	 */
	if (!cb->cancel &&
   14944:	6902      	ldr	r2, [r0, #16]
   14946:	b93a      	cbnz	r2, 14958 <bt_conn_auth_cb_register+0x1c>
   14948:	6802      	ldr	r2, [r0, #0]
   1494a:	b95a      	cbnz	r2, 14964 <bt_conn_auth_cb_register+0x28>
	    (cb->passkey_display || cb->passkey_entry || cb->passkey_confirm ||
   1494c:	6842      	ldr	r2, [r0, #4]
   1494e:	b94a      	cbnz	r2, 14964 <bt_conn_auth_cb_register+0x28>
   14950:	6882      	ldr	r2, [r0, #8]
   14952:	b93a      	cbnz	r2, 14964 <bt_conn_auth_cb_register+0x28>
   14954:	6942      	ldr	r2, [r0, #20]
   14956:	b92a      	cbnz	r2, 14964 <bt_conn_auth_cb_register+0x28>
#endif
	     cb->pairing_confirm)) {
		return -EINVAL;
	}

	bt_auth = cb;
   14958:	6018      	str	r0, [r3, #0]
		return 0;
   1495a:	2000      	movs	r0, #0
   1495c:	4770      	bx	lr
		return -EALREADY;
   1495e:	f06f 0077 	mvn.w	r0, #119	; 0x77
   14962:	4770      	bx	lr
		return -EINVAL;
   14964:	f06f 0015 	mvn.w	r0, #21
	return 0;
}
   14968:	4770      	bx	lr
   1496a:	bf00      	nop
   1496c:	20020fe8 	.word	0x20020fe8

00014970 <bt_conn_auth_info_cb_register>:
}
#endif

int bt_conn_auth_info_cb_register(struct bt_conn_auth_info_cb *cb)
{
	CHECKIF(cb == NULL) {
   14970:	b168      	cbz	r0, 1498e <bt_conn_auth_info_cb_register+0x1e>
	parent->next = child;
   14972:	2300      	movs	r3, #0
   14974:	60c3      	str	r3, [r0, #12]
	return list->tail;
   14976:	4b07      	ldr	r3, [pc, #28]	; (14994 <bt_conn_auth_info_cb_register+0x24>)
		return -EINVAL;
	}

	sys_slist_append(&bt_auth_info_cbs, &cb->node);
   14978:	f100 020c 	add.w	r2, r0, #12
   1497c:	6859      	ldr	r1, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   1497e:	b919      	cbnz	r1, 14988 <bt_conn_auth_info_cb_register+0x18>
	list->head = node;
   14980:	e9c3 2200 	strd	r2, r2, [r3]

	return 0;
   14984:	2000      	movs	r0, #0
   14986:	4770      	bx	lr
	parent->next = child;
   14988:	600a      	str	r2, [r1, #0]
	list->tail = node;
   1498a:	605a      	str	r2, [r3, #4]
}
   1498c:	e7fa      	b.n	14984 <bt_conn_auth_info_cb_register+0x14>
		return -EINVAL;
   1498e:	f06f 0015 	mvn.w	r0, #21
}
   14992:	4770      	bx	lr
   14994:	20020fe0 	.word	0x20020fe0

00014998 <bt_conn_lookup_index>:
}
#endif /* CONFIG_BT_SMP || CONFIG_BT_BREDR */

struct bt_conn *bt_conn_lookup_index(uint8_t index)
{
	if (index >= ARRAY_SIZE(acl_conns)) {
   14998:	b910      	cbnz	r0, 149a0 <bt_conn_lookup_index+0x8>
		return NULL;
	}

	return bt_conn_ref(&acl_conns[index]);
   1499a:	4802      	ldr	r0, [pc, #8]	; (149a4 <bt_conn_lookup_index+0xc>)
   1499c:	f7ff bb06 	b.w	13fac <bt_conn_ref>
}
   149a0:	2000      	movs	r0, #0
   149a2:	4770      	bx	lr
   149a4:	200097f8 	.word	0x200097f8

000149a8 <bt_conn_init>:

int bt_conn_init(void)
{
   149a8:	b510      	push	{r4, lr}
	z_impl_k_queue_init(queue);
   149aa:	480a      	ldr	r0, [pc, #40]	; (149d4 <bt_conn_init+0x2c>)
   149ac:	f014 fc93 	bl	292d6 <z_impl_k_queue_init>
	int err, i;

	k_fifo_init(&free_tx);
	for (i = 0; i < ARRAY_SIZE(conn_tx); i++) {
		k_fifo_put(&free_tx, &conn_tx[i]);
   149b0:	4909      	ldr	r1, [pc, #36]	; (149d8 <bt_conn_init+0x30>)
   149b2:	4808      	ldr	r0, [pc, #32]	; (149d4 <bt_conn_init+0x2c>)
   149b4:	f014 fc9c 	bl	292f0 <k_queue_append>
   149b8:	4908      	ldr	r1, [pc, #32]	; (149dc <bt_conn_init+0x34>)
   149ba:	4806      	ldr	r0, [pc, #24]	; (149d4 <bt_conn_init+0x2c>)
   149bc:	f014 fc98 	bl	292f0 <k_queue_append>
	}

	bt_att_init();
   149c0:	f001 f8e4 	bl	15b8c <bt_att_init>

	err = bt_smp_init();
   149c4:	f003 ffb4 	bl	18930 <bt_smp_init>
	if (err) {
   149c8:	4604      	mov	r4, r0
   149ca:	b908      	cbnz	r0, 149d0 <bt_conn_init+0x28>
		return err;
	}

	bt_l2cap_init();
   149cc:	f011 fece 	bl	2676c <bt_l2cap_init>
			bt_conn_unref(conn);
		}
	}

	return 0;
}
   149d0:	4620      	mov	r0, r4
   149d2:	bd10      	pop	{r4, pc}
   149d4:	20008bcc 	.word	0x20008bcc
   149d8:	20020fbc 	.word	0x20020fbc
   149dc:	20020fcc 	.word	0x20020fcc

000149e0 <l2cap_create_le_sig_pdu.constprop.0>:
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
		bt_l2cap_chan_del(chan);
	}
}

static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   149e0:	b5f0      	push	{r4, r5, r6, r7, lr}

struct net_buf *bt_l2cap_create_pdu_timeout(struct net_buf_pool *pool,
					    size_t reserve,
					    k_timeout_t timeout)
{
	return bt_conn_create_pdu_timeout(pool,
   149e2:	2300      	movs	r3, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   149e4:	4605      	mov	r5, r0
   149e6:	460f      	mov	r7, r1
   149e8:	4616      	mov	r6, r2
	return bt_conn_create_pdu_timeout(pool,
   149ea:	2104      	movs	r1, #4
   149ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   149f0:	2000      	movs	r0, #0
static struct net_buf *l2cap_create_le_sig_pdu(struct net_buf *buf,
   149f2:	b085      	sub	sp, #20
	return bt_conn_create_pdu_timeout(pool,
   149f4:	f7ff fc44 	bl	14280 <bt_conn_create_pdu_timeout>
	if (!buf) {
   149f8:	4604      	mov	r4, r0
   149fa:	b960      	cbnz	r0, 14a16 <l2cap_create_le_sig_pdu.constprop.0+0x36>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", code);
   149fc:	4b0a      	ldr	r3, [pc, #40]	; (14a28 <l2cap_create_le_sig_pdu.constprop.0+0x48>)
   149fe:	2201      	movs	r2, #1
   14a00:	e9cd 0301 	strd	r0, r3, [sp, #4]
   14a04:	4909      	ldr	r1, [pc, #36]	; (14a2c <l2cap_create_le_sig_pdu.constprop.0+0x4c>)
   14a06:	4603      	mov	r3, r0
   14a08:	9503      	str	r5, [sp, #12]
   14a0a:	9000      	str	r0, [sp, #0]
   14a0c:	f011 fe26 	bl	2665c <z_log_msg_runtime_create.constprop.0>
}
   14a10:	4620      	mov	r0, r4
   14a12:	b005      	add	sp, #20
   14a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return net_buf_simple_add(&buf->b, len);
   14a16:	2104      	movs	r1, #4
   14a18:	300c      	adds	r0, #12
   14a1a:	f004 fd2b 	bl	19474 <net_buf_simple_add>
	hdr->code = code;
   14a1e:	7005      	strb	r5, [r0, #0]
	hdr->ident = ident;
   14a20:	7047      	strb	r7, [r0, #1]
	hdr->len = sys_cpu_to_le16(len);
   14a22:	8046      	strh	r6, [r0, #2]
	return buf;
   14a24:	e7f4      	b.n	14a10 <l2cap_create_le_sig_pdu.constprop.0+0x30>
   14a26:	bf00      	nop
   14a28:	0002e4d9 	.word	0x0002e4d9
   14a2c:	0002a5d0 	.word	0x0002a5d0

00014a30 <l2cap_accept>:
	(void)k_work_cancel_delayable(&le_chan->rtx_work);
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}

static int l2cap_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   14a30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_l2cap_pool); i++) {
		struct bt_l2cap *l2cap = &bt_l2cap_pool[i];

		if (l2cap->chan.chan.conn) {
   14a32:	4c0b      	ldr	r4, [pc, #44]	; (14a60 <l2cap_accept+0x30>)
   14a34:	2300      	movs	r3, #0
   14a36:	6822      	ldr	r2, [r4, #0]
   14a38:	b92a      	cbnz	r2, 14a46 <l2cap_accept+0x16>
		}

		l2cap->chan.chan.ops = &ops;
		*chan = &l2cap->chan.chan;

		return 0;
   14a3a:	4610      	mov	r0, r2
		l2cap->chan.chan.ops = &ops;
   14a3c:	4b09      	ldr	r3, [pc, #36]	; (14a64 <l2cap_accept+0x34>)
   14a3e:	6063      	str	r3, [r4, #4]
		*chan = &l2cap->chan.chan;
   14a40:	600c      	str	r4, [r1, #0]
	}

	LOG_ERR("No available L2CAP context for conn %p", conn);

	return -ENOMEM;
}
   14a42:	b004      	add	sp, #16
   14a44:	bd10      	pop	{r4, pc}
	LOG_ERR("No available L2CAP context for conn %p", conn);
   14a46:	4a08      	ldr	r2, [pc, #32]	; (14a68 <l2cap_accept+0x38>)
   14a48:	9003      	str	r0, [sp, #12]
   14a4a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   14a4e:	4618      	mov	r0, r3
   14a50:	2201      	movs	r2, #1
   14a52:	4906      	ldr	r1, [pc, #24]	; (14a6c <l2cap_accept+0x3c>)
   14a54:	9300      	str	r3, [sp, #0]
   14a56:	f011 fe01 	bl	2665c <z_log_msg_runtime_create.constprop.0>
   14a5a:	f06f 000b 	mvn.w	r0, #11
   14a5e:	e7f0      	b.n	14a42 <l2cap_accept+0x12>
   14a60:	20020fec 	.word	0x20020fec
   14a64:	0002af10 	.word	0x0002af10
   14a68:	0002e501 	.word	0x0002e501
   14a6c:	0002a5d0 	.word	0x0002a5d0

00014a70 <bt_l2cap_connected>:
{
   14a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   14a72:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   14a74:	2600      	movs	r6, #0
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   14a76:	4d27      	ldr	r5, [pc, #156]	; (14b14 <bt_l2cap_connected+0xa4>)
   14a78:	4f27      	ldr	r7, [pc, #156]	; (14b18 <bt_l2cap_connected+0xa8>)
   14a7a:	42bd      	cmp	r5, r7
   14a7c:	d946      	bls.n	14b0c <bt_l2cap_connected+0x9c>
   14a7e:	4927      	ldr	r1, [pc, #156]	; (14b1c <bt_l2cap_connected+0xac>)
   14a80:	f240 1381 	movw	r3, #385	; 0x181
   14a84:	4a26      	ldr	r2, [pc, #152]	; (14b20 <bt_l2cap_connected+0xb0>)
   14a86:	4827      	ldr	r0, [pc, #156]	; (14b24 <bt_l2cap_connected+0xb4>)
   14a88:	f010 f895 	bl	24bb6 <assert_print>
   14a8c:	4826      	ldr	r0, [pc, #152]	; (14b28 <bt_l2cap_connected+0xb8>)
   14a8e:	f010 f892 	bl	24bb6 <assert_print>
   14a92:	f240 1181 	movw	r1, #385	; 0x181
   14a96:	4822      	ldr	r0, [pc, #136]	; (14b20 <bt_l2cap_connected+0xb0>)
   14a98:	f010 f886 	bl	24ba8 <assert_post_action>
		if (fchan->accept(conn, &chan) < 0) {
   14a9c:	4620      	mov	r0, r4
   14a9e:	686b      	ldr	r3, [r5, #4]
   14aa0:	a901      	add	r1, sp, #4
   14aa2:	4798      	blx	r3
   14aa4:	2800      	cmp	r0, #0
   14aa6:	db2c      	blt.n	14b02 <bt_l2cap_connected+0x92>
		le_chan = BT_L2CAP_LE_CHAN(chan);
   14aa8:	9b01      	ldr	r3, [sp, #4]
		le_chan->rx.cid = fchan->cid;
   14aaa:	882a      	ldrh	r2, [r5, #0]
   14aac:	829a      	strh	r2, [r3, #20]
		le_chan->tx.cid = fchan->cid;
   14aae:	849a      	strh	r2, [r3, #36]	; 0x24
		if (!l2cap_chan_add(conn, chan, fchan->destroy)) {
   14ab0:	68a8      	ldr	r0, [r5, #8]
   14ab2:	f103 0210 	add.w	r2, r3, #16
   14ab6:	e8d2 1fef 	ldaex	r1, [r2]
   14aba:	e8c2 6fec 	stlex	ip, r6, [r2]
   14abe:	f1bc 0f00 	cmp.w	ip, #0
   14ac2:	d1f8      	bne.n	14ab6 <bt_l2cap_connected+0x46>
	parent->next = child;
   14ac4:	609e      	str	r6, [r3, #8]
	return list->tail;
   14ac6:	6da1      	ldr	r1, [r4, #88]	; 0x58
	sys_slist_append(&conn->channels, &chan->node);
   14ac8:	f103 0208 	add.w	r2, r3, #8
Z_GENLIST_APPEND(slist, snode)
   14acc:	b9d9      	cbnz	r1, 14b06 <bt_l2cap_connected+0x96>
	list->head = node;
   14ace:	e9c4 2215 	strd	r2, r2, [r4, #84]	; 0x54
	chan->conn = conn;
   14ad2:	601c      	str	r4, [r3, #0]
	chan->destroy = destroy;
   14ad4:	60d8      	str	r0, [r3, #12]
		if (chan->ops->connected) {
   14ad6:	9801      	ldr	r0, [sp, #4]
   14ad8:	6843      	ldr	r3, [r0, #4]
   14ada:	681b      	ldr	r3, [r3, #0]
   14adc:	b103      	cbz	r3, 14ae0 <bt_l2cap_connected+0x70>
			chan->ops->connected(chan);
   14ade:	4798      	blx	r3
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   14ae0:	9b01      	ldr	r3, [sp, #4]
   14ae2:	3310      	adds	r3, #16
   14ae4:	e8d3 1fef 	ldaex	r1, [r3]
   14ae8:	f041 0101 	orr.w	r1, r1, #1
   14aec:	e8c3 1fe2 	stlex	r2, r1, [r3]
   14af0:	2a00      	cmp	r2, #0
   14af2:	d1f7      	bne.n	14ae4 <bt_l2cap_connected+0x74>
		if (chan->ops->status) {
   14af4:	9801      	ldr	r0, [sp, #4]
   14af6:	6843      	ldr	r3, [r0, #4]
   14af8:	69db      	ldr	r3, [r3, #28]
   14afa:	b113      	cbz	r3, 14b02 <bt_l2cap_connected+0x92>
			chan->ops->status(chan, chan->status);
   14afc:	f100 0110 	add.w	r1, r0, #16
   14b00:	4798      	blx	r3
	STRUCT_SECTION_FOREACH(bt_l2cap_fixed_chan, fchan) {
   14b02:	350c      	adds	r5, #12
   14b04:	e7b9      	b.n	14a7a <bt_l2cap_connected+0xa>
	parent->next = child;
   14b06:	600a      	str	r2, [r1, #0]
	list->tail = node;
   14b08:	65a2      	str	r2, [r4, #88]	; 0x58
}
   14b0a:	e7e2      	b.n	14ad2 <bt_l2cap_connected+0x62>
   14b0c:	d3c6      	bcc.n	14a9c <bt_l2cap_connected+0x2c>
}
   14b0e:	b003      	add	sp, #12
   14b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14b12:	bf00      	nop
   14b14:	0002a4f0 	.word	0x0002a4f0
   14b18:	0002a514 	.word	0x0002a514
   14b1c:	0002e559 	.word	0x0002e559
   14b20:	0002e528 	.word	0x0002e528
   14b24:	0002b549 	.word	0x0002b549
   14b28:	0002c5d5 	.word	0x0002c5d5

00014b2c <l2cap_recv>:
{
   14b2c:	b570      	push	{r4, r5, r6, lr}
	if (buf->len < sizeof(*hdr)) {
   14b2e:	8a0b      	ldrh	r3, [r1, #16]
{
   14b30:	4606      	mov	r6, r0
	if (buf->len < sizeof(*hdr)) {
   14b32:	2b03      	cmp	r3, #3
{
   14b34:	460c      	mov	r4, r1
   14b36:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   14b38:	d803      	bhi.n	14b42 <l2cap_recv+0x16>
		LOG_ERR("Too small L2CAP signaling PDU");
   14b3a:	4b2d      	ldr	r3, [pc, #180]	; (14bf0 <l2cap_recv+0xc4>)
		LOG_ERR("Too small LE conn param rsp");
   14b3c:	9302      	str	r3, [sp, #8]
   14b3e:	2300      	movs	r3, #0
   14b40:	e01c      	b.n	14b7c <l2cap_recv+0x50>
	return net_buf_simple_pull_mem(&buf->b, len);
   14b42:	2104      	movs	r1, #4
   14b44:	f104 000c 	add.w	r0, r4, #12
   14b48:	f004 fc76 	bl	19438 <net_buf_simple_pull_mem>
	if (buf->len != len) {
   14b4c:	8a23      	ldrh	r3, [r4, #16]
	len = sys_le16_to_cpu(hdr->len);
   14b4e:	8842      	ldrh	r2, [r0, #2]
   14b50:	4605      	mov	r5, r0
	if (buf->len != len) {
   14b52:	429a      	cmp	r2, r3
   14b54:	d00e      	beq.n	14b74 <l2cap_recv+0x48>
		LOG_ERR("L2CAP length mismatch (%u != %u)", buf->len, len);
   14b56:	e9cd 3203 	strd	r3, r2, [sp, #12]
   14b5a:	4b26      	ldr	r3, [pc, #152]	; (14bf4 <l2cap_recv+0xc8>)
   14b5c:	2201      	movs	r2, #1
   14b5e:	9302      	str	r3, [sp, #8]
   14b60:	2300      	movs	r3, #0
   14b62:	4925      	ldr	r1, [pc, #148]	; (14bf8 <l2cap_recv+0xcc>)
   14b64:	4618      	mov	r0, r3
   14b66:	e9cd 3300 	strd	r3, r3, [sp]
   14b6a:	f011 fd77 	bl	2665c <z_log_msg_runtime_create.constprop.0>
}
   14b6e:	2000      	movs	r0, #0
   14b70:	b006      	add	sp, #24
   14b72:	bd70      	pop	{r4, r5, r6, pc}
	if (!hdr->ident) {
   14b74:	7843      	ldrb	r3, [r0, #1]
   14b76:	b94b      	cbnz	r3, 14b8c <l2cap_recv+0x60>
		LOG_ERR("Invalid ident value in L2CAP PDU");
   14b78:	4a20      	ldr	r2, [pc, #128]	; (14bfc <l2cap_recv+0xd0>)
   14b7a:	9202      	str	r2, [sp, #8]
   14b7c:	2201      	movs	r2, #1
   14b7e:	4618      	mov	r0, r3
   14b80:	e9cd 3300 	strd	r3, r3, [sp]
   14b84:	491c      	ldr	r1, [pc, #112]	; (14bf8 <l2cap_recv+0xcc>)
   14b86:	f011 fd69 	bl	2665c <z_log_msg_runtime_create.constprop.0>
		return 0;
   14b8a:	e7f0      	b.n	14b6e <l2cap_recv+0x42>
	switch (hdr->code) {
   14b8c:	7803      	ldrb	r3, [r0, #0]
   14b8e:	2b01      	cmp	r3, #1
   14b90:	d0ed      	beq.n	14b6e <l2cap_recv+0x42>
   14b92:	2b13      	cmp	r3, #19
   14b94:	d103      	bne.n	14b9e <l2cap_recv+0x72>
	if (buf->len < sizeof(*rsp)) {
   14b96:	2a01      	cmp	r2, #1
   14b98:	d8e9      	bhi.n	14b6e <l2cap_recv+0x42>
		LOG_ERR("Too small LE conn param rsp");
   14b9a:	4b19      	ldr	r3, [pc, #100]	; (14c00 <l2cap_recv+0xd4>)
   14b9c:	e7ce      	b.n	14b3c <l2cap_recv+0x10>
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   14b9e:	2400      	movs	r4, #0
	switch (hdr->code) {
   14ba0:	9303      	str	r3, [sp, #12]
		LOG_WRN("Rejecting unknown L2CAP PDU code 0x%02x", hdr->code);
   14ba2:	4b18      	ldr	r3, [pc, #96]	; (14c04 <l2cap_recv+0xd8>)
   14ba4:	2202      	movs	r2, #2
   14ba6:	4620      	mov	r0, r4
   14ba8:	4913      	ldr	r1, [pc, #76]	; (14bf8 <l2cap_recv+0xcc>)
   14baa:	9302      	str	r3, [sp, #8]
   14bac:	e9cd 4400 	strd	r4, r4, [sp]
   14bb0:	4623      	mov	r3, r4
   14bb2:	f011 fd53 	bl	2665c <z_log_msg_runtime_create.constprop.0>
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14bb6:	7869      	ldrb	r1, [r5, #1]
   14bb8:	2202      	movs	r2, #2
   14bba:	2001      	movs	r0, #1
		l2cap_send_reject(chan->conn, hdr->ident,
   14bbc:	6836      	ldr	r6, [r6, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CMD_REJECT, ident,
   14bbe:	f7ff ff0f 	bl	149e0 <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14bc2:	4605      	mov	r5, r0
   14bc4:	2800      	cmp	r0, #0
   14bc6:	d0d2      	beq.n	14b6e <l2cap_recv+0x42>
	return net_buf_simple_add(&buf->b, len);
   14bc8:	2102      	movs	r1, #2
   14bca:	300c      	adds	r0, #12
   14bcc:	f004 fc52 	bl	19474 <net_buf_simple_add>
		     bt_conn_tx_cb_t cb, void *user_data);

static inline int bt_l2cap_send(struct bt_conn *conn, uint16_t cid,
				struct net_buf *buf)
{
	return bt_l2cap_send_cb(conn, cid, buf, NULL, NULL);
   14bd0:	4623      	mov	r3, r4
	rej->reason = sys_cpu_to_le16(reason);
   14bd2:	7004      	strb	r4, [r0, #0]
   14bd4:	7044      	strb	r4, [r0, #1]
   14bd6:	462a      	mov	r2, r5
   14bd8:	2105      	movs	r1, #5
   14bda:	4630      	mov	r0, r6
   14bdc:	9400      	str	r4, [sp, #0]
   14bde:	f011 fd9a 	bl	26716 <bt_l2cap_send_cb>
	if (bt_l2cap_send(conn, cid, buf)) {
   14be2:	2800      	cmp	r0, #0
   14be4:	d0c3      	beq.n	14b6e <l2cap_recv+0x42>
		net_buf_unref(buf);
   14be6:	4628      	mov	r0, r5
   14be8:	f004 fb22 	bl	19230 <net_buf_unref>
   14bec:	e7bf      	b.n	14b6e <l2cap_recv+0x42>
   14bee:	bf00      	nop
   14bf0:	0002e580 	.word	0x0002e580
   14bf4:	0002e59e 	.word	0x0002e59e
   14bf8:	0002a5d0 	.word	0x0002a5d0
   14bfc:	0002e5bf 	.word	0x0002e5bf
   14c00:	0002e5e0 	.word	0x0002e5e0
   14c04:	0002e5fc 	.word	0x0002e5fc

00014c08 <bt_l2cap_recv>:
{
   14c08:	b530      	push	{r4, r5, lr}
	if (buf->len < sizeof(*hdr)) {
   14c0a:	8a0b      	ldrh	r3, [r1, #16]
{
   14c0c:	4605      	mov	r5, r0
	if (buf->len < sizeof(*hdr)) {
   14c0e:	2b03      	cmp	r3, #3
{
   14c10:	460c      	mov	r4, r1
   14c12:	b085      	sub	sp, #20
	if (buf->len < sizeof(*hdr)) {
   14c14:	d80f      	bhi.n	14c36 <bt_l2cap_recv+0x2e>
		LOG_ERR("Too small L2CAP PDU received");
   14c16:	4b15      	ldr	r3, [pc, #84]	; (14c6c <bt_l2cap_recv+0x64>)
   14c18:	2201      	movs	r2, #1
   14c1a:	9302      	str	r3, [sp, #8]
   14c1c:	2300      	movs	r3, #0
   14c1e:	4914      	ldr	r1, [pc, #80]	; (14c70 <bt_l2cap_recv+0x68>)
   14c20:	4618      	mov	r0, r3
   14c22:	e9cd 3300 	strd	r3, r3, [sp]
   14c26:	f011 fd19 	bl	2665c <z_log_msg_runtime_create.constprop.0>
	net_buf_unref(buf);
   14c2a:	4620      	mov	r0, r4
}
   14c2c:	b005      	add	sp, #20
   14c2e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	net_buf_unref(buf);
   14c32:	f004 bafd 	b.w	19230 <net_buf_unref>
	return net_buf_simple_pull_mem(&buf->b, len);
   14c36:	2104      	movs	r1, #4
   14c38:	f104 000c 	add.w	r0, r4, #12
   14c3c:	f004 fbfc 	bl	19438 <net_buf_simple_pull_mem>
	cid = sys_le16_to_cpu(hdr->cid);
   14c40:	8841      	ldrh	r1, [r0, #2]
	chan = bt_l2cap_le_lookup_rx_cid(conn, cid);
   14c42:	4628      	mov	r0, r5
   14c44:	f011 fd89 	bl	2675a <bt_l2cap_le_lookup_rx_cid>
   14c48:	4603      	mov	r3, r0
	if (!chan) {
   14c4a:	b948      	cbnz	r0, 14c60 <bt_l2cap_recv+0x58>
		LOG_WRN("Ignoring data for unknown channel ID 0x%04x", cid);
   14c4c:	4a09      	ldr	r2, [pc, #36]	; (14c74 <bt_l2cap_recv+0x6c>)
   14c4e:	9103      	str	r1, [sp, #12]
   14c50:	e9cd 0201 	strd	r0, r2, [sp, #4]
   14c54:	4906      	ldr	r1, [pc, #24]	; (14c70 <bt_l2cap_recv+0x68>)
   14c56:	2202      	movs	r2, #2
   14c58:	9000      	str	r0, [sp, #0]
   14c5a:	f011 fcff 	bl	2665c <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   14c5e:	e7e4      	b.n	14c2a <bt_l2cap_recv+0x22>
	chan->ops->recv(chan, buf);
   14c60:	6843      	ldr	r3, [r0, #4]
   14c62:	4621      	mov	r1, r4
   14c64:	695b      	ldr	r3, [r3, #20]
   14c66:	4798      	blx	r3
   14c68:	e7df      	b.n	14c2a <bt_l2cap_recv+0x22>
   14c6a:	bf00      	nop
   14c6c:	0002e624 	.word	0x0002e624
   14c70:	0002a5d0 	.word	0x0002a5d0
   14c74:	0002e641 	.word	0x0002e641

00014c78 <bt_l2cap_update_conn_param>:
{
   14c78:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ident++;
   14c7a:	4b17      	ldr	r3, [pc, #92]	; (14cd8 <bt_l2cap_update_conn_param+0x60>)
{
   14c7c:	460e      	mov	r6, r1
	ident++;
   14c7e:	7819      	ldrb	r1, [r3, #0]
{
   14c80:	4605      	mov	r5, r0
	ident++;
   14c82:	3101      	adds	r1, #1
   14c84:	b2c9      	uxtb	r1, r1
   14c86:	2901      	cmp	r1, #1
   14c88:	bf38      	it	cc
   14c8a:	2101      	movcc	r1, #1
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14c8c:	2208      	movs	r2, #8
   14c8e:	2012      	movs	r0, #18
	ident++;
   14c90:	7019      	strb	r1, [r3, #0]
	buf = l2cap_create_le_sig_pdu(NULL, BT_L2CAP_CONN_PARAM_REQ,
   14c92:	f7ff fea5 	bl	149e0 <l2cap_create_le_sig_pdu.constprop.0>
	if (!buf) {
   14c96:	4604      	mov	r4, r0
   14c98:	b1d0      	cbz	r0, 14cd0 <bt_l2cap_update_conn_param+0x58>
	return net_buf_simple_add(&buf->b, len);
   14c9a:	2108      	movs	r1, #8
   14c9c:	300c      	adds	r0, #12
   14c9e:	f004 fbe9 	bl	19474 <net_buf_simple_add>
	req->min_interval = sys_cpu_to_le16(param->interval_min);
   14ca2:	8833      	ldrh	r3, [r6, #0]
   14ca4:	4622      	mov	r2, r4
   14ca6:	8003      	strh	r3, [r0, #0]
	req->max_interval = sys_cpu_to_le16(param->interval_max);
   14ca8:	8873      	ldrh	r3, [r6, #2]
   14caa:	2105      	movs	r1, #5
   14cac:	8043      	strh	r3, [r0, #2]
	req->latency = sys_cpu_to_le16(param->latency);
   14cae:	88b3      	ldrh	r3, [r6, #4]
   14cb0:	8083      	strh	r3, [r0, #4]
	req->timeout = sys_cpu_to_le16(param->timeout);
   14cb2:	88f3      	ldrh	r3, [r6, #6]
   14cb4:	80c3      	strh	r3, [r0, #6]
   14cb6:	2300      	movs	r3, #0
   14cb8:	4628      	mov	r0, r5
   14cba:	9300      	str	r3, [sp, #0]
   14cbc:	f011 fd2b 	bl	26716 <bt_l2cap_send_cb>
	if (err) {
   14cc0:	4605      	mov	r5, r0
   14cc2:	b110      	cbz	r0, 14cca <bt_l2cap_update_conn_param+0x52>
		net_buf_unref(buf);
   14cc4:	4620      	mov	r0, r4
   14cc6:	f004 fab3 	bl	19230 <net_buf_unref>
}
   14cca:	4628      	mov	r0, r5
   14ccc:	b002      	add	sp, #8
   14cce:	bd70      	pop	{r4, r5, r6, pc}
		return -ENOMEM;
   14cd0:	f06f 050b 	mvn.w	r5, #11
   14cd4:	e7f9      	b.n	14cca <bt_l2cap_update_conn_param+0x52>
   14cd6:	bf00      	nop
   14cd8:	20021dbe 	.word	0x20021dbe

00014cdc <att_op_get_type>:
#endif /* CONFIG_BT_GATT_CLIENT */
};

static att_type_t att_op_get_type(uint8_t op)
{
	switch (op) {
   14cdc:	2823      	cmp	r0, #35	; 0x23
   14cde:	d81f      	bhi.n	14d20 <att_op_get_type+0x44>
   14ce0:	281a      	cmp	r0, #26
   14ce2:	d804      	bhi.n	14cee <att_op_get_type+0x12>
   14ce4:	1e43      	subs	r3, r0, #1
   14ce6:	2b18      	cmp	r3, #24
   14ce8:	d90e      	bls.n	14d08 <att_op_get_type+0x2c>

	if (op & ATT_CMD_MASK) {
		return ATT_COMMAND;
	}

	return ATT_UNKNOWN;
   14cea:	2006      	movs	r0, #6
   14cec:	4770      	bx	lr
	switch (op) {
   14cee:	f1a0 031b 	sub.w	r3, r0, #27
   14cf2:	2b08      	cmp	r3, #8
   14cf4:	d81e      	bhi.n	14d34 <att_op_get_type+0x58>
   14cf6:	e8df f003 	tbb	[pc, r3]
   14cfa:	1d05      	.short	0x1d05
   14cfc:	191d231b 	.word	0x191d231b
   14d00:	1d25      	.short	0x1d25
   14d02:	05          	.byte	0x05
   14d03:	00          	.byte	0x00
		return ATT_NOTIFICATION;
   14d04:	2003      	movs	r0, #3
   14d06:	4770      	bx	lr
   14d08:	2301      	movs	r3, #1
	switch (op) {
   14d0a:	4a0f      	ldr	r2, [pc, #60]	; (14d48 <att_op_get_type+0x6c>)
   14d0c:	4083      	lsls	r3, r0
   14d0e:	401a      	ands	r2, r3
   14d10:	b9c2      	cbnz	r2, 14d44 <att_op_get_type+0x68>
   14d12:	4a0e      	ldr	r2, [pc, #56]	; (14d4c <att_op_get_type+0x70>)
   14d14:	401a      	ands	r2, r3
	return ATT_UNKNOWN;
   14d16:	2a00      	cmp	r2, #0
   14d18:	bf14      	ite	ne
   14d1a:	2001      	movne	r0, #1
   14d1c:	2006      	moveq	r0, #6
   14d1e:	4770      	bx	lr
	switch (op) {
   14d20:	f000 037f 	and.w	r3, r0, #127	; 0x7f
   14d24:	2b52      	cmp	r3, #82	; 0x52
   14d26:	d105      	bne.n	14d34 <att_op_get_type+0x58>
		return ATT_COMMAND;
   14d28:	2000      	movs	r0, #0
}
   14d2a:	4770      	bx	lr
		return ATT_REQUEST;
   14d2c:	2001      	movs	r0, #1
   14d2e:	4770      	bx	lr
		return ATT_INDICATION;
   14d30:	2005      	movs	r0, #5
   14d32:	4770      	bx	lr
		return ATT_COMMAND;
   14d34:	f010 0f40 	tst.w	r0, #64	; 0x40
   14d38:	bf0c      	ite	eq
   14d3a:	2006      	moveq	r0, #6
   14d3c:	2000      	movne	r0, #0
   14d3e:	4770      	bx	lr
	switch (op) {
   14d40:	2004      	movs	r0, #4
   14d42:	4770      	bx	lr
		return ATT_RESPONSE;
   14d44:	2002      	movs	r0, #2
   14d46:	4770      	bx	lr
   14d48:	028aaaaa 	.word	0x028aaaaa
   14d4c:	01455554 	.word	0x01455554

00014d50 <bt_att_released>:
	/* Prepend back to the list as it could not be sent */
	sys_slist_prepend(&chan->att->reqs, node);
}

static void bt_att_released(struct bt_l2cap_chan *ch)
{
   14d50:	b507      	push	{r0, r1, r2, lr}
	struct bt_att_chan *chan = ATT_CHAN(ch);
   14d52:	3804      	subs	r0, #4
   14d54:	9001      	str	r0, [sp, #4]

	LOG_DBG("chan %p", chan);

	k_mem_slab_free(&chan_slab, (void **)&chan);
   14d56:	a901      	add	r1, sp, #4
   14d58:	4802      	ldr	r0, [pc, #8]	; (14d64 <bt_att_released+0x14>)
   14d5a:	f00a fb8f 	bl	1f47c <k_mem_slab_free>
}
   14d5e:	b003      	add	sp, #12
   14d60:	f85d fb04 	ldr.w	pc, [sp], #4
   14d64:	20008a28 	.word	0x20008a28

00014d68 <tx_meta_data_free>:
{
   14d68:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(data);
   14d6a:	4604      	mov	r4, r0
   14d6c:	b948      	cbnz	r0, 14d82 <tx_meta_data_free+0x1a>
   14d6e:	490a      	ldr	r1, [pc, #40]	; (14d98 <tx_meta_data_free+0x30>)
   14d70:	480a      	ldr	r0, [pc, #40]	; (14d9c <tx_meta_data_free+0x34>)
   14d72:	23a6      	movs	r3, #166	; 0xa6
   14d74:	4a0a      	ldr	r2, [pc, #40]	; (14da0 <tx_meta_data_free+0x38>)
   14d76:	f00f ff1e 	bl	24bb6 <assert_print>
   14d7a:	21a6      	movs	r1, #166	; 0xa6
   14d7c:	4808      	ldr	r0, [pc, #32]	; (14da0 <tx_meta_data_free+0x38>)
   14d7e:	f00f ff13 	bl	24ba8 <assert_post_action>
__ssp_bos_icheck3(memset, void *, int)
   14d82:	2100      	movs	r1, #0
   14d84:	2214      	movs	r2, #20
   14d86:	f014 fcb6 	bl	296f6 <memset>
	k_fifo_put(&free_att_tx_meta_data, data);
   14d8a:	4621      	mov	r1, r4
}
   14d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_fifo_put(&free_att_tx_meta_data, data);
   14d90:	4804      	ldr	r0, [pc, #16]	; (14da4 <tx_meta_data_free+0x3c>)
   14d92:	f014 baad 	b.w	292f0 <k_queue_append>
   14d96:	bf00      	nop
   14d98:	0002e1ce 	.word	0x0002e1ce
   14d9c:	0002b549 	.word	0x0002b549
   14da0:	0002e676 	.word	0x0002e676
   14da4:	20008bb0 	.word	0x20008bb0

00014da8 <find_type_cb>:
{
   14da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14dac:	f642 0301 	movw	r3, #10241	; 0x2801
   14db0:	2500      	movs	r5, #0
{
   14db2:	b093      	sub	sp, #76	; 0x4c
	struct bt_att_chan *chan = data->chan;
   14db4:	f8d2 9000 	ldr.w	r9, [r2]
{
   14db8:	4607      	mov	r7, r0
   14dba:	460e      	mov	r6, r1
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14dbc:	6800      	ldr	r0, [r0, #0]
   14dbe:	a90d      	add	r1, sp, #52	; 0x34
	struct bt_conn *conn = chan->chan.chan.conn;
   14dc0:	f8d9 8004 	ldr.w	r8, [r9, #4]
{
   14dc4:	4614      	mov	r4, r2
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   14dc6:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14dca:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14dce:	f010 ffd2 	bl	25d76 <bt_uuid_cmp>
   14dd2:	2800      	cmp	r0, #0
   14dd4:	d067      	beq.n	14ea6 <find_type_cb+0xfe>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY)) {
   14dd6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   14dda:	6838      	ldr	r0, [r7, #0]
   14ddc:	a90d      	add	r1, sp, #52	; 0x34
   14dde:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
   14de2:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
   14de6:	f010 ffc6 	bl	25d76 <bt_uuid_cmp>
   14dea:	b138      	cbz	r0, 14dfc <find_type_cb+0x54>
		if (data->group &&
   14dec:	68a3      	ldr	r3, [r4, #8]
   14dee:	b11b      	cbz	r3, 14df8 <find_type_cb+0x50>
   14df0:	885a      	ldrh	r2, [r3, #2]
   14df2:	42b2      	cmp	r2, r6
   14df4:	d200      	bcs.n	14df8 <find_type_cb+0x50>
	data->group->end_handle = sys_cpu_to_le16(handle);
   14df6:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   14df8:	2001      	movs	r0, #1
   14dfa:	e009      	b.n	14e10 <find_type_cb+0x68>
	if (chan->chan.tx.mtu - net_buf_frags_len(data->buf) <
   14dfc:	6861      	ldr	r1, [r4, #4]
   14dfe:	4608      	mov	r0, r1
   14e00:	f011 fcbf 	bl	26782 <net_buf_frags_len>
   14e04:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14e08:	1a1b      	subs	r3, r3, r0
   14e0a:	2b03      	cmp	r3, #3
   14e0c:	d803      	bhi.n	14e16 <find_type_cb+0x6e>
		return BT_GATT_ITER_STOP;
   14e0e:	2000      	movs	r0, #0
}
   14e10:	b013      	add	sp, #76	; 0x4c
   14e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	frag = net_buf_frag_last(data->buf);
   14e16:	4608      	mov	r0, r1
   14e18:	f004 fa66 	bl	192e8 <net_buf_frag_last>
   14e1c:	4605      	mov	r5, r0
	len = MIN(chan->chan.tx.mtu - net_buf_frags_len(data->buf),
   14e1e:	6860      	ldr	r0, [r4, #4]
   14e20:	f011 fcaf 	bl	26782 <net_buf_frags_len>
   14e24:	f8b9 a02a 	ldrh.w	sl, [r9, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   14e28:	f105 0b0c 	add.w	fp, r5, #12
   14e2c:	ebaa 0a00 	sub.w	sl, sl, r0
   14e30:	4658      	mov	r0, fp
   14e32:	f012 fea6 	bl	27b82 <net_buf_simple_tailroom>
   14e36:	4582      	cmp	sl, r0
   14e38:	d238      	bcs.n	14eac <find_type_cb+0x104>
   14e3a:	6860      	ldr	r0, [r4, #4]
   14e3c:	f011 fca1 	bl	26782 <net_buf_frags_len>
   14e40:	f8b9 302a 	ldrh.w	r3, [r9, #42]	; 0x2a
   14e44:	1a18      	subs	r0, r3, r0
	if (!len) {
   14e46:	b970      	cbnz	r0, 14e66 <find_type_cb+0xbe>
		frag = net_buf_alloc(net_buf_pool_get(data->buf->pool_id),
   14e48:	6863      	ldr	r3, [r4, #4]
   14e4a:	7a98      	ldrb	r0, [r3, #10]
   14e4c:	f003 ffb6 	bl	18dbc <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   14e50:	2200      	movs	r2, #0
   14e52:	2300      	movs	r3, #0
   14e54:	f012 fe7b 	bl	27b4e <net_buf_alloc_fixed>
		if (!frag) {
   14e58:	4605      	mov	r5, r0
   14e5a:	2800      	cmp	r0, #0
   14e5c:	d0d7      	beq.n	14e0e <find_type_cb+0x66>
		net_buf_frag_add(data->buf, frag);
   14e5e:	4601      	mov	r1, r0
   14e60:	6860      	ldr	r0, [r4, #4]
   14e62:	f004 fa87 	bl	19374 <net_buf_frag_add>
	read = attr->read(conn, attr, uuid, sizeof(uuid), 0);
   14e66:	2300      	movs	r3, #0
   14e68:	9300      	str	r3, [sp, #0]
   14e6a:	2310      	movs	r3, #16
   14e6c:	4639      	mov	r1, r7
   14e6e:	f8d7 9004 	ldr.w	r9, [r7, #4]
   14e72:	4640      	mov	r0, r8
   14e74:	eb0d 0203 	add.w	r2, sp, r3
   14e78:	47c8      	blx	r9
	if (read < 0) {
   14e7a:	1e07      	subs	r7, r0, #0
   14e7c:	db13      	blt.n	14ea6 <find_type_cb+0xfe>
	if (read != data->value_len) {
   14e7e:	7c22      	ldrb	r2, [r4, #16]
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14e80:	68e0      	ldr	r0, [r4, #12]
	if (read != data->value_len) {
   14e82:	42ba      	cmp	r2, r7
   14e84:	d031      	beq.n	14eea <find_type_cb+0x142>
		if (!bt_uuid_create(&recvd_uuid.uuid, data->value, data->value_len)) {
   14e86:	4601      	mov	r1, r0
   14e88:	a80d      	add	r0, sp, #52	; 0x34
   14e8a:	f010 ffa2 	bl	25dd2 <bt_uuid_create>
   14e8e:	4603      	mov	r3, r0
   14e90:	b980      	cbnz	r0, 14eb4 <find_type_cb+0x10c>
			LOG_WRN("Unable to create UUID: size %u", data->value_len);
   14e92:	7c22      	ldrb	r2, [r4, #16]
   14e94:	9203      	str	r2, [sp, #12]
   14e96:	4a17      	ldr	r2, [pc, #92]	; (14ef4 <find_type_cb+0x14c>)
			LOG_WRN("Unable to create UUID: size %d", read);
   14e98:	e9cd 3201 	strd	r3, r2, [sp, #4]
   14e9c:	4916      	ldr	r1, [pc, #88]	; (14ef8 <find_type_cb+0x150>)
   14e9e:	2202      	movs	r2, #2
   14ea0:	9300      	str	r3, [sp, #0]
   14ea2:	f011 fd5d 	bl	26960 <z_log_msg_runtime_create.constprop.0>
	data->group = NULL;
   14ea6:	2300      	movs	r3, #0
   14ea8:	60a3      	str	r3, [r4, #8]
	return BT_GATT_ITER_CONTINUE;
   14eaa:	e7a5      	b.n	14df8 <find_type_cb+0x50>
	return net_buf_simple_tailroom(&buf->b);
   14eac:	4658      	mov	r0, fp
   14eae:	f012 fe68 	bl	27b82 <net_buf_simple_tailroom>
   14eb2:	e7c8      	b.n	14e46 <find_type_cb+0x9e>
		if (!bt_uuid_create(&ref_uuid.uuid, uuid, read)) {
   14eb4:	b2fa      	uxtb	r2, r7
   14eb6:	a904      	add	r1, sp, #16
   14eb8:	a808      	add	r0, sp, #32
   14eba:	f010 ff8a 	bl	25dd2 <bt_uuid_create>
   14ebe:	4603      	mov	r3, r0
   14ec0:	b910      	cbnz	r0, 14ec8 <find_type_cb+0x120>
			LOG_WRN("Unable to create UUID: size %d", read);
   14ec2:	4a0e      	ldr	r2, [pc, #56]	; (14efc <find_type_cb+0x154>)
   14ec4:	9703      	str	r7, [sp, #12]
   14ec6:	e7e7      	b.n	14e98 <find_type_cb+0xf0>
		if (bt_uuid_cmp(&recvd_uuid.uuid, &ref_uuid.uuid)) {
   14ec8:	a908      	add	r1, sp, #32
   14eca:	a80d      	add	r0, sp, #52	; 0x34
   14ecc:	f010 ff53 	bl	25d76 <bt_uuid_cmp>
	} else if (memcmp(data->value, uuid, read)) {
   14ed0:	2800      	cmp	r0, #0
   14ed2:	d1e8      	bne.n	14ea6 <find_type_cb+0xfe>
	data->err = 0x00;
   14ed4:	2300      	movs	r3, #0
	return net_buf_simple_add(&buf->b, len);
   14ed6:	2104      	movs	r1, #4
   14ed8:	7463      	strb	r3, [r4, #17]
   14eda:	f105 000c 	add.w	r0, r5, #12
   14ede:	f004 fac9 	bl	19474 <net_buf_simple_add>
	data->group = net_buf_add(frag, sizeof(*data->group));
   14ee2:	60a0      	str	r0, [r4, #8]
	data->group->start_handle = sys_cpu_to_le16(handle);
   14ee4:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   14ee6:	68a3      	ldr	r3, [r4, #8]
   14ee8:	e785      	b.n	14df6 <find_type_cb+0x4e>
	} else if (memcmp(data->value, uuid, read)) {
   14eea:	a904      	add	r1, sp, #16
   14eec:	f014 fbb9 	bl	29662 <memcmp>
   14ef0:	e7ee      	b.n	14ed0 <find_type_cb+0x128>
   14ef2:	bf00      	nop
   14ef4:	0002e6a5 	.word	0x0002e6a5
   14ef8:	0002a580 	.word	0x0002a580
   14efc:	0002e6c4 	.word	0x0002e6c4

00014f00 <chan_send>:
{
   14f00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   14f04:	4606      	mov	r6, r0
   14f06:	460c      	mov	r4, r1
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   14f08:	f8d1 9018 	ldr.w	r9, [r1, #24]
	hdr = (void *)buf->data;
   14f0c:	68cb      	ldr	r3, [r1, #12]
{
   14f0e:	b085      	sub	sp, #20
	if (!atomic_test_bit(chan->flags, ATT_CONNECTED)) {
   14f10:	2102      	movs	r1, #2
   14f12:	3098      	adds	r0, #152	; 0x98
   14f14:	f011 fc4f 	bl	267b6 <atomic_test_bit>
   14f18:	2800      	cmp	r0, #0
   14f1a:	d053      	beq.n	14fc4 <chan_send+0xc4>
	if (hdr->code == BT_ATT_OP_SIGNED_WRITE_CMD) {
   14f1c:	781b      	ldrb	r3, [r3, #0]
   14f1e:	2bd2      	cmp	r3, #210	; 0xd2
   14f20:	d11a      	bne.n	14f58 <chan_send+0x58>
		err = bt_smp_sign(chan->att->conn, buf);
   14f22:	6833      	ldr	r3, [r6, #0]
   14f24:	4621      	mov	r1, r4
   14f26:	6818      	ldr	r0, [r3, #0]
   14f28:	f012 fcf2 	bl	27910 <bt_smp_sign>
		if (err) {
   14f2c:	4605      	mov	r5, r0
   14f2e:	b198      	cbz	r0, 14f58 <chan_send+0x58>
			LOG_ERR("Error signing data");
   14f30:	4b26      	ldr	r3, [pc, #152]	; (14fcc <chan_send+0xcc>)
   14f32:	2201      	movs	r2, #1
   14f34:	9302      	str	r3, [sp, #8]
   14f36:	2300      	movs	r3, #0
   14f38:	4925      	ldr	r1, [pc, #148]	; (14fd0 <chan_send+0xd0>)
   14f3a:	4618      	mov	r0, r3
   14f3c:	e9cd 3300 	strd	r3, r3, [sp]
   14f40:	f011 fd0e 	bl	26960 <z_log_msg_runtime_create.constprop.0>
			tx_meta_data_free(bt_att_tx_meta_data(buf));
   14f44:	69a0      	ldr	r0, [r4, #24]
   14f46:	f7ff ff0f 	bl	14d68 <tx_meta_data_free>
			net_buf_unref(buf);
   14f4a:	4620      	mov	r0, r4
   14f4c:	f004 f970 	bl	19230 <net_buf_unref>
}
   14f50:	4628      	mov	r0, r5
   14f52:	b005      	add	sp, #20
   14f54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	state->offset = net_buf_simple_headroom(buf);
   14f58:	f104 000c 	add.w	r0, r4, #12
   14f5c:	f012 fe0d 	bl	27b7a <net_buf_simple_headroom>
	state->len = buf->len;
   14f60:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	data->att_chan = chan;
   14f64:	f8c9 6000 	str.w	r6, [r9]
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   14f68:	6833      	ldr	r3, [r6, #0]
	state->offset = net_buf_simple_headroom(buf);
   14f6a:	4607      	mov	r7, r0
   14f6c:	681e      	ldr	r6, [r3, #0]
	const att_type_t op_type = att_op_get_type(buf->data[0]);
   14f6e:	68e3      	ldr	r3, [r4, #12]
   14f70:	7818      	ldrb	r0, [r3, #0]
   14f72:	f7ff feb3 	bl	14cdc <att_op_get_type>
   14f76:	2805      	cmp	r0, #5
   14f78:	4605      	mov	r5, r0
	switch (op_type) {
   14f7a:	d813      	bhi.n	14fa4 <chan_send+0xa4>
	err = bt_l2cap_send_cb(chan->att->conn, BT_L2CAP_CID_ATT,
   14f7c:	4b15      	ldr	r3, [pc, #84]	; (14fd4 <chan_send+0xd4>)
   14f7e:	4622      	mov	r2, r4
   14f80:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
   14f84:	2104      	movs	r1, #4
   14f86:	4630      	mov	r0, r6
   14f88:	f8cd 9000 	str.w	r9, [sp]
   14f8c:	f011 fbc3 	bl	26716 <bt_l2cap_send_cb>
	if (err) {
   14f90:	4605      	mov	r5, r0
   14f92:	2800      	cmp	r0, #0
   14f94:	d0dc      	beq.n	14f50 <chan_send+0x50>
	buf->data = buf->__buf + state->offset;
   14f96:	6963      	ldr	r3, [r4, #20]
	buf->len = state->len;
   14f98:	f8a4 8010 	strh.w	r8, [r4, #16]
	buf->data = buf->__buf + state->offset;
   14f9c:	fa13 f787 	uxtah	r7, r3, r7
   14fa0:	60e7      	str	r7, [r4, #12]
}
   14fa2:	e7d5      	b.n	14f50 <chan_send+0x50>
		__ASSERT(false, "Unknown op type 0x%02X", op_type);
   14fa4:	f240 2357 	movw	r3, #599	; 0x257
   14fa8:	4a0b      	ldr	r2, [pc, #44]	; (14fd8 <chan_send+0xd8>)
   14faa:	490c      	ldr	r1, [pc, #48]	; (14fdc <chan_send+0xdc>)
   14fac:	480c      	ldr	r0, [pc, #48]	; (14fe0 <chan_send+0xe0>)
   14fae:	f00f fe02 	bl	24bb6 <assert_print>
   14fb2:	4629      	mov	r1, r5
   14fb4:	480b      	ldr	r0, [pc, #44]	; (14fe4 <chan_send+0xe4>)
   14fb6:	f00f fdfe 	bl	24bb6 <assert_print>
   14fba:	f240 2157 	movw	r1, #599	; 0x257
   14fbe:	4806      	ldr	r0, [pc, #24]	; (14fd8 <chan_send+0xd8>)
   14fc0:	f00f fdf2 	bl	24ba8 <assert_post_action>
		return -EINVAL;
   14fc4:	f06f 0515 	mvn.w	r5, #21
   14fc8:	e7c2      	b.n	14f50 <chan_send+0x50>
   14fca:	bf00      	nop
   14fcc:	0002e6e3 	.word	0x0002e6e3
   14fd0:	0002a580 	.word	0x0002a580
   14fd4:	0002af38 	.word	0x0002af38
   14fd8:	0002e676 	.word	0x0002e676
   14fdc:	00030d67 	.word	0x00030d67
   14fe0:	0002b549 	.word	0x0002b549
   14fe4:	0002e6f6 	.word	0x0002e6f6

00014fe8 <bt_att_chan_req_send>:
{
   14fe8:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan);
   14fea:	b958      	cbnz	r0, 15004 <bt_att_chan_req_send+0x1c>
   14fec:	4919      	ldr	r1, [pc, #100]	; (15054 <bt_att_chan_req_send+0x6c>)
   14fee:	f44f 7346 	mov.w	r3, #792	; 0x318
   14ff2:	4a19      	ldr	r2, [pc, #100]	; (15058 <bt_att_chan_req_send+0x70>)
   14ff4:	4819      	ldr	r0, [pc, #100]	; (1505c <bt_att_chan_req_send+0x74>)
   14ff6:	f00f fdde 	bl	24bb6 <assert_print>
   14ffa:	f44f 7146 	mov.w	r1, #792	; 0x318
	__ASSERT_NO_MSG(req);
   14ffe:	4816      	ldr	r0, [pc, #88]	; (15058 <bt_att_chan_req_send+0x70>)
   15000:	f00f fdd2 	bl	24ba8 <assert_post_action>
   15004:	b949      	cbnz	r1, 1501a <bt_att_chan_req_send+0x32>
   15006:	4916      	ldr	r1, [pc, #88]	; (15060 <bt_att_chan_req_send+0x78>)
   15008:	f240 3319 	movw	r3, #793	; 0x319
   1500c:	4a12      	ldr	r2, [pc, #72]	; (15058 <bt_att_chan_req_send+0x70>)
   1500e:	4813      	ldr	r0, [pc, #76]	; (1505c <bt_att_chan_req_send+0x74>)
   15010:	f00f fdd1 	bl	24bb6 <assert_print>
   15014:	f240 3119 	movw	r1, #793	; 0x319
   15018:	e7f1      	b.n	14ffe <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(req->func);
   1501a:	684a      	ldr	r2, [r1, #4]
   1501c:	b94a      	cbnz	r2, 15032 <bt_att_chan_req_send+0x4a>
   1501e:	4911      	ldr	r1, [pc, #68]	; (15064 <bt_att_chan_req_send+0x7c>)
   15020:	f240 331a 	movw	r3, #794	; 0x31a
   15024:	4a0c      	ldr	r2, [pc, #48]	; (15058 <bt_att_chan_req_send+0x70>)
   15026:	480d      	ldr	r0, [pc, #52]	; (1505c <bt_att_chan_req_send+0x74>)
   15028:	f00f fdc5 	bl	24bb6 <assert_print>
   1502c:	f240 311a 	movw	r1, #794	; 0x31a
   15030:	e7e5      	b.n	14ffe <bt_att_chan_req_send+0x16>
	__ASSERT_NO_MSG(!chan->req);
   15032:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   15036:	b14b      	cbz	r3, 1504c <bt_att_chan_req_send+0x64>
   15038:	490b      	ldr	r1, [pc, #44]	; (15068 <bt_att_chan_req_send+0x80>)
   1503a:	f240 331b 	movw	r3, #795	; 0x31b
   1503e:	4a06      	ldr	r2, [pc, #24]	; (15058 <bt_att_chan_req_send+0x70>)
   15040:	4806      	ldr	r0, [pc, #24]	; (1505c <bt_att_chan_req_send+0x74>)
   15042:	f00f fdb8 	bl	24bb6 <assert_print>
   15046:	f240 311b 	movw	r1, #795	; 0x31b
   1504a:	e7d8      	b.n	14ffe <bt_att_chan_req_send+0x16>
}
   1504c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return chan_req_send(chan, req);
   15050:	f011 bc95 	b.w	2697e <chan_req_send>
   15054:	0002e70f 	.word	0x0002e70f
   15058:	0002e676 	.word	0x0002e676
   1505c:	0002b549 	.word	0x0002b549
   15060:	0002e725 	.word	0x0002e725
   15064:	0002e714 	.word	0x0002e714
   15068:	0002e71e 	.word	0x0002e71e

0001506c <att_get>:
{
   1506c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   1506e:	7b43      	ldrb	r3, [r0, #13]
   15070:	2b07      	cmp	r3, #7
   15072:	d00d      	beq.n	15090 <att_get+0x24>
		LOG_WRN("Not connected");
   15074:	4b18      	ldr	r3, [pc, #96]	; (150d8 <att_get+0x6c>)
   15076:	2202      	movs	r2, #2
   15078:	9302      	str	r3, [sp, #8]
   1507a:	2300      	movs	r3, #0
   1507c:	4618      	mov	r0, r3
   1507e:	e9cd 3300 	strd	r3, r3, [sp]
   15082:	4916      	ldr	r1, [pc, #88]	; (150dc <att_get+0x70>)
		LOG_ERR("Unable to find ATT channel");
   15084:	f011 fc6c 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   15088:	2000      	movs	r0, #0
}
   1508a:	b005      	add	sp, #20
   1508c:	f85d fb04 	ldr.w	pc, [sp], #4
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   15090:	2104      	movs	r1, #4
   15092:	f011 fb62 	bl	2675a <bt_l2cap_le_lookup_rx_cid>
   15096:	4603      	mov	r3, r0
	if (!chan) {
   15098:	b930      	cbnz	r0, 150a8 <att_get+0x3c>
		LOG_ERR("Unable to find ATT channel");
   1509a:	4a11      	ldr	r2, [pc, #68]	; (150e0 <att_get+0x74>)
   1509c:	490f      	ldr	r1, [pc, #60]	; (150dc <att_get+0x70>)
   1509e:	e9cd 0201 	strd	r0, r2, [sp, #4]
   150a2:	9000      	str	r0, [sp, #0]
   150a4:	2201      	movs	r2, #1
   150a6:	e7ed      	b.n	15084 <att_get+0x18>
	__ASSERT(atomic_test_bit(att_chan->flags, ATT_CONNECTED),
   150a8:	2102      	movs	r1, #2
   150aa:	3094      	adds	r0, #148	; 0x94
   150ac:	f011 fb83 	bl	267b6 <atomic_test_bit>
   150b0:	b970      	cbnz	r0, 150d0 <att_get+0x64>
   150b2:	490c      	ldr	r1, [pc, #48]	; (150e4 <att_get+0x78>)
   150b4:	f640 332a 	movw	r3, #2858	; 0xb2a
   150b8:	4a0b      	ldr	r2, [pc, #44]	; (150e8 <att_get+0x7c>)
   150ba:	480c      	ldr	r0, [pc, #48]	; (150ec <att_get+0x80>)
   150bc:	f00f fd7b 	bl	24bb6 <assert_print>
   150c0:	480b      	ldr	r0, [pc, #44]	; (150f0 <att_get+0x84>)
   150c2:	f00f fd78 	bl	24bb6 <assert_print>
   150c6:	f640 312a 	movw	r1, #2858	; 0xb2a
   150ca:	4807      	ldr	r0, [pc, #28]	; (150e8 <att_get+0x7c>)
   150cc:	f00f fd6c 	bl	24ba8 <assert_post_action>
	return att_chan->att;
   150d0:	f853 0c04 	ldr.w	r0, [r3, #-4]
   150d4:	e7d9      	b.n	1508a <att_get+0x1e>
   150d6:	bf00      	nop
   150d8:	0002e729 	.word	0x0002e729
   150dc:	0002a580 	.word	0x0002a580
   150e0:	0002e737 	.word	0x0002e737
   150e4:	0002e752 	.word	0x0002e752
   150e8:	0002e676 	.word	0x0002e676
   150ec:	0002b549 	.word	0x0002b549
   150f0:	0002e782 	.word	0x0002e782

000150f4 <bt_att_connected>:
{
   150f4:	b510      	push	{r4, lr}
   150f6:	4604      	mov	r4, r0
   150f8:	f100 0394 	add.w	r3, r0, #148	; 0x94
   150fc:	e8d3 1fef 	ldaex	r1, [r3]
   15100:	f041 0104 	orr.w	r1, r1, #4
   15104:	e8c3 1fe2 	stlex	r2, r1, [r3]
   15108:	2a00      	cmp	r2, #0
   1510a:	d1f7      	bne.n	150fc <bt_att_connected+0x8>
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   1510c:	2317      	movs	r3, #23
	att_chan_mtu_updated(att_chan);
   1510e:	1f20      	subs	r0, r4, #4
		le_chan->tx.mtu = BT_ATT_DEFAULT_LE_MTU;
   15110:	84e3      	strh	r3, [r4, #38]	; 0x26
		le_chan->rx.mtu = BT_ATT_DEFAULT_LE_MTU;
   15112:	82e3      	strh	r3, [r4, #22]
	att_chan_mtu_updated(att_chan);
   15114:	f011 fb91 	bl	2683a <att_chan_mtu_updated>
	k_work_init_delayable(&att_chan->timeout_work, att_timeout);
   15118:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   1511c:	4903      	ldr	r1, [pc, #12]	; (1512c <bt_att_connected+0x38>)
   1511e:	f00b fa69 	bl	205f4 <k_work_init_delayable>
	bt_gatt_connected(le_chan->chan.conn);
   15122:	6820      	ldr	r0, [r4, #0]
}
   15124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_gatt_connected(le_chan->chan.conn);
   15128:	f001 bf04 	b.w	16f34 <bt_gatt_connected>
   1512c:	00015d89 	.word	0x00015d89

00015130 <read_group_cb>:
{
   15130:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15134:	f04f 0800 	mov.w	r8, #0
   15138:	f44f 5320 	mov.w	r3, #10240	; 0x2800
{
   1513c:	4605      	mov	r5, r0
   1513e:	460e      	mov	r6, r1
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15140:	6800      	ldr	r0, [r0, #0]
   15142:	a902      	add	r1, sp, #8
{
   15144:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   15146:	6817      	ldr	r7, [r2, #0]
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   15148:	f88d 8008 	strb.w	r8, [sp, #8]
   1514c:	f8ad 300a 	strh.w	r3, [sp, #10]
   15150:	f010 fe11 	bl	25d76 <bt_uuid_cmp>
   15154:	b1a0      	cbz	r0, 15180 <read_group_cb+0x50>
	    bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   15156:	f642 0301 	movw	r3, #10241	; 0x2801
   1515a:	6828      	ldr	r0, [r5, #0]
   1515c:	a903      	add	r1, sp, #12
   1515e:	f88d 800c 	strb.w	r8, [sp, #12]
   15162:	f8ad 300e 	strh.w	r3, [sp, #14]
   15166:	f010 fe06 	bl	25d76 <bt_uuid_cmp>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   1516a:	b148      	cbz	r0, 15180 <read_group_cb+0x50>
		if (data->group &&
   1516c:	6923      	ldr	r3, [r4, #16]
   1516e:	b11b      	cbz	r3, 15178 <read_group_cb+0x48>
   15170:	885a      	ldrh	r2, [r3, #2]
   15172:	42b2      	cmp	r2, r6
   15174:	d200      	bcs.n	15178 <read_group_cb+0x48>
			data->group->end_handle = sys_cpu_to_le16(handle);
   15176:	805e      	strh	r6, [r3, #2]
		return BT_GATT_ITER_CONTINUE;
   15178:	2001      	movs	r0, #1
}
   1517a:	b004      	add	sp, #16
   1517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   15180:	6861      	ldr	r1, [r4, #4]
   15182:	6828      	ldr	r0, [r5, #0]
   15184:	f010 fdf7 	bl	25d76 <bt_uuid_cmp>
   15188:	b110      	cbz	r0, 15190 <read_group_cb+0x60>
		data->group = NULL;
   1518a:	2300      	movs	r3, #0
   1518c:	6123      	str	r3, [r4, #16]
		return BT_GATT_ITER_CONTINUE;
   1518e:	e7f3      	b.n	15178 <read_group_cb+0x48>
	if (data->rsp->len &&
   15190:	68e3      	ldr	r3, [r4, #12]
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   15192:	68a0      	ldr	r0, [r4, #8]
	if (data->rsp->len &&
   15194:	781a      	ldrb	r2, [r3, #0]
   15196:	b132      	cbz	r2, 151a6 <read_group_cb+0x76>
	    chan->chan.tx.mtu - data->buf->len < data->rsp->len) {
   15198:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   1519a:	8a01      	ldrh	r1, [r0, #16]
   1519c:	1a5b      	subs	r3, r3, r1
	if (data->rsp->len &&
   1519e:	4293      	cmp	r3, r2
   151a0:	da01      	bge.n	151a6 <read_group_cb+0x76>
		return BT_GATT_ITER_STOP;
   151a2:	2000      	movs	r0, #0
   151a4:	e7e9      	b.n	1517a <read_group_cb+0x4a>
	return net_buf_simple_add(&buf->b, len);
   151a6:	2104      	movs	r1, #4
   151a8:	300c      	adds	r0, #12
   151aa:	f004 f963 	bl	19474 <net_buf_simple_add>
	data->group = net_buf_add(data->buf, sizeof(*data->group));
   151ae:	6120      	str	r0, [r4, #16]
	data->group->start_handle = sys_cpu_to_le16(handle);
   151b0:	8006      	strh	r6, [r0, #0]
	data->group->end_handle = sys_cpu_to_le16(handle);
   151b2:	6923      	ldr	r3, [r4, #16]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   151b4:	4629      	mov	r1, r5
	data->group->end_handle = sys_cpu_to_le16(handle);
   151b6:	805e      	strh	r6, [r3, #2]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_group_cb,
   151b8:	4b07      	ldr	r3, [pc, #28]	; (151d8 <read_group_cb+0xa8>)
   151ba:	9401      	str	r4, [sp, #4]
   151bc:	9300      	str	r3, [sp, #0]
   151be:	4638      	mov	r0, r7
   151c0:	2300      	movs	r3, #0
   151c2:	68a2      	ldr	r2, [r4, #8]
   151c4:	f011 fc1c 	bl	26a00 <att_chan_read>
	if (read < 0) {
   151c8:	2800      	cmp	r0, #0
   151ca:	dbea      	blt.n	151a2 <read_group_cb+0x72>
	if (!data->group) {
   151cc:	6920      	ldr	r0, [r4, #16]
   151ce:	3800      	subs	r0, #0
   151d0:	bf18      	it	ne
   151d2:	2001      	movne	r0, #1
   151d4:	e7d1      	b.n	1517a <read_group_cb+0x4a>
   151d6:	bf00      	nop
   151d8:	000268a1 	.word	0x000268a1

000151dc <read_type_cb>:
{
   151dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	struct bt_att_chan *chan = data->chan;
   151e0:	6817      	ldr	r7, [r2, #0]
{
   151e2:	4605      	mov	r5, r0
   151e4:	4688      	mov	r8, r1
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   151e6:	6800      	ldr	r0, [r0, #0]
   151e8:	6851      	ldr	r1, [r2, #4]
{
   151ea:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   151ec:	687e      	ldr	r6, [r7, #4]
	if (bt_uuid_cmp(attr->uuid, data->uuid)) {
   151ee:	f010 fdc2 	bl	25d76 <bt_uuid_cmp>
   151f2:	4681      	mov	r9, r0
   151f4:	2800      	cmp	r0, #0
   151f6:	d13c      	bne.n	15272 <read_type_cb+0x96>
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   151f8:	4630      	mov	r0, r6
   151fa:	2295      	movs	r2, #149	; 0x95
   151fc:	4629      	mov	r1, r5
   151fe:	f012 f8c5 	bl	2738c <bt_gatt_check_perm>
   15202:	4606      	mov	r6, r0
   15204:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   15206:	b140      	cbz	r0, 1521a <read_type_cb+0x3e>
		if (data->rsp->len) {
   15208:	68e3      	ldr	r3, [r4, #12]
   1520a:	781b      	ldrb	r3, [r3, #0]
   1520c:	b10b      	cbz	r3, 15212 <read_type_cb+0x36>
			data->err = 0x00;
   1520e:	f884 9014 	strb.w	r9, [r4, #20]
		return BT_GATT_ITER_STOP;
   15212:	2000      	movs	r0, #0
}
   15214:	b003      	add	sp, #12
   15216:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   1521a:	68a0      	ldr	r0, [r4, #8]
   1521c:	f004 f864 	bl	192e8 <net_buf_frag_last>
   15220:	2102      	movs	r1, #2
   15222:	300c      	adds	r0, #12
   15224:	f004 f926 	bl	19474 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   15228:	4b13      	ldr	r3, [pc, #76]	; (15278 <read_type_cb+0x9c>)
	data->item = net_buf_add(net_buf_frag_last(data->buf),
   1522a:	6120      	str	r0, [r4, #16]
	data->item->handle = sys_cpu_to_le16(handle);
   1522c:	f8a0 8000 	strh.w	r8, [r0]
	read = att_chan_read(chan, attr, data->buf, 0, attr_read_type_cb, data);
   15230:	9300      	str	r3, [sp, #0]
   15232:	9401      	str	r4, [sp, #4]
   15234:	4633      	mov	r3, r6
   15236:	4629      	mov	r1, r5
   15238:	4638      	mov	r0, r7
   1523a:	68a2      	ldr	r2, [r4, #8]
   1523c:	f011 fbe0 	bl	26a00 <att_chan_read>
	if (read < 0) {
   15240:	2800      	cmp	r0, #0
   15242:	da07      	bge.n	15254 <read_type_cb+0x78>
	if (err < 0 && err >= -0xff) {
   15244:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   15248:	bf32      	itee	cc
   1524a:	200e      	movcc	r0, #14
		return -err;
   1524c:	4240      	negcs	r0, r0
   1524e:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(read);
   15250:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   15252:	e7de      	b.n	15212 <read_type_cb+0x36>
	if (!data->item) {
   15254:	6923      	ldr	r3, [r4, #16]
   15256:	2b00      	cmp	r3, #0
   15258:	d0db      	beq.n	15212 <read_type_cb+0x36>
	return chan->chan.tx.mtu - net_buf_frags_len(data->buf) >
   1525a:	68a0      	ldr	r0, [r4, #8]
   1525c:	f011 fa91 	bl	26782 <net_buf_frags_len>
   15260:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
   15262:	1a18      	subs	r0, r3, r0
	       data->rsp->len ? BT_GATT_ITER_CONTINUE : BT_GATT_ITER_STOP;
   15264:	68e3      	ldr	r3, [r4, #12]
   15266:	781b      	ldrb	r3, [r3, #0]
   15268:	4298      	cmp	r0, r3
   1526a:	bf94      	ite	ls
   1526c:	2000      	movls	r0, #0
   1526e:	2001      	movhi	r0, #1
   15270:	e7d0      	b.n	15214 <read_type_cb+0x38>
		return BT_GATT_ITER_CONTINUE;
   15272:	2001      	movs	r0, #1
   15274:	e7ce      	b.n	15214 <read_type_cb+0x38>
   15276:	bf00      	nop
   15278:	00026793 	.word	0x00026793

0001527c <bt_att_accept>:

}
#endif /* CONFIG_BT_EATT */

static int bt_att_accept(struct bt_conn *conn, struct bt_l2cap_chan **ch)
{
   1527c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1527e:	b087      	sub	sp, #28
   15280:	4604      	mov	r4, r0
   15282:	460f      	mov	r7, r1
	struct bt_att *att;
	struct bt_att_chan *chan;

	LOG_DBG("conn %p handle %u", conn, conn->handle);

	if (k_mem_slab_alloc(&att_slab, (void **)&att, K_NO_WAIT)) {
   15284:	2200      	movs	r2, #0
   15286:	2300      	movs	r3, #0
   15288:	4831      	ldr	r0, [pc, #196]	; (15350 <bt_att_accept+0xd4>)
   1528a:	a904      	add	r1, sp, #16
   1528c:	f00a f88c 	bl	1f3a8 <k_mem_slab_alloc>
   15290:	4605      	mov	r5, r0
   15292:	b178      	cbz	r0, 152b4 <bt_att_accept+0x38>
		LOG_ERR("No available ATT context for conn %p", conn);
   15294:	4b2f      	ldr	r3, [pc, #188]	; (15354 <bt_att_accept+0xd8>)
   15296:	2201      	movs	r2, #1
   15298:	9302      	str	r3, [sp, #8]
   1529a:	2300      	movs	r3, #0
   1529c:	e9cd 3300 	strd	r3, r3, [sp]
   152a0:	9403      	str	r4, [sp, #12]
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   152a2:	4618      	mov	r0, r3
   152a4:	492c      	ldr	r1, [pc, #176]	; (15358 <bt_att_accept+0xdc>)
   152a6:	f011 fb5b 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   152aa:	f06f 060b 	mvn.w	r6, #11
	}

	*ch = &chan->chan.chan;

	return 0;
}
   152ae:	4630      	mov	r0, r6
   152b0:	b007      	add	sp, #28
   152b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_z_current_get();
   152b4:	f00c fc42 	bl	21b3c <z_impl_z_current_get>
	(void)memset(att, 0, sizeof(*att));
   152b8:	9e04      	ldr	r6, [sp, #16]
	att_handle_rsp_thread = k_current_get();
   152ba:	4b28      	ldr	r3, [pc, #160]	; (1535c <bt_att_accept+0xe0>)
   152bc:	222c      	movs	r2, #44	; 0x2c
   152be:	6018      	str	r0, [r3, #0]
   152c0:	4629      	mov	r1, r5
   152c2:	1d30      	adds	r0, r6, #4
   152c4:	f014 fa17 	bl	296f6 <memset>
	att->conn = conn;
   152c8:	6034      	str	r4, [r6, #0]
	sys_slist_init(&att->reqs);
   152ca:	9c04      	ldr	r4, [sp, #16]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   152cc:	2200      	movs	r2, #0
   152ce:	2300      	movs	r3, #0
	list->tail = NULL;
   152d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
   152d4:	e9c4 550a 	strd	r5, r5, [r4, #40]	; 0x28
   152d8:	4821      	ldr	r0, [pc, #132]	; (15360 <bt_att_accept+0xe4>)
   152da:	a905      	add	r1, sp, #20
	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   152dc:	9505      	str	r5, [sp, #20]
	if (k_mem_slab_alloc(&chan_slab, (void **)&chan, K_NO_WAIT)) {
   152de:	f00a f863 	bl	1f3a8 <k_mem_slab_alloc>
   152e2:	4606      	mov	r6, r0
   152e4:	b140      	cbz	r0, 152f8 <bt_att_accept+0x7c>
		LOG_WRN("No available ATT channel for conn %p", att->conn);
   152e6:	6823      	ldr	r3, [r4, #0]
   152e8:	2202      	movs	r2, #2
   152ea:	9303      	str	r3, [sp, #12]
   152ec:	4b1d      	ldr	r3, [pc, #116]	; (15364 <bt_att_accept+0xe8>)
   152ee:	9500      	str	r5, [sp, #0]
   152f0:	e9cd 5301 	strd	r5, r3, [sp, #4]
   152f4:	462b      	mov	r3, r5
   152f6:	e7d4      	b.n	152a2 <bt_att_accept+0x26>
	(void)memset(chan, 0, sizeof(*chan));
   152f8:	9b05      	ldr	r3, [sp, #20]
   152fa:	4601      	mov	r1, r0
   152fc:	22f8      	movs	r2, #248	; 0xf8
   152fe:	4618      	mov	r0, r3
   15300:	f014 f9f9 	bl	296f6 <memset>
	chan->chan.chan.ops = &ops;
   15304:	4a18      	ldr	r2, [pc, #96]	; (15368 <bt_att_accept+0xec>)
   15306:	6082      	str	r2, [r0, #8]
	z_impl_k_queue_init(queue);
   15308:	30a0      	adds	r0, #160	; 0xa0
   1530a:	f013 ffe4 	bl	292d6 <z_impl_k_queue_init>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   1530e:	9b05      	ldr	r3, [sp, #20]
   15310:	3398      	adds	r3, #152	; 0x98
   15312:	e8d3 2fef 	ldaex	r2, [r3]
   15316:	e8c3 6fe1 	stlex	r1, r6, [r3]
   1531a:	2900      	cmp	r1, #0
   1531c:	d1f9      	bne.n	15312 <bt_att_accept+0x96>
	chan->att = att;
   1531e:	9b05      	ldr	r3, [sp, #20]
   15320:	601c      	str	r4, [r3, #0]
	if (sys_slist_is_empty(&att->chans)) {
   15322:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	att_chan_attach(att, chan);
   15324:	9d05      	ldr	r5, [sp, #20]
	if (sys_slist_is_empty(&att->chans)) {
   15326:	b91b      	cbnz	r3, 15330 <bt_att_accept+0xb4>
   15328:	f104 000c 	add.w	r0, r4, #12
   1532c:	f013 ffd3 	bl	292d6 <z_impl_k_queue_init>
	return list->head;
   15330:	6aa2      	ldr	r2, [r4, #40]	; 0x28
	sys_slist_prepend(&att->chans, &chan->node);
   15332:	f105 03f0 	add.w	r3, r5, #240	; 0xf0
	parent->next = child;
   15336:	f8c5 20f0 	str.w	r2, [r5, #240]	; 0xf0
Z_GENLIST_PREPEND(slist, snode)
   1533a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
	list->head = node;
   1533c:	62a3      	str	r3, [r4, #40]	; 0x28
Z_GENLIST_PREPEND(slist, snode)
   1533e:	b902      	cbnz	r2, 15342 <bt_att_accept+0xc6>
	list->tail = node;
   15340:	62e3      	str	r3, [r4, #44]	; 0x2c
	return chan;
   15342:	9b05      	ldr	r3, [sp, #20]
	if (!chan) {
   15344:	2b00      	cmp	r3, #0
   15346:	d0b0      	beq.n	152aa <bt_att_accept+0x2e>
	*ch = &chan->chan.chan;
   15348:	3304      	adds	r3, #4
   1534a:	603b      	str	r3, [r7, #0]
	return 0;
   1534c:	e7af      	b.n	152ae <bt_att_accept+0x32>
   1534e:	bf00      	nop
   15350:	20008a08 	.word	0x20008a08
   15354:	0002e79e 	.word	0x0002e79e
   15358:	0002a580 	.word	0x0002a580
   1535c:	200210a8 	.word	0x200210a8
   15360:	20008a28 	.word	0x20008a28
   15364:	0002e7c3 	.word	0x0002e7c3
   15368:	200084c8 	.word	0x200084c8

0001536c <bt_att_chan_create_pdu>:
{
   1536c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   1536e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
   15370:	3201      	adds	r2, #1
   15372:	429a      	cmp	r2, r3
{
   15374:	460d      	mov	r5, r1
   15376:	b087      	sub	sp, #28
	if (len + sizeof(op) > chan->chan.tx.mtu) {
   15378:	d90f      	bls.n	1539a <bt_att_chan_create_pdu+0x2e>
		LOG_WRN("ATT MTU exceeded, max %u, wanted %zu", chan->chan.tx.mtu,
   1537a:	e9cd 3203 	strd	r3, r2, [sp, #12]
   1537e:	4b25      	ldr	r3, [pc, #148]	; (15414 <bt_att_chan_create_pdu+0xa8>)
   15380:	2202      	movs	r2, #2
   15382:	9302      	str	r3, [sp, #8]
   15384:	2300      	movs	r3, #0
   15386:	4924      	ldr	r1, [pc, #144]	; (15418 <bt_att_chan_create_pdu+0xac>)
   15388:	4618      	mov	r0, r3
   1538a:	e9cd 3300 	strd	r3, r3, [sp]
   1538e:	f011 fae7 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   15392:	2400      	movs	r4, #0
}
   15394:	4620      	mov	r0, r4
   15396:	b007      	add	sp, #28
   15398:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch (att_op_get_type(op)) {
   1539a:	4608      	mov	r0, r1
   1539c:	f7ff fc9e 	bl	14cdc <att_op_get_type>
   153a0:	2802      	cmp	r0, #2
   153a2:	d018      	beq.n	153d6 <bt_att_chan_create_pdu+0x6a>
   153a4:	2804      	cmp	r0, #4
   153a6:	d016      	beq.n	153d6 <bt_att_chan_create_pdu+0x6a>
		timeout = K_FOREVER;
   153a8:	f04f 36ff 	mov.w	r6, #4294967295
   153ac:	f04f 37ff 	mov.w	r7, #4294967295
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   153b0:	2100      	movs	r1, #0
   153b2:	4632      	mov	r2, r6
   153b4:	463b      	mov	r3, r7
   153b6:	4608      	mov	r0, r1
   153b8:	f011 f9aa 	bl	26710 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   153bc:	4604      	mov	r4, r0
   153be:	b970      	cbnz	r0, 153de <bt_att_chan_create_pdu+0x72>
		LOG_ERR("Unable to allocate buffer for op 0x%02x", op);
   153c0:	4b16      	ldr	r3, [pc, #88]	; (1541c <bt_att_chan_create_pdu+0xb0>)
   153c2:	2201      	movs	r2, #1
   153c4:	e9cd 0301 	strd	r0, r3, [sp, #4]
   153c8:	4913      	ldr	r1, [pc, #76]	; (15418 <bt_att_chan_create_pdu+0xac>)
   153ca:	4603      	mov	r3, r0
   153cc:	9503      	str	r5, [sp, #12]
   153ce:	9000      	str	r0, [sp, #0]
   153d0:	f011 fac6 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		return NULL;
   153d4:	e7dd      	b.n	15392 <bt_att_chan_create_pdu+0x26>
	switch (att_op_get_type(op)) {
   153d6:	f44f 2670 	mov.w	r6, #983040	; 0xf0000
   153da:	2700      	movs	r7, #0
   153dc:	e7e8      	b.n	153b0 <bt_att_chan_create_pdu+0x44>
	return z_impl_k_queue_get(queue, timeout);
   153de:	4810      	ldr	r0, [pc, #64]	; (15420 <bt_att_chan_create_pdu+0xb4>)
   153e0:	463b      	mov	r3, r7
   153e2:	4632      	mov	r2, r6
   153e4:	f00a fc18 	bl	1fc18 <z_impl_k_queue_get>
   153e8:	4603      	mov	r3, r0
	if (!data) {
   153ea:	b958      	cbnz	r0, 15404 <bt_att_chan_create_pdu+0x98>
		LOG_WRN("Unable to allocate ATT TX meta");
   153ec:	4a0d      	ldr	r2, [pc, #52]	; (15424 <bt_att_chan_create_pdu+0xb8>)
   153ee:	9000      	str	r0, [sp, #0]
   153f0:	e9cd 0201 	strd	r0, r2, [sp, #4]
   153f4:	4908      	ldr	r1, [pc, #32]	; (15418 <bt_att_chan_create_pdu+0xac>)
   153f6:	2202      	movs	r2, #2
   153f8:	f011 fab2 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   153fc:	4620      	mov	r0, r4
   153fe:	f003 ff17 	bl	19230 <net_buf_unref>
		return NULL;
   15402:	e7c6      	b.n	15392 <bt_att_chan_create_pdu+0x26>
	bt_att_tx_meta_data(buf) = data;
   15404:	61a0      	str	r0, [r4, #24]
   15406:	2101      	movs	r1, #1
   15408:	f104 000c 	add.w	r0, r4, #12
   1540c:	f004 f832 	bl	19474 <net_buf_simple_add>
	hdr->code = op;
   15410:	7005      	strb	r5, [r0, #0]
	return buf;
   15412:	e7bf      	b.n	15394 <bt_att_chan_create_pdu+0x28>
   15414:	0002e7e8 	.word	0x0002e7e8
   15418:	0002a580 	.word	0x0002a580
   1541c:	0002e4d9 	.word	0x0002e4d9
   15420:	20008bb0 	.word	0x20008bb0
   15424:	0002e80d 	.word	0x0002e80d

00015428 <bt_att_recv>:
{
   15428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (buf->len < sizeof(*hdr)) {
   1542c:	8a0b      	ldrh	r3, [r1, #16]
{
   1542e:	4607      	mov	r7, r0
   15430:	460d      	mov	r5, r1
   15432:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   15434:	b963      	cbnz	r3, 15450 <bt_att_recv+0x28>
		LOG_ERR("Too small ATT PDU received");
   15436:	4a42      	ldr	r2, [pc, #264]	; (15540 <bt_att_recv+0x118>)
   15438:	9300      	str	r3, [sp, #0]
   1543a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1543e:	2201      	movs	r2, #1
			LOG_WRN("Ignoring unexpected request");
   15440:	4618      	mov	r0, r3
   15442:	4940      	ldr	r1, [pc, #256]	; (15544 <bt_att_recv+0x11c>)
   15444:	f011 fa8c 	bl	26960 <z_log_msg_runtime_create.constprop.0>
}
   15448:	2000      	movs	r0, #0
   1544a:	b006      	add	sp, #24
   1544c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   15450:	2101      	movs	r1, #1
   15452:	f105 000c 	add.w	r0, r5, #12
   15456:	f003 ffef 	bl	19438 <net_buf_simple_pull_mem>
	if (!att_chan->att) {
   1545a:	f857 3c04 	ldr.w	r3, [r7, #-4]
   1545e:	4604      	mov	r4, r0
   15460:	2b00      	cmp	r3, #0
   15462:	d0f1      	beq.n	15448 <bt_att_recv+0x20>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   15464:	2300      	movs	r3, #0
		if (hdr->code == handlers[i].op) {
   15466:	7802      	ldrb	r2, [r0, #0]
   15468:	4e37      	ldr	r6, [pc, #220]	; (15548 <bt_att_recv+0x120>)
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   1546a:	f1a7 0804 	sub.w	r8, r7, #4
		if (hdr->code == handlers[i].op) {
   1546e:	f816 0033 	ldrb.w	r0, [r6, r3, lsl #3]
   15472:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
   15476:	4290      	cmp	r0, r2
   15478:	eb06 01c3 	add.w	r1, r6, r3, lsl #3
   1547c:	d111      	bne.n	154a2 <bt_att_recv+0x7a>
		if (handler->type == ATT_REQUEST &&
   1547e:	f891 9002 	ldrb.w	r9, [r1, #2]
   15482:	f1b9 0f01 	cmp.w	r9, #1
   15486:	d12b      	bne.n	154e0 <bt_att_recv+0xb8>
		    atomic_test_and_set_bit(att_chan->flags, ATT_PENDING_RSP)) {
   15488:	2100      	movs	r1, #0
   1548a:	f107 0094 	add.w	r0, r7, #148	; 0x94
   1548e:	f011 fb5d 	bl	26b4c <atomic_test_and_set_bit>
		if (handler->type == ATT_REQUEST &&
   15492:	b380      	cbz	r0, 154f6 <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected request");
   15494:	4b2d      	ldr	r3, [pc, #180]	; (1554c <bt_att_recv+0x124>)
   15496:	9302      	str	r3, [sp, #8]
   15498:	2300      	movs	r3, #0
   1549a:	2202      	movs	r2, #2
   1549c:	e9cd 3300 	strd	r3, r3, [sp]
   154a0:	e7ce      	b.n	15440 <bt_att_recv+0x18>
	for (i = 0, handler = NULL; i < ARRAY_SIZE(handlers); i++) {
   154a2:	3301      	adds	r3, #1
   154a4:	2b0e      	cmp	r3, #14
   154a6:	d1e2      	bne.n	1546e <bt_att_recv+0x46>
		LOG_WRN("Unhandled ATT code 0x%02x", hdr->code);
   154a8:	2500      	movs	r5, #0
   154aa:	4b29      	ldr	r3, [pc, #164]	; (15550 <bt_att_recv+0x128>)
   154ac:	4628      	mov	r0, r5
   154ae:	4925      	ldr	r1, [pc, #148]	; (15544 <bt_att_recv+0x11c>)
   154b0:	9203      	str	r2, [sp, #12]
   154b2:	9302      	str	r3, [sp, #8]
   154b4:	2202      	movs	r2, #2
   154b6:	462b      	mov	r3, r5
   154b8:	e9cd 5500 	strd	r5, r5, [sp]
   154bc:	f011 fa50 	bl	26960 <z_log_msg_runtime_create.constprop.0>
		if (att_op_get_type(hdr->code) != ATT_COMMAND &&
   154c0:	7821      	ldrb	r1, [r4, #0]
   154c2:	4608      	mov	r0, r1
   154c4:	f7ff fc0a 	bl	14cdc <att_op_get_type>
   154c8:	2800      	cmp	r0, #0
   154ca:	d0bd      	beq.n	15448 <bt_att_recv+0x20>
   154cc:	2805      	cmp	r0, #5
   154ce:	d0bb      	beq.n	15448 <bt_att_recv+0x20>
	if (!req) {
   154d0:	2900      	cmp	r1, #0
   154d2:	d0b9      	beq.n	15448 <bt_att_recv+0x20>
   154d4:	2306      	movs	r3, #6
   154d6:	2200      	movs	r2, #0
   154d8:	4640      	mov	r0, r8
   154da:	f011 fc9b 	bl	26e14 <send_err_rsp.part.0>
   154de:	e7b3      	b.n	15448 <bt_att_recv+0x20>
		} else if (handler->type == ATT_INDICATION &&
   154e0:	f1b9 0f05 	cmp.w	r9, #5
   154e4:	d107      	bne.n	154f6 <bt_att_recv+0xce>
			   atomic_test_and_set_bit(att_chan->flags,
   154e6:	2101      	movs	r1, #1
   154e8:	f107 0094 	add.w	r0, r7, #148	; 0x94
   154ec:	f011 fb2e 	bl	26b4c <atomic_test_and_set_bit>
		} else if (handler->type == ATT_INDICATION &&
   154f0:	b108      	cbz	r0, 154f6 <bt_att_recv+0xce>
			LOG_WRN("Ignoring unexpected indication");
   154f2:	4b18      	ldr	r3, [pc, #96]	; (15554 <bt_att_recv+0x12c>)
   154f4:	e7cf      	b.n	15496 <bt_att_recv+0x6e>
	if (buf->len < handler->expect_len) {
   154f6:	4456      	add	r6, sl
   154f8:	8a2b      	ldrh	r3, [r5, #16]
   154fa:	7872      	ldrb	r2, [r6, #1]
   154fc:	429a      	cmp	r2, r3
   154fe:	d911      	bls.n	15524 <bt_att_recv+0xfc>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   15500:	7822      	ldrb	r2, [r4, #0]
   15502:	4910      	ldr	r1, [pc, #64]	; (15544 <bt_att_recv+0x11c>)
   15504:	e9cd 3203 	strd	r3, r2, [sp, #12]
   15508:	4b13      	ldr	r3, [pc, #76]	; (15558 <bt_att_recv+0x130>)
   1550a:	2201      	movs	r2, #1
   1550c:	9302      	str	r3, [sp, #8]
   1550e:	2300      	movs	r3, #0
   15510:	4618      	mov	r0, r3
   15512:	e9cd 3300 	strd	r3, r3, [sp]
   15516:	f011 fa23 	bl	26960 <z_log_msg_runtime_create.constprop.0>
	if (handler->type == ATT_REQUEST && err) {
   1551a:	f1b9 0f01 	cmp.w	r9, #1
   1551e:	d193      	bne.n	15448 <bt_att_recv+0x20>
		err = BT_ATT_ERR_INVALID_PDU;
   15520:	2304      	movs	r3, #4
   15522:	e009      	b.n	15538 <bt_att_recv+0x110>
		err = handler->func(att_chan, buf);
   15524:	6873      	ldr	r3, [r6, #4]
   15526:	4629      	mov	r1, r5
   15528:	4640      	mov	r0, r8
   1552a:	4798      	blx	r3
	if (handler->type == ATT_REQUEST && err) {
   1552c:	f1b9 0f01 	cmp.w	r9, #1
		err = handler->func(att_chan, buf);
   15530:	4603      	mov	r3, r0
	if (handler->type == ATT_REQUEST && err) {
   15532:	d189      	bne.n	15448 <bt_att_recv+0x20>
   15534:	2800      	cmp	r0, #0
   15536:	d087      	beq.n	15448 <bt_att_recv+0x20>
		send_err_rsp(att_chan, hdr->code, 0, err);
   15538:	7821      	ldrb	r1, [r4, #0]
	if (!req) {
   1553a:	2900      	cmp	r1, #0
   1553c:	d084      	beq.n	15448 <bt_att_recv+0x20>
   1553e:	e7ca      	b.n	154d6 <bt_att_recv+0xae>
   15540:	0002e82c 	.word	0x0002e82c
   15544:	0002a580 	.word	0x0002a580
   15548:	0002af50 	.word	0x0002af50
   1554c:	0002e861 	.word	0x0002e861
   15550:	0002e847 	.word	0x0002e847
   15554:	0002e87d 	.word	0x0002e87d
   15558:	0002e89c 	.word	0x0002e89c

0001555c <att_write_rsp.constprop.0>:
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   1555c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1555e:	461e      	mov	r6, r3
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   15560:	6803      	ldr	r3, [r0, #0]
   15562:	460d      	mov	r5, r1
   15564:	3900      	subs	r1, #0
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   15566:	4604      	mov	r4, r0
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   15568:	bf18      	it	ne
   1556a:	2101      	movne	r1, #1
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   1556c:	b087      	sub	sp, #28
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   1556e:	6818      	ldr	r0, [r3, #0]
static uint8_t att_write_rsp(struct bt_att_chan *chan, uint8_t req, uint8_t rsp,
   15570:	4617      	mov	r7, r2
	if (!bt_gatt_change_aware(chan->att->conn, req ? true : false)) {
   15572:	f011 ff3f 	bl	273f4 <bt_gatt_change_aware>
   15576:	b948      	cbnz	r0, 1558c <att_write_rsp.constprop.0+0x30>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   15578:	2105      	movs	r1, #5
   1557a:	f104 0098 	add.w	r0, r4, #152	; 0x98
   1557e:	f011 fae5 	bl	26b4c <atomic_test_and_set_bit>
   15582:	2800      	cmp	r0, #0
   15584:	d048      	beq.n	15618 <att_write_rsp.constprop.0+0xbc>
			return 0;
   15586:	2000      	movs	r0, #0
}
   15588:	b007      	add	sp, #28
   1558a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!handle) {
   1558c:	2e00      	cmp	r6, #0
   1558e:	d045      	beq.n	1561c <att_write_rsp.constprop.0+0xc0>
	(void)memset(&data, 0, sizeof(data));
   15590:	2218      	movs	r2, #24
   15592:	2100      	movs	r1, #0
   15594:	4668      	mov	r0, sp
   15596:	f014 f8ae 	bl	296f6 <memset>
	if (rsp) {
   1559a:	bb67      	cbnz	r7, 155f6 <att_write_rsp.constprop.0+0x9a>
	data.conn = chan->att->conn;
   1559c:	6823      	ldr	r3, [r4, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   1559e:	4631      	mov	r1, r6
	data.conn = chan->att->conn;
   155a0:	681b      	ldr	r3, [r3, #0]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   155a2:	4630      	mov	r0, r6
	data.conn = chan->att->conn;
   155a4:	9300      	str	r3, [sp, #0]
	data.offset = offset;
   155a6:	2300      	movs	r3, #0
   155a8:	f8ad 3012 	strh.w	r3, [sp, #18]
	data.value = value;
   155ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   155ae:	4a1c      	ldr	r2, [pc, #112]	; (15620 <att_write_rsp.constprop.0+0xc4>)
	data.value = value;
   155b0:	9303      	str	r3, [sp, #12]
	data.len = len;
   155b2:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
	data.req = req;
   155b6:	f88d 5008 	strb.w	r5, [sp, #8]
	data.len = len;
   155ba:	f8ad 3010 	strh.w	r3, [sp, #16]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   155be:	2301      	movs	r3, #1
   155c0:	f88d 3014 	strb.w	r3, [sp, #20]
	bt_gatt_foreach_attr(handle, handle, write_cb, &data);
   155c4:	466b      	mov	r3, sp
   155c6:	f011 f92d 	bl	26824 <bt_gatt_foreach_attr>
	if (data.err) {
   155ca:	f89d 3014 	ldrb.w	r3, [sp, #20]
   155ce:	b1e3      	cbz	r3, 1560a <att_write_rsp.constprop.0+0xae>
		if (rsp) {
   155d0:	2f00      	cmp	r7, #0
   155d2:	d0d8      	beq.n	15586 <att_write_rsp.constprop.0+0x2a>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   155d4:	9b01      	ldr	r3, [sp, #4]
   155d6:	6998      	ldr	r0, [r3, #24]
   155d8:	f7ff fbc6 	bl	14d68 <tx_meta_data_free>
			net_buf_unref(data.buf);
   155dc:	9801      	ldr	r0, [sp, #4]
   155de:	f003 fe27 	bl	19230 <net_buf_unref>
			send_err_rsp(chan, req, handle, data.err);
   155e2:	f89d 3014 	ldrb.w	r3, [sp, #20]
	if (!req) {
   155e6:	2d00      	cmp	r5, #0
   155e8:	d0cd      	beq.n	15586 <att_write_rsp.constprop.0+0x2a>
   155ea:	4632      	mov	r2, r6
   155ec:	4629      	mov	r1, r5
   155ee:	4620      	mov	r0, r4
   155f0:	f011 fc10 	bl	26e14 <send_err_rsp.part.0>
   155f4:	e7c7      	b.n	15586 <att_write_rsp.constprop.0+0x2a>
		data.buf = bt_att_chan_create_pdu(chan, rsp, 0);
   155f6:	2200      	movs	r2, #0
   155f8:	4639      	mov	r1, r7
   155fa:	4620      	mov	r0, r4
   155fc:	f7ff feb6 	bl	1536c <bt_att_chan_create_pdu>
   15600:	9001      	str	r0, [sp, #4]
		if (!data.buf) {
   15602:	2800      	cmp	r0, #0
   15604:	d1ca      	bne.n	1559c <att_write_rsp.constprop.0+0x40>
			return BT_ATT_ERR_UNLIKELY;
   15606:	200e      	movs	r0, #14
   15608:	e7be      	b.n	15588 <att_write_rsp.constprop.0+0x2c>
	if (data.buf) {
   1560a:	9901      	ldr	r1, [sp, #4]
   1560c:	2900      	cmp	r1, #0
   1560e:	d0ba      	beq.n	15586 <att_write_rsp.constprop.0+0x2a>
		bt_att_chan_send_rsp(chan, data.buf);
   15610:	4620      	mov	r0, r4
   15612:	f011 f9e7 	bl	269e4 <bt_att_chan_send_rsp>
   15616:	e7b6      	b.n	15586 <att_write_rsp.constprop.0+0x2a>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15618:	2012      	movs	r0, #18
   1561a:	e7b5      	b.n	15588 <att_write_rsp.constprop.0+0x2c>
		return BT_ATT_ERR_INVALID_HANDLE;
   1561c:	2001      	movs	r0, #1
   1561e:	e7b3      	b.n	15588 <att_write_rsp.constprop.0+0x2c>
   15620:	000267c3 	.word	0x000267c3

00015624 <bt_att_create_pdu>:
{
   15624:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   15626:	460e      	mov	r6, r1
   15628:	4615      	mov	r5, r2
	att = att_get(conn);
   1562a:	f7ff fd1f 	bl	1506c <att_get>
	if (!att) {
   1562e:	b1c0      	cbz	r0, 15662 <bt_att_create_pdu+0x3e>
	return list->head;
   15630:	6a83      	ldr	r3, [r0, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15632:	4618      	mov	r0, r3
   15634:	b11b      	cbz	r3, 1563e <bt_att_create_pdu+0x1a>
	return node->next;
   15636:	f850 39f0 	ldr.w	r3, [r0], #-240
   1563a:	b103      	cbz	r3, 1563e <bt_att_create_pdu+0x1a>
   1563c:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   1563e:	1c6c      	adds	r4, r5, #1
   15640:	4622      	mov	r2, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15642:	b118      	cbz	r0, 1564c <bt_att_create_pdu+0x28>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15644:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
   15646:	42a1      	cmp	r1, r4
   15648:	d216      	bcs.n	15678 <bt_att_create_pdu+0x54>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   1564a:	b96b      	cbnz	r3, 15668 <bt_att_create_pdu+0x44>
	LOG_WRN("No ATT channel for MTU %zu", len + sizeof(op));
   1564c:	4b0f      	ldr	r3, [pc, #60]	; (1568c <bt_att_create_pdu+0x68>)
   1564e:	2202      	movs	r2, #2
   15650:	9302      	str	r3, [sp, #8]
   15652:	2300      	movs	r3, #0
   15654:	490e      	ldr	r1, [pc, #56]	; (15690 <bt_att_create_pdu+0x6c>)
   15656:	4618      	mov	r0, r3
   15658:	e9cd 3300 	strd	r3, r3, [sp]
   1565c:	9403      	str	r4, [sp, #12]
   1565e:	f011 f97f 	bl	26960 <z_log_msg_runtime_create.constprop.0>
}
   15662:	2000      	movs	r0, #0
   15664:	b004      	add	sp, #16
   15666:	bd70      	pop	{r4, r5, r6, pc}
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15668:	4618      	mov	r0, r3
   1566a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   1566e:	b153      	cbz	r3, 15686 <bt_att_create_pdu+0x62>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15670:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15672:	3bf0      	subs	r3, #240	; 0xf0
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15674:	428a      	cmp	r2, r1
   15676:	d8f7      	bhi.n	15668 <bt_att_create_pdu+0x44>
		return bt_att_chan_create_pdu(chan, op, len);
   15678:	462a      	mov	r2, r5
   1567a:	4631      	mov	r1, r6
}
   1567c:	b004      	add	sp, #16
   1567e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return bt_att_chan_create_pdu(chan, op, len);
   15682:	f7ff be73 	b.w	1536c <bt_att_chan_create_pdu>
		if (len + sizeof(op) > chan->chan.tx.mtu) {
   15686:	4614      	mov	r4, r2
   15688:	e7dc      	b.n	15644 <bt_att_create_pdu+0x20>
   1568a:	bf00      	nop
   1568c:	0002e8bb 	.word	0x0002e8bb
   15690:	0002a580 	.word	0x0002a580

00015694 <att_read_group_req>:
{
   15694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   15698:	8a0e      	ldrh	r6, [r1, #16]
{
   1569a:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   1569c:	3e04      	subs	r6, #4
   1569e:	b2f6      	uxtb	r6, r6
	if (uuid_len != 2 && uuid_len != 16) {
   156a0:	2e02      	cmp	r6, #2
{
   156a2:	4608      	mov	r0, r1
   156a4:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   156a6:	d001      	beq.n	156ac <att_read_group_req+0x18>
   156a8:	2e10      	cmp	r6, #16
   156aa:	d16a      	bne.n	15782 <att_read_group_req+0xee>
   156ac:	2104      	movs	r1, #4
   156ae:	300c      	adds	r0, #12
   156b0:	f003 fec2 	bl	19438 <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   156b4:	f10d 0808 	add.w	r8, sp, #8
	start_handle = sys_le16_to_cpu(req->start_handle);
   156b8:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   156ba:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   156bc:	1d01      	adds	r1, r0, #4
   156be:	4632      	mov	r2, r6
   156c0:	4640      	mov	r0, r8
   156c2:	f010 fb86 	bl	25dd2 <bt_uuid_create>
   156c6:	2800      	cmp	r0, #0
   156c8:	d05d      	beq.n	15786 <att_read_group_req+0xf2>
	if (!start || !end) {
   156ca:	2d00      	cmp	r5, #0
   156cc:	d03a      	beq.n	15744 <att_read_group_req+0xb0>
   156ce:	2600      	movs	r6, #0
   156d0:	2f00      	cmp	r7, #0
   156d2:	d036      	beq.n	15742 <att_read_group_req+0xae>
	if (start > end) {
   156d4:	42bd      	cmp	r5, r7
   156d6:	d835      	bhi.n	15744 <att_read_group_req+0xb0>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   156d8:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   156dc:	4640      	mov	r0, r8
   156de:	a901      	add	r1, sp, #4
   156e0:	f88d 6004 	strb.w	r6, [sp, #4]
   156e4:	f8ad 3006 	strh.w	r3, [sp, #6]
   156e8:	f010 fb45 	bl	25d76 <bt_uuid_cmp>
   156ec:	bb70      	cbnz	r0, 1574c <att_read_group_req+0xb8>
	struct bt_conn *conn = chan->chan.chan.conn;
   156ee:	6866      	ldr	r6, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   156f0:	2214      	movs	r2, #20
   156f2:	2100      	movs	r1, #0
   156f4:	a807      	add	r0, sp, #28
   156f6:	f013 fffe 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_GROUP_RSP,
   156fa:	2201      	movs	r2, #1
   156fc:	2111      	movs	r1, #17
   156fe:	4630      	mov	r0, r6
   15700:	f7ff ff90 	bl	15624 <bt_att_create_pdu>
   15704:	9009      	str	r0, [sp, #36]	; 0x24
	if (!data.buf) {
   15706:	2800      	cmp	r0, #0
   15708:	d03d      	beq.n	15786 <att_read_group_req+0xf2>
	return net_buf_simple_add(&buf->b, len);
   1570a:	2101      	movs	r1, #1
   1570c:	300c      	adds	r0, #12
	data.uuid = uuid;
   1570e:	e9cd 4807 	strd	r4, r8, [sp, #28]
   15712:	f003 feaf 	bl	19474 <net_buf_simple_add>
	data.rsp->len = 0U;
   15716:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   15718:	900a      	str	r0, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   1571a:	4639      	mov	r1, r7
	data.rsp->len = 0U;
   1571c:	7003      	strb	r3, [r0, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   1571e:	4a1b      	ldr	r2, [pc, #108]	; (1578c <att_read_group_req+0xf8>)
	data.group = NULL;
   15720:	930b      	str	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_group_cb, &data);
   15722:	4628      	mov	r0, r5
   15724:	ab07      	add	r3, sp, #28
   15726:	f011 f87d 	bl	26824 <bt_gatt_foreach_attr>
	if (!data.rsp->len) {
   1572a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1572c:	781b      	ldrb	r3, [r3, #0]
   1572e:	bb1b      	cbnz	r3, 15778 <att_read_group_req+0xe4>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15730:	9b09      	ldr	r3, [sp, #36]	; 0x24
   15732:	6998      	ldr	r0, [r3, #24]
   15734:	f7ff fb18 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15738:	9809      	ldr	r0, [sp, #36]	; 0x24
   1573a:	f003 fd79 	bl	19230 <net_buf_unref>
	if (!req) {
   1573e:	230a      	movs	r3, #10
   15740:	e001      	b.n	15746 <att_read_group_req+0xb2>
			*err = 0U;
   15742:	463d      	mov	r5, r7
	if (!req) {
   15744:	2301      	movs	r3, #1
   15746:	462a      	mov	r2, r5
   15748:	2110      	movs	r1, #16
   1574a:	e00e      	b.n	1576a <att_read_group_req+0xd6>
	    bt_uuid_cmp(&u.uuid, BT_UUID_GATT_SECONDARY)) {
   1574c:	f642 0301 	movw	r3, #10241	; 0x2801
   15750:	4640      	mov	r0, r8
   15752:	a907      	add	r1, sp, #28
   15754:	f88d 601c 	strb.w	r6, [sp, #28]
   15758:	f8ad 301e 	strh.w	r3, [sp, #30]
   1575c:	f010 fb0b 	bl	25d76 <bt_uuid_cmp>
	if (bt_uuid_cmp(&u.uuid, BT_UUID_GATT_PRIMARY) &&
   15760:	2800      	cmp	r0, #0
   15762:	d0c4      	beq.n	156ee <att_read_group_req+0x5a>
	if (!req) {
   15764:	2310      	movs	r3, #16
   15766:	462a      	mov	r2, r5
   15768:	4619      	mov	r1, r3
   1576a:	4620      	mov	r0, r4
   1576c:	f011 fb52 	bl	26e14 <send_err_rsp.part.0>
		return 0;
   15770:	2000      	movs	r0, #0
}
   15772:	b00c      	add	sp, #48	; 0x30
   15774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bt_att_chan_send_rsp(chan, data.buf);
   15778:	4620      	mov	r0, r4
   1577a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1577c:	f011 f932 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15780:	e7f6      	b.n	15770 <att_read_group_req+0xdc>
		return BT_ATT_ERR_INVALID_PDU;
   15782:	2004      	movs	r0, #4
   15784:	e7f5      	b.n	15772 <att_read_group_req+0xde>
		return BT_ATT_ERR_UNLIKELY;
   15786:	200e      	movs	r0, #14
   15788:	e7f3      	b.n	15772 <att_read_group_req+0xde>
   1578a:	bf00      	nop
   1578c:	00015131 	.word	0x00015131

00015790 <att_read_mult_vl_req>:
{
   15790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   15794:	6846      	ldr	r6, [r0, #4]
{
   15796:	4604      	mov	r4, r0
   15798:	460d      	mov	r5, r1
   1579a:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   1579c:	2101      	movs	r1, #1
   1579e:	4630      	mov	r0, r6
   157a0:	f011 fe28 	bl	273f4 <bt_gatt_change_aware>
   157a4:	b950      	cbnz	r0, 157bc <att_read_mult_vl_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   157a6:	2105      	movs	r1, #5
   157a8:	f104 0098 	add.w	r0, r4, #152	; 0x98
   157ac:	f011 f9ce 	bl	26b4c <atomic_test_and_set_bit>
   157b0:	2800      	cmp	r0, #0
   157b2:	d13b      	bne.n	1582c <att_read_mult_vl_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   157b4:	2012      	movs	r0, #18
}
   157b6:	b005      	add	sp, #20
   157b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   157bc:	2210      	movs	r2, #16
   157be:	2100      	movs	r1, #0
   157c0:	4668      	mov	r0, sp
   157c2:	f013 ff98 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_VL_RSP, 0);
   157c6:	2200      	movs	r2, #0
   157c8:	2121      	movs	r1, #33	; 0x21
   157ca:	4630      	mov	r0, r6
   157cc:	f7ff ff2a 	bl	15624 <bt_att_create_pdu>
   157d0:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   157d2:	b368      	cbz	r0, 15830 <att_read_mult_vl_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   157d4:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   157d8:	f8df 9058 	ldr.w	r9, [pc, #88]	; 15834 <att_read_mult_vl_req+0xa4>
	data.chan = chan;
   157dc:	9400      	str	r4, [sp, #0]
	return net_buf_simple_pull_le16(&buf->b);
   157de:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   157e2:	8a2b      	ldrh	r3, [r5, #16]
   157e4:	2b01      	cmp	r3, #1
   157e6:	d804      	bhi.n	157f2 <att_read_mult_vl_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   157e8:	4620      	mov	r0, r4
   157ea:	9902      	ldr	r1, [sp, #8]
   157ec:	f011 f8fa 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   157f0:	e01c      	b.n	1582c <att_read_mult_vl_req+0x9c>
   157f2:	4638      	mov	r0, r7
   157f4:	f012 f9b9 	bl	27b6a <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   157f8:	466b      	mov	r3, sp
   157fa:	464a      	mov	r2, r9
   157fc:	4601      	mov	r1, r0
   157fe:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   15800:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_vl_cb, &data);
   15804:	f011 f80e 	bl	26824 <bt_gatt_foreach_attr>
		if (data.err) {
   15808:	f89d 300c 	ldrb.w	r3, [sp, #12]
   1580c:	2b00      	cmp	r3, #0
   1580e:	d0e8      	beq.n	157e2 <att_read_mult_vl_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15810:	9b02      	ldr	r3, [sp, #8]
   15812:	6998      	ldr	r0, [r3, #24]
   15814:	f7ff faa8 	bl	14d68 <tx_meta_data_free>
			net_buf_unref(data.buf);
   15818:	9802      	ldr	r0, [sp, #8]
   1581a:	f003 fd09 	bl	19230 <net_buf_unref>
	if (!req) {
   1581e:	4632      	mov	r2, r6
   15820:	2120      	movs	r1, #32
   15822:	4620      	mov	r0, r4
   15824:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15828:	f011 faf4 	bl	26e14 <send_err_rsp.part.0>
			return 0;
   1582c:	2000      	movs	r0, #0
   1582e:	e7c2      	b.n	157b6 <att_read_mult_vl_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   15830:	200e      	movs	r0, #14
   15832:	e7c0      	b.n	157b6 <att_read_mult_vl_req+0x26>
   15834:	00026bb5 	.word	0x00026bb5

00015838 <att_read_mult_req>:
{
   15838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   1583c:	6846      	ldr	r6, [r0, #4]
{
   1583e:	4604      	mov	r4, r0
   15840:	460d      	mov	r5, r1
   15842:	b085      	sub	sp, #20
	if (!bt_gatt_change_aware(conn, true)) {
   15844:	2101      	movs	r1, #1
   15846:	4630      	mov	r0, r6
   15848:	f011 fdd4 	bl	273f4 <bt_gatt_change_aware>
   1584c:	b950      	cbnz	r0, 15864 <att_read_mult_req+0x2c>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   1584e:	2105      	movs	r1, #5
   15850:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15854:	f011 f97a 	bl	26b4c <atomic_test_and_set_bit>
   15858:	2800      	cmp	r0, #0
   1585a:	d13b      	bne.n	158d4 <att_read_mult_req+0x9c>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   1585c:	2012      	movs	r0, #18
}
   1585e:	b005      	add	sp, #20
   15860:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	(void)memset(&data, 0, sizeof(data));
   15864:	2210      	movs	r2, #16
   15866:	2100      	movs	r1, #0
   15868:	4668      	mov	r0, sp
   1586a:	f013 ff44 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_MULT_RSP, 0);
   1586e:	2200      	movs	r2, #0
   15870:	210f      	movs	r1, #15
   15872:	4630      	mov	r0, r6
   15874:	f7ff fed6 	bl	15624 <bt_att_create_pdu>
   15878:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   1587a:	b368      	cbz	r0, 158d8 <att_read_mult_req+0xa0>
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   1587c:	f04f 0801 	mov.w	r8, #1
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15880:	f8df 9058 	ldr.w	r9, [pc, #88]	; 158dc <att_read_mult_req+0xa4>
	data.chan = chan;
   15884:	9400      	str	r4, [sp, #0]
   15886:	f105 070c 	add.w	r7, r5, #12
	while (buf->len >= sizeof(uint16_t)) {
   1588a:	8a2b      	ldrh	r3, [r5, #16]
   1588c:	2b01      	cmp	r3, #1
   1588e:	d804      	bhi.n	1589a <att_read_mult_req+0x62>
	bt_att_chan_send_rsp(chan, data.buf);
   15890:	4620      	mov	r0, r4
   15892:	9902      	ldr	r1, [sp, #8]
   15894:	f011 f8a6 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15898:	e01c      	b.n	158d4 <att_read_mult_req+0x9c>
   1589a:	4638      	mov	r0, r7
   1589c:	f012 f965 	bl	27b6a <net_buf_simple_pull_le16>
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   158a0:	466b      	mov	r3, sp
   158a2:	464a      	mov	r2, r9
   158a4:	4601      	mov	r1, r0
   158a6:	4606      	mov	r6, r0
		data.err = BT_ATT_ERR_INVALID_HANDLE;
   158a8:	f88d 800c 	strb.w	r8, [sp, #12]
		bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   158ac:	f010 ffba 	bl	26824 <bt_gatt_foreach_attr>
		if (data.err) {
   158b0:	f89d 300c 	ldrb.w	r3, [sp, #12]
   158b4:	2b00      	cmp	r3, #0
   158b6:	d0e8      	beq.n	1588a <att_read_mult_req+0x52>
			tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   158b8:	9b02      	ldr	r3, [sp, #8]
   158ba:	6998      	ldr	r0, [r3, #24]
   158bc:	f7ff fa54 	bl	14d68 <tx_meta_data_free>
			net_buf_unref(data.buf);
   158c0:	9802      	ldr	r0, [sp, #8]
   158c2:	f003 fcb5 	bl	19230 <net_buf_unref>
	if (!req) {
   158c6:	4632      	mov	r2, r6
   158c8:	210e      	movs	r1, #14
   158ca:	4620      	mov	r0, r4
   158cc:	f89d 300c 	ldrb.w	r3, [sp, #12]
   158d0:	f011 faa0 	bl	26e14 <send_err_rsp.part.0>
			return 0;
   158d4:	2000      	movs	r0, #0
   158d6:	e7c2      	b.n	1585e <att_read_mult_req+0x26>
		return BT_ATT_ERR_UNLIKELY;
   158d8:	200e      	movs	r0, #14
   158da:	e7c0      	b.n	1585e <att_read_mult_req+0x26>
   158dc:	00026b6f 	.word	0x00026b6f

000158e0 <att_read_rsp>:
{
   158e0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_conn *conn = chan->chan.chan.conn;
   158e4:	f8d0 8004 	ldr.w	r8, [r0, #4]
{
   158e8:	4604      	mov	r4, r0
   158ea:	460e      	mov	r6, r1
	if (!bt_gatt_change_aware(conn, true)) {
   158ec:	4640      	mov	r0, r8
   158ee:	2101      	movs	r1, #1
{
   158f0:	4617      	mov	r7, r2
   158f2:	461d      	mov	r5, r3
	if (!bt_gatt_change_aware(conn, true)) {
   158f4:	f011 fd7e 	bl	273f4 <bt_gatt_change_aware>
   158f8:	b948      	cbnz	r0, 1590e <att_read_rsp+0x2e>
		if (!atomic_test_and_set_bit(chan->flags, ATT_OUT_OF_SYNC_SENT)) {
   158fa:	2105      	movs	r1, #5
   158fc:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15900:	f011 f924 	bl	26b4c <atomic_test_and_set_bit>
   15904:	bb78      	cbnz	r0, 15966 <att_read_rsp+0x86>
			return BT_ATT_ERR_DB_OUT_OF_SYNC;
   15906:	2012      	movs	r0, #18
}
   15908:	b004      	add	sp, #16
   1590a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!handle) {
   1590e:	b38d      	cbz	r5, 15974 <att_read_rsp+0x94>
	(void)memset(&data, 0, sizeof(data));
   15910:	2210      	movs	r2, #16
   15912:	2100      	movs	r1, #0
   15914:	4668      	mov	r0, sp
   15916:	f013 feee 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, rsp, 0);
   1591a:	2200      	movs	r2, #0
   1591c:	4639      	mov	r1, r7
   1591e:	4640      	mov	r0, r8
   15920:	f7ff fe80 	bl	15624 <bt_att_create_pdu>
   15924:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   15926:	b338      	cbz	r0, 15978 <att_read_rsp+0x98>
	data.offset = offset;
   15928:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   1592c:	4629      	mov	r1, r5
	data.offset = offset;
   1592e:	f8ad 3004 	strh.w	r3, [sp, #4]
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15932:	2301      	movs	r3, #1
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15934:	4628      	mov	r0, r5
	data.err = BT_ATT_ERR_INVALID_HANDLE;
   15936:	f88d 300c 	strb.w	r3, [sp, #12]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   1593a:	4a10      	ldr	r2, [pc, #64]	; (1597c <att_read_rsp+0x9c>)
   1593c:	466b      	mov	r3, sp
	data.chan = chan;
   1593e:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(handle, handle, read_cb, &data);
   15940:	f010 ff70 	bl	26824 <bt_gatt_foreach_attr>
	if (data.err) {
   15944:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15948:	b17b      	cbz	r3, 1596a <att_read_rsp+0x8a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   1594a:	9b02      	ldr	r3, [sp, #8]
   1594c:	6998      	ldr	r0, [r3, #24]
   1594e:	f7ff fa0b 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15952:	9802      	ldr	r0, [sp, #8]
   15954:	f003 fc6c 	bl	19230 <net_buf_unref>
	if (!req) {
   15958:	462a      	mov	r2, r5
   1595a:	4631      	mov	r1, r6
   1595c:	4620      	mov	r0, r4
   1595e:	f89d 300c 	ldrb.w	r3, [sp, #12]
   15962:	f011 fa57 	bl	26e14 <send_err_rsp.part.0>
			return 0;
   15966:	2000      	movs	r0, #0
   15968:	e7ce      	b.n	15908 <att_read_rsp+0x28>
	bt_att_chan_send_rsp(chan, data.buf);
   1596a:	4620      	mov	r0, r4
   1596c:	9902      	ldr	r1, [sp, #8]
   1596e:	f011 f839 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15972:	e7f8      	b.n	15966 <att_read_rsp+0x86>
		return BT_ATT_ERR_INVALID_HANDLE;
   15974:	2001      	movs	r0, #1
   15976:	e7c7      	b.n	15908 <att_read_rsp+0x28>
		return BT_ATT_ERR_UNLIKELY;
   15978:	200e      	movs	r0, #14
   1597a:	e7c5      	b.n	15908 <att_read_rsp+0x28>
   1597c:	00026b6f 	.word	0x00026b6f

00015980 <att_read_type_req>:
{
   15980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t uuid_len = buf->len - sizeof(*req);
   15984:	8a0d      	ldrh	r5, [r1, #16]
{
   15986:	4604      	mov	r4, r0
	uint8_t uuid_len = buf->len - sizeof(*req);
   15988:	3d04      	subs	r5, #4
   1598a:	b2ed      	uxtb	r5, r5
	if (uuid_len != 2 && uuid_len != 16) {
   1598c:	2d02      	cmp	r5, #2
{
   1598e:	4608      	mov	r0, r1
   15990:	b08c      	sub	sp, #48	; 0x30
	if (uuid_len != 2 && uuid_len != 16) {
   15992:	d001      	beq.n	15998 <att_read_type_req+0x18>
   15994:	2d10      	cmp	r5, #16
   15996:	d150      	bne.n	15a3a <att_read_type_req+0xba>
	return net_buf_simple_pull_mem(&buf->b, len);
   15998:	2104      	movs	r1, #4
   1599a:	300c      	adds	r0, #12
   1599c:	f003 fd4c 	bl	19438 <net_buf_simple_pull_mem>
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   159a0:	f10d 0804 	add.w	r8, sp, #4
	start_handle = sys_le16_to_cpu(req->start_handle);
   159a4:	8806      	ldrh	r6, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   159a6:	8847      	ldrh	r7, [r0, #2]
	if (!bt_uuid_create(&u.uuid, req->uuid, uuid_len)) {
   159a8:	1d01      	adds	r1, r0, #4
   159aa:	462a      	mov	r2, r5
   159ac:	4640      	mov	r0, r8
   159ae:	f010 fa10 	bl	25dd2 <bt_uuid_create>
   159b2:	b188      	cbz	r0, 159d8 <att_read_type_req+0x58>
	if (!start || !end) {
   159b4:	b19e      	cbz	r6, 159de <att_read_type_req+0x5e>
   159b6:	b18f      	cbz	r7, 159dc <att_read_type_req+0x5c>
	if (start > end) {
   159b8:	42be      	cmp	r6, r7
   159ba:	d810      	bhi.n	159de <att_read_type_req+0x5e>
	(void)memset(&data, 0, sizeof(data));
   159bc:	2218      	movs	r2, #24
	struct bt_conn *conn = chan->chan.chan.conn;
   159be:	6865      	ldr	r5, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   159c0:	2100      	movs	r1, #0
   159c2:	eb0d 0002 	add.w	r0, sp, r2
   159c6:	f013 fe96 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_READ_TYPE_RSP,
   159ca:	2201      	movs	r2, #1
   159cc:	2109      	movs	r1, #9
   159ce:	4628      	mov	r0, r5
   159d0:	f7ff fe28 	bl	15624 <bt_att_create_pdu>
   159d4:	9008      	str	r0, [sp, #32]
	if (!data.buf) {
   159d6:	b960      	cbnz	r0, 159f2 <att_read_type_req+0x72>
		return BT_ATT_ERR_UNLIKELY;
   159d8:	200e      	movs	r0, #14
   159da:	e007      	b.n	159ec <att_read_type_req+0x6c>
			*err = 0U;
   159dc:	463e      	mov	r6, r7
	if (!req) {
   159de:	2301      	movs	r3, #1
   159e0:	4632      	mov	r2, r6
   159e2:	2108      	movs	r1, #8
   159e4:	4620      	mov	r0, r4
   159e6:	f011 fa15 	bl	26e14 <send_err_rsp.part.0>
		return 0;
   159ea:	2000      	movs	r0, #0
}
   159ec:	b00c      	add	sp, #48	; 0x30
   159ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_add(&buf->b, len);
   159f2:	2101      	movs	r1, #1
   159f4:	300c      	adds	r0, #12
	data.uuid = uuid;
   159f6:	e9cd 4806 	strd	r4, r8, [sp, #24]
   159fa:	f003 fd3b 	bl	19474 <net_buf_simple_add>
	data.rsp->len = 0U;
   159fe:	2300      	movs	r3, #0
	data.rsp = net_buf_add(data.buf, sizeof(*data.rsp));
   15a00:	9009      	str	r0, [sp, #36]	; 0x24
	data.rsp->len = 0U;
   15a02:	7003      	strb	r3, [r0, #0]
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15a04:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   15a06:	4639      	mov	r1, r7
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15a08:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	bt_gatt_foreach_attr(start_handle, end_handle, read_type_cb, &data);
   15a0c:	4630      	mov	r0, r6
   15a0e:	ab06      	add	r3, sp, #24
   15a10:	4a0b      	ldr	r2, [pc, #44]	; (15a40 <att_read_type_req+0xc0>)
   15a12:	f010 ff07 	bl	26824 <bt_gatt_foreach_attr>
	if (data.err) {
   15a16:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   15a1a:	b14b      	cbz	r3, 15a30 <att_read_type_req+0xb0>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15a1c:	9b08      	ldr	r3, [sp, #32]
   15a1e:	6998      	ldr	r0, [r3, #24]
   15a20:	f7ff f9a2 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15a24:	9808      	ldr	r0, [sp, #32]
   15a26:	f003 fc03 	bl	19230 <net_buf_unref>
	if (!req) {
   15a2a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
   15a2e:	e7d7      	b.n	159e0 <att_read_type_req+0x60>
	bt_att_chan_send_rsp(chan, data.buf);
   15a30:	4620      	mov	r0, r4
   15a32:	9908      	ldr	r1, [sp, #32]
   15a34:	f010 ffd6 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15a38:	e7d7      	b.n	159ea <att_read_type_req+0x6a>
		return BT_ATT_ERR_INVALID_PDU;
   15a3a:	2004      	movs	r0, #4
   15a3c:	e7d6      	b.n	159ec <att_read_type_req+0x6c>
   15a3e:	bf00      	nop
   15a40:	000151dd 	.word	0x000151dd

00015a44 <att_find_type_req>:
{
   15a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   15a48:	460f      	mov	r7, r1
   15a4a:	4604      	mov	r4, r0
	return net_buf_simple_pull_mem(&buf->b, len);
   15a4c:	2106      	movs	r1, #6
   15a4e:	b086      	sub	sp, #24
   15a50:	f107 000c 	add.w	r0, r7, #12
   15a54:	f003 fcf0 	bl	19438 <net_buf_simple_pull_mem>
	start_handle = sys_le16_to_cpu(req->start_handle);
   15a58:	8805      	ldrh	r5, [r0, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15a5a:	f8b0 8002 	ldrh.w	r8, [r0, #2]
	type = sys_le16_to_cpu(req->type);
   15a5e:	8882      	ldrh	r2, [r0, #4]
	value = buf->data;
   15a60:	f8d7 900c 	ldr.w	r9, [r7, #12]
	if (!start || !end) {
   15a64:	b1c5      	cbz	r5, 15a98 <att_find_type_req+0x54>
   15a66:	2300      	movs	r3, #0
   15a68:	f1b8 0f00 	cmp.w	r8, #0
   15a6c:	d013      	beq.n	15a96 <att_find_type_req+0x52>
	if (start > end) {
   15a6e:	4545      	cmp	r5, r8
   15a70:	d812      	bhi.n	15a98 <att_find_type_req+0x54>
	if (bt_uuid_cmp(BT_UUID_DECLARE_16(type), BT_UUID_GATT_PRIMARY)) {
   15a72:	f88d 3000 	strb.w	r3, [sp]
   15a76:	f88d 3004 	strb.w	r3, [sp, #4]
   15a7a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   15a7e:	4668      	mov	r0, sp
   15a80:	a901      	add	r1, sp, #4
   15a82:	f8ad 2002 	strh.w	r2, [sp, #2]
   15a86:	f8ad 3006 	strh.w	r3, [sp, #6]
   15a8a:	f010 f974 	bl	25d76 <bt_uuid_cmp>
   15a8e:	4606      	mov	r6, r0
   15a90:	b160      	cbz	r0, 15aac <att_find_type_req+0x68>
	if (!req) {
   15a92:	230a      	movs	r3, #10
   15a94:	e001      	b.n	15a9a <att_find_type_req+0x56>
			*err = 0U;
   15a96:	4645      	mov	r5, r8
	if (!req) {
   15a98:	2301      	movs	r3, #1
   15a9a:	462a      	mov	r2, r5
   15a9c:	2106      	movs	r1, #6
   15a9e:	4620      	mov	r0, r4
   15aa0:	f011 f9b8 	bl	26e14 <send_err_rsp.part.0>
		return 0;
   15aa4:	2000      	movs	r0, #0
}
   15aa6:	b006      	add	sp, #24
   15aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	struct bt_conn *conn = chan->chan.chan.conn;
   15aac:	f8d4 a004 	ldr.w	sl, [r4, #4]
	(void)memset(&data, 0, sizeof(data));
   15ab0:	4601      	mov	r1, r0
   15ab2:	2214      	movs	r2, #20
   15ab4:	a801      	add	r0, sp, #4
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   15ab6:	7c3f      	ldrb	r7, [r7, #16]
	(void)memset(&data, 0, sizeof(data));
   15ab8:	f013 fe1d 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_TYPE_RSP, 0);
   15abc:	4632      	mov	r2, r6
   15abe:	2107      	movs	r1, #7
   15ac0:	4650      	mov	r0, sl
   15ac2:	f7ff fdaf 	bl	15624 <bt_att_create_pdu>
   15ac6:	9002      	str	r0, [sp, #8]
	if (!data.buf) {
   15ac8:	b1f8      	cbz	r0, 15b0a <att_find_type_req+0xc6>
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15aca:	230a      	movs	r3, #10
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15acc:	4641      	mov	r1, r8
	data.err = BT_ATT_ERR_ATTRIBUTE_NOT_FOUND;
   15ace:	f88d 3015 	strb.w	r3, [sp, #21]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15ad2:	4628      	mov	r0, r5
   15ad4:	ab01      	add	r3, sp, #4
   15ad6:	4a0e      	ldr	r2, [pc, #56]	; (15b10 <att_find_type_req+0xcc>)
	data.value = value;
   15ad8:	e9cd 6903 	strd	r6, r9, [sp, #12]
	data.chan = chan;
   15adc:	9401      	str	r4, [sp, #4]
	data.value_len = value_len;
   15ade:	f88d 7014 	strb.w	r7, [sp, #20]
	bt_gatt_foreach_attr(start_handle, end_handle, find_type_cb, &data);
   15ae2:	f010 fe9f 	bl	26824 <bt_gatt_foreach_attr>
	if (data.err) {
   15ae6:	f89d 3015 	ldrb.w	r3, [sp, #21]
   15aea:	b14b      	cbz	r3, 15b00 <att_find_type_req+0xbc>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15aec:	9b02      	ldr	r3, [sp, #8]
   15aee:	6998      	ldr	r0, [r3, #24]
   15af0:	f7ff f93a 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15af4:	9802      	ldr	r0, [sp, #8]
   15af6:	f003 fb9b 	bl	19230 <net_buf_unref>
	if (!req) {
   15afa:	f89d 3015 	ldrb.w	r3, [sp, #21]
   15afe:	e7cc      	b.n	15a9a <att_find_type_req+0x56>
	bt_att_chan_send_rsp(chan, data.buf);
   15b00:	4620      	mov	r0, r4
   15b02:	9902      	ldr	r1, [sp, #8]
   15b04:	f010 ff6e 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15b08:	e7cc      	b.n	15aa4 <att_find_type_req+0x60>
		return BT_ATT_ERR_UNLIKELY;
   15b0a:	200e      	movs	r0, #14
	return att_find_type_rsp(chan, start_handle, end_handle, value,
   15b0c:	e7cb      	b.n	15aa6 <att_find_type_req+0x62>
   15b0e:	bf00      	nop
   15b10:	00014da9 	.word	0x00014da9

00015b14 <att_find_info_req>:
{
   15b14:	b5f0      	push	{r4, r5, r6, r7, lr}
	req = (void *)buf->data;
   15b16:	68cb      	ldr	r3, [r1, #12]
{
   15b18:	4604      	mov	r4, r0
	start_handle = sys_le16_to_cpu(req->start_handle);
   15b1a:	881d      	ldrh	r5, [r3, #0]
	end_handle = sys_le16_to_cpu(req->end_handle);
   15b1c:	885e      	ldrh	r6, [r3, #2]
{
   15b1e:	b085      	sub	sp, #20
	if (!start || !end) {
   15b20:	b195      	cbz	r5, 15b48 <att_find_info_req+0x34>
   15b22:	b186      	cbz	r6, 15b46 <att_find_info_req+0x32>
	if (start > end) {
   15b24:	42ae      	cmp	r6, r5
   15b26:	d30f      	bcc.n	15b48 <att_find_info_req+0x34>
	struct bt_conn *conn = chan->chan.chan.conn;
   15b28:	6847      	ldr	r7, [r0, #4]
	(void)memset(&data, 0, sizeof(data));
   15b2a:	2210      	movs	r2, #16
   15b2c:	2100      	movs	r1, #0
   15b2e:	4668      	mov	r0, sp
   15b30:	f013 fde1 	bl	296f6 <memset>
	data.buf = bt_att_create_pdu(conn, BT_ATT_OP_FIND_INFO_RSP, 0);
   15b34:	2200      	movs	r2, #0
   15b36:	2105      	movs	r1, #5
   15b38:	4638      	mov	r0, r7
   15b3a:	f7ff fd73 	bl	15624 <bt_att_create_pdu>
   15b3e:	9001      	str	r0, [sp, #4]
	if (!data.buf) {
   15b40:	b958      	cbnz	r0, 15b5a <att_find_info_req+0x46>
		return BT_ATT_ERR_UNLIKELY;
   15b42:	200e      	movs	r0, #14
	return att_find_info_rsp(chan, start_handle, end_handle);
   15b44:	e007      	b.n	15b56 <att_find_info_req+0x42>
			*err = 0U;
   15b46:	4635      	mov	r5, r6
	if (!req) {
   15b48:	2301      	movs	r3, #1
   15b4a:	462a      	mov	r2, r5
   15b4c:	2104      	movs	r1, #4
   15b4e:	4620      	mov	r0, r4
   15b50:	f011 f960 	bl	26e14 <send_err_rsp.part.0>
		return 0;
   15b54:	2000      	movs	r0, #0
}
   15b56:	b005      	add	sp, #20
   15b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   15b5a:	466b      	mov	r3, sp
   15b5c:	4631      	mov	r1, r6
   15b5e:	4628      	mov	r0, r5
   15b60:	4a09      	ldr	r2, [pc, #36]	; (15b88 <att_find_info_req+0x74>)
	data.chan = chan;
   15b62:	9400      	str	r4, [sp, #0]
	bt_gatt_foreach_attr(start_handle, end_handle, find_info_cb, &data);
   15b64:	f010 fe5e 	bl	26824 <bt_gatt_foreach_attr>
	if (!data.rsp) {
   15b68:	9b02      	ldr	r3, [sp, #8]
   15b6a:	b943      	cbnz	r3, 15b7e <att_find_info_req+0x6a>
		tx_meta_data_free(bt_att_tx_meta_data(data.buf));
   15b6c:	9b01      	ldr	r3, [sp, #4]
   15b6e:	6998      	ldr	r0, [r3, #24]
   15b70:	f7ff f8fa 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(data.buf);
   15b74:	9801      	ldr	r0, [sp, #4]
   15b76:	f003 fb5b 	bl	19230 <net_buf_unref>
	if (!req) {
   15b7a:	230a      	movs	r3, #10
   15b7c:	e7e5      	b.n	15b4a <att_find_info_req+0x36>
	bt_att_chan_send_rsp(chan, data.buf);
   15b7e:	4620      	mov	r0, r4
   15b80:	9901      	ldr	r1, [sp, #4]
   15b82:	f010 ff2f 	bl	269e4 <bt_att_chan_send_rsp>
	return 0;
   15b86:	e7e5      	b.n	15b54 <att_find_info_req+0x40>
   15b88:	000268c1 	.word	0x000268c1

00015b8c <bt_att_init>:
	bt_l2cap_register_ecred_cb(&cb);
#endif /* CONFIG_BT_EATT */
}

void bt_att_init(void)
{
   15b8c:	b538      	push	{r3, r4, r5, lr}
	z_impl_k_queue_init(queue);
   15b8e:	4c09      	ldr	r4, [pc, #36]	; (15bb4 <bt_att_init+0x28>)
	k_fifo_init(&free_att_tx_meta_data);
	for (size_t i = 0; i < ARRAY_SIZE(tx_meta_data); i++) {
		k_fifo_put(&free_att_tx_meta_data, &tx_meta_data[i]);
   15b90:	4d09      	ldr	r5, [pc, #36]	; (15bb8 <bt_att_init+0x2c>)
   15b92:	4620      	mov	r0, r4
   15b94:	f013 fb9f 	bl	292d6 <z_impl_k_queue_init>
   15b98:	4629      	mov	r1, r5
   15b9a:	4620      	mov	r0, r4
   15b9c:	f013 fba8 	bl	292f0 <k_queue_append>
   15ba0:	4620      	mov	r0, r4
   15ba2:	f105 0114 	add.w	r1, r5, #20
   15ba6:	f013 fba3 	bl	292f0 <k_queue_append>
	bt_gatt_init();

	if (IS_ENABLED(CONFIG_BT_EATT)) {
		bt_eatt_init();
	}
}
   15baa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	bt_gatt_init();
   15bae:	f000 bb9f 	b.w	162f0 <bt_gatt_init>
   15bb2:	bf00      	nop
   15bb4:	20008bb0 	.word	0x20008bb0
   15bb8:	20021080 	.word	0x20021080

00015bbc <bt_att_req_alloc>:
	}
}

struct bt_att_req *bt_att_req_alloc(k_timeout_t timeout)
{
	struct bt_att_req *req = NULL;
   15bbc:	2300      	movs	r3, #0
{
   15bbe:	b537      	push	{r0, r1, r2, r4, r5, lr}
   15bc0:	4605      	mov	r5, r0
   15bc2:	460c      	mov	r4, r1
	struct bt_att_req *req = NULL;
   15bc4:	9301      	str	r3, [sp, #4]
	return z_impl_z_current_get();
   15bc6:	f00b ffb9 	bl	21b3c <z_impl_z_current_get>

	if (k_current_get() == att_handle_rsp_thread) {
   15bca:	4b0c      	ldr	r3, [pc, #48]	; (15bfc <bt_att_req_alloc+0x40>)
		 */
		timeout = K_NO_WAIT;
	}

	/* Reserve space for request */
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15bcc:	a901      	add	r1, sp, #4
	if (k_current_get() == att_handle_rsp_thread) {
   15bce:	681b      	ldr	r3, [r3, #0]
   15bd0:	4283      	cmp	r3, r0
		timeout = K_NO_WAIT;
   15bd2:	bf04      	itt	eq
   15bd4:	2500      	moveq	r5, #0
   15bd6:	462c      	moveq	r4, r5
	if (k_mem_slab_alloc(&req_slab, (void **)&req, timeout)) {
   15bd8:	462a      	mov	r2, r5
   15bda:	4623      	mov	r3, r4
   15bdc:	4808      	ldr	r0, [pc, #32]	; (15c00 <bt_att_req_alloc+0x44>)
   15bde:	f009 fbe3 	bl	1f3a8 <k_mem_slab_alloc>
   15be2:	4601      	mov	r1, r0
   15be4:	b940      	cbnz	r0, 15bf8 <bt_att_req_alloc+0x3c>
		return NULL;
	}

	LOG_DBG("req %p", req);

	memset(req, 0, sizeof(*req));
   15be6:	9b01      	ldr	r3, [sp, #4]
   15be8:	221c      	movs	r2, #28
   15bea:	4618      	mov	r0, r3
   15bec:	f013 fd83 	bl	296f6 <memset>
   15bf0:	4603      	mov	r3, r0

	return req;
}
   15bf2:	4618      	mov	r0, r3
   15bf4:	b003      	add	sp, #12
   15bf6:	bd30      	pop	{r4, r5, pc}
		return NULL;
   15bf8:	2300      	movs	r3, #0
   15bfa:	e7fa      	b.n	15bf2 <bt_att_req_alloc+0x36>
   15bfc:	200210a8 	.word	0x200210a8
   15c00:	20008a48 	.word	0x20008a48

00015c04 <bt_att_req_free>:

void bt_att_req_free(struct bt_att_req *req)
{
   15c04:	b507      	push	{r0, r1, r2, lr}
	LOG_DBG("req %p", req);

	if (req->buf) {
   15c06:	6883      	ldr	r3, [r0, #8]
{
   15c08:	9001      	str	r0, [sp, #4]
	if (req->buf) {
   15c0a:	b14b      	cbz	r3, 15c20 <bt_att_req_free+0x1c>
		tx_meta_data_free(bt_att_tx_meta_data(req->buf));
   15c0c:	6998      	ldr	r0, [r3, #24]
   15c0e:	f7ff f8ab 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(req->buf);
   15c12:	9b01      	ldr	r3, [sp, #4]
   15c14:	6898      	ldr	r0, [r3, #8]
   15c16:	f003 fb0b 	bl	19230 <net_buf_unref>
		req->buf = NULL;
   15c1a:	2200      	movs	r2, #0
   15c1c:	9b01      	ldr	r3, [sp, #4]
   15c1e:	609a      	str	r2, [r3, #8]
	}

	k_mem_slab_free(&req_slab, (void **)&req);
   15c20:	4803      	ldr	r0, [pc, #12]	; (15c30 <bt_att_req_free+0x2c>)
   15c22:	a901      	add	r1, sp, #4
   15c24:	f009 fc2a 	bl	1f47c <k_mem_slab_free>
}
   15c28:	b003      	add	sp, #12
   15c2a:	f85d fb04 	ldr.w	pc, [sp], #4
   15c2e:	bf00      	nop
   15c30:	20008a48 	.word	0x20008a48

00015c34 <att_handle_rsp>:
{
   15c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   15c38:	4604      	mov	r4, r0
	k_work_cancel_delayable(&chan->timeout_work);
   15c3a:	30c0      	adds	r0, #192	; 0xc0
{
   15c3c:	461d      	mov	r5, r3
   15c3e:	460e      	mov	r6, r1
   15c40:	4617      	mov	r7, r2
	k_work_cancel_delayable(&chan->timeout_work);
   15c42:	f00a fdf9 	bl	20838 <k_work_cancel_delayable>
	if (!chan->req) {
   15c46:	f8d4 309c 	ldr.w	r3, [r4, #156]	; 0x9c
   15c4a:	b97b      	cbnz	r3, 15c6c <att_handle_rsp+0x38>
		LOG_WRN("No pending ATT request");
   15c4c:	4a19      	ldr	r2, [pc, #100]	; (15cb4 <att_handle_rsp+0x80>)
   15c4e:	4618      	mov	r0, r3
   15c50:	e9cd 3201 	strd	r3, r2, [sp, #4]
   15c54:	4918      	ldr	r1, [pc, #96]	; (15cb8 <att_handle_rsp+0x84>)
   15c56:	2202      	movs	r2, #2
   15c58:	9300      	str	r3, [sp, #0]
   15c5a:	f010 fe81 	bl	26960 <z_log_msg_runtime_create.constprop.0>
	att_req_send_process(chan->att);
   15c5e:	6820      	ldr	r0, [r4, #0]
   15c60:	f011 f810 	bl	26c84 <att_req_send_process>
}
   15c64:	2000      	movs	r0, #0
   15c66:	b004      	add	sp, #16
   15c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (chan->req == &cancel) {
   15c6c:	4a13      	ldr	r2, [pc, #76]	; (15cbc <att_handle_rsp+0x88>)
   15c6e:	f04f 0800 	mov.w	r8, #0
   15c72:	4293      	cmp	r3, r2
   15c74:	d102      	bne.n	15c7c <att_handle_rsp+0x48>
		chan->req = NULL;
   15c76:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
   15c7a:	e7f0      	b.n	15c5e <att_handle_rsp+0x2a>
	func = chan->req->func;
   15c7c:	f8d3 9004 	ldr.w	r9, [r3, #4]
	chan->req->func = NULL;
   15c80:	f8c3 8004 	str.w	r8, [r3, #4]
	params = chan->req->user_data;
   15c84:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
   15c88:	f8d0 a018 	ldr.w	sl, [r0, #24]
	bt_att_req_free(chan->req);
   15c8c:	f7ff ffba 	bl	15c04 <bt_att_req_free>
	att_req_send_process(chan->att);
   15c90:	6820      	ldr	r0, [r4, #0]
	chan->req = NULL;
   15c92:	f8c4 809c 	str.w	r8, [r4, #156]	; 0x9c
	att_req_send_process(chan->att);
   15c96:	f010 fff5 	bl	26c84 <att_req_send_process>
	if (func) {
   15c9a:	f1b9 0f00 	cmp.w	r9, #0
   15c9e:	d0e1      	beq.n	15c64 <att_handle_rsp+0x30>
		func(chan->att->conn, err, pdu, len, params);
   15ca0:	6820      	ldr	r0, [r4, #0]
   15ca2:	f8cd a000 	str.w	sl, [sp]
   15ca6:	463b      	mov	r3, r7
   15ca8:	4632      	mov	r2, r6
   15caa:	4629      	mov	r1, r5
   15cac:	6800      	ldr	r0, [r0, #0]
   15cae:	47c8      	blx	r9
   15cb0:	e7d8      	b.n	15c64 <att_handle_rsp+0x30>
   15cb2:	bf00      	nop
   15cb4:	0002e8d6 	.word	0x0002e8d6
   15cb8:	0002a580 	.word	0x0002a580
   15cbc:	200210ac 	.word	0x200210ac

00015cc0 <bt_att_disconnected>:
{
   15cc0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct bt_att *att = att_chan->att;
   15cc4:	f850 6c04 	ldr.w	r6, [r0, #-4]
{
   15cc8:	4604      	mov	r4, r0
	if (!att_chan->att) {
   15cca:	2e00      	cmp	r6, #0
   15ccc:	d056      	beq.n	15d7c <bt_att_disconnected+0xbc>
	sys_slist_find_and_remove(&chan->att->chans, &chan->node);
   15cce:	f100 01ec 	add.w	r1, r0, #236	; 0xec
   15cd2:	f106 0028 	add.w	r0, r6, #40	; 0x28
   15cd6:	f010 ff1e 	bl	26b16 <sys_slist_find_and_remove.isra.0>
	while ((buf = net_buf_get(&chan->tx_queue, K_NO_WAIT))) {
   15cda:	1f27      	subs	r7, r4, #4
   15cdc:	f104 089c 	add.w	r8, r4, #156	; 0x9c
   15ce0:	2200      	movs	r2, #0
   15ce2:	2300      	movs	r3, #0
   15ce4:	4640      	mov	r0, r8
   15ce6:	f011 ff37 	bl	27b58 <net_buf_get>
   15cea:	4605      	mov	r5, r0
   15cec:	bb28      	cbnz	r0, 15d3a <bt_att_disconnected+0x7a>
	if (chan->req) {
   15cee:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   15cf2:	b12b      	cbz	r3, 15d00 <bt_att_disconnected+0x40>
		att_handle_rsp(chan, NULL, 0, BT_ATT_ERR_UNLIKELY);
   15cf4:	4602      	mov	r2, r0
   15cf6:	4601      	mov	r1, r0
   15cf8:	230e      	movs	r3, #14
   15cfa:	4638      	mov	r0, r7
   15cfc:	f7ff ff9a 	bl	15c34 <att_handle_rsp>
	chan->att = NULL;
   15d00:	2300      	movs	r3, #0
   15d02:	f844 3c04 	str.w	r3, [r4, #-4]
	if (!sys_slist_is_empty(&att->chans)) {
   15d06:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   15d08:	2b00      	cmp	r3, #0
   15d0a:	d137      	bne.n	15d7c <bt_att_disconnected+0xbc>
	att_reset(att);
   15d0c:	9603      	str	r6, [sp, #12]
	while ((buf = net_buf_get(&att->tx_queue, K_NO_WAIT))) {
   15d0e:	9803      	ldr	r0, [sp, #12]
   15d10:	2200      	movs	r2, #0
   15d12:	2300      	movs	r3, #0
   15d14:	300c      	adds	r0, #12
   15d16:	f011 ff1f 	bl	27b58 <net_buf_get>
   15d1a:	4605      	mov	r5, r0
   15d1c:	b9a0      	cbnz	r0, 15d48 <bt_att_disconnected+0x88>
	while (!sys_slist_is_empty(&att->reqs)) {
   15d1e:	9803      	ldr	r0, [sp, #12]
	return list->head;
   15d20:	6845      	ldr	r5, [r0, #4]
   15d22:	b9c5      	cbnz	r5, 15d56 <bt_att_disconnected+0x96>
	att->conn = NULL;
   15d24:	6005      	str	r5, [r0, #0]
	k_mem_slab_free(&att_slab, (void **)&att);
   15d26:	a903      	add	r1, sp, #12
   15d28:	4816      	ldr	r0, [pc, #88]	; (15d84 <bt_att_disconnected+0xc4>)
   15d2a:	f009 fba7 	bl	1f47c <k_mem_slab_free>
	bt_gatt_disconnected(le_chan->chan.conn);
   15d2e:	6820      	ldr	r0, [r4, #0]
}
   15d30:	b004      	add	sp, #16
   15d32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_gatt_disconnected(le_chan->chan.conn);
   15d36:	f001 b94d 	b.w	16fd4 <bt_gatt_disconnected>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15d3a:	69a8      	ldr	r0, [r5, #24]
   15d3c:	f7ff f814 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(buf);
   15d40:	4628      	mov	r0, r5
   15d42:	f003 fa75 	bl	19230 <net_buf_unref>
   15d46:	e7cb      	b.n	15ce0 <bt_att_disconnected+0x20>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15d48:	69a8      	ldr	r0, [r5, #24]
   15d4a:	f7ff f80d 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(buf);
   15d4e:	4628      	mov	r0, r5
   15d50:	f003 fa6e 	bl	19230 <net_buf_unref>
   15d54:	e7db      	b.n	15d0e <bt_att_disconnected+0x4e>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15d56:	6882      	ldr	r2, [r0, #8]
	return node->next;
   15d58:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   15d5a:	4295      	cmp	r5, r2
	list->head = node;
   15d5c:	6043      	str	r3, [r0, #4]
	list->tail = node;
   15d5e:	bf08      	it	eq
   15d60:	6083      	streq	r3, [r0, #8]
		if (req->func) {
   15d62:	686e      	ldr	r6, [r5, #4]
   15d64:	b136      	cbz	r6, 15d74 <bt_att_disconnected+0xb4>
			req->func(att->conn, BT_ATT_ERR_UNLIKELY, NULL, 0,
   15d66:	69ab      	ldr	r3, [r5, #24]
   15d68:	210e      	movs	r1, #14
   15d6a:	9300      	str	r3, [sp, #0]
   15d6c:	2300      	movs	r3, #0
   15d6e:	6800      	ldr	r0, [r0, #0]
   15d70:	461a      	mov	r2, r3
   15d72:	47b0      	blx	r6
		bt_att_req_free(req);
   15d74:	4628      	mov	r0, r5
   15d76:	f7ff ff45 	bl	15c04 <bt_att_req_free>
   15d7a:	e7d0      	b.n	15d1e <bt_att_disconnected+0x5e>
}
   15d7c:	b004      	add	sp, #16
   15d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   15d82:	bf00      	nop
   15d84:	20008a08 	.word	0x20008a08

00015d88 <att_timeout>:
{
   15d88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("ATT Timeout");
   15d8a:	4b09      	ldr	r3, [pc, #36]	; (15db0 <att_timeout+0x28>)
{
   15d8c:	4604      	mov	r4, r0
	LOG_ERR("ATT Timeout");
   15d8e:	9302      	str	r3, [sp, #8]
   15d90:	2300      	movs	r3, #0
   15d92:	2201      	movs	r2, #1
   15d94:	4618      	mov	r0, r3
   15d96:	e9cd 3300 	strd	r3, r3, [sp]
   15d9a:	4906      	ldr	r1, [pc, #24]	; (15db4 <att_timeout+0x2c>)
   15d9c:	f010 fde0 	bl	26960 <z_log_msg_runtime_create.constprop.0>
	bt_att_disconnected(&chan->chan.chan);
   15da0:	f1a4 00bc 	sub.w	r0, r4, #188	; 0xbc
}
   15da4:	b004      	add	sp, #16
   15da6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	bt_att_disconnected(&chan->chan.chan);
   15daa:	f7ff bf89 	b.w	15cc0 <bt_att_disconnected>
   15dae:	bf00      	nop
   15db0:	0002e8ed 	.word	0x0002e8ed
   15db4:	0002a580 	.word	0x0002a580

00015db8 <bt_att_send>:

int bt_att_send(struct bt_conn *conn, struct net_buf *buf)
{
   15db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15dba:	460c      	mov	r4, r1
	struct bt_att *att;

	__ASSERT_NO_MSG(conn);
   15dbc:	b958      	cbnz	r0, 15dd6 <bt_att_send+0x1e>
   15dbe:	4929      	ldr	r1, [pc, #164]	; (15e64 <bt_att_send+0xac>)
   15dc0:	f640 63a4 	movw	r3, #3748	; 0xea4
   15dc4:	4a28      	ldr	r2, [pc, #160]	; (15e68 <bt_att_send+0xb0>)
   15dc6:	4829      	ldr	r0, [pc, #164]	; (15e6c <bt_att_send+0xb4>)
   15dc8:	f00e fef5 	bl	24bb6 <assert_print>
   15dcc:	f640 61a4 	movw	r1, #3748	; 0xea4
	__ASSERT_NO_MSG(buf);
   15dd0:	4825      	ldr	r0, [pc, #148]	; (15e68 <bt_att_send+0xb0>)
   15dd2:	f00e fee9 	bl	24ba8 <assert_post_action>
   15dd6:	b949      	cbnz	r1, 15dec <bt_att_send+0x34>
   15dd8:	4925      	ldr	r1, [pc, #148]	; (15e70 <bt_att_send+0xb8>)
   15dda:	f640 63a5 	movw	r3, #3749	; 0xea5
   15dde:	4a22      	ldr	r2, [pc, #136]	; (15e68 <bt_att_send+0xb0>)
   15de0:	4822      	ldr	r0, [pc, #136]	; (15e6c <bt_att_send+0xb4>)
   15de2:	f00e fee8 	bl	24bb6 <assert_print>
   15de6:	f640 61a5 	movw	r1, #3749	; 0xea5
   15dea:	e7f1      	b.n	15dd0 <bt_att_send+0x18>

	att = att_get(conn);
   15dec:	f7ff f93e 	bl	1506c <att_get>
	if (!att) {
   15df0:	4605      	mov	r5, r0
   15df2:	b940      	cbnz	r0, 15e06 <bt_att_send+0x4e>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   15df4:	69a0      	ldr	r0, [r4, #24]
   15df6:	f7fe ffb7 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(buf);
   15dfa:	4620      	mov	r0, r4
   15dfc:	f003 fa18 	bl	19230 <net_buf_unref>
		return -ENOTCONN;
   15e00:	f06f 007f 	mvn.w	r0, #127	; 0x7f

	net_buf_put(&att->tx_queue, buf);
	att_send_process(att);

	return 0;
}
   15e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	net_buf_put(&att->tx_queue, buf);
   15e06:	f100 060c 	add.w	r6, r0, #12
   15e0a:	4621      	mov	r1, r4
   15e0c:	4630      	mov	r0, r6
   15e0e:	f003 f9e9 	bl	191e4 <net_buf_put>
	return list->head;
   15e12:	6aad      	ldr	r5, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15e14:	b14d      	cbz	r5, 15e2a <bt_att_send+0x72>
	return node->next;
   15e16:	f855 49f0 	ldr.w	r4, [r5], #-240
   15e1a:	b104      	cbz	r4, 15e1e <bt_att_send+0x66>
   15e1c:	3cf0      	subs	r4, #240	; 0xf0
		err = process_queue(chan, &att->tx_queue);
   15e1e:	4631      	mov	r1, r6
   15e20:	4628      	mov	r0, r5
   15e22:	f010 fdc6 	bl	269b2 <process_queue>
		if (!err) {
   15e26:	4603      	mov	r3, r0
   15e28:	b980      	cbnz	r0, 15e4c <bt_att_send+0x94>
	return 0;
   15e2a:	2000      	movs	r0, #0
   15e2c:	e7ea      	b.n	15e04 <bt_att_send+0x4c>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   15e2e:	2103      	movs	r1, #3
   15e30:	f104 0098 	add.w	r0, r4, #152	; 0x98
   15e34:	f010 fcbf 	bl	267b6 <atomic_test_bit>
   15e38:	4607      	mov	r7, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   15e3a:	f105 0098 	add.w	r0, r5, #152	; 0x98
   15e3e:	f010 fcba 	bl	267b6 <atomic_test_bit>
		if (err == -ENOENT && prev &&
   15e42:	4287      	cmp	r7, r0
   15e44:	f06f 0301 	mvn.w	r3, #1
   15e48:	d107      	bne.n	15e5a <bt_att_send+0xa2>
   15e4a:	4614      	mov	r4, r2
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15e4c:	2c00      	cmp	r4, #0
   15e4e:	d0ec      	beq.n	15e2a <bt_att_send+0x72>
   15e50:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
   15e54:	b922      	cbnz	r2, 15e60 <bt_att_send+0xa8>
		if (err == -ENOENT && prev &&
   15e56:	3302      	adds	r3, #2
   15e58:	d0e9      	beq.n	15e2e <bt_att_send+0x76>
{
   15e5a:	4625      	mov	r5, r4
   15e5c:	4614      	mov	r4, r2
   15e5e:	e7de      	b.n	15e1e <bt_att_send+0x66>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   15e60:	3af0      	subs	r2, #240	; 0xf0
   15e62:	e7f8      	b.n	15e56 <bt_att_send+0x9e>
   15e64:	0002d95d 	.word	0x0002d95d
   15e68:	0002e676 	.word	0x0002e676
   15e6c:	0002b549 	.word	0x0002b549
   15e70:	0002f189 	.word	0x0002f189

00015e74 <bt_att_req_send>:

int bt_att_req_send(struct bt_conn *conn, struct bt_att_req *req)
{
   15e74:	b510      	push	{r4, lr}
   15e76:	460c      	mov	r4, r1
	struct bt_att *att;

	LOG_DBG("conn %p req %p", conn, req);

	__ASSERT_NO_MSG(conn);
   15e78:	b958      	cbnz	r0, 15e92 <bt_att_req_send+0x1e>
   15e7a:	4915      	ldr	r1, [pc, #84]	; (15ed0 <bt_att_req_send+0x5c>)
   15e7c:	f640 63ba 	movw	r3, #3770	; 0xeba
   15e80:	4a14      	ldr	r2, [pc, #80]	; (15ed4 <bt_att_req_send+0x60>)
   15e82:	4815      	ldr	r0, [pc, #84]	; (15ed8 <bt_att_req_send+0x64>)
   15e84:	f00e fe97 	bl	24bb6 <assert_print>
   15e88:	f640 61ba 	movw	r1, #3770	; 0xeba
	__ASSERT_NO_MSG(req);
   15e8c:	4811      	ldr	r0, [pc, #68]	; (15ed4 <bt_att_req_send+0x60>)
   15e8e:	f00e fe8b 	bl	24ba8 <assert_post_action>
   15e92:	b949      	cbnz	r1, 15ea8 <bt_att_req_send+0x34>
   15e94:	4911      	ldr	r1, [pc, #68]	; (15edc <bt_att_req_send+0x68>)
   15e96:	f640 63bb 	movw	r3, #3771	; 0xebb
   15e9a:	4a0e      	ldr	r2, [pc, #56]	; (15ed4 <bt_att_req_send+0x60>)
   15e9c:	480e      	ldr	r0, [pc, #56]	; (15ed8 <bt_att_req_send+0x64>)
   15e9e:	f00e fe8a 	bl	24bb6 <assert_print>
   15ea2:	f640 61bb 	movw	r1, #3771	; 0xebb
   15ea6:	e7f1      	b.n	15e8c <bt_att_req_send+0x18>

	att = att_get(conn);
   15ea8:	f7ff f8e0 	bl	1506c <att_get>
	if (!att) {
   15eac:	b160      	cbz	r0, 15ec8 <bt_att_req_send+0x54>
	parent->next = child;
   15eae:	2300      	movs	r3, #0
   15eb0:	6023      	str	r3, [r4, #0]
	return list->tail;
   15eb2:	6883      	ldr	r3, [r0, #8]
Z_GENLIST_APPEND(slist, snode)
   15eb4:	b92b      	cbnz	r3, 15ec2 <bt_att_req_send+0x4e>
	list->head = node;
   15eb6:	e9c0 4401 	strd	r4, r4, [r0, #4]
		return -ENOTCONN;
	}

	sys_slist_append(&att->reqs, &req->node);
	att_req_send_process(att);
   15eba:	f010 fee3 	bl	26c84 <att_req_send_process>

	return 0;
   15ebe:	2000      	movs	r0, #0
}
   15ec0:	bd10      	pop	{r4, pc}
	parent->next = child;
   15ec2:	601c      	str	r4, [r3, #0]
	list->tail = node;
   15ec4:	6084      	str	r4, [r0, #8]
}
   15ec6:	e7f8      	b.n	15eba <bt_att_req_send+0x46>
		return -ENOTCONN;
   15ec8:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   15ecc:	e7f8      	b.n	15ec0 <bt_att_req_send+0x4c>
   15ece:	bf00      	nop
   15ed0:	0002d95d 	.word	0x0002d95d
   15ed4:	0002e676 	.word	0x0002e676
   15ed8:	0002b549 	.word	0x0002b549
   15edc:	0002e725 	.word	0x0002e725

00015ee0 <find_cf_cfg>:
	atomic_set(cfg->flags, 0);
}

#if defined(CONFIG_BT_GATT_CACHING)
static struct gatt_cf_cfg *find_cf_cfg(struct bt_conn *conn)
{
   15ee0:	b570      	push	{r4, r5, r6, lr}
	int i;

	for (i = 0; i < ARRAY_SIZE(cf_cfg); i++) {
		struct gatt_cf_cfg *cfg = &cf_cfg[i];

		if (!conn) {
   15ee2:	4606      	mov	r6, r0
   15ee4:	4d13      	ldr	r5, [pc, #76]	; (15f34 <find_cf_cfg+0x54>)
   15ee6:	b140      	cbz	r0, 15efa <find_cf_cfg+0x1a>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
				return cfg;
			}
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   15ee8:	462a      	mov	r2, r5
   15eea:	f815 1c01 	ldrb.w	r1, [r5, #-1]
   15eee:	1e6c      	subs	r4, r5, #1
   15ef0:	f010 fb69 	bl	265c6 <bt_conn_is_peer_addr_le>
   15ef4:	b198      	cbz	r0, 15f1e <find_cf_cfg+0x3e>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15ef6:	4620      	mov	r0, r4
   15ef8:	e00c      	b.n	15f14 <find_cf_cfg+0x34>
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   15efa:	4628      	mov	r0, r5
   15efc:	490e      	ldr	r1, [pc, #56]	; (15f38 <find_cf_cfg+0x58>)
   15efe:	f011 f901 	bl	27104 <bt_addr_le_eq>
   15f02:	b940      	cbnz	r0, 15f16 <find_cf_cfg+0x36>
   15f04:	490c      	ldr	r1, [pc, #48]	; (15f38 <find_cf_cfg+0x58>)
   15f06:	f105 0010 	add.w	r0, r5, #16
   15f0a:	f011 f8fb 	bl	27104 <bt_addr_le_eq>
   15f0e:	b120      	cbz	r0, 15f1a <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15f10:	f105 000f 	add.w	r0, r5, #15
			return cfg;
		}
	}

	return NULL;
}
   15f14:	bd70      	pop	{r4, r5, r6, pc}
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15f16:	1e68      	subs	r0, r5, #1
   15f18:	e7fc      	b.n	15f14 <find_cf_cfg+0x34>
	return NULL;
   15f1a:	2000      	movs	r0, #0
   15f1c:	e7fa      	b.n	15f14 <find_cf_cfg+0x34>
		} else if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   15f1e:	4630      	mov	r0, r6
   15f20:	7c21      	ldrb	r1, [r4, #16]
   15f22:	f104 0211 	add.w	r2, r4, #17
   15f26:	f010 fb4e 	bl	265c6 <bt_conn_is_peer_addr_le>
   15f2a:	2800      	cmp	r0, #0
   15f2c:	d0f5      	beq.n	15f1a <find_cf_cfg+0x3a>
		struct gatt_cf_cfg *cfg = &cf_cfg[i];
   15f2e:	f104 0010 	add.w	r0, r4, #16
   15f32:	e7ef      	b.n	15f14 <find_cf_cfg+0x34>
   15f34:	200210e1 	.word	0x200210e1
   15f38:	0002d481 	.word	0x0002d481

00015f3c <find_sc_cfg>:
{
   15f3c:	b570      	push	{r4, r5, r6, lr}
		if (id == sc_cfg[i].id &&
   15f3e:	4c0e      	ldr	r4, [pc, #56]	; (15f78 <find_sc_cfg+0x3c>)
{
   15f40:	4605      	mov	r5, r0
		if (id == sc_cfg[i].id &&
   15f42:	7823      	ldrb	r3, [r4, #0]
{
   15f44:	460e      	mov	r6, r1
		if (id == sc_cfg[i].id &&
   15f46:	4283      	cmp	r3, r0
   15f48:	d00c      	beq.n	15f64 <find_sc_cfg+0x28>
   15f4a:	7b23      	ldrb	r3, [r4, #12]
   15f4c:	42ab      	cmp	r3, r5
   15f4e:	d110      	bne.n	15f72 <find_sc_cfg+0x36>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   15f50:	4631      	mov	r1, r6
   15f52:	480a      	ldr	r0, [pc, #40]	; (15f7c <find_sc_cfg+0x40>)
   15f54:	f011 f8d6 	bl	27104 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   15f58:	b158      	cbz	r0, 15f72 <find_sc_cfg+0x36>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   15f5a:	2301      	movs	r3, #1
			return &sc_cfg[i];
   15f5c:	220c      	movs	r2, #12
   15f5e:	fb02 4003 	mla	r0, r2, r3, r4
   15f62:	e007      	b.n	15f74 <find_sc_cfg+0x38>
		    bt_addr_le_eq(&sc_cfg[i].peer, addr)) {
   15f64:	1c60      	adds	r0, r4, #1
   15f66:	f011 f8cd 	bl	27104 <bt_addr_le_eq>
		if (id == sc_cfg[i].id &&
   15f6a:	2800      	cmp	r0, #0
   15f6c:	d0ed      	beq.n	15f4a <find_sc_cfg+0xe>
	for (size_t i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   15f6e:	2300      	movs	r3, #0
   15f70:	e7f4      	b.n	15f5c <find_sc_cfg+0x20>
	return NULL;
   15f72:	2000      	movs	r0, #0
}
   15f74:	bd70      	pop	{r4, r5, r6, pc}
   15f76:	bf00      	nop
   15f78:	200214ec 	.word	0x200214ec
   15f7c:	200214f9 	.word	0x200214f9

00015f80 <find_ccc_cfg>:
	return next;
}

static struct bt_gatt_ccc_cfg *find_ccc_cfg(const struct bt_conn *conn,
					    struct _bt_gatt_ccc *ccc)
{
   15f80:	b538      	push	{r3, r4, r5, lr}
	for (size_t i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		if (conn) {
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
						    &cfg->peer)) {
   15f82:	1c4a      	adds	r2, r1, #1
{
   15f84:	460c      	mov	r4, r1
		if (conn) {
   15f86:	4605      	mov	r5, r0
   15f88:	b968      	cbnz	r0, 15fa6 <find_ccc_cfg+0x26>
				return cfg;
			}
		} else if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   15f8a:	4610      	mov	r0, r2
   15f8c:	490d      	ldr	r1, [pc, #52]	; (15fc4 <find_ccc_cfg+0x44>)
   15f8e:	f011 f8b9 	bl	27104 <bt_addr_le_eq>
   15f92:	b930      	cbnz	r0, 15fa2 <find_ccc_cfg+0x22>
   15f94:	490b      	ldr	r1, [pc, #44]	; (15fc4 <find_ccc_cfg+0x44>)
   15f96:	f104 000b 	add.w	r0, r4, #11
   15f9a:	f011 f8b3 	bl	27104 <bt_addr_le_eq>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   15f9e:	b170      	cbz	r0, 15fbe <find_ccc_cfg+0x3e>
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];
   15fa0:	340a      	adds	r4, #10
   15fa2:	4620      	mov	r0, r4
   15fa4:	e00c      	b.n	15fc0 <find_ccc_cfg+0x40>
			if (bt_conn_is_peer_addr_le(conn, cfg->id,
   15fa6:	7809      	ldrb	r1, [r1, #0]
   15fa8:	f010 fb0d 	bl	265c6 <bt_conn_is_peer_addr_le>
   15fac:	2800      	cmp	r0, #0
   15fae:	d1f8      	bne.n	15fa2 <find_ccc_cfg+0x22>
   15fb0:	4628      	mov	r0, r5
   15fb2:	7aa1      	ldrb	r1, [r4, #10]
   15fb4:	f104 020b 	add.w	r2, r4, #11
   15fb8:	f010 fb05 	bl	265c6 <bt_conn_is_peer_addr_le>
   15fbc:	e7ef      	b.n	15f9e <find_ccc_cfg+0x1e>
			return cfg;
		}
	}

	return NULL;
   15fbe:	2000      	movs	r0, #0
}
   15fc0:	bd38      	pop	{r3, r4, r5, pc}
   15fc2:	bf00      	nop
   15fc4:	0002d481 	.word	0x0002d481

00015fc8 <read_ppcp>:
{
   15fc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   15fca:	4619      	mov	r1, r3
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   15fcc:	f44f 1328 	mov.w	r3, #2752512	; 0x2a0000
{
   15fd0:	4610      	mov	r0, r2
	ppcp.latency = sys_cpu_to_le16(CONFIG_BT_PERIPHERAL_PREF_LATENCY);
   15fd2:	4a06      	ldr	r2, [pc, #24]	; (15fec <read_ppcp+0x24>)
   15fd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &ppcp,
   15fd8:	2308      	movs	r3, #8
   15fda:	f8bd 2018 	ldrh.w	r2, [sp, #24]
   15fde:	9300      	str	r3, [sp, #0]
   15fe0:	446b      	add	r3, sp
   15fe2:	f011 f8a3 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   15fe6:	b005      	add	sp, #20
   15fe8:	f85d fb04 	ldr.w	pc, [sp], #4
   15fec:	00280018 	.word	0x00280018

00015ff0 <bt_gatt_attr_write_ccc>:
}

ssize_t bt_gatt_attr_write_ccc(struct bt_conn *conn,
			       const struct bt_gatt_attr *attr, const void *buf,
			       uint16_t len, uint16_t offset, uint8_t flags)
{
   15ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   15ff4:	b085      	sub	sp, #20
   15ff6:	461e      	mov	r6, r3
   15ff8:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
   15ffc:	4681      	mov	r9, r0
   15ffe:	460f      	mov	r7, r1
	struct _bt_gatt_ccc *ccc = attr->user_data;
   16000:	f8d1 800c 	ldr.w	r8, [r1, #12]
	struct bt_gatt_ccc_cfg *cfg;
	bool value_changed;
	uint16_t value;

	if (offset) {
   16004:	2b00      	cmp	r3, #0
   16006:	d14a      	bne.n	1609e <bt_gatt_attr_write_ccc+0xae>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
	}

	if (!len || len > sizeof(uint16_t)) {
   16008:	1e73      	subs	r3, r6, #1
   1600a:	2b01      	cmp	r3, #1
   1600c:	d84a      	bhi.n	160a4 <bt_gatt_attr_write_ccc+0xb4>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
	}

	if (len < sizeof(uint16_t)) {
   1600e:	2e01      	cmp	r6, #1
		value = *(uint8_t *)buf;
	} else {
		value = sys_get_le16(buf);
	}

	cfg = find_ccc_cfg(conn, ccc);
   16010:	4641      	mov	r1, r8
		value = *(uint8_t *)buf;
   16012:	7815      	ldrb	r5, [r2, #0]
   16014:	bf18      	it	ne
   16016:	8815      	ldrhne	r5, [r2, #0]
	cfg = find_ccc_cfg(conn, ccc);
   16018:	f7ff ffb2 	bl	15f80 <find_ccc_cfg>
	if (!cfg) {
   1601c:	4604      	mov	r4, r0
   1601e:	b9e8      	cbnz	r0, 1605c <bt_gatt_attr_write_ccc+0x6c>
		/* If there's no existing entry, but the new value is zero,
		 * we don't need to do anything, since a disabled CCC is
		 * behaviorally the same as no written CCC.
		 */
		if (!value) {
   16020:	b91d      	cbnz	r5, 1602a <bt_gatt_attr_write_ccc+0x3a>
			return len;
   16022:	4630      	mov	r0, r6
	if (!value) {
		clear_ccc_cfg(cfg);
	}

	return len;
}
   16024:	b005      	add	sp, #20
   16026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		cfg = find_ccc_cfg(NULL, ccc);
   1602a:	4641      	mov	r1, r8
   1602c:	f7ff ffa8 	bl	15f80 <find_ccc_cfg>
		if (!cfg) {
   16030:	4604      	mov	r4, r0
   16032:	b958      	cbnz	r0, 1604c <bt_gatt_attr_write_ccc+0x5c>
			LOG_WRN("No space to store CCC cfg");
   16034:	4b1d      	ldr	r3, [pc, #116]	; (160ac <bt_gatt_attr_write_ccc+0xbc>)
   16036:	9000      	str	r0, [sp, #0]
   16038:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1603c:	2202      	movs	r2, #2
   1603e:	4603      	mov	r3, r0
   16040:	491b      	ldr	r1, [pc, #108]	; (160b0 <bt_gatt_attr_write_ccc+0xc0>)
   16042:	f011 f8fb 	bl	2723c <z_log_msg_runtime_create.constprop.0>
			return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   16046:	f06f 0010 	mvn.w	r0, #16
   1604a:	e7eb      	b.n	16024 <bt_gatt_attr_write_ccc+0x34>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   1604c:	f109 0190 	add.w	r1, r9, #144	; 0x90
   16050:	3001      	adds	r0, #1
   16052:	f011 f85f 	bl	27114 <bt_addr_le_copy>
		cfg->id = conn->id;
   16056:	f899 3008 	ldrb.w	r3, [r9, #8]
   1605a:	7023      	strb	r3, [r4, #0]
	if (ccc->cfg_write) {
   1605c:	f8d8 301c 	ldr.w	r3, [r8, #28]
   16060:	b98b      	cbnz	r3, 16086 <bt_gatt_attr_write_ccc+0x96>
	cfg->value = value;
   16062:	8125      	strh	r5, [r4, #8]
	if (cfg->value != ccc->value) {
   16064:	f8b8 3014 	ldrh.w	r3, [r8, #20]
   16068:	42ab      	cmp	r3, r5
   1606a:	d003      	beq.n	16074 <bt_gatt_attr_write_ccc+0x84>
		gatt_ccc_changed(attr, ccc);
   1606c:	4641      	mov	r1, r8
   1606e:	4638      	mov	r0, r7
   16070:	f010 ffd0 	bl	27014 <gatt_ccc_changed>
	if (!value) {
   16074:	2d00      	cmp	r5, #0
   16076:	d1d4      	bne.n	16022 <bt_gatt_attr_write_ccc+0x32>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   16078:	490e      	ldr	r1, [pc, #56]	; (160b4 <bt_gatt_attr_write_ccc+0xc4>)
   1607a:	1c60      	adds	r0, r4, #1
   1607c:	f011 f84a 	bl	27114 <bt_addr_le_copy>
	cfg->id = 0U;
   16080:	7025      	strb	r5, [r4, #0]
	cfg->value = 0U;
   16082:	8125      	strh	r5, [r4, #8]
}
   16084:	e7cd      	b.n	16022 <bt_gatt_attr_write_ccc+0x32>
		ssize_t write = ccc->cfg_write(conn, attr, value);
   16086:	462a      	mov	r2, r5
   16088:	4639      	mov	r1, r7
   1608a:	4648      	mov	r0, r9
   1608c:	4798      	blx	r3
		if (write < 0) {
   1608e:	2800      	cmp	r0, #0
   16090:	dbc8      	blt.n	16024 <bt_gatt_attr_write_ccc+0x34>
		if (write != sizeof(value) && write != 1) {
   16092:	3801      	subs	r0, #1
   16094:	2801      	cmp	r0, #1
   16096:	d9e4      	bls.n	16062 <bt_gatt_attr_write_ccc+0x72>
			return BT_GATT_ERR(BT_ATT_ERR_UNLIKELY);
   16098:	f06f 000d 	mvn.w	r0, #13
   1609c:	e7c2      	b.n	16024 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   1609e:	f06f 0006 	mvn.w	r0, #6
   160a2:	e7bf      	b.n	16024 <bt_gatt_attr_write_ccc+0x34>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   160a4:	f06f 000c 	mvn.w	r0, #12
   160a8:	e7bc      	b.n	16024 <bt_gatt_attr_write_ccc+0x34>
   160aa:	bf00      	nop
   160ac:	0002e900 	.word	0x0002e900
   160b0:	0002a5a0 	.word	0x0002a5a0
   160b4:	0002d481 	.word	0x0002d481

000160b8 <clear_cf_cfg>:
{
   160b8:	4602      	mov	r2, r0
   160ba:	b508      	push	{r3, lr}
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   160bc:	4907      	ldr	r1, [pc, #28]	; (160dc <clear_cf_cfg+0x24>)
   160be:	3001      	adds	r0, #1
   160c0:	f011 f828 	bl	27114 <bt_addr_le_copy>
   160c4:	2300      	movs	r3, #0
   160c6:	320c      	adds	r2, #12
   160c8:	f802 3c04 	strb.w	r3, [r2, #-4]
   160cc:	e8d2 1fef 	ldaex	r1, [r2]
   160d0:	e8c2 3fe0 	stlex	r0, r3, [r2]
   160d4:	2800      	cmp	r0, #0
   160d6:	d1f9      	bne.n	160cc <clear_cf_cfg+0x14>
}
   160d8:	bd08      	pop	{r3, pc}
   160da:	bf00      	nop
   160dc:	0002d481 	.word	0x0002d481

000160e0 <sc_save>:
{
   160e0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   160e4:	4680      	mov	r8, r0
   160e6:	460f      	mov	r7, r1
   160e8:	4616      	mov	r6, r2
   160ea:	461d      	mov	r5, r3
	cfg = find_sc_cfg(id, peer);
   160ec:	f7ff ff26 	bl	15f3c <find_sc_cfg>
	if (!cfg) {
   160f0:	4604      	mov	r4, r0
   160f2:	b9a8      	cbnz	r0, 16120 <sc_save+0x40>
		cfg = find_sc_cfg(BT_ID_DEFAULT, BT_ADDR_LE_ANY);
   160f4:	4911      	ldr	r1, [pc, #68]	; (1613c <sc_save+0x5c>)
   160f6:	f7ff ff21 	bl	15f3c <find_sc_cfg>
		if (!cfg) {
   160fa:	4604      	mov	r4, r0
   160fc:	b958      	cbnz	r0, 16116 <sc_save+0x36>
			LOG_ERR("unable to save SC: no cfg left");
   160fe:	4b10      	ldr	r3, [pc, #64]	; (16140 <sc_save+0x60>)
   16100:	2201      	movs	r2, #1
   16102:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16106:	490f      	ldr	r1, [pc, #60]	; (16144 <sc_save+0x64>)
   16108:	4603      	mov	r3, r0
   1610a:	9000      	str	r0, [sp, #0]
   1610c:	f011 f896 	bl	2723c <z_log_msg_runtime_create.constprop.0>
}
   16110:	b004      	add	sp, #16
   16112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bt_addr_le_copy(&cfg->peer, peer);
   16116:	4639      	mov	r1, r7
		cfg->id = id;
   16118:	f800 8b01 	strb.w	r8, [r0], #1
		bt_addr_le_copy(&cfg->peer, peer);
   1611c:	f010 fffa 	bl	27114 <bt_addr_le_copy>
	if (!(cfg->data.start || cfg->data.end)) {
   16120:	8922      	ldrh	r2, [r4, #8]
   16122:	8963      	ldrh	r3, [r4, #10]
   16124:	b91a      	cbnz	r2, 1612e <sc_save+0x4e>
   16126:	b92b      	cbnz	r3, 16134 <sc_save+0x54>
		cfg->data.start = start;
   16128:	8126      	strh	r6, [r4, #8]
		*end = new_end;
   1612a:	8165      	strh	r5, [r4, #10]
   1612c:	e7f0      	b.n	16110 <sc_save+0x30>
	if (new_start >= *start && new_end <= *end) {
   1612e:	42b2      	cmp	r2, r6
		*start = new_start;
   16130:	bf88      	it	hi
   16132:	8126      	strhhi	r6, [r4, #8]
	if (new_start >= *start && new_end <= *end) {
   16134:	42ab      	cmp	r3, r5
   16136:	d2eb      	bcs.n	16110 <sc_save+0x30>
   16138:	e7f7      	b.n	1612a <sc_save+0x4a>
   1613a:	bf00      	nop
   1613c:	0002d481 	.word	0x0002d481
   16140:	0002e91a 	.word	0x0002e91a
   16144:	0002a5a0 	.word	0x0002a5a0

00016148 <cf_write>:
{
   16148:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   1614c:	461f      	mov	r7, r3
   1614e:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
   16152:	4606      	mov	r6, r0
	if (offset > sizeof(cfg->data)) {
   16154:	2b01      	cmp	r3, #1
{
   16156:	4690      	mov	r8, r2
	if (offset > sizeof(cfg->data)) {
   16158:	d83b      	bhi.n	161d2 <cf_write+0x8a>
	if (offset + len > sizeof(cfg->data)) {
   1615a:	443b      	add	r3, r7
   1615c:	2b01      	cmp	r3, #1
   1615e:	463d      	mov	r5, r7
   16160:	dc3a      	bgt.n	161d8 <cf_write+0x90>
	cfg = find_cf_cfg(conn);
   16162:	f7ff febd 	bl	15ee0 <find_cf_cfg>
	if (!cfg) {
   16166:	4604      	mov	r4, r0
   16168:	b990      	cbnz	r0, 16190 <cf_write+0x48>
		cfg = find_cf_cfg(NULL);
   1616a:	f7ff feb9 	bl	15ee0 <find_cf_cfg>
	if (!cfg) {
   1616e:	4604      	mov	r4, r0
   16170:	b970      	cbnz	r0, 16190 <cf_write+0x48>
		LOG_WRN("No space to store Client Supported Features");
   16172:	4b1c      	ldr	r3, [pc, #112]	; (161e4 <cf_write+0x9c>)
   16174:	2202      	movs	r2, #2
   16176:	e9cd 0301 	strd	r0, r3, [sp, #4]
   1617a:	491b      	ldr	r1, [pc, #108]	; (161e8 <cf_write+0xa0>)
   1617c:	4603      	mov	r3, r0
   1617e:	9000      	str	r0, [sp, #0]
   16180:	f011 f85c 	bl	2723c <z_log_msg_runtime_create.constprop.0>
		return BT_GATT_ERR(BT_ATT_ERR_INSUFFICIENT_RESOURCES);
   16184:	f06f 0510 	mvn.w	r5, #16
}
   16188:	4628      	mov	r0, r5
   1618a:	b004      	add	sp, #16
   1618c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   16190:	b197      	cbz	r7, 161b8 <cf_write+0x70>
		    !(value[i / 8] & BIT(i % 8))) {
   16192:	2300      	movs	r3, #0
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   16194:	7a21      	ldrb	r1, [r4, #8]
		    !(value[i / 8] & BIT(i % 8))) {
   16196:	f898 2000 	ldrb.w	r2, [r8]
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   1619a:	fa21 f003 	lsr.w	r0, r1, r3
   1619e:	07c7      	lsls	r7, r0, #31
   161a0:	d503      	bpl.n	161aa <cf_write+0x62>
		    !(value[i / 8] & BIT(i % 8))) {
   161a2:	fa22 f003 	lsr.w	r0, r2, r3
		if ((cfg->data[i / 8] & BIT(i % 8)) &&
   161a6:	07c0      	lsls	r0, r0, #31
   161a8:	d519      	bpl.n	161de <cf_write+0x96>
	for (i = 0U; i <= CF_BIT_LAST && (i / 8) < len; i++) {
   161aa:	3301      	adds	r3, #1
   161ac:	2b03      	cmp	r3, #3
   161ae:	d1f4      	bne.n	1619a <cf_write+0x52>
			cfg->data[i] |= value[i] & BIT_MASK(CF_NUM_BITS % 8);
   161b0:	f002 0207 	and.w	r2, r2, #7
   161b4:	4311      	orrs	r1, r2
   161b6:	7221      	strb	r1, [r4, #8]
	bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   161b8:	f106 0190 	add.w	r1, r6, #144	; 0x90
   161bc:	1c60      	adds	r0, r4, #1
   161be:	f010 ffa9 	bl	27114 <bt_addr_le_copy>
	cfg->id = conn->id;
   161c2:	4620      	mov	r0, r4
   161c4:	7a33      	ldrb	r3, [r6, #8]
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   161c6:	2100      	movs	r1, #0
	cfg->id = conn->id;
   161c8:	f800 3b0c 	strb.w	r3, [r0], #12
	atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   161cc:	f011 f866 	bl	2729c <atomic_set_bit>
	return len;
   161d0:	e7da      	b.n	16188 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   161d2:	f06f 0506 	mvn.w	r5, #6
   161d6:	e7d7      	b.n	16188 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_ATTRIBUTE_LEN);
   161d8:	f06f 050c 	mvn.w	r5, #12
   161dc:	e7d4      	b.n	16188 <cf_write+0x40>
		return BT_GATT_ERR(BT_ATT_ERR_VALUE_NOT_ALLOWED);
   161de:	f06f 0512 	mvn.w	r5, #18
   161e2:	e7d1      	b.n	16188 <cf_write+0x40>
   161e4:	0002e939 	.word	0x0002e939
   161e8:	0002a5a0 	.word	0x0002a5a0

000161ec <disconnected_cb>:
	return BT_GATT_ITER_CONTINUE;
}

static uint8_t disconnected_cb(const struct bt_gatt_attr *attr, uint16_t handle,
			       void *user_data)
{
   161ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct _bt_gatt_ccc *ccc;
	bool value_used;
	size_t i;

	/* Check attribute user_data must be of type struct _bt_gatt_ccc */
	if (attr->write != bt_gatt_attr_write_ccc) {
   161f0:	4b28      	ldr	r3, [pc, #160]	; (16294 <disconnected_cb+0xa8>)
{
   161f2:	4616      	mov	r6, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   161f4:	6882      	ldr	r2, [r0, #8]
{
   161f6:	4607      	mov	r7, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   161f8:	429a      	cmp	r2, r3
   161fa:	d12b      	bne.n	16254 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	ccc = attr->user_data;
   161fc:	68c5      	ldr	r5, [r0, #12]

	/* If already disabled skip */
	if (!ccc->value) {
   161fe:	8aab      	ldrh	r3, [r5, #20]
   16200:	b343      	cbz	r3, 16254 <disconnected_cb+0x68>
		return BT_GATT_ITER_CONTINUE;
	}

	/* Checking if all values are disabled */
	value_used = false;
   16202:	f04f 0800 	mov.w	r8, #0
   16206:	1c6c      	adds	r4, r5, #1
   16208:	f105 0915 	add.w	r9, r5, #21

	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
		struct bt_gatt_ccc_cfg *cfg = &ccc->cfg[i];

		/* Ignore configurations with disabled value */
		if (!cfg->value) {
   1620c:	f8b4 3007 	ldrh.w	r3, [r4, #7]
   16210:	b19b      	cbz	r3, 1623a <disconnected_cb+0x4e>
			continue;
		}

		if (!bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   16212:	4622      	mov	r2, r4
   16214:	4630      	mov	r0, r6
   16216:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   1621a:	f010 f9d4 	bl	265c6 <bt_conn_is_peer_addr_le>
   1621e:	b9e0      	cbnz	r0, 1625a <disconnected_cb+0x6e>
			struct bt_conn *tmp;

			/* Skip if there is another peer connected */
			tmp = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   16220:	4621      	mov	r1, r4
   16222:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16226:	f7fe f9b5 	bl	14594 <bt_conn_lookup_addr_le>
			if (tmp) {
   1622a:	b130      	cbz	r0, 1623a <disconnected_cb+0x4e>
				if (tmp->state == BT_CONN_CONNECTED) {
   1622c:	7b43      	ldrb	r3, [r0, #13]
					value_used = true;
   1622e:	2b07      	cmp	r3, #7
   16230:	bf08      	it	eq
   16232:	f04f 0801 	moveq.w	r8, #1
				}

				bt_conn_unref(tmp);
   16236:	f7fd fee1 	bl	13ffc <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   1623a:	340a      	adds	r4, #10
   1623c:	454c      	cmp	r4, r9
   1623e:	d1e5      	bne.n	1620c <disconnected_cb+0x20>
			}
		}
	}

	/* If all values are now disabled, reset value while disconnected */
	if (!value_used) {
   16240:	f1b8 0f00 	cmp.w	r8, #0
   16244:	d106      	bne.n	16254 <disconnected_cb+0x68>
		ccc->value = 0U;
		if (ccc->cfg_changed) {
   16246:	69ab      	ldr	r3, [r5, #24]
		ccc->value = 0U;
   16248:	f8a5 8014 	strh.w	r8, [r5, #20]
		if (ccc->cfg_changed) {
   1624c:	b113      	cbz	r3, 16254 <disconnected_cb+0x68>
			ccc->cfg_changed(attr, ccc->value);
   1624e:	4641      	mov	r1, r8
   16250:	4638      	mov	r0, r7
   16252:	4798      	blx	r3

		LOG_DBG("ccc %p reseted", ccc);
	}

	return BT_GATT_ITER_CONTINUE;
}
   16254:	2001      	movs	r0, #1
   16256:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   1625a:	f106 0a90 	add.w	sl, r6, #144	; 0x90
   1625e:	4651      	mov	r1, sl
   16260:	7a30      	ldrb	r0, [r6, #8]
   16262:	f00f fed5 	bl	26010 <bt_addr_le_is_bonded>
   16266:	b978      	cbnz	r0, 16288 <disconnected_cb+0x9c>
				if (ccc == &sc_ccc) {
   16268:	4b0b      	ldr	r3, [pc, #44]	; (16298 <disconnected_cb+0xac>)
   1626a:	429d      	cmp	r5, r3
   1626c:	d102      	bne.n	16274 <disconnected_cb+0x88>
					sc_clear(conn);
   1626e:	4630      	mov	r0, r6
   16270:	f010 fff3 	bl	2725a <sc_clear>
	bt_addr_le_copy(&cfg->peer, BT_ADDR_LE_ANY);
   16274:	4620      	mov	r0, r4
   16276:	4909      	ldr	r1, [pc, #36]	; (1629c <disconnected_cb+0xb0>)
   16278:	f010 ff4c 	bl	27114 <bt_addr_le_copy>
	cfg->id = 0U;
   1627c:	2300      	movs	r3, #0
   1627e:	f804 3c01 	strb.w	r3, [r4, #-1]
	cfg->value = 0U;
   16282:	f8a4 3007 	strh.w	r3, [r4, #7]
}
   16286:	e7d8      	b.n	1623a <disconnected_cb+0x4e>
				bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   16288:	4651      	mov	r1, sl
   1628a:	4620      	mov	r0, r4
   1628c:	f010 ff42 	bl	27114 <bt_addr_le_copy>
   16290:	e7d3      	b.n	1623a <disconnected_cb+0x4e>
   16292:	bf00      	nop
   16294:	00015ff1 	.word	0x00015ff1
   16298:	20008508 	.word	0x20008508
   1629c:	0002d481 	.word	0x0002d481

000162a0 <sc_indicate_rsp>:
{
   162a0:	b510      	push	{r4, lr}
   162a2:	4604      	mov	r4, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   162a4:	4811      	ldr	r0, [pc, #68]	; (162ec <sc_indicate_rsp+0x4c>)
   162a6:	e8d0 3fef 	ldaex	r3, [r0]
   162aa:	f023 0302 	bic.w	r3, r3, #2
   162ae:	e8c0 3fe2 	stlex	r2, r3, [r0]
   162b2:	2a00      	cmp	r2, #0
   162b4:	d1f7      	bne.n	162a6 <sc_indicate_rsp+0x6>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   162b6:	e8d0 3faf 	lda	r3, [r0]
	if (atomic_test_bit(gatt_sc.flags, SC_RANGE_CHANGED)) {
   162ba:	07da      	lsls	r2, r3, #31
   162bc:	d504      	bpl.n	162c8 <sc_indicate_rsp+0x28>
	k_work_reschedule(&gatt_sc.work, timeout);
   162be:	2200      	movs	r2, #0
   162c0:	2300      	movs	r3, #0
   162c2:	3830      	subs	r0, #48	; 0x30
   162c4:	f00a fab2 	bl	2082c <k_work_reschedule>
	if (bt_att_fixed_chan_only(conn)) {
   162c8:	4620      	mov	r0, r4
   162ca:	f010 fe76 	bl	26fba <bt_att_fixed_chan_only>
   162ce:	b160      	cbz	r0, 162ea <sc_indicate_rsp+0x4a>
		cfg = find_cf_cfg(conn);
   162d0:	4620      	mov	r0, r4
   162d2:	f7ff fe05 	bl	15ee0 <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   162d6:	b140      	cbz	r0, 162ea <sc_indicate_rsp+0x4a>
   162d8:	7a03      	ldrb	r3, [r0, #8]
   162da:	07db      	lsls	r3, r3, #31
   162dc:	d505      	bpl.n	162ea <sc_indicate_rsp+0x4a>
}
   162de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   162e2:	2100      	movs	r1, #0
   162e4:	300c      	adds	r0, #12
   162e6:	f010 bfd9 	b.w	2729c <atomic_set_bit>
}
   162ea:	bd10      	pop	{r4, pc}
   162ec:	20009978 	.word	0x20009978

000162f0 <bt_gatt_init>:
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   162f0:	2201      	movs	r2, #1
{
   162f2:	b510      	push	{r4, lr}
   162f4:	4b24      	ldr	r3, [pc, #144]	; (16388 <bt_gatt_init+0x98>)
   162f6:	e8d3 1fef 	ldaex	r1, [r3]
   162fa:	2900      	cmp	r1, #0
   162fc:	d103      	bne.n	16306 <bt_gatt_init+0x16>
   162fe:	e8c3 2fe0 	stlex	r0, r2, [r3]
   16302:	2800      	cmp	r0, #0
   16304:	d1f7      	bne.n	162f6 <bt_gatt_init+0x6>
	if (!atomic_cas(&init, 0, 1)) {
   16306:	d13e      	bne.n	16386 <bt_gatt_init+0x96>
   16308:	4b20      	ldr	r3, [pc, #128]	; (1638c <bt_gatt_init+0x9c>)
   1630a:	e8d3 1fef 	ldaex	r1, [r3]
   1630e:	2900      	cmp	r1, #0
   16310:	d103      	bne.n	1631a <bt_gatt_init+0x2a>
   16312:	e8c3 2fe0 	stlex	r0, r2, [r3]
   16316:	2800      	cmp	r0, #0
   16318:	d1f7      	bne.n	1630a <bt_gatt_init+0x1a>
	if (!atomic_cas(&service_init, 0, 1)) {
   1631a:	d120      	bne.n	1635e <bt_gatt_init+0x6e>
   1631c:	2000      	movs	r0, #0
   1631e:	491c      	ldr	r1, [pc, #112]	; (16390 <bt_gatt_init+0xa0>)
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   16320:	4a1c      	ldr	r2, [pc, #112]	; (16394 <bt_gatt_init+0xa4>)
   16322:	880b      	ldrh	r3, [r1, #0]
   16324:	4c1c      	ldr	r4, [pc, #112]	; (16398 <bt_gatt_init+0xa8>)
   16326:	42a2      	cmp	r2, r4
   16328:	d916      	bls.n	16358 <bt_gatt_init+0x68>
   1632a:	b100      	cbz	r0, 1632e <bt_gatt_init+0x3e>
   1632c:	800b      	strh	r3, [r1, #0]
   1632e:	491b      	ldr	r1, [pc, #108]	; (1639c <bt_gatt_init+0xac>)
   16330:	f44f 63a1 	mov.w	r3, #1288	; 0x508
   16334:	4a1a      	ldr	r2, [pc, #104]	; (163a0 <bt_gatt_init+0xb0>)
   16336:	481b      	ldr	r0, [pc, #108]	; (163a4 <bt_gatt_init+0xb4>)
   16338:	f00e fc3d 	bl	24bb6 <assert_print>
   1633c:	481a      	ldr	r0, [pc, #104]	; (163a8 <bt_gatt_init+0xb8>)
   1633e:	f00e fc3a 	bl	24bb6 <assert_print>
   16342:	f44f 61a1 	mov.w	r1, #1288	; 0x508
   16346:	4816      	ldr	r0, [pc, #88]	; (163a0 <bt_gatt_init+0xb0>)
   16348:	f00e fc2e 	bl	24ba8 <assert_post_action>
		last_static_handle += svc->attr_count;
   1634c:	6850      	ldr	r0, [r2, #4]
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   1634e:	3208      	adds	r2, #8
		last_static_handle += svc->attr_count;
   16350:	4403      	add	r3, r0
   16352:	b29b      	uxth	r3, r3
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, svc) {
   16354:	2001      	movs	r0, #1
   16356:	e7e6      	b.n	16326 <bt_gatt_init+0x36>
   16358:	d3f8      	bcc.n	1634c <bt_gatt_init+0x5c>
   1635a:	b100      	cbz	r0, 1635e <bt_gatt_init+0x6e>
   1635c:	800b      	strh	r3, [r1, #0]
	list->head = NULL;
   1635e:	2200      	movs	r2, #0
   16360:	4b12      	ldr	r3, [pc, #72]	; (163ac <bt_gatt_init+0xbc>)
	k_work_init_delayable(&db_hash.work, db_hash_process);
   16362:	4913      	ldr	r1, [pc, #76]	; (163b0 <bt_gatt_init+0xc0>)
   16364:	4813      	ldr	r0, [pc, #76]	; (163b4 <bt_gatt_init+0xc4>)
	list->tail = NULL;
   16366:	e9c3 2200 	strd	r2, r2, [r3]
   1636a:	f00a f943 	bl	205f4 <k_work_init_delayable>
		bt_long_wq_schedule(&db_hash.work, DB_HASH_TIMEOUT);
   1636e:	f44f 72a4 	mov.w	r2, #328	; 0x148
   16372:	2300      	movs	r3, #0
   16374:	480f      	ldr	r0, [pc, #60]	; (163b4 <bt_gatt_init+0xc4>)
   16376:	f7fa fea3 	bl	110c0 <bt_long_wq_schedule>
}
   1637a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	k_work_init_delayable(&gatt_sc.work, sc_process);
   1637e:	490e      	ldr	r1, [pc, #56]	; (163b8 <bt_gatt_init+0xc8>)
   16380:	480e      	ldr	r0, [pc, #56]	; (163bc <bt_gatt_init+0xcc>)
   16382:	f00a b937 	b.w	205f4 <k_work_init_delayable>
}
   16386:	bd10      	pop	{r4, pc}
   16388:	20021104 	.word	0x20021104
   1638c:	20021100 	.word	0x20021100
   16390:	20021504 	.word	0x20021504
   16394:	0002a530 	.word	0x0002a530
   16398:	0002a548 	.word	0x0002a548
   1639c:	0002e99c 	.word	0x0002e99c
   163a0:	0002e965 	.word	0x0002e965
   163a4:	0002b549 	.word	0x0002b549
   163a8:	0002c5d5 	.word	0x0002c5d5
   163ac:	20021108 	.word	0x20021108
   163b0:	00027389 	.word	0x00027389
   163b4:	200098d0 	.word	0x200098d0
   163b8:	00016a39 	.word	0x00016a39
   163bc:	20009948 	.word	0x20009948

000163c0 <bt_gatt_attr_get_handle>:
	if (!attr) {
   163c0:	4603      	mov	r3, r0
{
   163c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!attr) {
   163c6:	b398      	cbz	r0, 16430 <bt_gatt_attr_get_handle+0x70>
	if (attr->handle) {
   163c8:	8a00      	ldrh	r0, [r0, #16]
   163ca:	bb88      	cbnz	r0, 16430 <bt_gatt_attr_get_handle+0x70>
	uint16_t handle = 1;
   163cc:	2401      	movs	r4, #1
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   163ce:	f04f 0c14 	mov.w	ip, #20
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   163d2:	4919      	ldr	r1, [pc, #100]	; (16438 <bt_gatt_attr_get_handle+0x78>)
   163d4:	f8df e064 	ldr.w	lr, [pc, #100]	; 1643c <bt_gatt_attr_get_handle+0x7c>
   163d8:	4571      	cmp	r1, lr
   163da:	d928      	bls.n	1642e <bt_gatt_attr_get_handle+0x6e>
   163dc:	4918      	ldr	r1, [pc, #96]	; (16440 <bt_gatt_attr_get_handle+0x80>)
   163de:	f240 635d 	movw	r3, #1629	; 0x65d
   163e2:	4a18      	ldr	r2, [pc, #96]	; (16444 <bt_gatt_attr_get_handle+0x84>)
   163e4:	4818      	ldr	r0, [pc, #96]	; (16448 <bt_gatt_attr_get_handle+0x88>)
   163e6:	f00e fbe6 	bl	24bb6 <assert_print>
   163ea:	4818      	ldr	r0, [pc, #96]	; (1644c <bt_gatt_attr_get_handle+0x8c>)
   163ec:	f00e fbe3 	bl	24bb6 <assert_print>
   163f0:	f240 615d 	movw	r1, #1629	; 0x65d
   163f4:	4813      	ldr	r0, [pc, #76]	; (16444 <bt_gatt_attr_get_handle+0x84>)
   163f6:	f00e fbd7 	bl	24ba8 <assert_post_action>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   163fa:	e9d1 7600 	ldrd	r7, r6, [r1]
		if ((attr < &static_svc->attrs[0]) ||
   163fe:	42bb      	cmp	r3, r7
   16400:	d304      	bcc.n	1640c <bt_gatt_attr_get_handle+0x4c>
		    (attr > &static_svc->attrs[static_svc->attr_count - 1])) {
   16402:	fb0c 7206 	mla	r2, ip, r6, r7
   16406:	3a14      	subs	r2, #20
		if ((attr < &static_svc->attrs[0]) ||
   16408:	4293      	cmp	r3, r2
   1640a:	d90e      	bls.n	1642a <bt_gatt_attr_get_handle+0x6a>
			handle += static_svc->attr_count;
   1640c:	4434      	add	r4, r6
   1640e:	b2a2      	uxth	r2, r4
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   16410:	4614      	mov	r4, r2
   16412:	3108      	adds	r1, #8
   16414:	e7e0      	b.n	163d8 <bt_gatt_attr_get_handle+0x18>
			if (attr == &static_svc->attrs[i]) {
   16416:	fb0c 7805 	mla	r8, ip, r5, r7
   1641a:	4543      	cmp	r3, r8
   1641c:	d00a      	beq.n	16434 <bt_gatt_attr_get_handle+0x74>
		for (size_t i = 0; i < static_svc->attr_count; i++, handle++) {
   1641e:	3501      	adds	r5, #1
   16420:	1962      	adds	r2, r4, r5
   16422:	42b5      	cmp	r5, r6
   16424:	b292      	uxth	r2, r2
   16426:	d1f6      	bne.n	16416 <bt_gatt_attr_get_handle+0x56>
   16428:	e7f2      	b.n	16410 <bt_gatt_attr_get_handle+0x50>
   1642a:	2500      	movs	r5, #0
   1642c:	e7f8      	b.n	16420 <bt_gatt_attr_get_handle+0x60>
	STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   1642e:	d3e4      	bcc.n	163fa <bt_gatt_attr_get_handle+0x3a>
}
   16430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   16434:	4610      	mov	r0, r2
   16436:	e7fb      	b.n	16430 <bt_gatt_attr_get_handle+0x70>
   16438:	0002a530 	.word	0x0002a530
   1643c:	0002a548 	.word	0x0002a548
   16440:	0002e995 	.word	0x0002e995
   16444:	0002e965 	.word	0x0002e965
   16448:	0002b549 	.word	0x0002b549
   1644c:	0002c5d5 	.word	0x0002c5d5

00016450 <bt_gatt_foreach_attr_type>:
{
   16450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16454:	4699      	mov	r9, r3
		num_matches = UINT16_MAX;
   16456:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
   1645a:	f8bd 5030 	ldrh.w	r5, [sp, #48]	; 0x30
   1645e:	4607      	mov	r7, r0
		num_matches = UINT16_MAX;
   16460:	2d00      	cmp	r5, #0
   16462:	bf08      	it	eq
   16464:	461d      	moveq	r5, r3
	if (start_handle <= last_static_handle) {
   16466:	4b2b      	ldr	r3, [pc, #172]	; (16514 <bt_gatt_foreach_attr_type+0xc4>)
{
   16468:	4690      	mov	r8, r2
	if (start_handle <= last_static_handle) {
   1646a:	881b      	ldrh	r3, [r3, #0]
{
   1646c:	9100      	str	r1, [sp, #0]
	if (start_handle <= last_static_handle) {
   1646e:	4283      	cmp	r3, r0
   16470:	d232      	bcs.n	164d8 <bt_gatt_foreach_attr_type+0x88>
}
   16472:	b003      	add	sp, #12
   16474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   16478:	4640      	mov	r0, r8
   1647a:	5889      	ldr	r1, [r1, r2]
   1647c:	9301      	str	r3, [sp, #4]
   1647e:	f00f fc7a 	bl	25d76 <bt_uuid_cmp>
   16482:	9b01      	ldr	r3, [sp, #4]
   16484:	b190      	cbz	r0, 164ac <bt_gatt_foreach_attr_type+0x5c>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   16486:	3401      	adds	r4, #1
   16488:	f10a 0a01 	add.w	sl, sl, #1
   1648c:	b2a4      	uxth	r4, r4
   1648e:	6873      	ldr	r3, [r6, #4]
   16490:	4553      	cmp	r3, sl
   16492:	d92c      	bls.n	164ee <bt_gatt_foreach_attr_type+0x9e>
	if (handle > end_handle) {
   16494:	9b00      	ldr	r3, [sp, #0]
				if (gatt_foreach_iter(&static_svc->attrs[i],
   16496:	6831      	ldr	r1, [r6, #0]
	if (handle > end_handle) {
   16498:	429c      	cmp	r4, r3
   1649a:	d8ea      	bhi.n	16472 <bt_gatt_foreach_attr_type+0x22>
	if (handle < start_handle) {
   1649c:	42bc      	cmp	r4, r7
   1649e:	d3f2      	bcc.n	16486 <bt_gatt_foreach_attr_type+0x36>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   164a0:	fb0b f20a 	mul.w	r2, fp, sl
   164a4:	188b      	adds	r3, r1, r2
	if (uuid && bt_uuid_cmp(uuid, attr->uuid)) {
   164a6:	f1b8 0f00 	cmp.w	r8, #0
   164aa:	d1e5      	bne.n	16478 <bt_gatt_foreach_attr_type+0x28>
	if (attr_data && attr_data != attr->user_data) {
   164ac:	f1b9 0f00 	cmp.w	r9, #0
   164b0:	d10b      	bne.n	164ca <bt_gatt_foreach_attr_type+0x7a>
	*num_matches -= 1;
   164b2:	3d01      	subs	r5, #1
	result = func(attr, handle, user_data);
   164b4:	4618      	mov	r0, r3
	*num_matches -= 1;
   164b6:	b2ad      	uxth	r5, r5
	result = func(attr, handle, user_data);
   164b8:	4621      	mov	r1, r4
   164ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   164bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   164be:	4798      	blx	r3
	if (!*num_matches) {
   164c0:	2d00      	cmp	r5, #0
   164c2:	d0d6      	beq.n	16472 <bt_gatt_foreach_attr_type+0x22>
				if (gatt_foreach_iter(&static_svc->attrs[i],
   164c4:	2800      	cmp	r0, #0
   164c6:	d1de      	bne.n	16486 <bt_gatt_foreach_attr_type+0x36>
   164c8:	e7d3      	b.n	16472 <bt_gatt_foreach_attr_type+0x22>
	if (attr_data && attr_data != attr->user_data) {
   164ca:	68da      	ldr	r2, [r3, #12]
   164cc:	4591      	cmp	r9, r2
   164ce:	d1da      	bne.n	16486 <bt_gatt_foreach_attr_type+0x36>
   164d0:	e7ef      	b.n	164b2 <bt_gatt_foreach_attr_type+0x62>
			for (i = 0; i < static_svc->attr_count; i++, handle++) {
   164d2:	f04f 0a00 	mov.w	sl, #0
   164d6:	e7da      	b.n	1648e <bt_gatt_foreach_attr_type+0x3e>
		uint16_t handle = 1;
   164d8:	2401      	movs	r4, #1
				if (gatt_foreach_iter(&static_svc->attrs[i],
   164da:	f04f 0b14 	mov.w	fp, #20
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   164de:	4e0e      	ldr	r6, [pc, #56]	; (16518 <bt_gatt_foreach_attr_type+0xc8>)
   164e0:	e006      	b.n	164f0 <bt_gatt_foreach_attr_type+0xa0>
   164e2:	d2c6      	bcs.n	16472 <bt_gatt_foreach_attr_type+0x22>
			if (handle + static_svc->attr_count < start_handle) {
   164e4:	6873      	ldr	r3, [r6, #4]
   164e6:	4423      	add	r3, r4
   164e8:	42bb      	cmp	r3, r7
   164ea:	d2f2      	bcs.n	164d2 <bt_gatt_foreach_attr_type+0x82>
				handle += static_svc->attr_count;
   164ec:	b29c      	uxth	r4, r3
		STRUCT_SECTION_FOREACH(bt_gatt_service_static, static_svc) {
   164ee:	3608      	adds	r6, #8
   164f0:	4b0a      	ldr	r3, [pc, #40]	; (1651c <bt_gatt_foreach_attr_type+0xcc>)
   164f2:	429e      	cmp	r6, r3
   164f4:	d9f5      	bls.n	164e2 <bt_gatt_foreach_attr_type+0x92>
   164f6:	490a      	ldr	r1, [pc, #40]	; (16520 <bt_gatt_foreach_attr_type+0xd0>)
   164f8:	f240 7321 	movw	r3, #1825	; 0x721
   164fc:	4a09      	ldr	r2, [pc, #36]	; (16524 <bt_gatt_foreach_attr_type+0xd4>)
   164fe:	480a      	ldr	r0, [pc, #40]	; (16528 <bt_gatt_foreach_attr_type+0xd8>)
   16500:	f00e fb59 	bl	24bb6 <assert_print>
   16504:	4809      	ldr	r0, [pc, #36]	; (1652c <bt_gatt_foreach_attr_type+0xdc>)
   16506:	f00e fb56 	bl	24bb6 <assert_print>
   1650a:	f240 7121 	movw	r1, #1825	; 0x721
   1650e:	4805      	ldr	r0, [pc, #20]	; (16524 <bt_gatt_foreach_attr_type+0xd4>)
   16510:	f00e fb4a 	bl	24ba8 <assert_post_action>
   16514:	20021504 	.word	0x20021504
   16518:	0002a530 	.word	0x0002a530
   1651c:	0002a548 	.word	0x0002a548
   16520:	0002e995 	.word	0x0002e995
   16524:	0002e965 	.word	0x0002e965
   16528:	0002b549 	.word	0x0002b549
   1652c:	0002c5d5 	.word	0x0002c5d5

00016530 <db_hash_gen.constprop.0>:
	uint8_t key[16] = {};
   16530:	2300      	movs	r3, #0
static void db_hash_gen(bool store)
   16532:	b510      	push	{r4, lr}
   16534:	b0cc      	sub	sp, #304	; 0x130
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   16536:	aa20      	add	r2, sp, #128	; 0x80
   16538:	a904      	add	r1, sp, #16
   1653a:	a808      	add	r0, sp, #32
	uint8_t key[16] = {};
   1653c:	e9cd 3304 	strd	r3, r3, [sp, #16]
   16540:	e9cd 3306 	strd	r3, r3, [sp, #24]
	if (tc_cmac_setup(&state.state, key, &sched) == TC_CRYPTO_FAIL) {
   16544:	f00f f87a 	bl	2563c <tc_cmac_setup>
   16548:	4603      	mov	r3, r0
   1654a:	b948      	cbnz	r0, 16560 <db_hash_gen.constprop.0+0x30>
		LOG_ERR("Unable to setup AES CMAC");
   1654c:	4a17      	ldr	r2, [pc, #92]	; (165ac <db_hash_gen.constprop.0+0x7c>)
		LOG_ERR("Unable to calculate hash");
   1654e:	e9cd 3201 	strd	r3, r2, [sp, #4]
   16552:	4917      	ldr	r1, [pc, #92]	; (165b0 <db_hash_gen.constprop.0+0x80>)
   16554:	2201      	movs	r2, #1
   16556:	9300      	str	r3, [sp, #0]
   16558:	f010 fe70 	bl	2723c <z_log_msg_runtime_create.constprop.0>
}
   1655c:	b04c      	add	sp, #304	; 0x130
   1655e:	bd10      	pop	{r4, pc}
	bt_gatt_foreach_attr(0x0001, 0xffff, gen_hash_m, &state);
   16560:	ab08      	add	r3, sp, #32
   16562:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16566:	2001      	movs	r0, #1
   16568:	4a12      	ldr	r2, [pc, #72]	; (165b4 <db_hash_gen.constprop.0+0x84>)
   1656a:	f010 ff02 	bl	27372 <bt_gatt_foreach_attr>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   1656e:	4812      	ldr	r0, [pc, #72]	; (165b8 <db_hash_gen.constprop.0+0x88>)
   16570:	a908      	add	r1, sp, #32
   16572:	f00f f8f8 	bl	25766 <tc_cmac_final>
   16576:	4603      	mov	r3, r0
   16578:	b908      	cbnz	r0, 1657e <db_hash_gen.constprop.0+0x4e>
		LOG_ERR("Unable to calculate hash");
   1657a:	4a10      	ldr	r2, [pc, #64]	; (165bc <db_hash_gen.constprop.0+0x8c>)
   1657c:	e7e7      	b.n	1654e <db_hash_gen.constprop.0+0x1e>
	if (tc_cmac_final(db_hash.hash, &state.state) == TC_CRYPTO_FAIL) {
   1657e:	2208      	movs	r2, #8
   16580:	4b0d      	ldr	r3, [pc, #52]	; (165b8 <db_hash_gen.constprop.0+0x88>)
   16582:	f103 0110 	add.w	r1, r3, #16
static inline void sys_mem_swap(void *buf, size_t length)
{
	size_t i;

	for (i = 0; i < (length/2); i++) {
		uint8_t tmp = ((uint8_t *)buf)[i];
   16586:	7818      	ldrb	r0, [r3, #0]

		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   16588:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
	for (i = 0; i < (length/2); i++) {
   1658c:	3a01      	subs	r2, #1
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   1658e:	f803 4b01 	strb.w	r4, [r3], #1
		((uint8_t *)buf)[length - 1 - i] = tmp;
   16592:	7008      	strb	r0, [r1, #0]
	for (i = 0; i < (length/2); i++) {
   16594:	d1f7      	bne.n	16586 <db_hash_gen.constprop.0+0x56>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   16596:	4b0a      	ldr	r3, [pc, #40]	; (165c0 <db_hash_gen.constprop.0+0x90>)
   16598:	e8d3 1fef 	ldaex	r1, [r3]
   1659c:	f041 0104 	orr.w	r1, r1, #4
   165a0:	e8c3 1fe2 	stlex	r2, r1, [r3]
   165a4:	2a00      	cmp	r2, #0
   165a6:	d0d9      	beq.n	1655c <db_hash_gen.constprop.0+0x2c>
   165a8:	e7f6      	b.n	16598 <db_hash_gen.constprop.0+0x68>
   165aa:	bf00      	nop
   165ac:	0002e9c4 	.word	0x0002e9c4
   165b0:	0002a5a0 	.word	0x0002a5a0
   165b4:	0002705f 	.word	0x0002705f
   165b8:	200098c0 	.word	0x200098c0
   165bc:	0002e9dd 	.word	0x0002e9dd
   165c0:	20009978 	.word	0x20009978

000165c4 <db_hash_read>:
{
   165c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   165c8:	4914      	ldr	r1, [pc, #80]	; (1661c <db_hash_read+0x58>)
{
   165ca:	4606      	mov	r6, r0
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   165cc:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
{
   165d0:	4614      	mov	r4, r2
   165d2:	461d      	mov	r5, r3
   165d4:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	(void)k_work_cancel_delayable_sync(&db_hash.work, &db_hash.sync);
   165d8:	f00a f988 	bl	208ec <k_work_cancel_delayable_sync>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   165dc:	4b10      	ldr	r3, [pc, #64]	; (16620 <db_hash_read+0x5c>)
   165de:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(gatt_sc.flags, DB_HASH_VALID)) {
   165e2:	0759      	lsls	r1, r3, #29
   165e4:	d401      	bmi.n	165ea <db_hash_read+0x26>
		db_hash_gen(true);
   165e6:	f7ff ffa3 	bl	16530 <db_hash_gen.constprop.0>
	cfg = find_cf_cfg(conn);
   165ea:	4630      	mov	r0, r6
   165ec:	f7ff fc78 	bl	15ee0 <find_cf_cfg>
	if (cfg &&
   165f0:	b150      	cbz	r0, 16608 <db_hash_read+0x44>
   165f2:	7a03      	ldrb	r3, [r0, #8]
   165f4:	07da      	lsls	r2, r3, #31
   165f6:	d507      	bpl.n	16608 <db_hash_read+0x44>
	    !atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   165f8:	300c      	adds	r0, #12
   165fa:	e8d0 3faf 	lda	r3, [r0]
	    CF_ROBUST_CACHING(cfg) &&
   165fe:	07db      	lsls	r3, r3, #31
   16600:	d402      	bmi.n	16608 <db_hash_read+0x44>
		atomic_set_bit(cfg->flags, CF_DB_HASH_READ);
   16602:	2101      	movs	r1, #1
   16604:	f010 fe4a 	bl	2729c <atomic_set_bit>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   16608:	2310      	movs	r3, #16
   1660a:	463a      	mov	r2, r7
   1660c:	9306      	str	r3, [sp, #24]
   1660e:	4629      	mov	r1, r5
   16610:	4620      	mov	r0, r4
}
   16612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, db_hash.hash,
   16616:	4b03      	ldr	r3, [pc, #12]	; (16624 <db_hash_read+0x60>)
   16618:	f010 bd88 	b.w	2712c <bt_gatt_attr_read.constprop.0>
   1661c:	20009900 	.word	0x20009900
   16620:	20009978 	.word	0x20009978
   16624:	200098c0 	.word	0x200098c0

00016628 <bt_gatt_attr_next>:
	struct bt_gatt_attr *next = NULL;
   16628:	2300      	movs	r3, #0
{
   1662a:	b507      	push	{r0, r1, r2, lr}
	struct bt_gatt_attr *next = NULL;
   1662c:	9301      	str	r3, [sp, #4]
	uint16_t handle = bt_gatt_attr_get_handle(attr);
   1662e:	f7ff fec7 	bl	163c0 <bt_gatt_attr_get_handle>
	bt_gatt_foreach_attr(handle + 1, handle + 1, find_next, &next);
   16632:	1c41      	adds	r1, r0, #1
   16634:	b289      	uxth	r1, r1
   16636:	4608      	mov	r0, r1
   16638:	4a03      	ldr	r2, [pc, #12]	; (16648 <bt_gatt_attr_next+0x20>)
   1663a:	ab01      	add	r3, sp, #4
   1663c:	f010 fe99 	bl	27372 <bt_gatt_foreach_attr>
}
   16640:	9801      	ldr	r0, [sp, #4]
   16642:	b003      	add	sp, #12
   16644:	f85d fb04 	ldr.w	pc, [sp], #4
   16648:	0002700f 	.word	0x0002700f

0001664c <bt_gatt_is_subscribed>:

bool bt_gatt_is_subscribed(struct bt_conn *conn,
			   const struct bt_gatt_attr *attr, uint16_t ccc_type)
{
   1664c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   16650:	460c      	mov	r4, r1
   16652:	4616      	mov	r6, r2
	const struct _bt_gatt_ccc *ccc;

	__ASSERT(conn, "invalid parameter\n");
   16654:	4605      	mov	r5, r0
   16656:	b970      	cbnz	r0, 16676 <bt_gatt_is_subscribed+0x2a>
   16658:	4960      	ldr	r1, [pc, #384]	; (167dc <bt_gatt_is_subscribed+0x190>)
   1665a:	f640 434d 	movw	r3, #3149	; 0xc4d
   1665e:	4a60      	ldr	r2, [pc, #384]	; (167e0 <bt_gatt_is_subscribed+0x194>)
   16660:	4860      	ldr	r0, [pc, #384]	; (167e4 <bt_gatt_is_subscribed+0x198>)
   16662:	f00e faa8 	bl	24bb6 <assert_print>
   16666:	4860      	ldr	r0, [pc, #384]	; (167e8 <bt_gatt_is_subscribed+0x19c>)
   16668:	f00e faa5 	bl	24bb6 <assert_print>
   1666c:	f640 414d 	movw	r1, #3149	; 0xc4d
	__ASSERT(attr, "invalid parameter\n");
   16670:	485b      	ldr	r0, [pc, #364]	; (167e0 <bt_gatt_is_subscribed+0x194>)
   16672:	f00e fa99 	bl	24ba8 <assert_post_action>
   16676:	b961      	cbnz	r1, 16692 <bt_gatt_is_subscribed+0x46>
   16678:	495c      	ldr	r1, [pc, #368]	; (167ec <bt_gatt_is_subscribed+0x1a0>)
   1667a:	f640 434e 	movw	r3, #3150	; 0xc4e
   1667e:	4a58      	ldr	r2, [pc, #352]	; (167e0 <bt_gatt_is_subscribed+0x194>)
   16680:	4858      	ldr	r0, [pc, #352]	; (167e4 <bt_gatt_is_subscribed+0x198>)
   16682:	f00e fa98 	bl	24bb6 <assert_print>
   16686:	4858      	ldr	r0, [pc, #352]	; (167e8 <bt_gatt_is_subscribed+0x19c>)
   16688:	f00e fa95 	bl	24bb6 <assert_print>
   1668c:	f640 414e 	movw	r1, #3150	; 0xc4e
   16690:	e7ee      	b.n	16670 <bt_gatt_is_subscribed+0x24>

	if (conn->state != BT_CONN_CONNECTED) {
   16692:	7b43      	ldrb	r3, [r0, #13]
   16694:	2b07      	cmp	r3, #7
   16696:	d110      	bne.n	166ba <bt_gatt_is_subscribed+0x6e>
		return false;
	}

	/* Check if attribute is a characteristic declaration */
	if (!bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC)) {
   16698:	2300      	movs	r3, #0
   1669a:	f88d 300c 	strb.w	r3, [sp, #12]
   1669e:	f642 0303 	movw	r3, #10243	; 0x2803
   166a2:	6820      	ldr	r0, [r4, #0]
   166a4:	a903      	add	r1, sp, #12
   166a6:	f8ad 300e 	strh.w	r3, [sp, #14]
   166aa:	f00f fb64 	bl	25d76 <bt_uuid_cmp>
   166ae:	b9d0      	cbnz	r0, 166e6 <bt_gatt_is_subscribed+0x9a>
		struct bt_gatt_chrc *chrc = attr->user_data;

		if (!(chrc->properties &
   166b0:	68e3      	ldr	r3, [r4, #12]
   166b2:	799b      	ldrb	r3, [r3, #6]
   166b4:	f013 0f30 	tst.w	r3, #48	; 0x30
   166b8:	d103      	bne.n	166c2 <bt_gatt_is_subscribed+0x76>
		return false;
   166ba:	2000      	movs	r0, #0
			return true;
		}
	}

	return false;
}
   166bc:	b004      	add	sp, #16
   166be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		attr = bt_gatt_attr_next(attr);
   166c2:	4620      	mov	r0, r4
   166c4:	f7ff ffb0 	bl	16628 <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   166c8:	4604      	mov	r4, r0
   166ca:	b960      	cbnz	r0, 166e6 <bt_gatt_is_subscribed+0x9a>
   166cc:	4947      	ldr	r1, [pc, #284]	; (167ec <bt_gatt_is_subscribed+0x1a0>)
   166ce:	f640 435f 	movw	r3, #3167	; 0xc5f
   166d2:	4a43      	ldr	r2, [pc, #268]	; (167e0 <bt_gatt_is_subscribed+0x194>)
   166d4:	4843      	ldr	r0, [pc, #268]	; (167e4 <bt_gatt_is_subscribed+0x198>)
   166d6:	f00e fa6e 	bl	24bb6 <assert_print>
   166da:	4845      	ldr	r0, [pc, #276]	; (167f0 <bt_gatt_is_subscribed+0x1a4>)
   166dc:	f00e fa6b 	bl	24bb6 <assert_print>
   166e0:	f640 415f 	movw	r1, #3167	; 0xc5f
   166e4:	e7c4      	b.n	16670 <bt_gatt_is_subscribed+0x24>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   166e6:	2300      	movs	r3, #0
   166e8:	6820      	ldr	r0, [r4, #0]
   166ea:	f88d 300c 	strb.w	r3, [sp, #12]
   166ee:	f642 1302 	movw	r3, #10498	; 0x2902
   166f2:	a903      	add	r1, sp, #12
   166f4:	f8ad 300e 	strh.w	r3, [sp, #14]
   166f8:	f00f fb3d 	bl	25d76 <bt_uuid_cmp>
   166fc:	b188      	cbz	r0, 16722 <bt_gatt_is_subscribed+0xd6>
		attr = bt_gatt_attr_next(attr);
   166fe:	4620      	mov	r0, r4
   16700:	f7ff ff92 	bl	16628 <bt_gatt_attr_next>
		__ASSERT(attr, "No more attributes\n");
   16704:	4604      	mov	r4, r0
   16706:	b960      	cbnz	r0, 16722 <bt_gatt_is_subscribed+0xd6>
   16708:	4938      	ldr	r1, [pc, #224]	; (167ec <bt_gatt_is_subscribed+0x1a0>)
   1670a:	f640 4365 	movw	r3, #3173	; 0xc65
   1670e:	4a34      	ldr	r2, [pc, #208]	; (167e0 <bt_gatt_is_subscribed+0x194>)
   16710:	4834      	ldr	r0, [pc, #208]	; (167e4 <bt_gatt_is_subscribed+0x198>)
   16712:	f00e fa50 	bl	24bb6 <assert_print>
   16716:	4836      	ldr	r0, [pc, #216]	; (167f0 <bt_gatt_is_subscribed+0x1a4>)
   16718:	f00e fa4d 	bl	24bb6 <assert_print>
   1671c:	f640 4165 	movw	r1, #3173	; 0xc65
   16720:	e7a6      	b.n	16670 <bt_gatt_is_subscribed+0x24>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   16722:	2700      	movs	r7, #0
   16724:	f642 1802 	movw	r8, #10498	; 0x2902
   16728:	6820      	ldr	r0, [r4, #0]
   1672a:	4669      	mov	r1, sp
   1672c:	f88d 7000 	strb.w	r7, [sp]
   16730:	f8ad 8002 	strh.w	r8, [sp, #2]
   16734:	f00f fb1f 	bl	25d76 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   16738:	bb20      	cbnz	r0, 16784 <bt_gatt_is_subscribed+0x138>
	if (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) != 0) {
   1673a:	2300      	movs	r3, #0
   1673c:	6820      	ldr	r0, [r4, #0]
   1673e:	f88d 300c 	strb.w	r3, [sp, #12]
   16742:	f642 1302 	movw	r3, #10498	; 0x2902
   16746:	a903      	add	r1, sp, #12
   16748:	f8ad 300e 	strh.w	r3, [sp, #14]
   1674c:	f00f fb13 	bl	25d76 <bt_uuid_cmp>
   16750:	2800      	cmp	r0, #0
   16752:	d1b2      	bne.n	166ba <bt_gatt_is_subscribed+0x6e>
	ccc = attr->user_data;
   16754:	68e4      	ldr	r4, [r4, #12]
		if (bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer) &&
   16756:	4628      	mov	r0, r5
   16758:	4622      	mov	r2, r4
   1675a:	f812 1b01 	ldrb.w	r1, [r2], #1
   1675e:	f00f ff32 	bl	265c6 <bt_conn_is_peer_addr_le>
   16762:	b110      	cbz	r0, 1676a <bt_gatt_is_subscribed+0x11e>
   16764:	8923      	ldrh	r3, [r4, #8]
   16766:	421e      	tst	r6, r3
   16768:	d10a      	bne.n	16780 <bt_gatt_is_subscribed+0x134>
   1676a:	4628      	mov	r0, r5
   1676c:	7aa1      	ldrb	r1, [r4, #10]
   1676e:	f104 020b 	add.w	r2, r4, #11
   16772:	f00f ff28 	bl	265c6 <bt_conn_is_peer_addr_le>
   16776:	2800      	cmp	r0, #0
   16778:	d09f      	beq.n	166ba <bt_gatt_is_subscribed+0x6e>
   1677a:	8a63      	ldrh	r3, [r4, #18]
   1677c:	421e      	tst	r6, r3
   1677e:	d09c      	beq.n	166ba <bt_gatt_is_subscribed+0x6e>
			return true;
   16780:	2001      	movs	r0, #1
   16782:	e79b      	b.n	166bc <bt_gatt_is_subscribed+0x70>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   16784:	f642 0303 	movw	r3, #10243	; 0x2803
   16788:	6820      	ldr	r0, [r4, #0]
   1678a:	a901      	add	r1, sp, #4
   1678c:	f88d 7004 	strb.w	r7, [sp, #4]
   16790:	f8ad 3006 	strh.w	r3, [sp, #6]
   16794:	f00f faef 	bl	25d76 <bt_uuid_cmp>
	while (bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CCC) &&
   16798:	2800      	cmp	r0, #0
   1679a:	d0ce      	beq.n	1673a <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   1679c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
   167a0:	6820      	ldr	r0, [r4, #0]
   167a2:	a902      	add	r1, sp, #8
   167a4:	f88d 7008 	strb.w	r7, [sp, #8]
   167a8:	f8ad 300a 	strh.w	r3, [sp, #10]
   167ac:	f00f fae3 	bl	25d76 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) &&
   167b0:	2800      	cmp	r0, #0
   167b2:	d0c2      	beq.n	1673a <bt_gatt_is_subscribed+0xee>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_SECONDARY)) {
   167b4:	f642 0301 	movw	r3, #10241	; 0x2801
   167b8:	6820      	ldr	r0, [r4, #0]
   167ba:	a903      	add	r1, sp, #12
   167bc:	f88d 700c 	strb.w	r7, [sp, #12]
   167c0:	f8ad 300e 	strh.w	r3, [sp, #14]
   167c4:	f00f fad7 	bl	25d76 <bt_uuid_cmp>
	       bt_uuid_cmp(attr->uuid, BT_UUID_GATT_PRIMARY) &&
   167c8:	2800      	cmp	r0, #0
   167ca:	d0b6      	beq.n	1673a <bt_gatt_is_subscribed+0xee>
		attr = bt_gatt_attr_next(attr);
   167cc:	4620      	mov	r0, r4
   167ce:	f7ff ff2b 	bl	16628 <bt_gatt_attr_next>
		if (!attr) {
   167d2:	4604      	mov	r4, r0
   167d4:	2800      	cmp	r0, #0
   167d6:	d1a7      	bne.n	16728 <bt_gatt_is_subscribed+0xdc>
   167d8:	e76f      	b.n	166ba <bt_gatt_is_subscribed+0x6e>
   167da:	bf00      	nop
   167dc:	0002d95d 	.word	0x0002d95d
   167e0:	0002e965 	.word	0x0002e965
   167e4:	0002b549 	.word	0x0002b549
   167e8:	0002e9f6 	.word	0x0002e9f6
   167ec:	0002ea0b 	.word	0x0002ea0b
   167f0:	0002ea10 	.word	0x0002ea10

000167f4 <gatt_indicate>:
{
   167f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   167f8:	4615      	mov	r5, r2
   167fa:	4689      	mov	r9, r1
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   167fc:	2294      	movs	r2, #148	; 0x94
   167fe:	6869      	ldr	r1, [r5, #4]
{
   16800:	4607      	mov	r7, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16802:	f010 fdc3 	bl	2738c <bt_gatt_check_perm>
   16806:	4680      	mov	r8, r0
   16808:	b178      	cbz	r0, 1682a <gatt_indicate+0x36>
		LOG_WRN("Link is not encrypted");
   1680a:	4b35      	ldr	r3, [pc, #212]	; (168e0 <gatt_indicate+0xec>)
   1680c:	2202      	movs	r2, #2
   1680e:	9302      	str	r3, [sp, #8]
   16810:	2300      	movs	r3, #0
   16812:	4934      	ldr	r1, [pc, #208]	; (168e4 <gatt_indicate+0xf0>)
   16814:	4618      	mov	r0, r3
   16816:	e9cd 3300 	strd	r3, r3, [sp]
   1681a:	f010 fd0f 	bl	2723c <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   1681e:	f04f 35ff 	mov.w	r5, #4294967295
}
   16822:	4628      	mov	r0, r5
   16824:	b004      	add	sp, #16
   16826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_INDICATE)) {
   1682a:	2202      	movs	r2, #2
   1682c:	4638      	mov	r0, r7
   1682e:	6869      	ldr	r1, [r5, #4]
   16830:	f7ff ff0c 	bl	1664c <bt_gatt_is_subscribed>
   16834:	4603      	mov	r3, r0
   16836:	b950      	cbnz	r0, 1684e <gatt_indicate+0x5a>
			LOG_WRN("Device is not subscribed to characteristic");
   16838:	4a2b      	ldr	r2, [pc, #172]	; (168e8 <gatt_indicate+0xf4>)
   1683a:	492a      	ldr	r1, [pc, #168]	; (168e4 <gatt_indicate+0xf0>)
   1683c:	e9cd 0201 	strd	r0, r2, [sp, #4]
   16840:	9000      	str	r0, [sp, #0]
   16842:	2202      	movs	r2, #2
   16844:	f010 fcfa 	bl	2723c <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   16848:	f06f 0515 	mvn.w	r5, #21
   1684c:	e7e9      	b.n	16822 <gatt_indicate+0x2e>
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   1684e:	f44f 2070 	mov.w	r0, #983040	; 0xf0000
   16852:	2100      	movs	r1, #0
	len = sizeof(*ind) + params->len;
   16854:	8aae      	ldrh	r6, [r5, #20]
	req = bt_att_req_alloc(BT_ATT_TIMEOUT);
   16856:	f7ff f9b1 	bl	15bbc <bt_att_req_alloc>
	len = sizeof(*ind) + params->len;
   1685a:	3602      	adds	r6, #2
	if (!req) {
   1685c:	4604      	mov	r4, r0
   1685e:	b1c8      	cbz	r0, 16894 <gatt_indicate+0xa0>
	req->att_op = op;
   16860:	211d      	movs	r1, #29
	req->func = func;
   16862:	4b22      	ldr	r3, [pc, #136]	; (168ec <gatt_indicate+0xf8>)
	req->len = len;
   16864:	6146      	str	r6, [r0, #20]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   16866:	4632      	mov	r2, r6
	req->att_op = op;
   16868:	7441      	strb	r1, [r0, #17]
	req->encode = encode;
   1686a:	f8c0 800c 	str.w	r8, [r0, #12]
	req->func = func;
   1686e:	6043      	str	r3, [r0, #4]
	req->user_data = params;
   16870:	6185      	str	r5, [r0, #24]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_INDICATE, len);
   16872:	4638      	mov	r0, r7
   16874:	f7fe fed6 	bl	15624 <bt_att_create_pdu>
	if (!buf) {
   16878:	4606      	mov	r6, r0
   1687a:	b970      	cbnz	r0, 1689a <gatt_indicate+0xa6>
		LOG_WRN("No buffer available to send indication");
   1687c:	4b1c      	ldr	r3, [pc, #112]	; (168f0 <gatt_indicate+0xfc>)
   1687e:	9000      	str	r0, [sp, #0]
   16880:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16884:	2202      	movs	r2, #2
   16886:	4603      	mov	r3, r0
   16888:	4916      	ldr	r1, [pc, #88]	; (168e4 <gatt_indicate+0xf0>)
   1688a:	f010 fcd7 	bl	2723c <z_log_msg_runtime_create.constprop.0>
		bt_att_req_free(req);
   1688e:	4620      	mov	r0, r4
   16890:	f7ff f9b8 	bl	15c04 <bt_att_req_free>
		return -ENOMEM;
   16894:	f06f 050b 	mvn.w	r5, #11
   16898:	e7c3      	b.n	16822 <gatt_indicate+0x2e>
	bt_att_set_tx_meta_data(buf, NULL, NULL, BT_ATT_CHAN_OPT(params));
   1689a:	2301      	movs	r3, #1
   1689c:	4642      	mov	r2, r8
   1689e:	4641      	mov	r1, r8
	return net_buf_simple_add(&buf->b, len);
   168a0:	f106 0a0c 	add.w	sl, r6, #12
   168a4:	f010 fbac 	bl	27000 <bt_att_set_tx_meta_data>
   168a8:	2102      	movs	r1, #2
   168aa:	4650      	mov	r0, sl
   168ac:	f002 fde2 	bl	19474 <net_buf_simple_add>
	ind->handle = sys_cpu_to_le16(handle);
   168b0:	4680      	mov	r8, r0
   168b2:	f828 9b02 	strh.w	r9, [r8], #2
   168b6:	8aa9      	ldrh	r1, [r5, #20]
   168b8:	4650      	mov	r0, sl
   168ba:	f002 fddb 	bl	19474 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   168be:	8aaa      	ldrh	r2, [r5, #20]
   168c0:	6929      	ldr	r1, [r5, #16]
   168c2:	4640      	mov	r0, r8
   168c4:	f012 fedd 	bl	29682 <memcpy>
	err = bt_att_req_send(conn, req);
   168c8:	4621      	mov	r1, r4
   168ca:	4638      	mov	r0, r7
	req->buf = buf;
   168cc:	60a6      	str	r6, [r4, #8]
	err = bt_att_req_send(conn, req);
   168ce:	f7ff fad1 	bl	15e74 <bt_att_req_send>
	if (err) {
   168d2:	4605      	mov	r5, r0
   168d4:	2800      	cmp	r0, #0
   168d6:	d0a4      	beq.n	16822 <gatt_indicate+0x2e>
		bt_att_req_free(req);
   168d8:	4620      	mov	r0, r4
   168da:	f7ff f993 	bl	15c04 <bt_att_req_free>
   168de:	e7a0      	b.n	16822 <gatt_indicate+0x2e>
   168e0:	0002ea26 	.word	0x0002ea26
   168e4:	0002a5a0 	.word	0x0002a5a0
   168e8:	0002ea3c 	.word	0x0002ea3c
   168ec:	00027031 	.word	0x00027031
   168f0:	0002ea67 	.word	0x0002ea67

000168f4 <bt_gatt_indicate>:
{
   168f4:	b530      	push	{r4, r5, lr}
   168f6:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   168f8:	460c      	mov	r4, r1
{
   168fa:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   168fc:	b971      	cbnz	r1, 1691c <bt_gatt_indicate+0x28>
   168fe:	4946      	ldr	r1, [pc, #280]	; (16a18 <bt_gatt_indicate+0x124>)
   16900:	f640 330d 	movw	r3, #2829	; 0xb0d
   16904:	4a45      	ldr	r2, [pc, #276]	; (16a1c <bt_gatt_indicate+0x128>)
   16906:	4846      	ldr	r0, [pc, #280]	; (16a20 <bt_gatt_indicate+0x12c>)
   16908:	f00e f955 	bl	24bb6 <assert_print>
   1690c:	4845      	ldr	r0, [pc, #276]	; (16a24 <bt_gatt_indicate+0x130>)
   1690e:	f00e f952 	bl	24bb6 <assert_print>
   16912:	f640 310d 	movw	r1, #2829	; 0xb0d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   16916:	4841      	ldr	r0, [pc, #260]	; (16a1c <bt_gatt_indicate+0x128>)
   16918:	f00e f946 	bl	24ba8 <assert_post_action>
   1691c:	684b      	ldr	r3, [r1, #4]
   1691e:	b973      	cbnz	r3, 1693e <bt_gatt_indicate+0x4a>
   16920:	680b      	ldr	r3, [r1, #0]
   16922:	b963      	cbnz	r3, 1693e <bt_gatt_indicate+0x4a>
   16924:	4940      	ldr	r1, [pc, #256]	; (16a28 <bt_gatt_indicate+0x134>)
   16926:	f640 330e 	movw	r3, #2830	; 0xb0e
   1692a:	4a3c      	ldr	r2, [pc, #240]	; (16a1c <bt_gatt_indicate+0x128>)
   1692c:	483c      	ldr	r0, [pc, #240]	; (16a20 <bt_gatt_indicate+0x12c>)
   1692e:	f00e f942 	bl	24bb6 <assert_print>
   16932:	483c      	ldr	r0, [pc, #240]	; (16a24 <bt_gatt_indicate+0x130>)
   16934:	f00e f93f 	bl	24bb6 <assert_print>
   16938:	f640 310e 	movw	r1, #2830	; 0xb0e
   1693c:	e7eb      	b.n	16916 <bt_gatt_indicate+0x22>
   1693e:	4b3b      	ldr	r3, [pc, #236]	; (16a2c <bt_gatt_indicate+0x138>)
   16940:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16944:	075a      	lsls	r2, r3, #29
   16946:	d561      	bpl.n	16a0c <bt_gatt_indicate+0x118>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   16948:	b115      	cbz	r5, 16950 <bt_gatt_indicate+0x5c>
   1694a:	7b6b      	ldrb	r3, [r5, #13]
   1694c:	2b07      	cmp	r3, #7
   1694e:	d160      	bne.n	16a12 <bt_gatt_indicate+0x11e>
	data.attr = params->attr;
   16950:	6860      	ldr	r0, [r4, #4]
   16952:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16954:	f7ff fd34 	bl	163c0 <bt_gatt_attr_get_handle>
	if (params->uuid) {
   16958:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   1695a:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   1695e:	b33a      	cbz	r2, 169b0 <bt_gatt_indicate+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16960:	a905      	add	r1, sp, #20
   16962:	9102      	str	r1, [sp, #8]
   16964:	4932      	ldr	r1, [pc, #200]	; (16a30 <bt_gatt_indicate+0x13c>)
	found->attr = NULL;
   16966:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16968:	9101      	str	r1, [sp, #4]
   1696a:	2101      	movs	r1, #1
   1696c:	9100      	str	r1, [sp, #0]
   1696e:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   16972:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16974:	f7ff fd6c 	bl	16450 <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   16978:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   1697a:	b91b      	cbnz	r3, 16984 <bt_gatt_indicate+0x90>
			return -ENOENT;
   1697c:	f06f 0001 	mvn.w	r0, #1
}
   16980:	b00b      	add	sp, #44	; 0x2c
   16982:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   16984:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   16986:	9b05      	ldr	r3, [sp, #20]
   16988:	a904      	add	r1, sp, #16
   1698a:	6818      	ldr	r0, [r3, #0]
   1698c:	2300      	movs	r3, #0
   1698e:	f88d 3010 	strb.w	r3, [sp, #16]
   16992:	f642 0303 	movw	r3, #10243	; 0x2803
   16996:	f8ad 3012 	strh.w	r3, [sp, #18]
   1699a:	f00f f9ec 	bl	25d76 <bt_uuid_cmp>
   1699e:	b970      	cbnz	r0, 169be <bt_gatt_indicate+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   169a0:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_INDICATE)) {
   169a2:	68c3      	ldr	r3, [r0, #12]
   169a4:	799b      	ldrb	r3, [r3, #6]
   169a6:	069b      	lsls	r3, r3, #26
   169a8:	d405      	bmi.n	169b6 <bt_gatt_indicate+0xc2>
			return -EINVAL;
   169aa:	f06f 0015 	mvn.w	r0, #21
   169ae:	e7e7      	b.n	16980 <bt_gatt_indicate+0x8c>
		if (!data.handle) {
   169b0:	2800      	cmp	r0, #0
   169b2:	d1e8      	bne.n	16986 <bt_gatt_indicate+0x92>
   169b4:	e7e2      	b.n	1697c <bt_gatt_indicate+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   169b6:	f010 fc95 	bl	272e4 <bt_gatt_attr_value_handle>
   169ba:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_indicate(conn, data.handle, params);
   169be:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   169c2:	b13d      	cbz	r5, 169d4 <bt_gatt_indicate+0xe0>
		params->_ref = 1;
   169c4:	2301      	movs	r3, #1
		return gatt_indicate(conn, data.handle, params);
   169c6:	4601      	mov	r1, r0
   169c8:	4622      	mov	r2, r4
   169ca:	4628      	mov	r0, r5
		params->_ref = 1;
   169cc:	75a3      	strb	r3, [r4, #22]
		return gatt_indicate(conn, data.handle, params);
   169ce:	f7ff ff11 	bl	167f4 <gatt_indicate>
   169d2:	e7d5      	b.n	16980 <bt_gatt_indicate+0x8c>
	data.err = -ENOTCONN;
   169d4:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   169d8:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_INDICATE;
   169da:	2302      	movs	r3, #2
   169dc:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   169e0:	f642 1302 	movw	r3, #10498	; 0x2902
   169e4:	f8ad 3012 	strh.w	r3, [sp, #18]
   169e8:	ab05      	add	r3, sp, #20
	params->_ref = 0;
   169ea:	75a5      	strb	r5, [r4, #22]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   169ec:	9302      	str	r3, [sp, #8]
   169ee:	4b11      	ldr	r3, [pc, #68]	; (16a34 <bt_gatt_indicate+0x140>)
   169f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
   169f4:	9301      	str	r3, [sp, #4]
   169f6:	2301      	movs	r3, #1
   169f8:	aa04      	add	r2, sp, #16
   169fa:	9300      	str	r3, [sp, #0]
   169fc:	462b      	mov	r3, r5
	data.ind_params = params;
   169fe:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16a00:	f88d 5010 	strb.w	r5, [sp, #16]
   16a04:	f7ff fd24 	bl	16450 <bt_gatt_foreach_attr_type>
	return data.err;
   16a08:	9807      	ldr	r0, [sp, #28]
   16a0a:	e7b9      	b.n	16980 <bt_gatt_indicate+0x8c>
		return -EAGAIN;
   16a0c:	f06f 000a 	mvn.w	r0, #10
   16a10:	e7b6      	b.n	16980 <bt_gatt_indicate+0x8c>
		return -ENOTCONN;
   16a12:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   16a16:	e7b3      	b.n	16980 <bt_gatt_indicate+0x8c>
   16a18:	0002ea8e 	.word	0x0002ea8e
   16a1c:	0002e965 	.word	0x0002e965
   16a20:	0002b549 	.word	0x0002b549
   16a24:	0002ea95 	.word	0x0002ea95
   16a28:	0002eaab 	.word	0x0002eaab
   16a2c:	200080cc 	.word	0x200080cc
   16a30:	00027057 	.word	0x00027057
   16a34:	00016dfd 	.word	0x00016dfd

00016a38 <sc_process>:
{
   16a38:	b537      	push	{r0, r1, r2, r4, r5, lr}
   16a3a:	4603      	mov	r3, r0
	__ASSERT(!atomic_test_bit(sc->flags, SC_INDICATE_PENDING),
   16a3c:	f1a0 0120 	sub.w	r1, r0, #32
   16a40:	f100 0430 	add.w	r4, r0, #48	; 0x30
   16a44:	e8d4 2faf 	lda	r2, [r4]
   16a48:	f3c2 0040 	ubfx	r0, r2, #1, #1
   16a4c:	0792      	lsls	r2, r2, #30
   16a4e:	d50e      	bpl.n	16a6e <sc_process+0x36>
   16a50:	4919      	ldr	r1, [pc, #100]	; (16ab8 <sc_process+0x80>)
   16a52:	f240 439a 	movw	r3, #1178	; 0x49a
   16a56:	4a19      	ldr	r2, [pc, #100]	; (16abc <sc_process+0x84>)
   16a58:	4819      	ldr	r0, [pc, #100]	; (16ac0 <sc_process+0x88>)
   16a5a:	f00e f8ac 	bl	24bb6 <assert_print>
   16a5e:	4819      	ldr	r0, [pc, #100]	; (16ac4 <sc_process+0x8c>)
   16a60:	f00e f8a9 	bl	24bb6 <assert_print>
   16a64:	f240 419a 	movw	r1, #1178	; 0x49a
   16a68:	4814      	ldr	r0, [pc, #80]	; (16abc <sc_process+0x84>)
   16a6a:	f00e f89d 	bl	24ba8 <assert_post_action>
	sc_range[0] = sys_cpu_to_le16(sc->start);
   16a6e:	f853 2c08 	ldr.w	r2, [r3, #-8]
   16a72:	9201      	str	r2, [sp, #4]
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   16a74:	e8d4 2fef 	ldaex	r2, [r4]
   16a78:	f022 0201 	bic.w	r2, r2, #1
   16a7c:	e8c4 2fe5 	stlex	r5, r2, [r4]
   16a80:	2d00      	cmp	r5, #0
   16a82:	d1f7      	bne.n	16a74 <sc_process+0x3c>
	sc->params.attr = &_1_gatt_svc.attrs[2];
   16a84:	4a10      	ldr	r2, [pc, #64]	; (16ac8 <sc_process+0x90>)
	sc->start = 0U;
   16a86:	f823 0c08 	strh.w	r0, [r3, #-8]
	sc->params.attr = &_1_gatt_svc.attrs[2];
   16a8a:	f843 2c1c 	str.w	r2, [r3, #-28]
	sc->params.func = sc_indicate_rsp;
   16a8e:	4a0f      	ldr	r2, [pc, #60]	; (16acc <sc_process+0x94>)
	sc->end = 0U;
   16a90:	f823 0c06 	strh.w	r0, [r3, #-6]
	sc->params.func = sc_indicate_rsp;
   16a94:	f843 2c18 	str.w	r2, [r3, #-24]
	sc->params.data = &sc_range[0];
   16a98:	aa01      	add	r2, sp, #4
   16a9a:	f843 2c10 	str.w	r2, [r3, #-16]
	sc->params.len = sizeof(sc_range);
   16a9e:	2204      	movs	r2, #4
   16aa0:	f823 2c0c 	strh.w	r2, [r3, #-12]
	if (bt_gatt_indicate(NULL, &sc->params)) {
   16aa4:	f7ff ff26 	bl	168f4 <bt_gatt_indicate>
   16aa8:	b918      	cbnz	r0, 16ab2 <sc_process+0x7a>
	atomic_set_bit(sc->flags, SC_INDICATE_PENDING);
   16aaa:	2101      	movs	r1, #1
   16aac:	4620      	mov	r0, r4
   16aae:	f010 fbf5 	bl	2729c <atomic_set_bit>
}
   16ab2:	b003      	add	sp, #12
   16ab4:	bd30      	pop	{r4, r5, pc}
   16ab6:	bf00      	nop
   16ab8:	0002eac8 	.word	0x0002eac8
   16abc:	0002e965 	.word	0x0002e965
   16ac0:	0002b549 	.word	0x0002b549
   16ac4:	0002eaf9 	.word	0x0002eaf9
   16ac8:	0002afe8 	.word	0x0002afe8
   16acc:	000162a1 	.word	0x000162a1

00016ad0 <update_ccc>:
{
   16ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16ad4:	4b3e      	ldr	r3, [pc, #248]	; (16bd0 <update_ccc+0x100>)
{
   16ad6:	4617      	mov	r7, r2
	struct bt_conn *conn = data->conn;
   16ad8:	6814      	ldr	r4, [r2, #0]
	if (attr->write != bt_gatt_attr_write_ccc) {
   16ada:	6882      	ldr	r2, [r0, #8]
{
   16adc:	4605      	mov	r5, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16ade:	429a      	cmp	r2, r3
{
   16ae0:	b086      	sub	sp, #24
	if (attr->write != bt_gatt_attr_write_ccc) {
   16ae2:	d170      	bne.n	16bc6 <update_ccc+0xf6>
	ccc = attr->user_data;
   16ae4:	f8d0 800c 	ldr.w	r8, [r0, #12]
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16ae8:	f108 0601 	add.w	r6, r8, #1
   16aec:	f108 0915 	add.w	r9, r8, #21
		if (!cfg->value ||
   16af0:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16af4:	b1d3      	cbz	r3, 16b2c <update_ccc+0x5c>
		    !bt_conn_is_peer_addr_le(conn, cfg->id, &cfg->peer)) {
   16af6:	4632      	mov	r2, r6
   16af8:	4620      	mov	r0, r4
   16afa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
   16afe:	f00f fd62 	bl	265c6 <bt_conn_is_peer_addr_le>
		if (!cfg->value ||
   16b02:	b198      	cbz	r0, 16b2c <update_ccc+0x5c>
		err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_WRITE_MASK);
   16b04:	f44f 7295 	mov.w	r2, #298	; 0x12a
   16b08:	4629      	mov	r1, r5
   16b0a:	4620      	mov	r0, r4
   16b0c:	f010 fc3e 	bl	2738c <bt_gatt_check_perm>
		if (err) {
   16b10:	b308      	cbz	r0, 16b56 <update_ccc+0x86>
			if (err == BT_ATT_ERR_WRITE_NOT_PERMITTED) {
   16b12:	2803      	cmp	r0, #3
   16b14:	d10e      	bne.n	16b34 <update_ccc+0x64>
				LOG_WRN("CCC %p not writable", attr);
   16b16:	4b2f      	ldr	r3, [pc, #188]	; (16bd4 <update_ccc+0x104>)
   16b18:	2202      	movs	r2, #2
   16b1a:	9302      	str	r3, [sp, #8]
   16b1c:	2300      	movs	r3, #0
   16b1e:	492e      	ldr	r1, [pc, #184]	; (16bd8 <update_ccc+0x108>)
   16b20:	4618      	mov	r0, r3
   16b22:	e9cd 3300 	strd	r3, r3, [sp]
   16b26:	9503      	str	r5, [sp, #12]
   16b28:	f010 fb88 	bl	2723c <z_log_msg_runtime_create.constprop.0>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16b2c:	360a      	adds	r6, #10
   16b2e:	454e      	cmp	r6, r9
   16b30:	d1de      	bne.n	16af0 <update_ccc+0x20>
   16b32:	e048      	b.n	16bc6 <update_ccc+0xf6>
			sec = BT_SECURITY_L2;
   16b34:	2805      	cmp	r0, #5
			    bt_conn_get_security(conn) < sec) {
   16b36:	4620      	mov	r0, r4
			sec = BT_SECURITY_L2;
   16b38:	bf0c      	ite	eq
   16b3a:	f04f 0a03 	moveq.w	sl, #3
   16b3e:	f04f 0a02 	movne.w	sl, #2
			    bt_conn_get_security(conn) < sec) {
   16b42:	f00f fd3e 	bl	265c2 <bt_conn_get_security>
			if (IS_ENABLED(CONFIG_BT_SMP) &&
   16b46:	4582      	cmp	sl, r0
   16b48:	d905      	bls.n	16b56 <update_ccc+0x86>
				if (data->sec < sec) {
   16b4a:	793b      	ldrb	r3, [r7, #4]
   16b4c:	4553      	cmp	r3, sl
   16b4e:	d2ed      	bcs.n	16b2c <update_ccc+0x5c>
					data->sec = sec;
   16b50:	f887 a004 	strb.w	sl, [r7, #4]
   16b54:	e7ea      	b.n	16b2c <update_ccc+0x5c>
		gatt_ccc_changed(attr, ccc);
   16b56:	4641      	mov	r1, r8
   16b58:	4628      	mov	r0, r5
   16b5a:	f010 fa5b 	bl	27014 <gatt_ccc_changed>
		if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) &&
   16b5e:	4b1f      	ldr	r3, [pc, #124]	; (16bdc <update_ccc+0x10c>)
   16b60:	4598      	cmp	r8, r3
   16b62:	d130      	bne.n	16bc6 <update_ccc+0xf6>
	cfg = find_sc_cfg(conn->id, &conn->le.dst);
   16b64:	7a20      	ldrb	r0, [r4, #8]
   16b66:	f104 0190 	add.w	r1, r4, #144	; 0x90
   16b6a:	f7ff f9e7 	bl	15f3c <find_sc_cfg>
	if (!cfg) {
   16b6e:	b350      	cbz	r0, 16bc6 <update_ccc+0xf6>
	if (!(cfg->data.start || cfg->data.end)) {
   16b70:	8902      	ldrh	r2, [r0, #8]
   16b72:	8943      	ldrh	r3, [r0, #10]
   16b74:	ea52 0103 	orrs.w	r1, r2, r3
   16b78:	d025      	beq.n	16bc6 <update_ccc+0xf6>
	index = bt_conn_index(conn);
   16b7a:	4620      	mov	r0, r4
	sc_range[0] = sys_cpu_to_le16(cfg->data.start);
   16b7c:	f8ad 2014 	strh.w	r2, [sp, #20]
	sc_range[1] = sys_cpu_to_le16(cfg->data.end);
   16b80:	f8ad 3016 	strh.w	r3, [sp, #22]
	index = bt_conn_index(conn);
   16b84:	f7fd fb56 	bl	14234 <bt_conn_index>
	sc_restore_params[index].attr = &_1_gatt_svc.attrs[2];
   16b88:	2318      	movs	r3, #24
   16b8a:	4915      	ldr	r1, [pc, #84]	; (16be0 <update_ccc+0x110>)
   16b8c:	4a15      	ldr	r2, [pc, #84]	; (16be4 <update_ccc+0x114>)
   16b8e:	fb03 1300 	mla	r3, r3, r0, r1
   16b92:	605a      	str	r2, [r3, #4]
	sc_restore_params[index].func = sc_restore_rsp;
   16b94:	4a14      	ldr	r2, [pc, #80]	; (16be8 <update_ccc+0x118>)
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16b96:	b200      	sxth	r0, r0
	sc_restore_params[index].func = sc_restore_rsp;
   16b98:	609a      	str	r2, [r3, #8]
	sc_restore_params[index].data = &sc_range[0];
   16b9a:	aa05      	add	r2, sp, #20
   16b9c:	611a      	str	r2, [r3, #16]
	sc_restore_params[index].len = sizeof(sc_range);
   16b9e:	2204      	movs	r2, #4
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16ba0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
   16ba4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
	sc_restore_params[index].len = sizeof(sc_range);
   16ba8:	829a      	strh	r2, [r3, #20]
	if (bt_gatt_indicate(conn, &sc_restore_params[index])) {
   16baa:	4620      	mov	r0, r4
   16bac:	f7ff fea2 	bl	168f4 <bt_gatt_indicate>
   16bb0:	b148      	cbz	r0, 16bc6 <update_ccc+0xf6>
		LOG_ERR("SC restore indication failed");
   16bb2:	4b0e      	ldr	r3, [pc, #56]	; (16bec <update_ccc+0x11c>)
   16bb4:	2201      	movs	r2, #1
   16bb6:	9302      	str	r3, [sp, #8]
   16bb8:	2300      	movs	r3, #0
   16bba:	4907      	ldr	r1, [pc, #28]	; (16bd8 <update_ccc+0x108>)
   16bbc:	4618      	mov	r0, r3
   16bbe:	e9cd 3300 	strd	r3, r3, [sp]
   16bc2:	f010 fb3b 	bl	2723c <z_log_msg_runtime_create.constprop.0>
}
   16bc6:	2001      	movs	r0, #1
   16bc8:	b006      	add	sp, #24
   16bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   16bce:	bf00      	nop
   16bd0:	00015ff1 	.word	0x00015ff1
   16bd4:	0002eb14 	.word	0x0002eb14
   16bd8:	0002a5a0 	.word	0x0002a5a0
   16bdc:	20008508 	.word	0x20008508
   16be0:	200210c8 	.word	0x200210c8
   16be4:	0002afe8 	.word	0x0002afe8
   16be8:	000272b1 	.word	0x000272b1
   16bec:	0002eb28 	.word	0x0002eb28

00016bf0 <gatt_notify>:
{
   16bf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   16bf4:	4614      	mov	r4, r2
   16bf6:	4688      	mov	r8, r1
   16bf8:	b085      	sub	sp, #20
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16bfa:	2294      	movs	r2, #148	; 0x94
   16bfc:	6861      	ldr	r1, [r4, #4]
{
   16bfe:	4606      	mov	r6, r0
	if (bt_gatt_check_perm(conn, params->attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16c00:	f010 fbc4 	bl	2738c <bt_gatt_check_perm>
   16c04:	b170      	cbz	r0, 16c24 <gatt_notify+0x34>
		LOG_WRN("Link is not encrypted");
   16c06:	4b2a      	ldr	r3, [pc, #168]	; (16cb0 <gatt_notify+0xc0>)
   16c08:	2202      	movs	r2, #2
   16c0a:	9302      	str	r3, [sp, #8]
   16c0c:	2300      	movs	r3, #0
   16c0e:	4929      	ldr	r1, [pc, #164]	; (16cb4 <gatt_notify+0xc4>)
   16c10:	4618      	mov	r0, r3
   16c12:	e9cd 3300 	strd	r3, r3, [sp]
   16c16:	f010 fb11 	bl	2723c <z_log_msg_runtime_create.constprop.0>
		return -EPERM;
   16c1a:	f04f 30ff 	mov.w	r0, #4294967295
}
   16c1e:	b005      	add	sp, #20
   16c20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		if (!bt_gatt_is_subscribed(conn, params->attr, BT_GATT_CCC_NOTIFY)) {
   16c24:	2201      	movs	r2, #1
   16c26:	4630      	mov	r0, r6
   16c28:	6861      	ldr	r1, [r4, #4]
   16c2a:	f7ff fd0f 	bl	1664c <bt_gatt_is_subscribed>
   16c2e:	4603      	mov	r3, r0
   16c30:	b950      	cbnz	r0, 16c48 <gatt_notify+0x58>
			LOG_WRN("Device is not subscribed to characteristic");
   16c32:	4a21      	ldr	r2, [pc, #132]	; (16cb8 <gatt_notify+0xc8>)
   16c34:	9000      	str	r0, [sp, #0]
   16c36:	e9cd 0201 	strd	r0, r2, [sp, #4]
   16c3a:	491e      	ldr	r1, [pc, #120]	; (16cb4 <gatt_notify+0xc4>)
   16c3c:	2202      	movs	r2, #2
   16c3e:	f010 fafd 	bl	2723c <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   16c42:	f06f 0015 	mvn.w	r0, #21
   16c46:	e7ea      	b.n	16c1e <gatt_notify+0x2e>
				sizeof(*nfy) + params->len);
   16c48:	89a2      	ldrh	r2, [r4, #12]
	buf = bt_att_create_pdu(conn, BT_ATT_OP_NOTIFY,
   16c4a:	211b      	movs	r1, #27
   16c4c:	4630      	mov	r0, r6
   16c4e:	3202      	adds	r2, #2
   16c50:	f7fe fce8 	bl	15624 <bt_att_create_pdu>
	if (!buf) {
   16c54:	4605      	mov	r5, r0
   16c56:	b958      	cbnz	r0, 16c70 <gatt_notify+0x80>
		LOG_WRN("No buffer available to send notification");
   16c58:	4b18      	ldr	r3, [pc, #96]	; (16cbc <gatt_notify+0xcc>)
   16c5a:	9000      	str	r0, [sp, #0]
   16c5c:	e9cd 0301 	strd	r0, r3, [sp, #4]
   16c60:	2202      	movs	r2, #2
   16c62:	4603      	mov	r3, r0
   16c64:	4913      	ldr	r1, [pc, #76]	; (16cb4 <gatt_notify+0xc4>)
   16c66:	f010 fae9 	bl	2723c <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   16c6a:	f06f 000b 	mvn.w	r0, #11
   16c6e:	e7d6      	b.n	16c1e <gatt_notify+0x2e>
   16c70:	f100 090c 	add.w	r9, r0, #12
   16c74:	2102      	movs	r1, #2
   16c76:	4648      	mov	r0, r9
   16c78:	f002 fbfc 	bl	19474 <net_buf_simple_add>
	nfy->handle = sys_cpu_to_le16(handle);
   16c7c:	4607      	mov	r7, r0
   16c7e:	f827 8b02 	strh.w	r8, [r7], #2
   16c82:	89a1      	ldrh	r1, [r4, #12]
   16c84:	4648      	mov	r0, r9
   16c86:	f002 fbf5 	bl	19474 <net_buf_simple_add>
   16c8a:	89a2      	ldrh	r2, [r4, #12]
   16c8c:	68a1      	ldr	r1, [r4, #8]
   16c8e:	4638      	mov	r0, r7
   16c90:	f012 fcf7 	bl	29682 <memcpy>
	bt_att_set_tx_meta_data(buf, params->func, params->user_data, BT_ATT_CHAN_OPT(params));
   16c94:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   16c98:	4628      	mov	r0, r5
   16c9a:	2301      	movs	r3, #1
   16c9c:	f010 f9b0 	bl	27000 <bt_att_set_tx_meta_data>
	return bt_att_send(conn, buf);
   16ca0:	4629      	mov	r1, r5
   16ca2:	4630      	mov	r0, r6
}
   16ca4:	b005      	add	sp, #20
   16ca6:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	return bt_att_send(conn, buf);
   16caa:	f7ff b885 	b.w	15db8 <bt_att_send>
   16cae:	bf00      	nop
   16cb0:	0002ea26 	.word	0x0002ea26
   16cb4:	0002a5a0 	.word	0x0002a5a0
   16cb8:	0002ea3c 	.word	0x0002ea3c
   16cbc:	0002eb45 	.word	0x0002eb45

00016cc0 <bt_gatt_notify_cb>:
{
   16cc0:	b530      	push	{r4, r5, lr}
   16cc2:	4605      	mov	r5, r0
	__ASSERT(params, "invalid parameters\n");
   16cc4:	460c      	mov	r4, r1
{
   16cc6:	b08b      	sub	sp, #44	; 0x2c
	__ASSERT(params, "invalid parameters\n");
   16cc8:	b971      	cbnz	r1, 16ce8 <bt_gatt_notify_cb+0x28>
   16cca:	4944      	ldr	r1, [pc, #272]	; (16ddc <bt_gatt_notify_cb+0x11c>)
   16ccc:	f640 232d 	movw	r3, #2605	; 0xa2d
   16cd0:	4a43      	ldr	r2, [pc, #268]	; (16de0 <bt_gatt_notify_cb+0x120>)
   16cd2:	4844      	ldr	r0, [pc, #272]	; (16de4 <bt_gatt_notify_cb+0x124>)
   16cd4:	f00d ff6f 	bl	24bb6 <assert_print>
   16cd8:	4843      	ldr	r0, [pc, #268]	; (16de8 <bt_gatt_notify_cb+0x128>)
   16cda:	f00d ff6c 	bl	24bb6 <assert_print>
   16cde:	f640 212d 	movw	r1, #2605	; 0xa2d
	__ASSERT(params->attr || params->uuid, "invalid parameters\n");
   16ce2:	483f      	ldr	r0, [pc, #252]	; (16de0 <bt_gatt_notify_cb+0x120>)
   16ce4:	f00d ff60 	bl	24ba8 <assert_post_action>
   16ce8:	684b      	ldr	r3, [r1, #4]
   16cea:	b973      	cbnz	r3, 16d0a <bt_gatt_notify_cb+0x4a>
   16cec:	680b      	ldr	r3, [r1, #0]
   16cee:	b963      	cbnz	r3, 16d0a <bt_gatt_notify_cb+0x4a>
   16cf0:	493e      	ldr	r1, [pc, #248]	; (16dec <bt_gatt_notify_cb+0x12c>)
   16cf2:	f640 232e 	movw	r3, #2606	; 0xa2e
   16cf6:	4a3a      	ldr	r2, [pc, #232]	; (16de0 <bt_gatt_notify_cb+0x120>)
   16cf8:	483a      	ldr	r0, [pc, #232]	; (16de4 <bt_gatt_notify_cb+0x124>)
   16cfa:	f00d ff5c 	bl	24bb6 <assert_print>
   16cfe:	483a      	ldr	r0, [pc, #232]	; (16de8 <bt_gatt_notify_cb+0x128>)
   16d00:	f00d ff59 	bl	24bb6 <assert_print>
   16d04:	f640 212e 	movw	r1, #2606	; 0xa2e
   16d08:	e7eb      	b.n	16ce2 <bt_gatt_notify_cb+0x22>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   16d0a:	4b39      	ldr	r3, [pc, #228]	; (16df0 <bt_gatt_notify_cb+0x130>)
   16d0c:	e8d3 3faf 	lda	r3, [r3]
	if (!atomic_test_bit(bt_dev.flags, BT_DEV_READY)) {
   16d10:	075a      	lsls	r2, r3, #29
   16d12:	d55d      	bpl.n	16dd0 <bt_gatt_notify_cb+0x110>
	if (conn && conn->state != BT_CONN_CONNECTED) {
   16d14:	b115      	cbz	r5, 16d1c <bt_gatt_notify_cb+0x5c>
   16d16:	7b6b      	ldrb	r3, [r5, #13]
   16d18:	2b07      	cmp	r3, #7
   16d1a:	d15c      	bne.n	16dd6 <bt_gatt_notify_cb+0x116>
	data.attr = params->attr;
   16d1c:	6860      	ldr	r0, [r4, #4]
   16d1e:	9005      	str	r0, [sp, #20]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16d20:	f7ff fb4e 	bl	163c0 <bt_gatt_attr_get_handle>
	if (params->uuid) {
   16d24:	6822      	ldr	r2, [r4, #0]
	data.handle = bt_gatt_attr_get_handle(data.attr);
   16d26:	f8ad 0018 	strh.w	r0, [sp, #24]
	if (params->uuid) {
   16d2a:	b33a      	cbz	r2, 16d7c <bt_gatt_notify_cb+0xbc>
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16d2c:	a905      	add	r1, sp, #20
   16d2e:	9102      	str	r1, [sp, #8]
   16d30:	4930      	ldr	r1, [pc, #192]	; (16df4 <bt_gatt_notify_cb+0x134>)
	found->attr = NULL;
   16d32:	2300      	movs	r3, #0
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16d34:	9101      	str	r1, [sp, #4]
   16d36:	2101      	movs	r1, #1
   16d38:	9100      	str	r1, [sp, #0]
   16d3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
	found->attr = NULL;
   16d3e:	9305      	str	r3, [sp, #20]
	bt_gatt_foreach_attr_type(found->handle, 0xffff, uuid, NULL, 1,
   16d40:	f7ff fb86 	bl	16450 <bt_gatt_foreach_attr_type>
	return found->attr ? true : false;
   16d44:	9b05      	ldr	r3, [sp, #20]
		if (!gatt_find_by_uuid(&data, params->uuid)) {
   16d46:	b91b      	cbnz	r3, 16d50 <bt_gatt_notify_cb+0x90>
			return -ENOENT;
   16d48:	f06f 0001 	mvn.w	r0, #1
}
   16d4c:	b00b      	add	sp, #44	; 0x2c
   16d4e:	bd30      	pop	{r4, r5, pc}
		params->attr = data.attr;
   16d50:	6063      	str	r3, [r4, #4]
	if (!bt_uuid_cmp(data.attr->uuid, BT_UUID_GATT_CHRC)) {
   16d52:	9b05      	ldr	r3, [sp, #20]
   16d54:	a904      	add	r1, sp, #16
   16d56:	6818      	ldr	r0, [r3, #0]
   16d58:	2300      	movs	r3, #0
   16d5a:	f88d 3010 	strb.w	r3, [sp, #16]
   16d5e:	f642 0303 	movw	r3, #10243	; 0x2803
   16d62:	f8ad 3012 	strh.w	r3, [sp, #18]
   16d66:	f00f f806 	bl	25d76 <bt_uuid_cmp>
   16d6a:	b970      	cbnz	r0, 16d8a <bt_gatt_notify_cb+0xca>
		struct bt_gatt_chrc *chrc = data.attr->user_data;
   16d6c:	9805      	ldr	r0, [sp, #20]
		if (!(chrc->properties & BT_GATT_CHRC_NOTIFY)) {
   16d6e:	68c3      	ldr	r3, [r0, #12]
   16d70:	799b      	ldrb	r3, [r3, #6]
   16d72:	06db      	lsls	r3, r3, #27
   16d74:	d405      	bmi.n	16d82 <bt_gatt_notify_cb+0xc2>
			return -EINVAL;
   16d76:	f06f 0015 	mvn.w	r0, #21
   16d7a:	e7e7      	b.n	16d4c <bt_gatt_notify_cb+0x8c>
		if (!data.handle) {
   16d7c:	2800      	cmp	r0, #0
   16d7e:	d1e8      	bne.n	16d52 <bt_gatt_notify_cb+0x92>
   16d80:	e7e2      	b.n	16d48 <bt_gatt_notify_cb+0x88>
		data.handle = bt_gatt_attr_value_handle(data.attr);
   16d82:	f010 faaf 	bl	272e4 <bt_gatt_attr_value_handle>
   16d86:	f8ad 0018 	strh.w	r0, [sp, #24]
		return gatt_notify(conn, data.handle, params);
   16d8a:	f8bd 0018 	ldrh.w	r0, [sp, #24]
	if (conn) {
   16d8e:	b12d      	cbz	r5, 16d9c <bt_gatt_notify_cb+0xdc>
		return gatt_notify(conn, data.handle, params);
   16d90:	4601      	mov	r1, r0
   16d92:	4622      	mov	r2, r4
   16d94:	4628      	mov	r0, r5
   16d96:	f7ff ff2b 	bl	16bf0 <gatt_notify>
   16d9a:	e7d7      	b.n	16d4c <bt_gatt_notify_cb+0x8c>
	data.err = -ENOTCONN;
   16d9c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16da0:	f642 1202 	movw	r2, #10498	; 0x2902
	data.err = -ENOTCONN;
   16da4:	9307      	str	r3, [sp, #28]
	data.type = BT_GATT_CCC_NOTIFY;
   16da6:	2301      	movs	r3, #1
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16da8:	f8ad 2012 	strh.w	r2, [sp, #18]
   16dac:	aa05      	add	r2, sp, #20
   16dae:	9202      	str	r2, [sp, #8]
   16db0:	4a11      	ldr	r2, [pc, #68]	; (16df8 <bt_gatt_notify_cb+0x138>)
	data.type = BT_GATT_CCC_NOTIFY;
   16db2:	f8ad 3020 	strh.w	r3, [sp, #32]
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16db6:	e9cd 3200 	strd	r3, r2, [sp]
   16dba:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16dbe:	462b      	mov	r3, r5
   16dc0:	aa04      	add	r2, sp, #16
	data.nfy_params = params;
   16dc2:	9409      	str	r4, [sp, #36]	; 0x24
	bt_gatt_foreach_attr_type(data.handle, 0xffff, BT_UUID_GATT_CCC, NULL,
   16dc4:	f88d 5010 	strb.w	r5, [sp, #16]
   16dc8:	f7ff fb42 	bl	16450 <bt_gatt_foreach_attr_type>
	return data.err;
   16dcc:	9807      	ldr	r0, [sp, #28]
   16dce:	e7bd      	b.n	16d4c <bt_gatt_notify_cb+0x8c>
		return -EAGAIN;
   16dd0:	f06f 000a 	mvn.w	r0, #10
   16dd4:	e7ba      	b.n	16d4c <bt_gatt_notify_cb+0x8c>
		return -ENOTCONN;
   16dd6:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   16dda:	e7b7      	b.n	16d4c <bt_gatt_notify_cb+0x8c>
   16ddc:	0002ea8e 	.word	0x0002ea8e
   16de0:	0002e965 	.word	0x0002e965
   16de4:	0002b549 	.word	0x0002b549
   16de8:	0002ea95 	.word	0x0002ea95
   16dec:	0002eaab 	.word	0x0002eaab
   16df0:	200080cc 	.word	0x200080cc
   16df4:	00027057 	.word	0x00027057
   16df8:	00016dfd 	.word	0x00016dfd

00016dfc <notify_cb>:
{
   16dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (attr->write != bt_gatt_attr_write_ccc) {
   16e00:	4b46      	ldr	r3, [pc, #280]	; (16f1c <notify_cb+0x120>)
{
   16e02:	4615      	mov	r5, r2
	if (attr->write != bt_gatt_attr_write_ccc) {
   16e04:	6882      	ldr	r2, [r0, #8]
{
   16e06:	4680      	mov	r8, r0
	if (attr->write != bt_gatt_attr_write_ccc) {
   16e08:	429a      	cmp	r2, r3
{
   16e0a:	b085      	sub	sp, #20
	if (attr->write != bt_gatt_attr_write_ccc) {
   16e0c:	d136      	bne.n	16e7c <notify_cb+0x80>
	ccc = attr->user_data;
   16e0e:	f8d0 a00c 	ldr.w	sl, [r0, #12]
	if (IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED) && ccc == &sc_ccc) {
   16e12:	4b43      	ldr	r3, [pc, #268]	; (16f20 <notify_cb+0x124>)
   16e14:	459a      	cmp	sl, r3
   16e16:	d119      	bne.n	16e4c <notify_cb+0x50>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16e18:	2600      	movs	r6, #0
   16e1a:	4c42      	ldr	r4, [pc, #264]	; (16f24 <notify_cb+0x128>)
			if (bt_addr_le_eq(&cfg->peer, BT_ADDR_LE_ANY)) {
   16e1c:	4f42      	ldr	r7, [pc, #264]	; (16f28 <notify_cb+0x12c>)
   16e1e:	4639      	mov	r1, r7
   16e20:	4620      	mov	r0, r4
   16e22:	f010 f96f 	bl	27104 <bt_addr_le_eq>
   16e26:	b978      	cbnz	r0, 16e48 <notify_cb+0x4c>
			conn = bt_conn_lookup_state_le(cfg->id, &cfg->peer,
   16e28:	2207      	movs	r2, #7
   16e2a:	4621      	mov	r1, r4
   16e2c:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16e30:	f7fd fbf0 	bl	14614 <bt_conn_lookup_state_le>
			if (!conn) {
   16e34:	bb38      	cbnz	r0, 16e86 <notify_cb+0x8a>
				sc = (struct sc_data *)data->ind_params->data;
   16e36:	692b      	ldr	r3, [r5, #16]
				sc_save(cfg->id, &cfg->peer,
   16e38:	4621      	mov	r1, r4
				sc = (struct sc_data *)data->ind_params->data;
   16e3a:	691a      	ldr	r2, [r3, #16]
				sc_save(cfg->id, &cfg->peer,
   16e3c:	f814 0c01 	ldrb.w	r0, [r4, #-1]
   16e40:	8853      	ldrh	r3, [r2, #2]
   16e42:	8812      	ldrh	r2, [r2, #0]
   16e44:	f7ff f94c 	bl	160e0 <sc_save>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16e48:	340c      	adds	r4, #12
   16e4a:	b1d6      	cbz	r6, 16e82 <notify_cb+0x86>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16e4c:	f10a 0601 	add.w	r6, sl, #1
   16e50:	f10a 0b15 	add.w	fp, sl, #21
		if (cfg->value != data->type) {
   16e54:	f8b6 2007 	ldrh.w	r2, [r6, #7]
   16e58:	89ab      	ldrh	r3, [r5, #12]
   16e5a:	429a      	cmp	r2, r3
   16e5c:	d10b      	bne.n	16e76 <notify_cb+0x7a>
		conn = bt_conn_lookup_addr_le(cfg->id, &cfg->peer);
   16e5e:	4631      	mov	r1, r6
   16e60:	f816 0c01 	ldrb.w	r0, [r6, #-1]
   16e64:	f7fd fb96 	bl	14594 <bt_conn_lookup_addr_le>
		if (!conn) {
   16e68:	4604      	mov	r4, r0
   16e6a:	b120      	cbz	r0, 16e76 <notify_cb+0x7a>
		if (conn->state != BT_CONN_CONNECTED) {
   16e6c:	7b43      	ldrb	r3, [r0, #13]
   16e6e:	2b07      	cmp	r3, #7
   16e70:	d00c      	beq.n	16e8c <notify_cb+0x90>
			bt_conn_unref(conn);
   16e72:	f7fd f8c3 	bl	13ffc <bt_conn_unref>
	for (i = 0; i < ARRAY_SIZE(ccc->cfg); i++) {
   16e76:	360a      	adds	r6, #10
   16e78:	45b3      	cmp	fp, r6
   16e7a:	d1eb      	bne.n	16e54 <notify_cb+0x58>
		return BT_GATT_ITER_CONTINUE;
   16e7c:	f04f 0901 	mov.w	r9, #1
   16e80:	e048      	b.n	16f14 <notify_cb+0x118>
		for (i = 0; i < ARRAY_SIZE(sc_cfg); i++) {
   16e82:	2601      	movs	r6, #1
   16e84:	e7cb      	b.n	16e1e <notify_cb+0x22>
			bt_conn_unref(conn);
   16e86:	f7fd f8b9 	bl	13ffc <bt_conn_unref>
   16e8a:	e7dd      	b.n	16e48 <notify_cb+0x4c>
		if (ccc->cfg_match && !ccc->cfg_match(conn, attr)) {
   16e8c:	f8da 3020 	ldr.w	r3, [sl, #32]
   16e90:	b123      	cbz	r3, 16e9c <notify_cb+0xa0>
   16e92:	4641      	mov	r1, r8
   16e94:	4798      	blx	r3
   16e96:	b908      	cbnz	r0, 16e9c <notify_cb+0xa0>
			bt_conn_unref(conn);
   16e98:	4620      	mov	r0, r4
   16e9a:	e7ea      	b.n	16e72 <notify_cb+0x76>
		if (bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_ENCRYPT_MASK)) {
   16e9c:	2294      	movs	r2, #148	; 0x94
   16e9e:	4641      	mov	r1, r8
   16ea0:	4620      	mov	r0, r4
   16ea2:	f010 fa73 	bl	2738c <bt_gatt_check_perm>
   16ea6:	4681      	mov	r9, r0
   16ea8:	b150      	cbz	r0, 16ec0 <notify_cb+0xc4>
			LOG_WRN("Link is not encrypted");
   16eaa:	4b20      	ldr	r3, [pc, #128]	; (16f2c <notify_cb+0x130>)
   16eac:	2202      	movs	r2, #2
   16eae:	9302      	str	r3, [sp, #8]
   16eb0:	2300      	movs	r3, #0
   16eb2:	491f      	ldr	r1, [pc, #124]	; (16f30 <notify_cb+0x134>)
   16eb4:	4618      	mov	r0, r3
   16eb6:	e9cd 3300 	strd	r3, r3, [sp]
   16eba:	f010 f9bf 	bl	2723c <z_log_msg_runtime_create.constprop.0>
			bt_conn_unref(conn);
   16ebe:	e7eb      	b.n	16e98 <notify_cb+0x9c>
		if ((data->type == BT_GATT_CCC_INDICATE) &&
   16ec0:	89ab      	ldrh	r3, [r5, #12]
   16ec2:	2b02      	cmp	r3, #2
   16ec4:	d115      	bne.n	16ef2 <notify_cb+0xf6>
   16ec6:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16eca:	079a      	lsls	r2, r3, #30
   16ecc:	d405      	bmi.n	16eda <notify_cb+0xde>
		bt_conn_unref(conn);
   16ece:	4620      	mov	r0, r4
   16ed0:	f7fd f894 	bl	13ffc <bt_conn_unref>
		data->err = 0;
   16ed4:	2300      	movs	r3, #0
   16ed6:	60ab      	str	r3, [r5, #8]
   16ed8:	e7cd      	b.n	16e76 <notify_cb+0x7a>
			err = gatt_indicate(conn, data->handle, data->ind_params);
   16eda:	4620      	mov	r0, r4
   16edc:	692a      	ldr	r2, [r5, #16]
   16ede:	88a9      	ldrh	r1, [r5, #4]
   16ee0:	f7ff fc88 	bl	167f4 <gatt_indicate>
			if (err == 0) {
   16ee4:	4607      	mov	r7, r0
   16ee6:	b980      	cbnz	r0, 16f0a <notify_cb+0x10e>
				data->ind_params->_ref++;
   16ee8:	692a      	ldr	r2, [r5, #16]
   16eea:	7d93      	ldrb	r3, [r2, #22]
   16eec:	3301      	adds	r3, #1
   16eee:	7593      	strb	r3, [r2, #22]
		bt_conn_unref(conn);
   16ef0:	e7ed      	b.n	16ece <notify_cb+0xd2>
		} else if ((data->type == BT_GATT_CCC_NOTIFY) &&
   16ef2:	2b01      	cmp	r3, #1
   16ef4:	d1eb      	bne.n	16ece <notify_cb+0xd2>
   16ef6:	f8b6 3007 	ldrh.w	r3, [r6, #7]
   16efa:	07db      	lsls	r3, r3, #31
   16efc:	d5e7      	bpl.n	16ece <notify_cb+0xd2>
			err = gatt_notify(conn, data->handle, data->nfy_params);
   16efe:	4620      	mov	r0, r4
   16f00:	692a      	ldr	r2, [r5, #16]
   16f02:	88a9      	ldrh	r1, [r5, #4]
   16f04:	f7ff fe74 	bl	16bf0 <gatt_notify>
   16f08:	4607      	mov	r7, r0
		bt_conn_unref(conn);
   16f0a:	4620      	mov	r0, r4
   16f0c:	f7fd f876 	bl	13ffc <bt_conn_unref>
		if (err < 0) {
   16f10:	2f00      	cmp	r7, #0
   16f12:	dadf      	bge.n	16ed4 <notify_cb+0xd8>
}
   16f14:	4648      	mov	r0, r9
   16f16:	b005      	add	sp, #20
   16f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16f1c:	00015ff1 	.word	0x00015ff1
   16f20:	20008508 	.word	0x20008508
   16f24:	200214ed 	.word	0x200214ed
   16f28:	0002d481 	.word	0x0002d481
   16f2c:	0002ea26 	.word	0x0002ea26
   16f30:	0002a5a0 	.word	0x0002a5a0

00016f34 <bt_gatt_connected>:
	}
	return 0;
}

void bt_gatt_connected(struct bt_conn *conn)
{
   16f34:	b510      	push	{r4, lr}
   16f36:	b086      	sub	sp, #24
   16f38:	4604      	mov	r4, r0
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   16f3a:	9004      	str	r0, [sp, #16]
	data.sec = BT_SECURITY_L1;
   16f3c:	2001      	movs	r0, #1
		}

		settings_load_subtree_direct(key, ccc_set_direct, (void *)key);
	}

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16f3e:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16f42:	4a0f      	ldr	r2, [pc, #60]	; (16f80 <bt_gatt_connected+0x4c>)
   16f44:	ab04      	add	r3, sp, #16
	data.sec = BT_SECURITY_L1;
   16f46:	f88d 0014 	strb.w	r0, [sp, #20]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16f4a:	f010 fa12 	bl	27372 <bt_gatt_foreach_attr>
	 * enabling encryption will fail.
	 */
	if (IS_ENABLED(CONFIG_BT_SMP) &&
	    (conn->role == BT_HCI_ROLE_CENTRAL ||
	     IS_ENABLED(CONFIG_BT_GATT_AUTO_SEC_REQ)) &&
	    bt_conn_get_security(conn) < data.sec) {
   16f4e:	4620      	mov	r0, r4
   16f50:	f00f fb37 	bl	265c2 <bt_conn_get_security>
   16f54:	f89d 1014 	ldrb.w	r1, [sp, #20]
	if (IS_ENABLED(CONFIG_BT_SMP) &&
   16f58:	4288      	cmp	r0, r1
   16f5a:	d20e      	bcs.n	16f7a <bt_gatt_connected+0x46>
		int err = bt_conn_set_security(conn, data.sec);
   16f5c:	4620      	mov	r0, r4
   16f5e:	f00f fb04 	bl	2656a <bt_conn_set_security>

		if (err) {
   16f62:	b150      	cbz	r0, 16f7a <bt_gatt_connected+0x46>
			LOG_WRN("Failed to set security for bonded peer (%d)", err);
   16f64:	4b07      	ldr	r3, [pc, #28]	; (16f84 <bt_gatt_connected+0x50>)
   16f66:	9003      	str	r0, [sp, #12]
   16f68:	9302      	str	r3, [sp, #8]
   16f6a:	2300      	movs	r3, #0
   16f6c:	2202      	movs	r2, #2
   16f6e:	4618      	mov	r0, r3
   16f70:	e9cd 3300 	strd	r3, r3, [sp]
   16f74:	4904      	ldr	r1, [pc, #16]	; (16f88 <bt_gatt_connected+0x54>)
   16f76:	f010 f961 	bl	2723c <z_log_msg_runtime_create.constprop.0>
	if (err) {
		LOG_WRN("MTU Exchange failed (err %d)", err);
	}
#endif /* CONFIG_BT_GATT_AUTO_UPDATE_MTU */
#endif /* CONFIG_BT_GATT_CLIENT */
}
   16f7a:	b006      	add	sp, #24
   16f7c:	bd10      	pop	{r4, pc}
   16f7e:	bf00      	nop
   16f80:	00016ad1 	.word	0x00016ad1
   16f84:	0002eb6e 	.word	0x0002eb6e
   16f88:	0002a5a0 	.word	0x0002a5a0

00016f8c <bt_gatt_att_max_mtu_changed>:

void bt_gatt_att_max_mtu_changed(struct bt_conn *conn, uint16_t tx, uint16_t rx)
{
   16f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   16f8e:	4605      	mov	r5, r0
   16f90:	460e      	mov	r6, r1
   16f92:	4617      	mov	r7, r2
	return list->head;
   16f94:	4b06      	ldr	r3, [pc, #24]	; (16fb0 <bt_gatt_att_max_mtu_changed+0x24>)
   16f96:	681c      	ldr	r4, [r3, #0]
	struct bt_gatt_cb *cb;

	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   16f98:	b14c      	cbz	r4, 16fae <bt_gatt_att_max_mtu_changed+0x22>
		if (cb->att_mtu_updated) {
   16f9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
	SYS_SLIST_FOR_EACH_CONTAINER(&callback_list, cb, node) {
   16f9e:	3c04      	subs	r4, #4
		if (cb->att_mtu_updated) {
   16fa0:	b11b      	cbz	r3, 16faa <bt_gatt_att_max_mtu_changed+0x1e>
			cb->att_mtu_updated(conn, tx, rx);
   16fa2:	463a      	mov	r2, r7
   16fa4:	4631      	mov	r1, r6
   16fa6:	4628      	mov	r0, r5
   16fa8:	4798      	blx	r3
	return node->next;
   16faa:	6864      	ldr	r4, [r4, #4]
   16fac:	e7f4      	b.n	16f98 <bt_gatt_att_max_mtu_changed+0xc>
		}
	}
}
   16fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   16fb0:	20021108 	.word	0x20021108

00016fb4 <bt_gatt_encrypt_change>:

void bt_gatt_encrypt_change(struct bt_conn *conn)
{
   16fb4:	b507      	push	{r0, r1, r2, lr}
	struct conn_data data;

	LOG_DBG("conn %p", conn);

	data.conn = conn;
   16fb6:	9000      	str	r0, [sp, #0]
	data.sec = BT_SECURITY_L1;
   16fb8:	2001      	movs	r0, #1

	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16fba:	466b      	mov	r3, sp
   16fbc:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16fc0:	4a03      	ldr	r2, [pc, #12]	; (16fd0 <bt_gatt_encrypt_change+0x1c>)
	data.sec = BT_SECURITY_L1;
   16fc2:	f88d 0004 	strb.w	r0, [sp, #4]
	bt_gatt_foreach_attr(0x0001, 0xffff, update_ccc, &data);
   16fc6:	f010 f9d4 	bl	27372 <bt_gatt_foreach_attr>
}
   16fca:	b003      	add	sp, #12
   16fcc:	f85d fb04 	ldr.w	pc, [sp], #4
   16fd0:	00016ad1 	.word	0x00016ad1

00016fd4 <bt_gatt_disconnected>:

	return 0;
}

void bt_gatt_disconnected(struct bt_conn *conn)
{
   16fd4:	b570      	push	{r4, r5, r6, lr}
   16fd6:	4604      	mov	r4, r0
	LOG_DBG("conn %p", conn);
	bt_gatt_foreach_attr(0x0001, 0xffff, disconnected_cb, conn);
   16fd8:	4603      	mov	r3, r0
   16fda:	f64f 71ff 	movw	r1, #65535	; 0xffff
   16fde:	2001      	movs	r0, #1
   16fe0:	4a0d      	ldr	r2, [pc, #52]	; (17018 <bt_gatt_disconnected+0x44>)
   16fe2:	f010 f9c6 	bl	27372 <bt_gatt_foreach_attr>
	cfg = find_cf_cfg(conn);
   16fe6:	4620      	mov	r0, r4
   16fe8:	f7fe ff7a 	bl	15ee0 <find_cf_cfg>
	if (!cfg) {
   16fec:	4605      	mov	r5, r0
   16fee:	b188      	cbz	r0, 17014 <bt_gatt_disconnected+0x40>
	if (!bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   16ff0:	f104 0690 	add.w	r6, r4, #144	; 0x90
   16ff4:	4631      	mov	r1, r6
   16ff6:	7a20      	ldrb	r0, [r4, #8]
   16ff8:	f00f f80a 	bl	26010 <bt_addr_le_is_bonded>
   16ffc:	b920      	cbnz	r0, 17008 <bt_gatt_disconnected+0x34>
		clear_cf_cfg(cfg);
   16ffe:	4628      	mov	r0, r5
#endif /* CONFIG_BT_GATT_CLIENT */

#if defined(CONFIG_BT_GATT_CACHING)
	remove_cf_cfg(conn);
#endif
}
   17000:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		clear_cf_cfg(cfg);
   17004:	f7ff b858 	b.w	160b8 <clear_cf_cfg>
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   17008:	4631      	mov	r1, r6
   1700a:	1c68      	adds	r0, r5, #1
}
   1700c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		bt_addr_le_copy(&cfg->peer, &conn->le.dst);
   17010:	f010 b880 	b.w	27114 <bt_addr_le_copy>
}
   17014:	bd70      	pop	{r4, r5, r6, pc}
   17016:	bf00      	nop
   17018:	000161ed 	.word	0x000161ed

0001701c <smp_find>:

	return 0;
}

static struct bt_smp *smp_find(int flag)
{
   1701c:	b508      	push	{r3, lr}
	for (int i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   1701e:	4b05      	ldr	r3, [pc, #20]	; (17034 <smp_find+0x18>)
{
   17020:	4601      	mov	r1, r0
		if (atomic_test_bit(bt_smp_pool[i].flags, flag)) {
   17022:	4618      	mov	r0, r3
   17024:	f010 fa24 	bl	27470 <atomic_test_bit>
			return &bt_smp_pool[i];
		}
	}

	return NULL;
   17028:	3b04      	subs	r3, #4
   1702a:	2800      	cmp	r0, #0
}
   1702c:	bf14      	ite	ne
   1702e:	4618      	movne	r0, r3
   17030:	2000      	moveq	r0, #0
   17032:	bd08      	pop	{r3, pc}
   17034:	20009984 	.word	0x20009984

00017038 <latch_auth_cb>:
	atomic_ptr_cas(&smp->auth_cb, BT_SMP_AUTH_CB_UNINITIALIZED, (atomic_ptr_val_t)bt_auth);
   17038:	4b08      	ldr	r3, [pc, #32]	; (1705c <latch_auth_cb+0x24>)
   1703a:	f500 70d8 	add.w	r0, r0, #432	; 0x1b0
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1703e:	681a      	ldr	r2, [r3, #0]
   17040:	4b07      	ldr	r3, [pc, #28]	; (17060 <latch_auth_cb+0x28>)
   17042:	e8d0 1fef 	ldaex	r1, [r0]
   17046:	4299      	cmp	r1, r3
   17048:	d104      	bne.n	17054 <latch_auth_cb+0x1c>
   1704a:	e8c0 2fec 	stlex	ip, r2, [r0]
   1704e:	f1bc 0f00 	cmp.w	ip, #0
   17052:	d1f6      	bne.n	17042 <latch_auth_cb+0xa>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   17054:	e8d0 0faf 	lda	r0, [r0]
}
   17058:	4770      	bx	lr
   1705a:	bf00      	nop
   1705c:	20020fe8 	.word	0x20020fe8
   17060:	20009980 	.word	0x20009980

00017064 <get_io_capa>:
{
   17064:	b508      	push	{r3, lr}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17066:	f7ff ffe7 	bl	17038 <latch_auth_cb>
	if (!smp_auth_cb) {
   1706a:	4603      	mov	r3, r0
   1706c:	b1c8      	cbz	r0, 170a2 <get_io_capa+0x3e>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   1706e:	e9d0 1200 	ldrd	r1, r2, [r0]
   17072:	b921      	cbnz	r1, 1707e <get_io_capa+0x1a>
			return BT_SMP_IO_KEYBOARD_ONLY;
   17074:	2a00      	cmp	r2, #0
   17076:	bf0c      	ite	eq
   17078:	2003      	moveq	r0, #3
   1707a:	2002      	movne	r0, #2
   1707c:	e010      	b.n	170a0 <get_io_capa+0x3c>
	if (smp_auth_cb->passkey_display && smp_auth_cb->passkey_entry &&
   1707e:	b132      	cbz	r2, 1708e <get_io_capa+0x2a>
   17080:	6883      	ldr	r3, [r0, #8]
   17082:	b913      	cbnz	r3, 1708a <get_io_capa+0x26>
	    (smp_auth_cb->passkey_confirm || !sc_supported)) {
   17084:	4b09      	ldr	r3, [pc, #36]	; (170ac <get_io_capa+0x48>)
   17086:	781b      	ldrb	r3, [r3, #0]
   17088:	b933      	cbnz	r3, 17098 <get_io_capa+0x34>
		return BT_SMP_IO_KEYBOARD_DISPLAY;
   1708a:	2004      	movs	r0, #4
   1708c:	e008      	b.n	170a0 <get_io_capa+0x3c>
	if (sc_supported && smp_auth_cb->passkey_display &&
   1708e:	4907      	ldr	r1, [pc, #28]	; (170ac <get_io_capa+0x48>)
   17090:	7808      	ldrb	r0, [r1, #0]
   17092:	b128      	cbz	r0, 170a0 <get_io_capa+0x3c>
   17094:	689b      	ldr	r3, [r3, #8]
   17096:	b933      	cbnz	r3, 170a6 <get_io_capa+0x42>
	if (smp_auth_cb->passkey_entry) {
   17098:	3a00      	subs	r2, #0
   1709a:	bf18      	it	ne
   1709c:	2201      	movne	r2, #1
   1709e:	0050      	lsls	r0, r2, #1
}
   170a0:	bd08      	pop	{r3, pc}
		return BT_SMP_IO_NO_INPUT_OUTPUT;
   170a2:	2003      	movs	r0, #3
   170a4:	e7fc      	b.n	170a0 <get_io_capa+0x3c>
		return BT_SMP_IO_DISPLAY_YESNO;
   170a6:	2001      	movs	r0, #1
   170a8:	e7fa      	b.n	170a0 <get_io_capa+0x3c>
   170aa:	bf00      	nop
   170ac:	20021dbf 	.word	0x20021dbf

000170b0 <get_auth>:
{
   170b0:	b510      	push	{r4, lr}
	if (sc_supported) {
   170b2:	4b0c      	ldr	r3, [pc, #48]	; (170e4 <get_auth+0x34>)
   170b4:	781b      	ldrb	r3, [r3, #0]
   170b6:	b17b      	cbz	r3, 170d8 <get_auth+0x28>
		auth &= BT_SMP_AUTH_MASK_SC;
   170b8:	f001 040f 	and.w	r4, r1, #15
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   170bc:	f7ff ffd2 	bl	17064 <get_io_capa>
	if (bondable) {
   170c0:	4b09      	ldr	r3, [pc, #36]	; (170e8 <get_auth+0x38>)
	if ((get_io_capa(smp) == BT_SMP_IO_NO_INPUT_OUTPUT) ||
   170c2:	2803      	cmp	r0, #3
	if (bondable) {
   170c4:	781b      	ldrb	r3, [r3, #0]
		auth &= ~(BT_SMP_AUTH_MITM);
   170c6:	bf0c      	ite	eq
   170c8:	f004 040b 	andeq.w	r4, r4, #11
		auth |= BT_SMP_AUTH_MITM;
   170cc:	f044 0404 	orrne.w	r4, r4, #4
	if (bondable) {
   170d0:	b12b      	cbz	r3, 170de <get_auth+0x2e>
		auth |= BT_SMP_AUTH_BONDING;
   170d2:	f044 0001 	orr.w	r0, r4, #1
}
   170d6:	bd10      	pop	{r4, pc}
		auth &= BT_SMP_AUTH_MASK;
   170d8:	f001 0407 	and.w	r4, r1, #7
   170dc:	e7ee      	b.n	170bc <get_auth+0xc>
		auth &= ~BT_SMP_AUTH_BONDING;
   170de:	f004 00fe 	and.w	r0, r4, #254	; 0xfe
   170e2:	e7f8      	b.n	170d6 <get_auth+0x26>
   170e4:	20021dbf 	.word	0x20021dbf
   170e8:	200089e6 	.word	0x200089e6

000170ec <bt_smp_accept>:
		conn->le.keys->flags &= ~BT_KEYS_SC;
	}
}

static int bt_smp_accept(struct bt_conn *conn, struct bt_l2cap_chan **chan)
{
   170ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_DBG("conn %p handle %u", conn, conn->handle);

	for (i = 0; i < ARRAY_SIZE(bt_smp_pool); i++) {
		struct bt_smp *smp = &bt_smp_pool[i];

		if (smp->chan.chan.conn) {
   170ee:	4b0d      	ldr	r3, [pc, #52]	; (17124 <bt_smp_accept+0x38>)
{
   170f0:	4602      	mov	r2, r0
		if (smp->chan.chan.conn) {
   170f2:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
   170f6:	b930      	cbnz	r0, 17106 <bt_smp_accept+0x1a>
			continue;
		}

		smp->chan.chan.ops = &ops;
   170f8:	4a0b      	ldr	r2, [pc, #44]	; (17128 <bt_smp_accept+0x3c>)

		*chan = &smp->chan.chan;
   170fa:	33ec      	adds	r3, #236	; 0xec
		smp->chan.chan.ops = &ops;
   170fc:	605a      	str	r2, [r3, #4]
		*chan = &smp->chan.chan;
   170fe:	600b      	str	r3, [r1, #0]
	}

	LOG_ERR("No available SMP context for conn %p", conn);

	return -ENOMEM;
}
   17100:	b005      	add	sp, #20
   17102:	f85d fb04 	ldr.w	pc, [sp], #4
	LOG_ERR("No available SMP context for conn %p", conn);
   17106:	4b09      	ldr	r3, [pc, #36]	; (1712c <bt_smp_accept+0x40>)
   17108:	9203      	str	r2, [sp, #12]
   1710a:	9302      	str	r3, [sp, #8]
   1710c:	2300      	movs	r3, #0
   1710e:	2201      	movs	r2, #1
   17110:	4618      	mov	r0, r3
   17112:	e9cd 3300 	strd	r3, r3, [sp]
   17116:	4906      	ldr	r1, [pc, #24]	; (17130 <bt_smp_accept+0x44>)
   17118:	f010 fa02 	bl	27520 <z_log_msg_runtime_create.constprop.0>
   1711c:	f06f 000b 	mvn.w	r0, #11
   17120:	e7ee      	b.n	17100 <bt_smp_accept+0x14>
   17122:	bf00      	nop
   17124:	20009980 	.word	0x20009980
   17128:	0002b0ec 	.word	0x0002b0ec
   1712c:	0002eba9 	.word	0x0002eba9
   17130:	0002a5e8 	.word	0x0002a5e8

00017134 <smp_chan_get>:
{
   17134:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_SMP);
   17136:	2106      	movs	r1, #6
   17138:	f00f fb0f 	bl	2675a <bt_l2cap_le_lookup_rx_cid>
	if (!chan) {
   1713c:	4604      	mov	r4, r0
   1713e:	b958      	cbnz	r0, 17158 <smp_chan_get+0x24>
		LOG_ERR("Unable to find SMP channel");
   17140:	4b07      	ldr	r3, [pc, #28]	; (17160 <smp_chan_get+0x2c>)
   17142:	2201      	movs	r2, #1
   17144:	e9cd 0301 	strd	r0, r3, [sp, #4]
   17148:	4906      	ldr	r1, [pc, #24]	; (17164 <smp_chan_get+0x30>)
   1714a:	4603      	mov	r3, r0
   1714c:	9000      	str	r0, [sp, #0]
   1714e:	f010 f9e7 	bl	27520 <z_log_msg_runtime_create.constprop.0>
}
   17152:	4620      	mov	r0, r4
   17154:	b004      	add	sp, #16
   17156:	bd10      	pop	{r4, pc}
	return CONTAINER_OF(chan, struct bt_smp, chan);
   17158:	f1a0 04ec 	sub.w	r4, r0, #236	; 0xec
   1715c:	e7f9      	b.n	17152 <smp_chan_get+0x1e>
   1715e:	bf00      	nop
   17160:	0002ebce 	.word	0x0002ebce
   17164:	0002a5e8 	.word	0x0002a5e8

00017168 <smp_init>:
{
   17168:	b538      	push	{r3, r4, r5, lr}
   1716a:	4605      	mov	r5, r0
__ssp_bos_icheck3(memset, void *, int)
   1716c:	22ec      	movs	r2, #236	; 0xec
   1716e:	2100      	movs	r1, #0
   17170:	f012 fac1 	bl	296f6 <memset>
	if (bt_rand(smp->prnd, 16)) {
   17174:	2110      	movs	r1, #16
   17176:	f105 0027 	add.w	r0, r5, #39	; 0x27
   1717a:	f7fc fad5 	bl	13728 <bt_rand>
   1717e:	4604      	mov	r4, r0
   17180:	b948      	cbnz	r0, 17196 <smp_init+0x2e>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_FAIL);
   17182:	2105      	movs	r1, #5
   17184:	4628      	mov	r0, r5
   17186:	f010 f9da 	bl	2753e <atomic_set_bit>
	sc_public_key = bt_pub_key_get();
   1718a:	f7fc fb7f 	bl	1388c <bt_pub_key_get>
   1718e:	4b03      	ldr	r3, [pc, #12]	; (1719c <smp_init+0x34>)
   17190:	6018      	str	r0, [r3, #0]
}
   17192:	4620      	mov	r0, r4
   17194:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   17196:	2408      	movs	r4, #8
   17198:	e7fb      	b.n	17192 <smp_init+0x2a>
   1719a:	bf00      	nop
   1719c:	20021110 	.word	0x20021110

000171a0 <smp_dhkey_generate>:
{
   171a0:	b530      	push	{r4, r5, lr}
   171a2:	4604      	mov	r4, r0
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   171a4:	1d05      	adds	r5, r0, #4
   171a6:	2108      	movs	r1, #8
   171a8:	4628      	mov	r0, r5
{
   171aa:	b085      	sub	sp, #20
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   171ac:	f010 f9c7 	bl	2753e <atomic_set_bit>
	err = bt_dh_key_gen(smp->pkey, bt_smp_dhkey_ready);
   171b0:	490b      	ldr	r1, [pc, #44]	; (171e0 <smp_dhkey_generate+0x40>)
   171b2:	f104 0057 	add.w	r0, r4, #87	; 0x57
   171b6:	f7fc fb77 	bl	138a8 <bt_dh_key_gen>
	if (err) {
   171ba:	b170      	cbz	r0, 171da <smp_dhkey_generate+0x3a>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   171bc:	2108      	movs	r1, #8
   171be:	4628      	mov	r0, r5
   171c0:	f010 f97d 	bl	274be <atomic_clear_bit>
		LOG_ERR("Failed to generate DHKey");
   171c4:	4b07      	ldr	r3, [pc, #28]	; (171e4 <smp_dhkey_generate+0x44>)
   171c6:	2201      	movs	r2, #1
   171c8:	9302      	str	r3, [sp, #8]
   171ca:	2300      	movs	r3, #0
   171cc:	4906      	ldr	r1, [pc, #24]	; (171e8 <smp_dhkey_generate+0x48>)
   171ce:	4618      	mov	r0, r3
   171d0:	e9cd 3300 	strd	r3, r3, [sp]
   171d4:	f010 f9a4 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   171d8:	2008      	movs	r0, #8
}
   171da:	b005      	add	sp, #20
   171dc:	bd30      	pop	{r4, r5, pc}
   171de:	bf00      	nop
   171e0:	00027917 	.word	0x00027917
   171e4:	0002ebe9 	.word	0x0002ebe9
   171e8:	0002a5e8 	.word	0x0002a5e8

000171ec <smp_ident_info>:
{
   171ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   171ee:	460b      	mov	r3, r1
   171f0:	4606      	mov	r6, r0
   171f2:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   171f4:	210d      	movs	r1, #13
   171f6:	3004      	adds	r0, #4
   171f8:	f010 f93a 	bl	27470 <atomic_test_bit>
   171fc:	b330      	cbz	r0, 1724c <smp_ident_info+0x60>
		struct bt_smp_ident_info *req = (void *)buf->data;
   171fe:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   17200:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   17204:	2002      	movs	r0, #2
   17206:	f103 0790 	add.w	r7, r3, #144	; 0x90
   1720a:	463a      	mov	r2, r7
   1720c:	7a19      	ldrb	r1, [r3, #8]
   1720e:	f001 fcbf 	bl	18b90 <bt_keys_get_type>
		if (!keys) {
   17212:	4604      	mov	r4, r0
   17214:	b980      	cbnz	r0, 17238 <smp_ident_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   17216:	4638      	mov	r0, r7
   17218:	f7f9 fef8 	bl	1100c <bt_addr_le_str>
   1721c:	4b0e      	ldr	r3, [pc, #56]	; (17258 <smp_ident_info+0x6c>)
   1721e:	9003      	str	r0, [sp, #12]
   17220:	e9cd 4301 	strd	r4, r3, [sp, #4]
   17224:	4620      	mov	r0, r4
   17226:	4623      	mov	r3, r4
   17228:	2201      	movs	r2, #1
   1722a:	490c      	ldr	r1, [pc, #48]	; (1725c <smp_ident_info+0x70>)
   1722c:	9400      	str	r4, [sp, #0]
   1722e:	f010 f977 	bl	27520 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   17232:	2008      	movs	r0, #8
}
   17234:	b005      	add	sp, #20
   17236:	bdf0      	pop	{r4, r5, r6, r7, pc}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   17238:	462b      	mov	r3, r5
   1723a:	342a      	adds	r4, #42	; 0x2a
   1723c:	f105 0210 	add.w	r2, r5, #16
   17240:	f853 1b04 	ldr.w	r1, [r3], #4
   17244:	4293      	cmp	r3, r2
   17246:	f844 1b04 	str.w	r1, [r4], #4
   1724a:	d1f9      	bne.n	17240 <smp_ident_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_ADDR_INFO);
   1724c:	4630      	mov	r0, r6
   1724e:	2109      	movs	r1, #9
   17250:	f010 f975 	bl	2753e <atomic_set_bit>
	return 0;
   17254:	2000      	movs	r0, #0
   17256:	e7ed      	b.n	17234 <smp_ident_info+0x48>
   17258:	0002ec02 	.word	0x0002ec02
   1725c:	0002a5e8 	.word	0x0002a5e8

00017260 <smp_encrypt_info>:
{
   17260:	b5f0      	push	{r4, r5, r6, r7, lr}
   17262:	460b      	mov	r3, r1
   17264:	4606      	mov	r6, r0
   17266:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   17268:	210d      	movs	r1, #13
   1726a:	3004      	adds	r0, #4
   1726c:	f010 f900 	bl	27470 <atomic_test_bit>
   17270:	b330      	cbz	r0, 172c0 <smp_encrypt_info+0x60>
		struct bt_smp_encrypt_info *req = (void *)buf->data;
   17272:	68dd      	ldr	r5, [r3, #12]
		struct bt_conn *conn = smp->chan.chan.conn;
   17274:	f8d6 30ec 	ldr.w	r3, [r6, #236]	; 0xec
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   17278:	2004      	movs	r0, #4
   1727a:	f103 0790 	add.w	r7, r3, #144	; 0x90
   1727e:	463a      	mov	r2, r7
   17280:	7a19      	ldrb	r1, [r3, #8]
   17282:	f001 fc85 	bl	18b90 <bt_keys_get_type>
		if (!keys) {
   17286:	4604      	mov	r4, r0
   17288:	b980      	cbnz	r0, 172ac <smp_encrypt_info+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   1728a:	4638      	mov	r0, r7
   1728c:	f7f9 febe 	bl	1100c <bt_addr_le_str>
   17290:	4b0e      	ldr	r3, [pc, #56]	; (172cc <smp_encrypt_info+0x6c>)
   17292:	9003      	str	r0, [sp, #12]
   17294:	e9cd 4301 	strd	r4, r3, [sp, #4]
   17298:	4620      	mov	r0, r4
   1729a:	4623      	mov	r3, r4
   1729c:	2201      	movs	r2, #1
   1729e:	490c      	ldr	r1, [pc, #48]	; (172d0 <smp_encrypt_info+0x70>)
   172a0:	9400      	str	r4, [sp, #0]
   172a2:	f010 f93d 	bl	27520 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   172a6:	2008      	movs	r0, #8
}
   172a8:	b005      	add	sp, #20
   172aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   172ac:	462b      	mov	r3, r5
   172ae:	341a      	adds	r4, #26
   172b0:	f105 0210 	add.w	r2, r5, #16
   172b4:	f853 1b04 	ldr.w	r1, [r3], #4
   172b8:	4293      	cmp	r3, r2
   172ba:	f844 1b04 	str.w	r1, [r4], #4
   172be:	d1f9      	bne.n	172b4 <smp_encrypt_info+0x54>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_CENTRAL_IDENT);
   172c0:	4630      	mov	r0, r6
   172c2:	2107      	movs	r1, #7
   172c4:	f010 f93b 	bl	2753e <atomic_set_bit>
	return 0;
   172c8:	2000      	movs	r0, #0
   172ca:	e7ed      	b.n	172a8 <smp_encrypt_info+0x48>
   172cc:	0002ec02 	.word	0x0002ec02
   172d0:	0002a5e8 	.word	0x0002a5e8

000172d4 <smp_send_pairing_confirm>:
{
   172d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	switch (smp->method) {
   172d6:	7a04      	ldrb	r4, [r0, #8]
{
   172d8:	4605      	mov	r5, r0
	switch (smp->method) {
   172da:	2c02      	cmp	r4, #2
   172dc:	d823      	bhi.n	17326 <smp_send_pairing_confirm+0x52>
   172de:	b144      	cbz	r4, 172f2 <smp_send_pairing_confirm+0x1e>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   172e0:	f890 30dc 	ldrb.w	r3, [r0, #220]	; 0xdc
   172e4:	f8d0 40d8 	ldr.w	r4, [r0, #216]	; 0xd8
   172e8:	40dc      	lsrs	r4, r3
   172ea:	f004 0401 	and.w	r4, r4, #1
		r |= 0x80;
   172ee:	f044 0480 	orr.w	r4, r4, #128	; 0x80
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   172f2:	2103      	movs	r1, #3
   172f4:	4628      	mov	r0, r5
   172f6:	f010 f932 	bl	2755e <smp_create_pdu.constprop.0>
	if (!buf) {
   172fa:	4606      	mov	r6, r0
   172fc:	b308      	cbz	r0, 17342 <smp_send_pairing_confirm+0x6e>
   172fe:	2110      	movs	r1, #16
   17300:	300c      	adds	r0, #12
   17302:	f002 f8b7 	bl	19474 <net_buf_simple_add>
	if (bt_crypto_f4(sc_public_key, smp->pkey, smp->prnd, r, req->val)) {
   17306:	9000      	str	r0, [sp, #0]
   17308:	4816      	ldr	r0, [pc, #88]	; (17364 <smp_send_pairing_confirm+0x90>)
   1730a:	4623      	mov	r3, r4
   1730c:	6800      	ldr	r0, [r0, #0]
   1730e:	f105 0227 	add.w	r2, r5, #39	; 0x27
   17312:	f105 0157 	add.w	r1, r5, #87	; 0x57
   17316:	f010 fba4 	bl	27a62 <bt_crypto_f4>
   1731a:	4604      	mov	r4, r0
   1731c:	b1b0      	cbz	r0, 1734c <smp_send_pairing_confirm+0x78>
		net_buf_unref(buf);
   1731e:	4630      	mov	r0, r6
   17320:	f001 ff86 	bl	19230 <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   17324:	e00d      	b.n	17342 <smp_send_pairing_confirm+0x6e>
	switch (smp->method) {
   17326:	2c03      	cmp	r4, #3
   17328:	f04f 0300 	mov.w	r3, #0
   1732c:	d00c      	beq.n	17348 <smp_send_pairing_confirm+0x74>
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   1732e:	4a0e      	ldr	r2, [pc, #56]	; (17368 <smp_send_pairing_confirm+0x94>)
   17330:	4618      	mov	r0, r3
   17332:	e9cd 3201 	strd	r3, r2, [sp, #4]
   17336:	490d      	ldr	r1, [pc, #52]	; (1736c <smp_send_pairing_confirm+0x98>)
   17338:	2201      	movs	r2, #1
	switch (smp->method) {
   1733a:	9403      	str	r4, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   1733c:	9300      	str	r3, [sp, #0]
   1733e:	f010 f8ef 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17342:	2008      	movs	r0, #8
}
   17344:	b004      	add	sp, #16
   17346:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   17348:	461c      	mov	r4, r3
   1734a:	e7d2      	b.n	172f2 <smp_send_pairing_confirm+0x1e>
	smp_send(smp, buf, NULL, NULL);
   1734c:	4602      	mov	r2, r0
   1734e:	4631      	mov	r1, r6
   17350:	4628      	mov	r0, r5
   17352:	f010 f8c8 	bl	274e6 <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   17356:	1d28      	adds	r0, r5, #4
   17358:	4621      	mov	r1, r4
   1735a:	f010 f8b0 	bl	274be <atomic_clear_bit>
	return 0;
   1735e:	4620      	mov	r0, r4
   17360:	e7f0      	b.n	17344 <smp_send_pairing_confirm+0x70>
   17362:	bf00      	nop
   17364:	20021110 	.word	0x20021110
   17368:	0002ec1c 	.word	0x0002ec1c
   1736c:	0002a5e8 	.word	0x0002a5e8

00017370 <smp_public_key_periph>:
{
   17370:	b5f0      	push	{r4, r5, r6, r7, lr}
   17372:	4604      	mov	r4, r0
   17374:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17376:	f7ff fe5f 	bl	17038 <latch_auth_cb>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   1737a:	1d25      	adds	r5, r4, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1737c:	4606      	mov	r6, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   1737e:	210e      	movs	r1, #14
   17380:	4628      	mov	r0, r5
   17382:	f010 f875 	bl	27470 <atomic_test_bit>
   17386:	b990      	cbnz	r0, 173ae <smp_public_key_periph+0x3e>
	    memcmp(smp->pkey, sc_public_key, BT_PUB_KEY_COORD_LEN) == 0) {
   17388:	4b51      	ldr	r3, [pc, #324]	; (174d0 <smp_public_key_periph+0x160>)
   1738a:	2220      	movs	r2, #32
   1738c:	6819      	ldr	r1, [r3, #0]
   1738e:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17392:	f012 f966 	bl	29662 <memcmp>
   17396:	4603      	mov	r3, r0
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY) &&
   17398:	b948      	cbnz	r0, 173ae <smp_public_key_periph+0x3e>
		LOG_WRN("Remote public key rejected");
   1739a:	4a4e      	ldr	r2, [pc, #312]	; (174d4 <smp_public_key_periph+0x164>)
   1739c:	494e      	ldr	r1, [pc, #312]	; (174d8 <smp_public_key_periph+0x168>)
   1739e:	e9cd 0201 	strd	r0, r2, [sp, #4]
   173a2:	9000      	str	r0, [sp, #0]
   173a4:	2202      	movs	r2, #2
   173a6:	f010 f8bb 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   173aa:	2008      	movs	r0, #8
   173ac:	e034      	b.n	17418 <smp_public_key_periph+0xa8>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_PUBLIC_KEY, sizeof(*req));
   173ae:	210c      	movs	r1, #12
   173b0:	4620      	mov	r0, r4
   173b2:	f010 f8d4 	bl	2755e <smp_create_pdu.constprop.0>
	if (!req_buf) {
   173b6:	4607      	mov	r7, r0
   173b8:	2800      	cmp	r0, #0
   173ba:	d0f6      	beq.n	173aa <smp_public_key_periph+0x3a>
   173bc:	2140      	movs	r1, #64	; 0x40
   173be:	300c      	adds	r0, #12
   173c0:	f002 f858 	bl	19474 <net_buf_simple_add>
	memcpy(req->x, sc_public_key, sizeof(req->x));
   173c4:	4b42      	ldr	r3, [pc, #264]	; (174d0 <smp_public_key_periph+0x160>)
   173c6:	4602      	mov	r2, r0
   173c8:	681b      	ldr	r3, [r3, #0]
   173ca:	4601      	mov	r1, r0
   173cc:	f103 0020 	add.w	r0, r3, #32
   173d0:	f853 cb04 	ldr.w	ip, [r3], #4
   173d4:	4283      	cmp	r3, r0
   173d6:	f841 cb04 	str.w	ip, [r1], #4
   173da:	d1f9      	bne.n	173d0 <smp_public_key_periph+0x60>
   173dc:	3220      	adds	r2, #32
   173de:	f103 0120 	add.w	r1, r3, #32
   173e2:	f853 0b04 	ldr.w	r0, [r3], #4
   173e6:	428b      	cmp	r3, r1
   173e8:	f842 0b04 	str.w	r0, [r2], #4
   173ec:	d1f9      	bne.n	173e2 <smp_public_key_periph+0x72>
	smp_send(smp, req_buf, NULL, NULL);
   173ee:	2200      	movs	r2, #0
   173f0:	4639      	mov	r1, r7
   173f2:	4620      	mov	r0, r4
   173f4:	f010 f877 	bl	274e6 <smp_send.constprop.0>
	switch (smp->method) {
   173f8:	7a23      	ldrb	r3, [r4, #8]
   173fa:	2b05      	cmp	r3, #5
   173fc:	d85a      	bhi.n	174b4 <smp_public_key_periph+0x144>
   173fe:	e8df f003 	tbb	[pc, r3]
   17402:	3903      	.short	0x3903
   17404:	5659030d 	.word	0x5659030d
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17408:	2104      	movs	r1, #4
   1740a:	4620      	mov	r0, r4
   1740c:	f010 f897 	bl	2753e <atomic_set_bit>
		err = smp_send_pairing_confirm(smp);
   17410:	f7ff ff60 	bl	172d4 <smp_send_pairing_confirm>
		if (err) {
   17414:	2800      	cmp	r0, #0
   17416:	d03c      	beq.n	17492 <smp_public_key_periph+0x122>
}
   17418:	b005      	add	sp, #20
   1741a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1741c:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   1741e:	f8d4 70ec 	ldr.w	r7, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17422:	f7ff fe09 	bl	17038 <latch_auth_cb>
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   17426:	2104      	movs	r1, #4
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17428:	4606      	mov	r6, r0
		if (bt_rand(&smp->passkey, sizeof(smp->passkey))) {
   1742a:	f104 00d8 	add.w	r0, r4, #216	; 0xd8
   1742e:	f7fc f97b 	bl	13728 <bt_rand>
   17432:	2800      	cmp	r0, #0
   17434:	d1b9      	bne.n	173aa <smp_public_key_periph+0x3a>
		smp->passkey %= 1000000;
   17436:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   1743a:	4a28      	ldr	r2, [pc, #160]	; (174dc <smp_public_key_periph+0x16c>)
	smp->passkey_round = 0U;
   1743c:	f884 00dc 	strb.w	r0, [r4, #220]	; 0xdc
		smp->passkey %= 1000000;
   17440:	fbb3 f1f2 	udiv	r1, r3, r2
   17444:	fb02 3311 	mls	r3, r2, r1, r3
   17448:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
	if (smp_auth_cb && smp_auth_cb->passkey_display) {
   1744c:	b156      	cbz	r6, 17464 <smp_public_key_periph+0xf4>
   1744e:	6833      	ldr	r3, [r6, #0]
   17450:	b143      	cbz	r3, 17464 <smp_public_key_periph+0xf4>
		atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   17452:	210b      	movs	r1, #11
   17454:	4628      	mov	r0, r5
   17456:	f010 f872 	bl	2753e <atomic_set_bit>
		smp_auth_cb->passkey_display(conn, smp->passkey);
   1745a:	4638      	mov	r0, r7
   1745c:	6833      	ldr	r3, [r6, #0]
   1745e:	f8d4 10d8 	ldr.w	r1, [r4, #216]	; 0xd8
   17462:	4798      	blx	r3
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   17464:	2103      	movs	r1, #3
   17466:	4620      	mov	r0, r4
   17468:	f010 f869 	bl	2753e <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   1746c:	210e      	movs	r1, #14
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   1746e:	f010 f866 	bl	2753e <atomic_set_bit>
		break;
   17472:	e00e      	b.n	17492 <smp_public_key_periph+0x122>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   17474:	4620      	mov	r0, r4
   17476:	2103      	movs	r1, #3
   17478:	f010 f861 	bl	2753e <atomic_set_bit>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   1747c:	210e      	movs	r1, #14
   1747e:	f010 f85e 	bl	2753e <atomic_set_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17482:	4628      	mov	r0, r5
   17484:	210a      	movs	r1, #10
   17486:	f010 f85a 	bl	2753e <atomic_set_bit>
		smp_auth_cb->passkey_entry(smp->chan.chan.conn);
   1748a:	6873      	ldr	r3, [r6, #4]
   1748c:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17490:	4798      	blx	r3
	atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   17492:	4628      	mov	r0, r5
   17494:	2107      	movs	r1, #7
   17496:	f010 f852 	bl	2753e <atomic_set_bit>
	if (!smp_find(SMP_FLAG_DHKEY_GEN)) {
   1749a:	2008      	movs	r0, #8
   1749c:	f7ff fdbe 	bl	1701c <smp_find>
   174a0:	b9a0      	cbnz	r0, 174cc <smp_public_key_periph+0x15c>
		return smp_dhkey_generate(smp);
   174a2:	4620      	mov	r0, r4
}
   174a4:	b005      	add	sp, #20
   174a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		return smp_dhkey_generate(smp);
   174aa:	f7ff be79 	b.w	171a0 <smp_dhkey_generate>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   174ae:	2104      	movs	r1, #4
   174b0:	4620      	mov	r0, r4
   174b2:	e7dc      	b.n	1746e <smp_public_key_periph+0xfe>
	switch (smp->method) {
   174b4:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   174b6:	4b0a      	ldr	r3, [pc, #40]	; (174e0 <smp_public_key_periph+0x170>)
   174b8:	2201      	movs	r2, #1
   174ba:	9302      	str	r3, [sp, #8]
   174bc:	2300      	movs	r3, #0
   174be:	4906      	ldr	r1, [pc, #24]	; (174d8 <smp_public_key_periph+0x168>)
   174c0:	4618      	mov	r0, r3
   174c2:	e9cd 3300 	strd	r3, r3, [sp]
   174c6:	f010 f82b 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   174ca:	e76e      	b.n	173aa <smp_public_key_periph+0x3a>
	return 0;
   174cc:	2000      	movs	r0, #0
   174ce:	e7a3      	b.n	17418 <smp_public_key_periph+0xa8>
   174d0:	20021110 	.word	0x20021110
   174d4:	0002ec38 	.word	0x0002ec38
   174d8:	0002a5e8 	.word	0x0002a5e8
   174dc:	000f4240 	.word	0x000f4240
   174e0:	0002ec1c 	.word	0x0002ec1c

000174e4 <smp_public_key>:
{
   174e4:	b530      	push	{r4, r5, lr}
   174e6:	4604      	mov	r4, r0
   174e8:	460d      	mov	r5, r1
   174ea:	b085      	sub	sp, #20
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   174ec:	f7ff fda4 	bl	17038 <latch_auth_cb>
	memcpy(smp->pkey, req->x, BT_PUB_KEY_COORD_LEN);
   174f0:	f104 0057 	add.w	r0, r4, #87	; 0x57
   174f4:	4602      	mov	r2, r0
   174f6:	68eb      	ldr	r3, [r5, #12]
   174f8:	f103 0120 	add.w	r1, r3, #32
   174fc:	f853 5b04 	ldr.w	r5, [r3], #4
   17500:	428b      	cmp	r3, r1
   17502:	f842 5b04 	str.w	r5, [r2], #4
   17506:	d1f9      	bne.n	174fc <smp_public_key+0x18>
   17508:	f104 0277 	add.w	r2, r4, #119	; 0x77
   1750c:	f103 0120 	add.w	r1, r3, #32
   17510:	f853 5b04 	ldr.w	r5, [r3], #4
   17514:	428b      	cmp	r3, r1
   17516:	f842 5b04 	str.w	r5, [r2], #4
   1751a:	d1f9      	bne.n	17510 <smp_public_key+0x2c>
	if (bt_pub_key_is_debug(smp->pkey)) {
   1751c:	f7fc f922 	bl	13764 <bt_pub_key_is_debug>
   17520:	b940      	cbnz	r0, 17534 <smp_public_key+0x50>
	if (!sc_public_key) {
   17522:	4b1c      	ldr	r3, [pc, #112]	; (17594 <smp_public_key+0xb0>)
   17524:	681d      	ldr	r5, [r3, #0]
   17526:	bb75      	cbnz	r5, 17586 <smp_public_key+0xa2>
		atomic_set_bit(smp->flags, SMP_FLAG_PKEY_SEND);
   17528:	1d20      	adds	r0, r4, #4
   1752a:	2106      	movs	r1, #6
   1752c:	f010 f807 	bl	2753e <atomic_set_bit>
	return 0;
   17530:	4628      	mov	r0, r5
		return 0;
   17532:	e026      	b.n	17582 <smp_public_key+0x9e>
		LOG_INF("Remote is using Debug Public key");
   17534:	4b18      	ldr	r3, [pc, #96]	; (17598 <smp_public_key+0xb4>)
   17536:	2203      	movs	r2, #3
   17538:	9302      	str	r3, [sp, #8]
   1753a:	2300      	movs	r3, #0
   1753c:	4917      	ldr	r1, [pc, #92]	; (1759c <smp_public_key+0xb8>)
   1753e:	4618      	mov	r0, r3
   17540:	e9cd 3300 	strd	r3, r3, [sp]
   17544:	f00f ffec 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		atomic_set_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY);
   17548:	210e      	movs	r1, #14
   1754a:	1d20      	adds	r0, r4, #4
   1754c:	f00f fff7 	bl	2753e <atomic_set_bit>
		if (!update_debug_keys_check(smp)) {
   17550:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
	if (!conn->le.keys) {
   17554:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   17558:	b933      	cbnz	r3, 17568 <smp_public_key+0x84>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   1755a:	7a28      	ldrb	r0, [r5, #8]
   1755c:	f105 0190 	add.w	r1, r5, #144	; 0x90
   17560:	f001 f9fc 	bl	1895c <bt_keys_get_addr>
   17564:	f8c5 00c0 	str.w	r0, [r5, #192]	; 0xc0
	if (!conn->le.keys ||
   17568:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   1756c:	2b00      	cmp	r3, #0
   1756e:	d0d8      	beq.n	17522 <smp_public_key+0x3e>
   17570:	89da      	ldrh	r2, [r3, #14]
   17572:	f002 0224 	and.w	r2, r2, #36	; 0x24
   17576:	2a00      	cmp	r2, #0
   17578:	d0d3      	beq.n	17522 <smp_public_key+0x3e>
	if (conn->le.keys->flags & BT_KEYS_DEBUG) {
   1757a:	7b5b      	ldrb	r3, [r3, #13]
   1757c:	079b      	lsls	r3, r3, #30
   1757e:	d4d0      	bmi.n	17522 <smp_public_key+0x3e>
			return BT_SMP_ERR_AUTH_REQUIREMENTS;
   17580:	2003      	movs	r0, #3
}
   17582:	b005      	add	sp, #20
   17584:	bd30      	pop	{r4, r5, pc}
	err = smp_public_key_periph(smp);
   17586:	4620      	mov	r0, r4
}
   17588:	b005      	add	sp, #20
   1758a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	err = smp_public_key_periph(smp);
   1758e:	f7ff beef 	b.w	17370 <smp_public_key_periph>
   17592:	bf00      	nop
   17594:	20021110 	.word	0x20021110
   17598:	0002ec53 	.word	0x0002ec53
   1759c:	0002a5e8 	.word	0x0002a5e8

000175a0 <smp_pairing_req>:
{
   175a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   175a4:	460d      	mov	r5, r1
   175a6:	b086      	sub	sp, #24
   175a8:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   175aa:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175ae:	f7ff fd43 	bl	17038 <latch_auth_cb>
	struct bt_smp_pairing *req = (void *)buf->data;
   175b2:	f8d5 800c 	ldr.w	r8, [r5, #12]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   175b6:	4607      	mov	r7, r0
	if ((req->max_key_size > BT_SMP_MAX_ENC_KEY_SIZE) ||
   175b8:	f898 3003 	ldrb.w	r3, [r8, #3]
   175bc:	3b07      	subs	r3, #7
   175be:	2b09      	cmp	r3, #9
   175c0:	d903      	bls.n	175ca <smp_pairing_req+0x2a>
		return BT_SMP_ERR_ENC_KEY_SIZE;
   175c2:	2006      	movs	r0, #6
}
   175c4:	b006      	add	sp, #24
   175c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   175ca:	f8d6 30c0 	ldr.w	r3, [r6, #192]	; 0xc0
   175ce:	b15b      	cbz	r3, 175e8 <smp_pairing_req+0x48>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   175d0:	1d25      	adds	r5, r4, #4
   175d2:	210f      	movs	r1, #15
   175d4:	4628      	mov	r0, r5
   175d6:	f00f ff4b 	bl	27470 <atomic_test_bit>
   175da:	b980      	cbnz	r0, 175fe <smp_pairing_req+0x5e>
		int ret = smp_init(smp);
   175dc:	4620      	mov	r0, r4
   175de:	f7ff fdc3 	bl	17168 <smp_init>
		if (ret) {
   175e2:	b160      	cbz	r0, 175fe <smp_pairing_req+0x5e>
			return ret;
   175e4:	b2c0      	uxtb	r0, r0
   175e6:	e7ed      	b.n	175c4 <smp_pairing_req+0x24>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   175e8:	7a30      	ldrb	r0, [r6, #8]
   175ea:	f106 0190 	add.w	r1, r6, #144	; 0x90
   175ee:	f001 f9b5 	bl	1895c <bt_keys_get_addr>
   175f2:	f8c6 00c0 	str.w	r0, [r6, #192]	; 0xc0
		if (!conn->le.keys) {
   175f6:	2800      	cmp	r0, #0
   175f8:	d1ea      	bne.n	175d0 <smp_pairing_req+0x30>
			return BT_SMP_ERR_UNSPECIFIED;
   175fa:	2008      	movs	r0, #8
   175fc:	e7e2      	b.n	175c4 <smp_pairing_req+0x24>
	smp->preq[0] = BT_SMP_CMD_PAIRING_REQ;
   175fe:	2301      	movs	r3, #1
   17600:	7263      	strb	r3, [r4, #9]
   17602:	f8d8 3000 	ldr.w	r3, [r8]
	rsp->auth_req = get_auth(smp, req->auth_req);
   17606:	4620      	mov	r0, r4
   17608:	f8c4 300a 	str.w	r3, [r4, #10]
   1760c:	f8b8 3004 	ldrh.w	r3, [r8, #4]
   17610:	81e3      	strh	r3, [r4, #14]
	smp->prsp[0] = BT_SMP_CMD_PAIRING_RSP;
   17612:	2302      	movs	r3, #2
   17614:	7423      	strb	r3, [r4, #16]
	rsp->auth_req = get_auth(smp, req->auth_req);
   17616:	f898 1002 	ldrb.w	r1, [r8, #2]
   1761a:	f7ff fd49 	bl	170b0 <get_auth>
   1761e:	74e0      	strb	r0, [r4, #19]
	rsp->io_capability = get_io_capa(smp);
   17620:	4620      	mov	r0, r4
   17622:	f7ff fd1f 	bl	17064 <get_io_capa>
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   17626:	4ba9      	ldr	r3, [pc, #676]	; (178cc <smp_pairing_req+0x32c>)
	rsp->io_capability = get_io_capa(smp);
   17628:	7460      	strb	r0, [r4, #17]
	rsp->oob_flag = oobd_present ? BT_SMP_OOB_PRESENT :
   1762a:	781b      	ldrb	r3, [r3, #0]
   1762c:	74a3      	strb	r3, [r4, #18]
	rsp->max_key_size = BT_SMP_MAX_ENC_KEY_SIZE;
   1762e:	2310      	movs	r3, #16
   17630:	7523      	strb	r3, [r4, #20]
	rsp->init_key_dist = (req->init_key_dist & RECV_KEYS);
   17632:	f898 3004 	ldrb.w	r3, [r8, #4]
   17636:	f003 0303 	and.w	r3, r3, #3
   1763a:	7563      	strb	r3, [r4, #21]
	rsp->resp_key_dist = (req->resp_key_dist & SEND_KEYS);
   1763c:	f898 3005 	ldrb.w	r3, [r8, #5]
   17640:	f003 0301 	and.w	r3, r3, #1
   17644:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_SC) &&
   17646:	7ce3      	ldrb	r3, [r4, #19]
   17648:	071b      	lsls	r3, r3, #28
   1764a:	d50d      	bpl.n	17668 <smp_pairing_req+0xc8>
   1764c:	f898 3002 	ldrb.w	r3, [r8, #2]
   17650:	0718      	lsls	r0, r3, #28
   17652:	d509      	bpl.n	17668 <smp_pairing_req+0xc8>
		atomic_set_bit(smp->flags, SMP_FLAG_SC);
   17654:	2105      	movs	r1, #5
   17656:	4628      	mov	r0, r5
   17658:	f00f ff71 	bl	2753e <atomic_set_bit>
		rsp->init_key_dist &= RECV_KEYS_SC;
   1765c:	7d63      	ldrb	r3, [r4, #21]
   1765e:	f003 0302 	and.w	r3, r3, #2
   17662:	7563      	strb	r3, [r4, #21]
		rsp->resp_key_dist &= SEND_KEYS_SC;
   17664:	2300      	movs	r3, #0
   17666:	75a3      	strb	r3, [r4, #22]
	if ((rsp->auth_req & BT_SMP_AUTH_CT2) &&
   17668:	7ce3      	ldrb	r3, [r4, #19]
   1766a:	0699      	lsls	r1, r3, #26
   1766c:	d507      	bpl.n	1767e <smp_pairing_req+0xde>
   1766e:	f898 3002 	ldrb.w	r3, [r8, #2]
   17672:	069a      	lsls	r2, r3, #26
   17674:	d503      	bpl.n	1767e <smp_pairing_req+0xde>
		atomic_set_bit(smp->flags, SMP_FLAG_CT2);
   17676:	2114      	movs	r1, #20
   17678:	4628      	mov	r0, r5
   1767a:	f00f ff60 	bl	2753e <atomic_set_bit>
	smp->local_dist = rsp->resp_key_dist;
   1767e:	7da3      	ldrb	r3, [r4, #22]
   17680:	f884 30e8 	strb.w	r3, [r4, #232]	; 0xe8
	smp->remote_dist = rsp->init_key_dist;
   17684:	7d63      	ldrb	r3, [r4, #21]
   17686:	f884 30e9 	strb.w	r3, [r4, #233]	; 0xe9
	if ((rsp->auth_req & BT_SMP_AUTH_BONDING) &&
   1768a:	7ce3      	ldrb	r3, [r4, #19]
   1768c:	07db      	lsls	r3, r3, #31
   1768e:	d507      	bpl.n	176a0 <smp_pairing_req+0x100>
   17690:	f898 3002 	ldrb.w	r3, [r8, #2]
   17694:	07d8      	lsls	r0, r3, #31
   17696:	d503      	bpl.n	176a0 <smp_pairing_req+0x100>
		atomic_set_bit(smp->flags, SMP_FLAG_BOND);
   17698:	210d      	movs	r1, #13
   1769a:	4628      	mov	r0, r5
   1769c:	f00f ff4f 	bl	2753e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_PAIRING);
   176a0:	2103      	movs	r1, #3
   176a2:	4628      	mov	r0, r5
   176a4:	f00f ff4b 	bl	2753e <atomic_set_bit>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   176a8:	2105      	movs	r1, #5
	smp->method = get_pair_method(smp, req->io_capability);
   176aa:	f898 8000 	ldrb.w	r8, [r8]
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   176ae:	f00f fedf 	bl	27470 <atomic_test_bit>
   176b2:	bb40      	cbnz	r0, 17706 <smp_pairing_req+0x166>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   176b4:	f1b8 0f04 	cmp.w	r8, #4
   176b8:	d845      	bhi.n	17746 <smp_pairing_req+0x1a6>
	if ((req->oob_flag & rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   176ba:	7ae3      	ldrb	r3, [r4, #11]
   176bc:	7ca2      	ldrb	r2, [r4, #18]
   176be:	4013      	ands	r3, r2
   176c0:	07d9      	lsls	r1, r3, #31
   176c2:	d43e      	bmi.n	17742 <smp_pairing_req+0x1a2>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   176c4:	7b21      	ldrb	r1, [r4, #12]
   176c6:	7ce3      	ldrb	r3, [r4, #19]
   176c8:	4319      	orrs	r1, r3
   176ca:	f011 0104 	ands.w	r1, r1, #4
   176ce:	d011      	beq.n	176f4 <smp_pairing_req+0x154>
	method = gen_method_legacy[remote_io][get_io_capa(smp)];
   176d0:	4620      	mov	r0, r4
   176d2:	f7ff fcc7 	bl	17064 <get_io_capa>
   176d6:	4b7e      	ldr	r3, [pc, #504]	; (178d0 <smp_pairing_req+0x330>)
   176d8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   176dc:	4498      	add	r8, r3
   176de:	f818 1000 	ldrb.w	r1, [r8, r0]
	if (method == PASSKEY_ROLE) {
   176e2:	2904      	cmp	r1, #4
   176e4:	d106      	bne.n	176f4 <smp_pairing_req+0x154>
		if (smp->chan.chan.conn->role == BT_HCI_ROLE_CENTRAL) {
   176e6:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   176ea:	78db      	ldrb	r3, [r3, #3]
			method = PASSKEY_DISPLAY;
   176ec:	2b00      	cmp	r3, #0
   176ee:	bf14      	ite	ne
   176f0:	2101      	movne	r1, #1
   176f2:	2102      	moveq	r1, #2
	smp->method = get_pair_method(smp, req->io_capability);
   176f4:	7221      	strb	r1, [r4, #8]
	if (!update_keys_check(smp, conn->le.keys)) {
   176f6:	4620      	mov	r0, r4
   176f8:	f8d6 10c0 	ldr.w	r1, [r6, #192]	; 0xc0
   176fc:	f00f febe 	bl	2747c <update_keys_check>
   17700:	bb18      	cbnz	r0, 1774a <smp_pairing_req+0x1aa>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   17702:	2003      	movs	r0, #3
   17704:	e75e      	b.n	175c4 <smp_pairing_req+0x24>
	if ((req->auth_req & rsp->auth_req) & BT_SMP_AUTH_SC) {
   17706:	7b23      	ldrb	r3, [r4, #12]
   17708:	7ce0      	ldrb	r0, [r4, #19]
   1770a:	ea03 0200 	and.w	r2, r3, r0
   1770e:	0712      	lsls	r2, r2, #28
   17710:	d506      	bpl.n	17720 <smp_pairing_req+0x180>
		if ((req->oob_flag | rsp->oob_flag) & BT_SMP_OOB_DATA_MASK) {
   17712:	7ae2      	ldrb	r2, [r4, #11]
   17714:	f894 c012 	ldrb.w	ip, [r4, #18]
   17718:	ea42 020c 	orr.w	r2, r2, ip
   1771c:	07d2      	lsls	r2, r2, #31
   1771e:	d4e9      	bmi.n	176f4 <smp_pairing_req+0x154>
	if (remote_io > BT_SMP_IO_KEYBOARD_DISPLAY) {
   17720:	f1b8 0f04 	cmp.w	r8, #4
   17724:	d80f      	bhi.n	17746 <smp_pairing_req+0x1a6>
	if (!((req->auth_req | rsp->auth_req) & BT_SMP_AUTH_MITM)) {
   17726:	ea43 0100 	orr.w	r1, r3, r0
   1772a:	f011 0104 	ands.w	r1, r1, #4
   1772e:	d0e1      	beq.n	176f4 <smp_pairing_req+0x154>
	return gen_method_sc[remote_io][get_io_capa(smp)];
   17730:	4620      	mov	r0, r4
   17732:	f7ff fc97 	bl	17064 <get_io_capa>
   17736:	4b67      	ldr	r3, [pc, #412]	; (178d4 <smp_pairing_req+0x334>)
   17738:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   1773c:	4443      	add	r3, r8
   1773e:	5c19      	ldrb	r1, [r3, r0]
   17740:	e7d8      	b.n	176f4 <smp_pairing_req+0x154>
		return LEGACY_OOB;
   17742:	2106      	movs	r1, #6
   17744:	e7d6      	b.n	176f4 <smp_pairing_req+0x154>
		return JUST_WORKS;
   17746:	2100      	movs	r1, #0
   17748:	e7d4      	b.n	176f4 <smp_pairing_req+0x154>
	bt_security_t sec = smp->chan.chan.conn->required_sec_level;
   1774a:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
   1774e:	7a9b      	ldrb	r3, [r3, #10]
	switch (sec) {
   17750:	2b03      	cmp	r3, #3
   17752:	d03c      	beq.n	177ce <smp_pairing_req+0x22e>
   17754:	d82a      	bhi.n	177ac <smp_pairing_req+0x20c>
   17756:	3b01      	subs	r3, #1
   17758:	2b01      	cmp	r3, #1
   1775a:	f63f af4e 	bhi.w	175fa <smp_pairing_req+0x5a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   1775e:	2105      	movs	r1, #5
   17760:	4628      	mov	r0, r5
   17762:	f00f fe85 	bl	27470 <atomic_test_bit>
   17766:	2800      	cmp	r0, #0
   17768:	f040 80be 	bne.w	178e8 <smp_pairing_req+0x348>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1776c:	4620      	mov	r0, r4
   1776e:	f7ff fc63 	bl	17038 <latch_auth_cb>
   17772:	4607      	mov	r7, r0
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17774:	4620      	mov	r0, r4
	struct bt_conn *conn = smp->chan.chan.conn;
   17776:	f8d4 80ec 	ldr.w	r8, [r4, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   1777a:	f7ff fc5d 	bl	17038 <latch_auth_cb>
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   1777e:	f108 0190 	add.w	r1, r8, #144	; 0x90
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17782:	4606      	mov	r6, r0
	keys = bt_keys_find_addr(conn->id, &conn->le.dst);
   17784:	f898 0008 	ldrb.w	r0, [r8, #8]
   17788:	f001 f9c6 	bl	18b18 <bt_keys_find_addr>
	if (keys && (keys->flags & BT_KEYS_AUTHENTICATED) &&
   1778c:	7a23      	ldrb	r3, [r4, #8]
   1778e:	b310      	cbz	r0, 177d6 <smp_pairing_req+0x236>
   17790:	7b42      	ldrb	r2, [r0, #13]
   17792:	07d2      	lsls	r2, r2, #31
   17794:	d51f      	bpl.n	177d6 <smp_pairing_req+0x236>
   17796:	b9f3      	cbnz	r3, 177d6 <smp_pairing_req+0x236>
		LOG_ERR("JustWorks failed, authenticated keys present");
   17798:	4a4f      	ldr	r2, [pc, #316]	; (178d8 <smp_pairing_req+0x338>)
   1779a:	4618      	mov	r0, r3
   1779c:	e9cd 3201 	strd	r3, r2, [sp, #4]
   177a0:	494e      	ldr	r1, [pc, #312]	; (178dc <smp_pairing_req+0x33c>)
   177a2:	2201      	movs	r2, #1
   177a4:	9300      	str	r3, [sp, #0]
   177a6:	f00f febb 	bl	27520 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   177aa:	e726      	b.n	175fa <smp_pairing_req+0x5a>
	switch (sec) {
   177ac:	2b04      	cmp	r3, #4
   177ae:	f47f af24 	bne.w	175fa <smp_pairing_req+0x5a>
	return MIN(req->max_key_size, rsp->max_key_size);
   177b2:	7d23      	ldrb	r3, [r4, #20]
   177b4:	7b62      	ldrb	r2, [r4, #13]
		if (get_encryption_key_size(smp) != BT_SMP_MAX_ENC_KEY_SIZE) {
   177b6:	4293      	cmp	r3, r2
   177b8:	bf28      	it	cs
   177ba:	4613      	movcs	r3, r2
   177bc:	2b10      	cmp	r3, #16
   177be:	f47f af00 	bne.w	175c2 <smp_pairing_req+0x22>
		if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   177c2:	2105      	movs	r1, #5
   177c4:	4628      	mov	r0, r5
   177c6:	f00f fe53 	bl	27470 <atomic_test_bit>
   177ca:	2800      	cmp	r0, #0
   177cc:	d099      	beq.n	17702 <smp_pairing_req+0x162>
		if (smp->method == JUST_WORKS) {
   177ce:	7a23      	ldrb	r3, [r4, #8]
   177d0:	2b00      	cmp	r3, #0
   177d2:	d1c4      	bne.n	1775e <smp_pairing_req+0x1be>
   177d4:	e795      	b.n	17702 <smp_pairing_req+0x162>
	switch (smp->method) {
   177d6:	2b06      	cmp	r3, #6
   177d8:	d85d      	bhi.n	17896 <smp_pairing_req+0x2f6>
   177da:	e8df f003 	tbb	[pc, r3]
   177de:	5418      	.short	0x5418
   177e0:	5c5c5c2d 	.word	0x5c5c5c2d
   177e4:	04          	.byte	0x04
   177e5:	00          	.byte	0x00
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   177e6:	2e00      	cmp	r6, #0
   177e8:	d061      	beq.n	178ae <smp_pairing_req+0x30e>
   177ea:	68f3      	ldr	r3, [r6, #12]
   177ec:	2b00      	cmp	r3, #0
   177ee:	d05e      	beq.n	178ae <smp_pairing_req+0x30e>
			struct bt_conn_oob_info info = {
   177f0:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   177f2:	210a      	movs	r1, #10
   177f4:	4628      	mov	r0, r5
			struct bt_conn_oob_info info = {
   177f6:	f8ad 3014 	strh.w	r3, [sp, #20]
			atomic_set_bit(smp->flags, SMP_FLAG_USER);
   177fa:	f00f fea0 	bl	2753e <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   177fe:	68f3      	ldr	r3, [r6, #12]
   17800:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17804:	a905      	add	r1, sp, #20
   17806:	4798      	blx	r3
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17808:	7a23      	ldrb	r3, [r4, #8]
   1780a:	2b00      	cmp	r3, #0
   1780c:	d151      	bne.n	178b2 <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   1780e:	210f      	movs	r1, #15
   17810:	4628      	mov	r0, r5
   17812:	f00f fe2d 	bl	27470 <atomic_test_bit>
	if ((DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   17816:	2800      	cmp	r0, #0
   17818:	d14b      	bne.n	178b2 <smp_pairing_req+0x312>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   1781a:	2f00      	cmp	r7, #0
   1781c:	d049      	beq.n	178b2 <smp_pairing_req+0x312>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   1781e:	697b      	ldr	r3, [r7, #20]
   17820:	2b00      	cmp	r3, #0
   17822:	d046      	beq.n	178b2 <smp_pairing_req+0x312>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17824:	4628      	mov	r0, r5
   17826:	210a      	movs	r1, #10
   17828:	f00f fe89 	bl	2753e <atomic_set_bit>
		smp_auth_cb->pairing_confirm(smp->chan.chan.conn);
   1782c:	697b      	ldr	r3, [r7, #20]
   1782e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
		smp_auth_cb->pairing_confirm(conn);
   17832:	4798      	blx	r3
		return 0;
   17834:	2000      	movs	r0, #0
   17836:	e6c5      	b.n	175c4 <smp_pairing_req+0x24>
			if (bt_rand(&passkey, sizeof(passkey))) {
   17838:	2104      	movs	r1, #4
   1783a:	a805      	add	r0, sp, #20
   1783c:	f7fb ff74 	bl	13728 <bt_rand>
   17840:	2800      	cmp	r0, #0
   17842:	f47f aeda 	bne.w	175fa <smp_pairing_req+0x5a>
			passkey %= 1000000;
   17846:	9b05      	ldr	r3, [sp, #20]
   17848:	4a25      	ldr	r2, [pc, #148]	; (178e0 <smp_pairing_req+0x340>)
   1784a:	fbb3 f1f2 	udiv	r1, r3, r2
   1784e:	fb02 3311 	mls	r3, r2, r1, r3
   17852:	9305      	str	r3, [sp, #20]
		if (smp_auth_cb && smp_auth_cb->passkey_display) {
   17854:	b14e      	cbz	r6, 1786a <smp_pairing_req+0x2ca>
   17856:	6833      	ldr	r3, [r6, #0]
   17858:	b13b      	cbz	r3, 1786a <smp_pairing_req+0x2ca>
			atomic_set_bit(smp->flags, SMP_FLAG_DISPLAY);
   1785a:	210b      	movs	r1, #11
   1785c:	4628      	mov	r0, r5
   1785e:	f00f fe6e 	bl	2753e <atomic_set_bit>
			smp_auth_cb->passkey_display(conn, passkey);
   17862:	4640      	mov	r0, r8
   17864:	6833      	ldr	r3, [r6, #0]
   17866:	9905      	ldr	r1, [sp, #20]
   17868:	4798      	blx	r3
		sys_put_le32(passkey, smp->tk);
   1786a:	9b05      	ldr	r3, [sp, #20]
	dst[1] = val >> 8;
   1786c:	f3c3 2207 	ubfx	r2, r3, #8, #8
	dst[0] = val;
   17870:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
	sys_put_le16(val >> 16, &dst[2]);
   17874:	0c1b      	lsrs	r3, r3, #16
	dst[0] = val;
   17876:	f884 3049 	strb.w	r3, [r4, #73]	; 0x49
	dst[1] = val >> 8;
   1787a:	0a1b      	lsrs	r3, r3, #8
   1787c:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
   17880:	f884 304a 	strb.w	r3, [r4, #74]	; 0x4a
	if (ret) {
   17884:	e7c0      	b.n	17808 <smp_pairing_req+0x268>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17886:	4628      	mov	r0, r5
   17888:	210a      	movs	r1, #10
   1788a:	f00f fe58 	bl	2753e <atomic_set_bit>
		smp_auth_cb->passkey_entry(conn);
   1788e:	4640      	mov	r0, r8
   17890:	6873      	ldr	r3, [r6, #4]
   17892:	4798      	blx	r3
	if (ret) {
   17894:	e7b8      	b.n	17808 <smp_pairing_req+0x268>
	switch (smp->method) {
   17896:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17898:	4b12      	ldr	r3, [pc, #72]	; (178e4 <smp_pairing_req+0x344>)
   1789a:	2201      	movs	r2, #1
   1789c:	9302      	str	r3, [sp, #8]
   1789e:	2300      	movs	r3, #0
   178a0:	490e      	ldr	r1, [pc, #56]	; (178dc <smp_pairing_req+0x33c>)
   178a2:	4618      	mov	r0, r3
   178a4:	e9cd 3300 	strd	r3, r3, [sp]
   178a8:	f00f fe3a 	bl	27520 <z_log_msg_runtime_create.constprop.0>
	if (ret) {
   178ac:	e6a5      	b.n	175fa <smp_pairing_req+0x5a>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   178ae:	2002      	movs	r0, #2
   178b0:	e688      	b.n	175c4 <smp_pairing_req+0x24>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_CONFIRM);
   178b2:	2103      	movs	r1, #3
   178b4:	4620      	mov	r0, r4
   178b6:	f00f fe42 	bl	2753e <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   178ba:	210e      	movs	r1, #14
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   178bc:	f00f fe3f 	bl	2753e <atomic_set_bit>
}
   178c0:	b006      	add	sp, #24
   178c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return send_pairing_rsp(smp);
   178c6:	f00f be69 	b.w	2759c <send_pairing_rsp>
   178ca:	bf00      	nop
   178cc:	20021dc0 	.word	0x20021dc0
   178d0:	0002eff4 	.word	0x0002eff4
   178d4:	0002efdb 	.word	0x0002efdb
   178d8:	0002ec74 	.word	0x0002ec74
   178dc:	0002a5e8 	.word	0x0002a5e8
   178e0:	000f4240 	.word	0x000f4240
   178e4:	0002ec1c 	.word	0x0002ec1c
	if (!IS_ENABLED(CONFIG_BT_SMP_SC_PAIR_ONLY) &&
   178e8:	7a23      	ldrb	r3, [r4, #8]
   178ea:	b973      	cbnz	r3, 1790a <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   178ec:	210f      	movs	r1, #15
   178ee:	4628      	mov	r0, r5
   178f0:	f00f fdbe 	bl	27470 <atomic_test_bit>
	    (DISPLAY_FIXED(smp) || smp->method == JUST_WORKS) &&
   178f4:	b948      	cbnz	r0, 1790a <smp_pairing_req+0x36a>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ) &&
   178f6:	b147      	cbz	r7, 1790a <smp_pairing_req+0x36a>
	    smp_auth_cb && smp_auth_cb->pairing_confirm) {
   178f8:	697b      	ldr	r3, [r7, #20]
   178fa:	b133      	cbz	r3, 1790a <smp_pairing_req+0x36a>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   178fc:	4628      	mov	r0, r5
   178fe:	210a      	movs	r1, #10
   17900:	f00f fe1d 	bl	2753e <atomic_set_bit>
		smp_auth_cb->pairing_confirm(conn);
   17904:	4630      	mov	r0, r6
   17906:	697b      	ldr	r3, [r7, #20]
   17908:	e793      	b.n	17832 <smp_pairing_req+0x292>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PUBLIC_KEY);
   1790a:	210c      	movs	r1, #12
   1790c:	4620      	mov	r0, r4
   1790e:	e7d5      	b.n	178bc <smp_pairing_req+0x31c>

00017910 <compute_and_check_and_send_periph_dhcheck>:
{
   17910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   17914:	4604      	mov	r4, r0
   17916:	b090      	sub	sp, #64	; 0x40
	(void)memset(r, 0, sizeof(r));
   17918:	ad0c      	add	r5, sp, #48	; 0x30
   1791a:	2210      	movs	r2, #16
   1791c:	2100      	movs	r1, #0
   1791e:	4628      	mov	r0, r5
   17920:	f011 fee9 	bl	296f6 <memset>
	switch (smp->method) {
   17924:	7a23      	ldrb	r3, [r4, #8]
   17926:	2b05      	cmp	r3, #5
   17928:	d83a      	bhi.n	179a0 <compute_and_check_and_send_periph_dhcheck+0x90>
   1792a:	e8df f003 	tbb	[pc, r3]
   1792e:	0306      	.short	0x0306
   17930:	29390603 	.word	0x29390603
		memcpy(r, &smp->passkey, sizeof(smp->passkey));
   17934:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
   17938:	930c      	str	r3, [sp, #48]	; 0x30
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   1793a:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   1793e:	f104 0247 	add.w	r2, r4, #71	; 0x47
   17942:	f104 07c7 	add.w	r7, r4, #199	; 0xc7
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   17946:	e9cd 7201 	strd	r7, r2, [sp, #4]
   1794a:	f104 0837 	add.w	r8, r4, #55	; 0x37
			 &smp->chan.chan.conn->le.resp_addr, smp->mackey, smp->tk)) {
   1794e:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	if (bt_crypto_f5(smp->dhkey, smp->rrnd, smp->prnd, &smp->chan.chan.conn->le.init_addr,
   17952:	f104 0927 	add.w	r9, r4, #39	; 0x27
   17956:	9200      	str	r2, [sp, #0]
   17958:	4641      	mov	r1, r8
   1795a:	464a      	mov	r2, r9
   1795c:	3397      	adds	r3, #151	; 0x97
   1795e:	f104 0097 	add.w	r0, r4, #151	; 0x97
   17962:	f001 f987 	bl	18c74 <bt_crypto_f5>
   17966:	4682      	mov	sl, r0
   17968:	b348      	cbz	r0, 179be <compute_and_check_and_send_periph_dhcheck+0xae>
		LOG_ERR("Calculate LTK failed");
   1796a:	4b4e      	ldr	r3, [pc, #312]	; (17aa4 <compute_and_check_and_send_periph_dhcheck+0x194>)
   1796c:	9302      	str	r3, [sp, #8]
   1796e:	2300      	movs	r3, #0
   17970:	e9cd 3300 	strd	r3, r3, [sp]
   17974:	2201      	movs	r2, #1
   17976:	4618      	mov	r0, r3
   17978:	494b      	ldr	r1, [pc, #300]	; (17aa8 <compute_and_check_and_send_periph_dhcheck+0x198>)
   1797a:	f00f fdd1 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   1797e:	e01a      	b.n	179b6 <compute_and_check_and_send_periph_dhcheck+0xa6>
		if (smp->oobd_remote) {
   17980:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
   17984:	2b00      	cmp	r3, #0
   17986:	d0d8      	beq.n	1793a <compute_and_check_and_send_periph_dhcheck+0x2a>
			memcpy(r, smp->oobd_remote->r, sizeof(r));
   17988:	462e      	mov	r6, r5
   1798a:	f103 0710 	add.w	r7, r3, #16
   1798e:	4632      	mov	r2, r6
   17990:	6818      	ldr	r0, [r3, #0]
   17992:	6859      	ldr	r1, [r3, #4]
   17994:	3308      	adds	r3, #8
   17996:	c203      	stmia	r2!, {r0, r1}
   17998:	42bb      	cmp	r3, r7
   1799a:	4616      	mov	r6, r2
   1799c:	d1f7      	bne.n	1798e <compute_and_check_and_send_periph_dhcheck+0x7e>
   1799e:	e7cc      	b.n	1793a <compute_and_check_and_send_periph_dhcheck+0x2a>
	switch (smp->method) {
   179a0:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   179a2:	4b42      	ldr	r3, [pc, #264]	; (17aac <compute_and_check_and_send_periph_dhcheck+0x19c>)
   179a4:	2201      	movs	r2, #1
   179a6:	9302      	str	r3, [sp, #8]
   179a8:	2300      	movs	r3, #0
   179aa:	493f      	ldr	r1, [pc, #252]	; (17aa8 <compute_and_check_and_send_periph_dhcheck+0x198>)
   179ac:	4618      	mov	r0, r3
   179ae:	e9cd 3300 	strd	r3, r3, [sp]
   179b2:	f00f fdb5 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   179b6:	2008      	movs	r0, #8
}
   179b8:	b010      	add	sp, #64	; 0x40
   179ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   179be:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   179c2:	ae08      	add	r6, sp, #32
			 &smp->chan.chan.conn->le.resp_addr, &smp->chan.chan.conn->le.init_addr,
   179c4:	f103 0297 	add.w	r2, r3, #151	; 0x97
   179c8:	339e      	adds	r3, #158	; 0x9e
	if (bt_crypto_f6(smp->mackey, smp->prnd, smp->rrnd, r, &smp->prsp[1],
   179ca:	9301      	str	r3, [sp, #4]
   179cc:	f104 0311 	add.w	r3, r4, #17
   179d0:	9202      	str	r2, [sp, #8]
   179d2:	9300      	str	r3, [sp, #0]
   179d4:	4642      	mov	r2, r8
   179d6:	462b      	mov	r3, r5
   179d8:	4649      	mov	r1, r9
   179da:	4638      	mov	r0, r7
   179dc:	9603      	str	r6, [sp, #12]
   179de:	f010 f865 	bl	27aac <bt_crypto_f6>
   179e2:	b130      	cbz	r0, 179f2 <compute_and_check_and_send_periph_dhcheck+0xe2>
		LOG_ERR("Calculate local DHKey check failed");
   179e4:	4b32      	ldr	r3, [pc, #200]	; (17ab0 <compute_and_check_and_send_periph_dhcheck+0x1a0>)
   179e6:	f8cd a000 	str.w	sl, [sp]
   179ea:	e9cd a301 	strd	sl, r3, [sp, #4]
   179ee:	4653      	mov	r3, sl
   179f0:	e7c0      	b.n	17974 <compute_and_check_and_send_periph_dhcheck+0x64>
	if (smp->method == LE_SC_OOB) {
   179f2:	7a23      	ldrb	r3, [r4, #8]
   179f4:	2b05      	cmp	r3, #5
   179f6:	d10e      	bne.n	17a16 <compute_and_check_and_send_periph_dhcheck+0x106>
		if (smp->oobd_local) {
   179f8:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
   179fc:	b311      	cbz	r1, 17a44 <compute_and_check_and_send_periph_dhcheck+0x134>
			memcpy(r, smp->oobd_local->r, sizeof(r));
   179fe:	460b      	mov	r3, r1
   17a00:	46ac      	mov	ip, r5
   17a02:	f101 0e10 	add.w	lr, r1, #16
   17a06:	4662      	mov	r2, ip
   17a08:	6818      	ldr	r0, [r3, #0]
   17a0a:	6859      	ldr	r1, [r3, #4]
   17a0c:	3308      	adds	r3, #8
   17a0e:	c203      	stmia	r2!, {r0, r1}
   17a10:	4573      	cmp	r3, lr
   17a12:	4694      	mov	ip, r2
   17a14:	d1f7      	bne.n	17a06 <compute_and_check_and_send_periph_dhcheck+0xf6>
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   17a16:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   17a1a:	f10d 0a10 	add.w	sl, sp, #16
			 &smp->chan.chan.conn->le.init_addr, &smp->chan.chan.conn->le.resp_addr,
   17a1e:	f103 029e 	add.w	r2, r3, #158	; 0x9e
   17a22:	3397      	adds	r3, #151	; 0x97
	if (bt_crypto_f6(smp->mackey, smp->rrnd, smp->prnd, r, &smp->preq[1],
   17a24:	9301      	str	r3, [sp, #4]
   17a26:	f104 030a 	add.w	r3, r4, #10
   17a2a:	9202      	str	r2, [sp, #8]
   17a2c:	9300      	str	r3, [sp, #0]
   17a2e:	464a      	mov	r2, r9
   17a30:	462b      	mov	r3, r5
   17a32:	4641      	mov	r1, r8
   17a34:	4638      	mov	r0, r7
   17a36:	f8cd a00c 	str.w	sl, [sp, #12]
   17a3a:	f010 f837 	bl	27aac <bt_crypto_f6>
   17a3e:	b130      	cbz	r0, 17a4e <compute_and_check_and_send_periph_dhcheck+0x13e>
		LOG_ERR("Calculate remote DHKey check failed");
   17a40:	4b1c      	ldr	r3, [pc, #112]	; (17ab4 <compute_and_check_and_send_periph_dhcheck+0x1a4>)
   17a42:	e793      	b.n	1796c <compute_and_check_and_send_periph_dhcheck+0x5c>
			memset(r, 0, sizeof(r));
   17a44:	2210      	movs	r2, #16
   17a46:	4628      	mov	r0, r5
   17a48:	f011 fe55 	bl	296f6 <memset>
   17a4c:	e7e3      	b.n	17a16 <compute_and_check_and_send_periph_dhcheck+0x106>
	if (memcmp(smp->e, re, 16)) {
   17a4e:	2210      	movs	r2, #16
   17a50:	4651      	mov	r1, sl
   17a52:	f104 00b7 	add.w	r0, r4, #183	; 0xb7
   17a56:	f011 fe04 	bl	29662 <memcmp>
   17a5a:	bb00      	cbnz	r0, 17a9e <compute_and_check_and_send_periph_dhcheck+0x18e>
	buf = smp_create_pdu(smp, BT_SMP_DHKEY_CHECK, sizeof(*req));
   17a5c:	210d      	movs	r1, #13
   17a5e:	4620      	mov	r0, r4
   17a60:	f00f fd7d 	bl	2755e <smp_create_pdu.constprop.0>
	if (!buf) {
   17a64:	4607      	mov	r7, r0
   17a66:	2800      	cmp	r0, #0
   17a68:	d0a5      	beq.n	179b6 <compute_and_check_and_send_periph_dhcheck+0xa6>
   17a6a:	2110      	movs	r1, #16
   17a6c:	300c      	adds	r0, #12
   17a6e:	f001 fd01 	bl	19474 <net_buf_simple_add>
   17a72:	4632      	mov	r2, r6
   17a74:	4603      	mov	r3, r0
   17a76:	4616      	mov	r6, r2
   17a78:	ce03      	ldmia	r6!, {r0, r1}
   17a7a:	42ae      	cmp	r6, r5
   17a7c:	6018      	str	r0, [r3, #0]
   17a7e:	6059      	str	r1, [r3, #4]
   17a80:	4632      	mov	r2, r6
   17a82:	f103 0308 	add.w	r3, r3, #8
   17a86:	d1f6      	bne.n	17a76 <compute_and_check_and_send_periph_dhcheck+0x166>
	smp_send(smp, buf, NULL, NULL);
   17a88:	2200      	movs	r2, #0
   17a8a:	4639      	mov	r1, r7
   17a8c:	4620      	mov	r0, r4
   17a8e:	f00f fd2a 	bl	274e6 <smp_send.constprop.0>
	atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   17a92:	1d20      	adds	r0, r4, #4
   17a94:	2101      	movs	r1, #1
   17a96:	f00f fd52 	bl	2753e <atomic_set_bit>
	return 0;
   17a9a:	2000      	movs	r0, #0
   17a9c:	e78c      	b.n	179b8 <compute_and_check_and_send_periph_dhcheck+0xa8>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   17a9e:	200b      	movs	r0, #11
   17aa0:	e78a      	b.n	179b8 <compute_and_check_and_send_periph_dhcheck+0xa8>
   17aa2:	bf00      	nop
   17aa4:	0002eca1 	.word	0x0002eca1
   17aa8:	0002a5e8 	.word	0x0002a5e8
   17aac:	0002ec1c 	.word	0x0002ec1c
   17ab0:	0002ecb6 	.word	0x0002ecb6
   17ab4:	0002ecd9 	.word	0x0002ecd9

00017ab8 <bt_smp_connected>:
{
   17ab8:	b538      	push	{r3, r4, r5, lr}
   17aba:	4604      	mov	r4, r0
	k_work_init_delayable(&smp->work, smp_timeout);
   17abc:	4908      	ldr	r1, [pc, #32]	; (17ae0 <bt_smp_connected+0x28>)
   17abe:	f1a0 05ec 	sub.w	r5, r0, #236	; 0xec
   17ac2:	3094      	adds	r0, #148	; 0x94
   17ac4:	f008 fd96 	bl	205f4 <k_work_init_delayable>
	smp_reset(smp);
   17ac8:	4628      	mov	r0, r5
   17aca:	f00f fde1 	bl	27690 <smp_reset>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   17ace:	4b05      	ldr	r3, [pc, #20]	; (17ae4 <bt_smp_connected+0x2c>)
   17ad0:	34c4      	adds	r4, #196	; 0xc4
   17ad2:	e8d4 2fef 	ldaex	r2, [r4]
   17ad6:	e8c4 3fe1 	stlex	r1, r3, [r4]
   17ada:	2900      	cmp	r1, #0
   17adc:	d1f9      	bne.n	17ad2 <bt_smp_connected+0x1a>
}
   17ade:	bd38      	pop	{r3, r4, r5, pc}
   17ae0:	00018765 	.word	0x00018765
   17ae4:	20009980 	.word	0x20009980

00017ae8 <smp_pairing_confirm>:
{
   17ae8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   17aea:	1d06      	adds	r6, r0, #4
	struct bt_smp_pairing_confirm *req = (void *)buf->data;
   17aec:	68cd      	ldr	r5, [r1, #12]
{
   17aee:	4604      	mov	r4, r0
	atomic_clear_bit(smp->flags, SMP_FLAG_DISPLAY);
   17af0:	210b      	movs	r1, #11
   17af2:	4630      	mov	r0, r6
   17af4:	f00f fce3 	bl	274be <atomic_clear_bit>
   17af8:	462b      	mov	r3, r5
   17afa:	f104 0217 	add.w	r2, r4, #23
   17afe:	f105 0110 	add.w	r1, r5, #16
   17b02:	f853 0b04 	ldr.w	r0, [r3], #4
   17b06:	428b      	cmp	r3, r1
   17b08:	f842 0b04 	str.w	r0, [r2], #4
   17b0c:	d1f9      	bne.n	17b02 <smp_pairing_confirm+0x1a>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17b0e:	2105      	movs	r1, #5
   17b10:	4630      	mov	r0, r6
   17b12:	f00f fcad 	bl	27470 <atomic_test_bit>
   17b16:	b928      	cbnz	r0, 17b24 <smp_pairing_confirm+0x3c>
		return legacy_pairing_confirm(smp);
   17b18:	4620      	mov	r0, r4
}
   17b1a:	b004      	add	sp, #16
   17b1c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return legacy_pairing_confirm(smp);
   17b20:	f00f be2c 	b.w	2777c <legacy_pairing_confirm>
	switch (smp->method) {
   17b24:	7a23      	ldrb	r3, [r4, #8]
   17b26:	2b01      	cmp	r3, #1
   17b28:	d00a      	beq.n	17b40 <smp_pairing_confirm+0x58>
   17b2a:	2b02      	cmp	r3, #2
   17b2c:	d115      	bne.n	17b5a <smp_pairing_confirm+0x72>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_RANDOM);
   17b2e:	2104      	movs	r1, #4
   17b30:	4620      	mov	r0, r4
   17b32:	f00f fd04 	bl	2753e <atomic_set_bit>
}
   17b36:	b004      	add	sp, #16
   17b38:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return smp_send_pairing_confirm(smp);
   17b3c:	f7ff bbca 	b.w	172d4 <smp_send_pairing_confirm>
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   17b40:	210a      	movs	r1, #10
   17b42:	4630      	mov	r0, r6
   17b44:	f00f fc94 	bl	27470 <atomic_test_bit>
   17b48:	2800      	cmp	r0, #0
   17b4a:	d0f0      	beq.n	17b2e <smp_pairing_confirm+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   17b4c:	4630      	mov	r0, r6
   17b4e:	2100      	movs	r1, #0
   17b50:	f00f fcf5 	bl	2753e <atomic_set_bit>
			return 0;
   17b54:	2000      	movs	r0, #0
}
   17b56:	b004      	add	sp, #16
   17b58:	bd70      	pop	{r4, r5, r6, pc}
	switch (smp->method) {
   17b5a:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17b5c:	4b05      	ldr	r3, [pc, #20]	; (17b74 <smp_pairing_confirm+0x8c>)
   17b5e:	2201      	movs	r2, #1
   17b60:	9302      	str	r3, [sp, #8]
   17b62:	2300      	movs	r3, #0
   17b64:	4904      	ldr	r1, [pc, #16]	; (17b78 <smp_pairing_confirm+0x90>)
   17b66:	4618      	mov	r0, r3
   17b68:	e9cd 3300 	strd	r3, r3, [sp]
   17b6c:	f00f fcd8 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17b70:	2008      	movs	r0, #8
   17b72:	e7f0      	b.n	17b56 <smp_pairing_confirm+0x6e>
   17b74:	0002ec1c 	.word	0x0002ec1c
   17b78:	0002a5e8 	.word	0x0002a5e8

00017b7c <smp_pairing_random>:
{
   17b7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   17b80:	4604      	mov	r4, r0
   17b82:	b089      	sub	sp, #36	; 0x24
   17b84:	460e      	mov	r6, r1
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17b86:	f7ff fa57 	bl	17038 <latch_auth_cb>
	memcpy(smp->rrnd, req->val, sizeof(smp->rrnd));
   17b8a:	f104 0937 	add.w	r9, r4, #55	; 0x37
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17b8e:	4605      	mov	r5, r0
   17b90:	464a      	mov	r2, r9
   17b92:	68f3      	ldr	r3, [r6, #12]
   17b94:	f103 0110 	add.w	r1, r3, #16
   17b98:	f853 0b04 	ldr.w	r0, [r3], #4
   17b9c:	428b      	cmp	r3, r1
   17b9e:	f842 0b04 	str.w	r0, [r2], #4
   17ba2:	d1f9      	bne.n	17b98 <smp_pairing_random+0x1c>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   17ba4:	1d27      	adds	r7, r4, #4
   17ba6:	2105      	movs	r1, #5
   17ba8:	4638      	mov	r0, r7
   17baa:	f00f fc61 	bl	27470 <atomic_test_bit>
   17bae:	2800      	cmp	r0, #0
   17bb0:	d14f      	bne.n	17c52 <smp_pairing_random+0xd6>
	struct bt_conn *conn = smp->chan.chan.conn;
   17bb2:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17bb6:	f104 0647 	add.w	r6, r4, #71	; 0x47
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17bba:	f103 029e 	add.w	r2, r3, #158	; 0x9e
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17bbe:	ad04      	add	r5, sp, #16
		     &conn->le.init_addr, &conn->le.resp_addr, tmp);
   17bc0:	3397      	adds	r3, #151	; 0x97
	err = smp_c1(smp->tk, smp->rrnd, smp->preq, smp->prsp,
   17bc2:	9201      	str	r2, [sp, #4]
   17bc4:	9300      	str	r3, [sp, #0]
   17bc6:	4649      	mov	r1, r9
   17bc8:	4630      	mov	r0, r6
   17bca:	9502      	str	r5, [sp, #8]
   17bcc:	f104 0310 	add.w	r3, r4, #16
   17bd0:	f104 0209 	add.w	r2, r4, #9
   17bd4:	f00f fd77 	bl	276c6 <smp_c1>
	if (err) {
   17bd8:	bb20      	cbnz	r0, 17c24 <smp_pairing_random+0xa8>
	if (memcmp(smp->pcnf, tmp, sizeof(smp->pcnf))) {
   17bda:	2210      	movs	r2, #16
   17bdc:	4629      	mov	r1, r5
   17bde:	f104 0017 	add.w	r0, r4, #23
   17be2:	f011 fd3e 	bl	29662 <memcmp>
   17be6:	4680      	mov	r8, r0
   17be8:	2800      	cmp	r0, #0
   17bea:	d177      	bne.n	17cdc <smp_pairing_random+0x160>
	memcpy(out, r2, 8);
   17bec:	462b      	mov	r3, r5
   17bee:	f8d4 0037 	ldr.w	r0, [r4, #55]	; 0x37
   17bf2:	f8d9 1004 	ldr.w	r1, [r9, #4]
	return bt_encrypt_le(k, out, out);
   17bf6:	462a      	mov	r2, r5
	memcpy(out, r2, 8);
   17bf8:	c303      	stmia	r3!, {r0, r1}
	memcpy(out + 8, r1, 8);
   17bfa:	f8d4 0027 	ldr.w	r0, [r4, #39]	; 0x27
   17bfe:	f8d4 102b 	ldr.w	r1, [r4, #43]	; 0x2b
   17c02:	c303      	stmia	r3!, {r0, r1}
	return bt_encrypt_le(k, out, out);
   17c04:	4629      	mov	r1, r5
   17c06:	4630      	mov	r0, r6
   17c08:	f00e fbe8 	bl	263dc <bt_encrypt_le>
		if (err) {
   17c0c:	b170      	cbz	r0, 17c2c <smp_pairing_random+0xb0>
			LOG_ERR("Calculate STK failed");
   17c0e:	4b62      	ldr	r3, [pc, #392]	; (17d98 <smp_pairing_random+0x21c>)
   17c10:	f8cd 8000 	str.w	r8, [sp]
   17c14:	e9cd 8301 	strd	r8, r3, [sp, #4]
   17c18:	4643      	mov	r3, r8
		LOG_ERR("Calculate confirm failed");
   17c1a:	2201      	movs	r2, #1
   17c1c:	4618      	mov	r0, r3
   17c1e:	495f      	ldr	r1, [pc, #380]	; (17d9c <smp_pairing_random+0x220>)
   17c20:	f00f fc7e 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17c24:	2008      	movs	r0, #8
}
   17c26:	b009      	add	sp, #36	; 0x24
   17c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   17c2c:	4633      	mov	r3, r6
   17c2e:	ae08      	add	r6, sp, #32
   17c30:	462a      	mov	r2, r5
   17c32:	ca03      	ldmia	r2!, {r0, r1}
   17c34:	42b2      	cmp	r2, r6
   17c36:	6018      	str	r0, [r3, #0]
   17c38:	6059      	str	r1, [r3, #4]
   17c3a:	4615      	mov	r5, r2
   17c3c:	f103 0308 	add.w	r3, r3, #8
   17c40:	d1f6      	bne.n	17c30 <smp_pairing_random+0xb4>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   17c42:	2101      	movs	r1, #1
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17c44:	4638      	mov	r0, r7
   17c46:	f00f fc7a 	bl	2753e <atomic_set_bit>
	return smp_send_pairing_random(smp);
   17c4a:	4620      	mov	r0, r4
   17c4c:	f00f fcc0 	bl	275d0 <smp_send_pairing_random>
   17c50:	e7e9      	b.n	17c26 <smp_pairing_random+0xaa>
	switch (smp->method) {
   17c52:	7a23      	ldrb	r3, [r4, #8]
   17c54:	2b05      	cmp	r3, #5
   17c56:	f200 8091 	bhi.w	17d7c <smp_pairing_random+0x200>
   17c5a:	e8df f003 	tbb	[pc, r3]
   17c5e:	1f19      	.short	0x1f19
   17c60:	658f031f 	.word	0x658f031f
		if (bt_crypto_g2(smp->pkey, sc_public_key, smp->rrnd, smp->prnd, &passkey)) {
   17c64:	ab04      	add	r3, sp, #16
   17c66:	494e      	ldr	r1, [pc, #312]	; (17da0 <smp_pairing_random+0x224>)
   17c68:	9300      	str	r3, [sp, #0]
   17c6a:	464a      	mov	r2, r9
   17c6c:	6809      	ldr	r1, [r1, #0]
   17c6e:	f104 0327 	add.w	r3, r4, #39	; 0x27
   17c72:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17c76:	f001 f865 	bl	18d44 <bt_crypto_g2>
   17c7a:	2800      	cmp	r0, #0
   17c7c:	d1d2      	bne.n	17c24 <smp_pairing_random+0xa8>
		atomic_set_bit(smp->flags, SMP_FLAG_USER);
   17c7e:	210a      	movs	r1, #10
   17c80:	4638      	mov	r0, r7
   17c82:	f00f fc5c 	bl	2753e <atomic_set_bit>
		smp_auth_cb->passkey_confirm(smp->chan.chan.conn, passkey);
   17c86:	68ab      	ldr	r3, [r5, #8]
   17c88:	9904      	ldr	r1, [sp, #16]
   17c8a:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17c8e:	4798      	blx	r3
	atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17c90:	210d      	movs	r1, #13
   17c92:	4620      	mov	r0, r4
   17c94:	f00f fc53 	bl	2753e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17c98:	2110      	movs	r1, #16
   17c9a:	e7d3      	b.n	17c44 <smp_pairing_random+0xc8>
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17c9c:	f894 20dc 	ldrb.w	r2, [r4, #220]	; 0xdc
   17ca0:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17ca4:	493e      	ldr	r1, [pc, #248]	; (17da0 <smp_pairing_random+0x224>)
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17ca6:	40d3      	lsrs	r3, r2
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17ca8:	ad04      	add	r5, sp, #16
		r = (smp->passkey >> smp->passkey_round) & 0x01;
   17caa:	f003 0301 	and.w	r3, r3, #1
	if (bt_crypto_f4(smp->pkey, sc_public_key, smp->rrnd, r, cfm)) {
   17cae:	9500      	str	r5, [sp, #0]
   17cb0:	464a      	mov	r2, r9
   17cb2:	6809      	ldr	r1, [r1, #0]
   17cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   17cb8:	f104 0057 	add.w	r0, r4, #87	; 0x57
   17cbc:	f00f fed1 	bl	27a62 <bt_crypto_f4>
   17cc0:	b128      	cbz	r0, 17cce <smp_pairing_random+0x152>
		LOG_ERR("Calculate confirm failed");
   17cc2:	4b38      	ldr	r3, [pc, #224]	; (17da4 <smp_pairing_random+0x228>)
   17cc4:	9302      	str	r3, [sp, #8]
   17cc6:	2300      	movs	r3, #0
   17cc8:	e9cd 3300 	strd	r3, r3, [sp]
   17ccc:	e7a5      	b.n	17c1a <smp_pairing_random+0x9e>
	if (memcmp(smp->pcnf, cfm, 16)) {
   17cce:	2210      	movs	r2, #16
   17cd0:	4629      	mov	r1, r5
   17cd2:	f104 0017 	add.w	r0, r4, #23
   17cd6:	f011 fcc4 	bl	29662 <memcmp>
   17cda:	b108      	cbz	r0, 17ce0 <smp_pairing_random+0x164>
		return BT_SMP_ERR_CONFIRM_FAILED;
   17cdc:	2004      	movs	r0, #4
   17cde:	e7a2      	b.n	17c26 <smp_pairing_random+0xaa>
		atomic_set_bit(smp->allowed_cmds,
   17ce0:	2103      	movs	r1, #3
   17ce2:	4620      	mov	r0, r4
   17ce4:	f00f fc2b 	bl	2753e <atomic_set_bit>
		err = smp_send_pairing_random(smp);
   17ce8:	f00f fc72 	bl	275d0 <smp_send_pairing_random>
		if (err) {
   17cec:	2800      	cmp	r0, #0
   17cee:	d19a      	bne.n	17c26 <smp_pairing_random+0xaa>
		smp->passkey_round++;
   17cf0:	f894 30dc 	ldrb.w	r3, [r4, #220]	; 0xdc
   17cf4:	3301      	adds	r3, #1
   17cf6:	b2db      	uxtb	r3, r3
		if (smp->passkey_round == 20U) {
   17cf8:	2b14      	cmp	r3, #20
		smp->passkey_round++;
   17cfa:	f884 30dc 	strb.w	r3, [r4, #220]	; 0xdc
		if (smp->passkey_round == 20U) {
   17cfe:	d109      	bne.n	17d14 <smp_pairing_random+0x198>
			atomic_set_bit(smp->allowed_cmds, BT_SMP_DHKEY_CHECK);
   17d00:	210d      	movs	r1, #13
   17d02:	4620      	mov	r0, r4
   17d04:	f00f fc1b 	bl	2753e <atomic_set_bit>
			atomic_set_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   17d08:	2110      	movs	r1, #16
   17d0a:	4638      	mov	r0, r7
   17d0c:	f00f fc17 	bl	2753e <atomic_set_bit>
			return 0;
   17d10:	2000      	movs	r0, #0
   17d12:	e788      	b.n	17c26 <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17d14:	2110      	movs	r1, #16
   17d16:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17d1a:	f7fb fd05 	bl	13728 <bt_rand>
   17d1e:	3800      	subs	r0, #0
   17d20:	bf18      	it	ne
   17d22:	2001      	movne	r0, #1
   17d24:	00c0      	lsls	r0, r0, #3
   17d26:	e77e      	b.n	17c26 <smp_pairing_random+0xaa>
		if (bt_rand(smp->prnd, 16)) {
   17d28:	2110      	movs	r1, #16
   17d2a:	f104 0027 	add.w	r0, r4, #39	; 0x27
   17d2e:	f7fb fcfb 	bl	13728 <bt_rand>
   17d32:	2800      	cmp	r0, #0
   17d34:	f47f af76 	bne.w	17c24 <smp_pairing_random+0xa8>
		if (smp_auth_cb && smp_auth_cb->oob_data_request) {
   17d38:	b365      	cbz	r5, 17d94 <smp_pairing_random+0x218>
   17d3a:	68eb      	ldr	r3, [r5, #12]
   17d3c:	b353      	cbz	r3, 17d94 <smp_pairing_random+0x218>
			struct bt_conn_oob_info info = {
   17d3e:	4b1a      	ldr	r3, [pc, #104]	; (17da8 <smp_pairing_random+0x22c>)
	return ((req->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17d40:	7ae2      	ldrb	r2, [r4, #11]
			struct bt_conn_oob_info info = {
   17d42:	881b      	ldrh	r3, [r3, #0]
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17d44:	07d2      	lsls	r2, r2, #31
			struct bt_conn_oob_info info = {
   17d46:	f8ad 3010 	strh.w	r3, [sp, #16]
	return ((rsp->oob_flag & BT_SMP_OOB_DATA_MASK) == BT_SMP_OOB_PRESENT);
   17d4a:	7ca3      	ldrb	r3, [r4, #18]
   17d4c:	f003 0301 	and.w	r3, r3, #1
		oob_config = req_oob_present ? BT_CONN_OOB_LOCAL_ONLY :
   17d50:	d412      	bmi.n	17d78 <smp_pairing_random+0x1fc>
   17d52:	2b00      	cmp	r3, #0
   17d54:	bf14      	ite	ne
   17d56:	2301      	movne	r3, #1
   17d58:	2303      	moveq	r3, #3
	info->lesc.oob_config = oob_config;
   17d5a:	f88d 3011 	strb.w	r3, [sp, #17]
			smp->oobd_local = NULL;
   17d5e:	2300      	movs	r3, #0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17d60:	4638      	mov	r0, r7
			smp->oobd_remote = NULL;
   17d62:	e9c4 3338 	strd	r3, r3, [r4, #224]	; 0xe0
			atomic_set_bit(smp->flags, SMP_FLAG_OOB_PENDING);
   17d66:	210c      	movs	r1, #12
   17d68:	f00f fbe9 	bl	2753e <atomic_set_bit>
			smp_auth_cb->oob_data_request(smp->chan.chan.conn, &info);
   17d6c:	68eb      	ldr	r3, [r5, #12]
   17d6e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
   17d72:	a904      	add	r1, sp, #16
   17d74:	4798      	blx	r3
			return 0;
   17d76:	e7cb      	b.n	17d10 <smp_pairing_random+0x194>
		if (rsp_oob_present) {
   17d78:	005b      	lsls	r3, r3, #1
   17d7a:	e7ee      	b.n	17d5a <smp_pairing_random+0x1de>
	switch (smp->method) {
   17d7c:	9303      	str	r3, [sp, #12]
		LOG_ERR("Unknown pairing method (%u)", smp->method);
   17d7e:	4b0b      	ldr	r3, [pc, #44]	; (17dac <smp_pairing_random+0x230>)
   17d80:	2201      	movs	r2, #1
   17d82:	9302      	str	r3, [sp, #8]
   17d84:	2300      	movs	r3, #0
   17d86:	4905      	ldr	r1, [pc, #20]	; (17d9c <smp_pairing_random+0x220>)
   17d88:	4618      	mov	r0, r3
   17d8a:	e9cd 3300 	strd	r3, r3, [sp]
   17d8e:	f00f fbc7 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_UNSPECIFIED;
   17d92:	e747      	b.n	17c24 <smp_pairing_random+0xa8>
			return BT_SMP_ERR_OOB_NOT_AVAIL;
   17d94:	2002      	movs	r0, #2
   17d96:	e746      	b.n	17c26 <smp_pairing_random+0xaa>
   17d98:	0002ecfd 	.word	0x0002ecfd
   17d9c:	0002a5e8 	.word	0x0002a5e8
   17da0:	20021110 	.word	0x20021110
   17da4:	0002ed12 	.word	0x0002ed12
   17da8:	0002a72a 	.word	0x0002a72a
   17dac:	0002ec1c 	.word	0x0002ec1c

00017db0 <bt_smp_start_security>:
{
   17db0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	switch (conn->role) {
   17db4:	78c6      	ldrb	r6, [r0, #3]
{
   17db6:	4604      	mov	r4, r0
	switch (conn->role) {
   17db8:	2e01      	cmp	r6, #1
   17dba:	d005      	beq.n	17dc8 <bt_smp_start_security+0x18>
		return -EINVAL;
   17dbc:	f06f 0415 	mvn.w	r4, #21
}
   17dc0:	4620      	mov	r0, r4
   17dc2:	b003      	add	sp, #12
   17dc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	smp = smp_chan_get(conn);
   17dc8:	f7ff f9b4 	bl	17134 <smp_chan_get>
	if (!smp) {
   17dcc:	4605      	mov	r5, r0
   17dce:	2800      	cmp	r0, #0
   17dd0:	f000 80ac 	beq.w	17f2c <bt_smp_start_security+0x17c>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   17dd4:	1d07      	adds	r7, r0, #4
   17dd6:	2104      	movs	r1, #4
   17dd8:	4638      	mov	r0, r7
   17dda:	f00f fb49 	bl	27470 <atomic_test_bit>
   17dde:	2800      	cmp	r0, #0
   17de0:	f040 80a7 	bne.w	17f32 <bt_smp_start_security+0x182>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   17de4:	2103      	movs	r1, #3
   17de6:	4638      	mov	r0, r7
   17de8:	f00f fb42 	bl	27470 <atomic_test_bit>
   17dec:	b110      	cbz	r0, 17df4 <bt_smp_start_security+0x44>
		return -EBUSY;
   17dee:	f06f 040f 	mvn.w	r4, #15
   17df2:	e7e5      	b.n	17dc0 <bt_smp_start_security+0x10>
	if (atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   17df4:	4631      	mov	r1, r6
   17df6:	4638      	mov	r0, r7
   17df8:	f00f fb3a 	bl	27470 <atomic_test_bit>
   17dfc:	2800      	cmp	r0, #0
   17dfe:	d1f6      	bne.n	17dee <bt_smp_start_security+0x3e>
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17e00:	4628      	mov	r0, r5
   17e02:	f7ff f919 	bl	17038 <latch_auth_cb>
	switch (smp->chan.chan.conn->required_sec_level) {
   17e06:	f8d5 30ec 	ldr.w	r3, [r5, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   17e0a:	4606      	mov	r6, r0
	switch (smp->chan.chan.conn->required_sec_level) {
   17e0c:	7a9b      	ldrb	r3, [r3, #10]
   17e0e:	2b03      	cmp	r3, #3
   17e10:	d042      	beq.n	17e98 <bt_smp_start_security+0xe8>
   17e12:	d832      	bhi.n	17e7a <bt_smp_start_security+0xca>
   17e14:	3b01      	subs	r3, #1
   17e16:	2b01      	cmp	r3, #1
   17e18:	d948      	bls.n	17eac <bt_smp_start_security+0xfc>
	if (atomic_test_bit(conn->flags, BT_CONN_FORCE_PAIR)) {
   17e1a:	210b      	movs	r1, #11
   17e1c:	1d20      	adds	r0, r4, #4
   17e1e:	f00f fb27 	bl	27470 <atomic_test_bit>
   17e22:	2800      	cmp	r0, #0
   17e24:	d1ca      	bne.n	17dbc <bt_smp_start_security+0xc>
	if (!conn->le.keys) {
   17e26:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17e2a:	b983      	cbnz	r3, 17e4e <bt_smp_start_security+0x9e>
						     conn->id, &conn->le.dst);
   17e2c:	f104 0690 	add.w	r6, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256,
   17e30:	4632      	mov	r2, r6
   17e32:	2020      	movs	r0, #32
   17e34:	7a21      	ldrb	r1, [r4, #8]
   17e36:	f000 fde9 	bl	18a0c <bt_keys_find>
   17e3a:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17e3e:	b930      	cbnz	r0, 17e4e <bt_smp_start_security+0x9e>
			conn->le.keys = bt_keys_find(BT_KEYS_LTK,
   17e40:	4632      	mov	r2, r6
   17e42:	2004      	movs	r0, #4
   17e44:	7a21      	ldrb	r1, [r4, #8]
   17e46:	f000 fde1 	bl	18a0c <bt_keys_find>
   17e4a:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys ||
   17e4e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17e52:	2b00      	cmp	r3, #0
   17e54:	d0b2      	beq.n	17dbc <bt_smp_start_security+0xc>
	    !(conn->le.keys->keys & (BT_KEYS_LTK | BT_KEYS_LTK_P256))) {
   17e56:	89da      	ldrh	r2, [r3, #14]
	if (!conn->le.keys ||
   17e58:	f012 0f24 	tst.w	r2, #36	; 0x24
   17e5c:	d0ae      	beq.n	17dbc <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L3 &&
   17e5e:	7aa1      	ldrb	r1, [r4, #10]
   17e60:	2902      	cmp	r1, #2
   17e62:	d923      	bls.n	17eac <bt_smp_start_security+0xfc>
   17e64:	7b58      	ldrb	r0, [r3, #13]
   17e66:	07c0      	lsls	r0, r0, #31
   17e68:	d5a8      	bpl.n	17dbc <bt_smp_start_security+0xc>
	if (conn->required_sec_level >= BT_SECURITY_L4 &&
   17e6a:	2903      	cmp	r1, #3
   17e6c:	d01e      	beq.n	17eac <bt_smp_start_security+0xfc>
	    !((conn->le.keys->flags & BT_KEYS_AUTHENTICATED) &&
   17e6e:	0692      	lsls	r2, r2, #26
   17e70:	d5a4      	bpl.n	17dbc <bt_smp_start_security+0xc>
   17e72:	7b1b      	ldrb	r3, [r3, #12]
   17e74:	2b10      	cmp	r3, #16
   17e76:	d1a1      	bne.n	17dbc <bt_smp_start_security+0xc>
   17e78:	e018      	b.n	17eac <bt_smp_start_security+0xfc>
	switch (smp->chan.chan.conn->required_sec_level) {
   17e7a:	2b04      	cmp	r3, #4
   17e7c:	d1cd      	bne.n	17e1a <bt_smp_start_security+0x6a>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17e7e:	4628      	mov	r0, r5
   17e80:	f7ff f8f0 	bl	17064 <get_io_capa>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17e84:	2803      	cmp	r0, #3
   17e86:	d104      	bne.n	17e92 <bt_smp_start_security+0xe2>
		return (get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17e88:	2e00      	cmp	r6, #0
   17e8a:	d0c6      	beq.n	17e1a <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17e8c:	68f3      	ldr	r3, [r6, #12]
   17e8e:	2b00      	cmp	r3, #0
   17e90:	d0c3      	beq.n	17e1a <bt_smp_start_security+0x6a>
   17e92:	4b29      	ldr	r3, [pc, #164]	; (17f38 <bt_smp_start_security+0x188>)
   17e94:	781b      	ldrb	r3, [r3, #0]
   17e96:	e007      	b.n	17ea8 <bt_smp_start_security+0xf8>
		return get_io_capa(smp) != BT_SMP_IO_NO_INPUT_OUTPUT ||
   17e98:	4628      	mov	r0, r5
   17e9a:	f7ff f8e3 	bl	17064 <get_io_capa>
   17e9e:	2803      	cmp	r0, #3
   17ea0:	d104      	bne.n	17eac <bt_smp_start_security+0xfc>
   17ea2:	2e00      	cmp	r6, #0
   17ea4:	d0b9      	beq.n	17e1a <bt_smp_start_security+0x6a>
		       (smp_auth_cb && smp_auth_cb->oob_data_request);
   17ea6:	68f3      	ldr	r3, [r6, #12]
		       (smp_auth_cb && smp_auth_cb->oob_data_request)) && sc_supported;
   17ea8:	2b00      	cmp	r3, #0
   17eaa:	d0b6      	beq.n	17e1a <bt_smp_start_security+0x6a>
	if (!conn->le.keys) {
   17eac:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   17eb0:	b13b      	cbz	r3, 17ec2 <bt_smp_start_security+0x112>
	if (smp_init(smp) != 0) {
   17eb2:	4628      	mov	r0, r5
   17eb4:	f7ff f958 	bl	17168 <smp_init>
   17eb8:	4680      	mov	r8, r0
   17eba:	b170      	cbz	r0, 17eda <bt_smp_start_security+0x12a>
		return -ENOBUFS;
   17ebc:	f06f 0468 	mvn.w	r4, #104	; 0x68
   17ec0:	e77e      	b.n	17dc0 <bt_smp_start_security+0x10>
		conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   17ec2:	7a20      	ldrb	r0, [r4, #8]
   17ec4:	f104 0190 	add.w	r1, r4, #144	; 0x90
   17ec8:	f000 fd48 	bl	1895c <bt_keys_get_addr>
   17ecc:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   17ed0:	2800      	cmp	r0, #0
   17ed2:	d1ee      	bne.n	17eb2 <bt_smp_start_security+0x102>
			return -ENOMEM;
   17ed4:	f06f 040b 	mvn.w	r4, #11
   17ed8:	e772      	b.n	17dc0 <bt_smp_start_security+0x10>
	req_buf = smp_create_pdu(smp, BT_SMP_CMD_SECURITY_REQUEST,
   17eda:	210b      	movs	r1, #11
   17edc:	4628      	mov	r0, r5
   17ede:	f00f fb3e 	bl	2755e <smp_create_pdu.constprop.0>
	if (!req_buf) {
   17ee2:	4606      	mov	r6, r0
   17ee4:	2800      	cmp	r0, #0
   17ee6:	d0e9      	beq.n	17ebc <bt_smp_start_security+0x10c>
   17ee8:	2101      	movs	r1, #1
   17eea:	300c      	adds	r0, #12
   17eec:	f001 fac2 	bl	19474 <net_buf_simple_add>
	req->auth_req = get_auth(smp, BT_SMP_AUTH_DEFAULT);
   17ef0:	2109      	movs	r1, #9
   17ef2:	4681      	mov	r9, r0
   17ef4:	4628      	mov	r0, r5
   17ef6:	f7ff f8db 	bl	170b0 <get_auth>
   17efa:	4643      	mov	r3, r8
   17efc:	f889 0000 	strb.w	r0, [r9]
   17f00:	4632      	mov	r2, r6
   17f02:	4620      	mov	r0, r4
   17f04:	2106      	movs	r1, #6
   17f06:	f8cd 8000 	str.w	r8, [sp]
   17f0a:	f00e fc04 	bl	26716 <bt_l2cap_send_cb>
	if (err) {
   17f0e:	4604      	mov	r4, r0
   17f10:	b118      	cbz	r0, 17f1a <bt_smp_start_security+0x16a>
		net_buf_unref(req_buf);
   17f12:	4630      	mov	r0, r6
   17f14:	f001 f98c 	bl	19230 <net_buf_unref>
		return err;
   17f18:	e752      	b.n	17dc0 <bt_smp_start_security+0x10>
	atomic_set_bit(smp->flags, SMP_FLAG_SEC_REQ);
   17f1a:	4638      	mov	r0, r7
   17f1c:	210f      	movs	r1, #15
   17f1e:	f00f fb0e 	bl	2753e <atomic_set_bit>
	atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   17f22:	2101      	movs	r1, #1
   17f24:	4628      	mov	r0, r5
   17f26:	f00f fb0a 	bl	2753e <atomic_set_bit>
	return 0;
   17f2a:	e749      	b.n	17dc0 <bt_smp_start_security+0x10>
		return -ENOTCONN;
   17f2c:	f06f 047f 	mvn.w	r4, #127	; 0x7f
   17f30:	e746      	b.n	17dc0 <bt_smp_start_security+0x10>
		return -EIO;
   17f32:	f06f 0404 	mvn.w	r4, #4
   17f36:	e743      	b.n	17dc0 <bt_smp_start_security+0x10>
   17f38:	20021dbf 	.word	0x20021dbf

00017f3c <smp_pairing_complete>:
{
   17f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   17f3e:	4606      	mov	r6, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   17f40:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   17f44:	1d04      	adds	r4, r0, #4
	if (!status) {
   17f46:	bb39      	cbnz	r1, 17f98 <smp_pairing_complete+0x5c>
		bool bond_flag = atomic_test_bit(smp->flags, SMP_FLAG_BOND);
   17f48:	210d      	movs	r1, #13
   17f4a:	4620      	mov	r0, r4
   17f4c:	f00f fa90 	bl	27470 <atomic_test_bit>
	return list->head;
   17f50:	4b36      	ldr	r3, [pc, #216]	; (1802c <smp_pairing_complete+0xf0>)
   17f52:	4607      	mov	r7, r0
   17f54:	681b      	ldr	r3, [r3, #0]
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   17f56:	b19b      	cbz	r3, 17f80 <smp_pairing_complete+0x44>
	return node->next;
   17f58:	681c      	ldr	r4, [r3, #0]
   17f5a:	b104      	cbz	r4, 17f5e <smp_pairing_complete+0x22>
   17f5c:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   17f5e:	f853 3c0c 	ldr.w	r3, [r3, #-12]
   17f62:	b113      	cbz	r3, 17f6a <smp_pairing_complete+0x2e>
				listener->pairing_complete(conn, bond_flag);
   17f64:	4639      	mov	r1, r7
   17f66:	4628      	mov	r0, r5
   17f68:	4798      	blx	r3
		SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs, listener,
   17f6a:	b14c      	cbz	r4, 17f80 <smp_pairing_complete+0x44>
   17f6c:	4623      	mov	r3, r4
   17f6e:	68e4      	ldr	r4, [r4, #12]
   17f70:	681b      	ldr	r3, [r3, #0]
   17f72:	b11c      	cbz	r4, 17f7c <smp_pairing_complete+0x40>
   17f74:	3c0c      	subs	r4, #12
			if (listener->pairing_complete) {
   17f76:	2b00      	cmp	r3, #0
   17f78:	d1f4      	bne.n	17f64 <smp_pairing_complete+0x28>
   17f7a:	e7f7      	b.n	17f6c <smp_pairing_complete+0x30>
   17f7c:	2b00      	cmp	r3, #0
   17f7e:	d1f1      	bne.n	17f64 <smp_pairing_complete+0x28>
	smp_reset(smp);
   17f80:	4630      	mov	r0, r6
   17f82:	f00f fb85 	bl	27690 <smp_reset>
	if (conn->sec_level != conn->required_sec_level) {
   17f86:	7a6a      	ldrb	r2, [r5, #9]
   17f88:	7aab      	ldrb	r3, [r5, #10]
   17f8a:	429a      	cmp	r2, r3
   17f8c:	d04d      	beq.n	1802a <smp_pairing_complete+0xee>
		bt_smp_start_security(conn);
   17f8e:	4628      	mov	r0, r5
}
   17f90:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		bt_smp_start_security(conn);
   17f94:	f7ff bf0c 	b.w	17db0 <bt_smp_start_security>
	switch (smp_err) {
   17f98:	3901      	subs	r1, #1
   17f9a:	b2c9      	uxtb	r1, r1
   17f9c:	290e      	cmp	r1, #14
   17f9e:	bf96      	itet	ls
   17fa0:	4b23      	ldrls	r3, [pc, #140]	; (18030 <smp_pairing_complete+0xf4>)
	if (!status) {
   17fa2:	2709      	movhi	r7, #9
   17fa4:	5c5f      	ldrbls	r7, [r3, r1]
		if (conn->le.keys &&
   17fa6:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   17faa:	b143      	cbz	r3, 17fbe <smp_pairing_complete+0x82>
   17fac:	7b1b      	ldrb	r3, [r3, #12]
   17fae:	bb33      	cbnz	r3, 17ffe <smp_pairing_complete+0xc2>
			bt_keys_clear(conn->le.keys);
   17fb0:	f8d5 00c0 	ldr.w	r0, [r5, #192]	; 0xc0
   17fb4:	f000 fe10 	bl	18bd8 <bt_keys_clear>
			conn->le.keys = NULL;
   17fb8:	2300      	movs	r3, #0
   17fba:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   17fbe:	2102      	movs	r1, #2
   17fc0:	4620      	mov	r0, r4
   17fc2:	f00f fa55 	bl	27470 <atomic_test_bit>
   17fc6:	b948      	cbnz	r0, 17fdc <smp_pairing_complete+0xa0>
	switch (err) {
   17fc8:	2f07      	cmp	r7, #7
   17fca:	bf94      	ite	ls
   17fcc:	4b19      	ldrls	r3, [pc, #100]	; (18034 <smp_pairing_complete+0xf8>)
		if (!atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR)) {
   17fce:	211f      	movhi	r1, #31
			bt_conn_security_changed(conn,
   17fd0:	463a      	mov	r2, r7
   17fd2:	4628      	mov	r0, r5
   17fd4:	bf98      	it	ls
   17fd6:	5dd9      	ldrbls	r1, [r3, r7]
   17fd8:	f7fc fa80 	bl	144dc <bt_conn_security_changed>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   17fdc:	2103      	movs	r1, #3
   17fde:	4620      	mov	r0, r4
   17fe0:	f00f fa46 	bl	27470 <atomic_test_bit>
   17fe4:	2800      	cmp	r0, #0
   17fe6:	d0cb      	beq.n	17f80 <smp_pairing_complete+0x44>
	return list->head;
   17fe8:	4b10      	ldr	r3, [pc, #64]	; (1802c <smp_pairing_complete+0xf0>)
   17fea:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   17fec:	2b00      	cmp	r3, #0
   17fee:	d0c7      	beq.n	17f80 <smp_pairing_complete+0x44>
	return node->next;
   17ff0:	681c      	ldr	r4, [r3, #0]
   17ff2:	b104      	cbz	r4, 17ff6 <smp_pairing_complete+0xba>
   17ff4:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   17ff6:	f853 3c08 	ldr.w	r3, [r3, #-8]
   17ffa:	b94b      	cbnz	r3, 18010 <smp_pairing_complete+0xd4>
   17ffc:	e00b      	b.n	18016 <smp_pairing_complete+0xda>
		     atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR))) {
   17ffe:	2102      	movs	r1, #2
   18000:	4620      	mov	r0, r4
   18002:	f00f fa35 	bl	27470 <atomic_test_bit>
		    (!conn->le.keys->enc_size ||
   18006:	2800      	cmp	r0, #0
   18008:	d1d2      	bne.n	17fb0 <smp_pairing_complete+0x74>
   1800a:	e7d8      	b.n	17fbe <smp_pairing_complete+0x82>
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   1800c:	3c0c      	subs	r4, #12
				if (listener->pairing_failed) {
   1800e:	b123      	cbz	r3, 1801a <smp_pairing_complete+0xde>
					listener->pairing_failed(conn, security_err);
   18010:	4639      	mov	r1, r7
   18012:	4628      	mov	r0, r5
   18014:	4798      	blx	r3
			SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&bt_auth_info_cbs,
   18016:	2c00      	cmp	r4, #0
   18018:	d0b2      	beq.n	17f80 <smp_pairing_complete+0x44>
   1801a:	4623      	mov	r3, r4
   1801c:	68e4      	ldr	r4, [r4, #12]
   1801e:	685b      	ldr	r3, [r3, #4]
   18020:	2c00      	cmp	r4, #0
   18022:	d1f3      	bne.n	1800c <smp_pairing_complete+0xd0>
				if (listener->pairing_failed) {
   18024:	2b00      	cmp	r3, #0
   18026:	d1f3      	bne.n	18010 <smp_pairing_complete+0xd4>
   18028:	e7aa      	b.n	17f80 <smp_pairing_complete+0x44>
}
   1802a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1802c:	20020fe0 	.word	0x20020fe0
   18030:	0002efcc 	.word	0x0002efcc
   18034:	0002efbb 	.word	0x0002efbb

00018038 <smp_error>:
{
   18038:	b5f0      	push	{r4, r5, r6, r7, lr}
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   1803a:	1d03      	adds	r3, r0, #4
{
   1803c:	4606      	mov	r6, r0
   1803e:	460f      	mov	r7, r1
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   18040:	4618      	mov	r0, r3
   18042:	2102      	movs	r1, #2
{
   18044:	b085      	sub	sp, #20
	remote_already_completed = (atomic_test_bit(smp->flags, SMP_FLAG_KEYS_DISTR) &&
   18046:	f00f fa13 	bl	27470 <atomic_test_bit>
				    !smp->local_dist && !smp->remote_dist);
   1804a:	4604      	mov	r4, r0
   1804c:	b120      	cbz	r0, 18058 <smp_error+0x20>
   1804e:	f8b6 40e8 	ldrh.w	r4, [r6, #232]	; 0xe8
   18052:	fab4 f484 	clz	r4, r4
   18056:	0964      	lsrs	r4, r4, #5
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   18058:	2103      	movs	r1, #3
   1805a:	4618      	mov	r0, r3
   1805c:	f00f fa08 	bl	27470 <atomic_test_bit>
   18060:	b1b0      	cbz	r0, 18090 <smp_error+0x58>
		smp_pairing_complete(smp, reason);
   18062:	4639      	mov	r1, r7
   18064:	4630      	mov	r0, r6
   18066:	f7ff ff69 	bl	17f3c <smp_pairing_complete>
	if (remote_already_completed) {
   1806a:	b1f4      	cbz	r4, 180aa <smp_error+0x72>
		LOG_WRN("SMP does not allow a pairing failure at this point. Known issue. "
   1806c:	4b1d      	ldr	r3, [pc, #116]	; (180e4 <smp_error+0xac>)
   1806e:	491e      	ldr	r1, [pc, #120]	; (180e8 <smp_error+0xb0>)
   18070:	9302      	str	r3, [sp, #8]
   18072:	2300      	movs	r3, #0
   18074:	2202      	movs	r2, #2
   18076:	4618      	mov	r0, r3
   18078:	e9cd 3300 	strd	r3, r3, [sp]
   1807c:	f00f fa50 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		bt_conn_disconnect(smp->chan.chan.conn, BT_HCI_ERR_AUTH_FAIL);
   18080:	2105      	movs	r1, #5
   18082:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   18086:	f00e fa50 	bl	2652a <bt_conn_disconnect>
		return 0;
   1808a:	2000      	movs	r0, #0
}
   1808c:	b005      	add	sp, #20
   1808e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   18090:	2101      	movs	r1, #1
   18092:	4618      	mov	r0, r3
   18094:	f00f f9ec 	bl	27470 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   18098:	2800      	cmp	r0, #0
   1809a:	d1e2      	bne.n	18062 <smp_error+0x2a>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   1809c:	210f      	movs	r1, #15
   1809e:	4618      	mov	r0, r3
   180a0:	f00f f9e6 	bl	27470 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   180a4:	2800      	cmp	r0, #0
   180a6:	d1dc      	bne.n	18062 <smp_error+0x2a>
   180a8:	e7df      	b.n	1806a <smp_error+0x32>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_FAIL, sizeof(*rsp));
   180aa:	2105      	movs	r1, #5
   180ac:	4630      	mov	r0, r6
   180ae:	f00f fa56 	bl	2755e <smp_create_pdu.constprop.0>
	if (!buf) {
   180b2:	4605      	mov	r5, r0
   180b4:	b190      	cbz	r0, 180dc <smp_error+0xa4>
   180b6:	2101      	movs	r1, #1
   180b8:	300c      	adds	r0, #12
   180ba:	f001 f9db 	bl	19474 <net_buf_simple_add>
	rsp->reason = reason;
   180be:	7007      	strb	r7, [r0, #0]
   180c0:	9400      	str	r4, [sp, #0]
   180c2:	4623      	mov	r3, r4
   180c4:	462a      	mov	r2, r5
   180c6:	2106      	movs	r1, #6
   180c8:	f8d6 00ec 	ldr.w	r0, [r6, #236]	; 0xec
   180cc:	f00e fb23 	bl	26716 <bt_l2cap_send_cb>
	if (bt_l2cap_send(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf)) {
   180d0:	2800      	cmp	r0, #0
   180d2:	d0da      	beq.n	1808a <smp_error+0x52>
		net_buf_unref(buf);
   180d4:	4628      	mov	r0, r5
   180d6:	f001 f8ab 	bl	19230 <net_buf_unref>
   180da:	e7d6      	b.n	1808a <smp_error+0x52>
		return -ENOBUFS;
   180dc:	f06f 0068 	mvn.w	r0, #104	; 0x68
   180e0:	e7d4      	b.n	1808c <smp_error+0x54>
   180e2:	bf00      	nop
   180e4:	0002ed2b 	.word	0x0002ed2b
   180e8:	0002a5e8 	.word	0x0002a5e8

000180ec <bt_smp_recv>:
{
   180ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (buf->len < sizeof(*hdr)) {
   180f0:	8a0b      	ldrh	r3, [r1, #16]
{
   180f2:	4604      	mov	r4, r0
   180f4:	460e      	mov	r6, r1
   180f6:	b086      	sub	sp, #24
	if (buf->len < sizeof(*hdr)) {
   180f8:	b963      	cbnz	r3, 18114 <bt_smp_recv+0x28>
		LOG_ERR("Too small SMP PDU received");
   180fa:	4a3c      	ldr	r2, [pc, #240]	; (181ec <bt_smp_recv+0x100>)
   180fc:	4618      	mov	r0, r3
   180fe:	e9cd 3201 	strd	r3, r2, [sp, #4]
   18102:	493b      	ldr	r1, [pc, #236]	; (181f0 <bt_smp_recv+0x104>)
   18104:	2201      	movs	r2, #1
   18106:	9300      	str	r3, [sp, #0]
   18108:	f00f fa0a 	bl	27520 <z_log_msg_runtime_create.constprop.0>
}
   1810c:	2000      	movs	r0, #0
   1810e:	b006      	add	sp, #24
   18110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return net_buf_simple_pull_mem(&buf->b, len);
   18114:	2101      	movs	r1, #1
   18116:	f106 000c 	add.w	r0, r6, #12
   1811a:	f001 f98d 	bl	19438 <net_buf_simple_pull_mem>
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   1811e:	2104      	movs	r1, #4
   18120:	4607      	mov	r7, r0
   18122:	f1a4 00e8 	sub.w	r0, r4, #232	; 0xe8
   18126:	f00f f9a3 	bl	27470 <atomic_test_bit>
   1812a:	f1a4 05ec 	sub.w	r5, r4, #236	; 0xec
   1812e:	7839      	ldrb	r1, [r7, #0]
   18130:	4604      	mov	r4, r0
   18132:	b158      	cbz	r0, 1814c <bt_smp_recv+0x60>
		LOG_WRN("SMP command (code 0x%02x) received after timeout", hdr->code);
   18134:	4b2f      	ldr	r3, [pc, #188]	; (181f4 <bt_smp_recv+0x108>)
   18136:	2202      	movs	r2, #2
   18138:	9302      	str	r3, [sp, #8]
   1813a:	2300      	movs	r3, #0
   1813c:	4618      	mov	r0, r3
   1813e:	e9cd 3300 	strd	r3, r3, [sp]
   18142:	9103      	str	r1, [sp, #12]
   18144:	492a      	ldr	r1, [pc, #168]	; (181f0 <bt_smp_recv+0x104>)
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   18146:	f00f f9eb 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return 0;
   1814a:	e7df      	b.n	1810c <bt_smp_recv+0x20>
	if (hdr->code >= ARRAY_SIZE(handlers)) {
   1814c:	290e      	cmp	r1, #14
   1814e:	d908      	bls.n	18162 <bt_smp_recv+0x76>
		LOG_WRN("Received reserved SMP code 0x%02x", hdr->code);
   18150:	4b29      	ldr	r3, [pc, #164]	; (181f8 <bt_smp_recv+0x10c>)
   18152:	9103      	str	r1, [sp, #12]
   18154:	e9cd 0301 	strd	r0, r3, [sp, #4]
   18158:	2202      	movs	r2, #2
   1815a:	4603      	mov	r3, r0
   1815c:	4924      	ldr	r1, [pc, #144]	; (181f0 <bt_smp_recv+0x104>)
   1815e:	9000      	str	r0, [sp, #0]
   18160:	e7f1      	b.n	18146 <bt_smp_recv+0x5a>
	if (!handlers[hdr->code].func) {
   18162:	f8df 8098 	ldr.w	r8, [pc, #152]	; 181fc <bt_smp_recv+0x110>
   18166:	f858 3031 	ldr.w	r3, [r8, r1, lsl #3]
   1816a:	b96b      	cbnz	r3, 18188 <bt_smp_recv+0x9c>
		LOG_WRN("Unhandled SMP code 0x%02x", hdr->code);
   1816c:	4a24      	ldr	r2, [pc, #144]	; (18200 <bt_smp_recv+0x114>)
   1816e:	9103      	str	r1, [sp, #12]
   18170:	e9cd 3201 	strd	r3, r2, [sp, #4]
   18174:	491e      	ldr	r1, [pc, #120]	; (181f0 <bt_smp_recv+0x104>)
   18176:	2202      	movs	r2, #2
   18178:	9300      	str	r3, [sp, #0]
   1817a:	f00f f9d1 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_CMD_NOTSUPP);
   1817e:	2107      	movs	r1, #7
		smp_error(smp, err);
   18180:	4628      	mov	r0, r5
   18182:	f7ff ff59 	bl	18038 <smp_error>
   18186:	e7c1      	b.n	1810c <bt_smp_recv+0x20>
	if (!atomic_test_and_clear_bit(smp->allowed_cmds, hdr->code)) {
   18188:	4628      	mov	r0, r5
   1818a:	f00f fa6f 	bl	2766c <atomic_test_and_clear_bit>
   1818e:	783a      	ldrb	r2, [r7, #0]
   18190:	4603      	mov	r3, r0
   18192:	b968      	cbnz	r0, 181b0 <bt_smp_recv+0xc4>
		LOG_WRN("Unexpected SMP code 0x%02x", hdr->code);
   18194:	9203      	str	r2, [sp, #12]
   18196:	4a1b      	ldr	r2, [pc, #108]	; (18204 <bt_smp_recv+0x118>)
   18198:	4915      	ldr	r1, [pc, #84]	; (181f0 <bt_smp_recv+0x104>)
   1819a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1819e:	9000      	str	r0, [sp, #0]
   181a0:	2202      	movs	r2, #2
   181a2:	f00f f9bd 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		if (hdr->code != BT_SMP_CMD_PAIRING_FAIL) {
   181a6:	783b      	ldrb	r3, [r7, #0]
   181a8:	2b05      	cmp	r3, #5
   181aa:	d0af      	beq.n	1810c <bt_smp_recv+0x20>
			smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   181ac:	2108      	movs	r1, #8
   181ae:	e7e7      	b.n	18180 <bt_smp_recv+0x94>
	if (buf->len != handlers[hdr->code].expect_len) {
   181b0:	eb08 01c2 	add.w	r1, r8, r2, lsl #3
   181b4:	8a33      	ldrh	r3, [r6, #16]
   181b6:	7909      	ldrb	r1, [r1, #4]
   181b8:	4299      	cmp	r1, r3
   181ba:	d00d      	beq.n	181d8 <bt_smp_recv+0xec>
		LOG_ERR("Invalid len %u for code 0x%02x", buf->len, hdr->code);
   181bc:	e9cd 3203 	strd	r3, r2, [sp, #12]
   181c0:	4b11      	ldr	r3, [pc, #68]	; (18208 <bt_smp_recv+0x11c>)
   181c2:	490b      	ldr	r1, [pc, #44]	; (181f0 <bt_smp_recv+0x104>)
   181c4:	e9cd 4301 	strd	r4, r3, [sp, #4]
   181c8:	2201      	movs	r2, #1
   181ca:	4623      	mov	r3, r4
   181cc:	4620      	mov	r0, r4
   181ce:	9400      	str	r4, [sp, #0]
   181d0:	f00f f9a6 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_INVALID_PARAMS);
   181d4:	210a      	movs	r1, #10
   181d6:	e7d3      	b.n	18180 <bt_smp_recv+0x94>
	err = handlers[hdr->code].func(smp, buf);
   181d8:	4631      	mov	r1, r6
   181da:	4628      	mov	r0, r5
   181dc:	f858 3032 	ldr.w	r3, [r8, r2, lsl #3]
   181e0:	4798      	blx	r3
	if (err) {
   181e2:	4601      	mov	r1, r0
   181e4:	2800      	cmp	r0, #0
   181e6:	d091      	beq.n	1810c <bt_smp_recv+0x20>
   181e8:	e7ca      	b.n	18180 <bt_smp_recv+0x94>
   181ea:	bf00      	nop
   181ec:	0002ed83 	.word	0x0002ed83
   181f0:	0002a5e8 	.word	0x0002a5e8
   181f4:	0002ed9e 	.word	0x0002ed9e
   181f8:	0002edcf 	.word	0x0002edcf
   181fc:	0002b114 	.word	0x0002b114
   18200:	0002edf1 	.word	0x0002edf1
   18204:	0002ee0b 	.word	0x0002ee0b
   18208:	0002e89c 	.word	0x0002e89c

0001820c <bt_smp_pkey_ready>:
{
   1820c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	sc_public_key = pkey;
   1820e:	4a10      	ldr	r2, [pc, #64]	; (18250 <bt_smp_pkey_ready+0x44>)
{
   18210:	4603      	mov	r3, r0
	sc_public_key = pkey;
   18212:	6010      	str	r0, [r2, #0]
	if (!pkey) {
   18214:	b948      	cbnz	r0, 1822a <bt_smp_pkey_ready+0x1e>
		LOG_WRN("Public key not available");
   18216:	4a0f      	ldr	r2, [pc, #60]	; (18254 <bt_smp_pkey_ready+0x48>)
   18218:	490f      	ldr	r1, [pc, #60]	; (18258 <bt_smp_pkey_ready+0x4c>)
   1821a:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1821e:	9000      	str	r0, [sp, #0]
   18220:	2202      	movs	r2, #2
   18222:	f00f f97d 	bl	27520 <z_log_msg_runtime_create.constprop.0>
}
   18226:	b004      	add	sp, #16
   18228:	bd10      	pop	{r4, pc}
	z_impl_k_sem_give(sem);
   1822a:	480c      	ldr	r0, [pc, #48]	; (1825c <bt_smp_pkey_ready+0x50>)
   1822c:	f007 fd5e 	bl	1fcec <z_impl_k_sem_give>
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   18230:	4b0b      	ldr	r3, [pc, #44]	; (18260 <bt_smp_pkey_ready+0x54>)
		err = smp_public_key_periph(smp);
   18232:	1f1c      	subs	r4, r3, #4
   18234:	e8d3 3faf 	lda	r3, [r3]
		if (!atomic_test_bit(smp->flags, SMP_FLAG_PKEY_SEND)) {
   18238:	065b      	lsls	r3, r3, #25
   1823a:	d5f4      	bpl.n	18226 <bt_smp_pkey_ready+0x1a>
		err = smp_public_key_periph(smp);
   1823c:	4620      	mov	r0, r4
   1823e:	f7ff f897 	bl	17370 <smp_public_key_periph>
		if (err) {
   18242:	4601      	mov	r1, r0
   18244:	2800      	cmp	r0, #0
   18246:	d0ee      	beq.n	18226 <bt_smp_pkey_ready+0x1a>
			smp_error(smp, err);
   18248:	4620      	mov	r0, r4
   1824a:	f7ff fef5 	bl	18038 <smp_error>
   1824e:	e7ea      	b.n	18226 <bt_smp_pkey_ready+0x1a>
   18250:	20021110 	.word	0x20021110
   18254:	0002ee26 	.word	0x0002ee26
   18258:	0002a5e8 	.word	0x0002a5e8
   1825c:	20008b48 	.word	0x20008b48
   18260:	20009984 	.word	0x20009984

00018264 <smp_ident_addr_info>:
{
   18264:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   18268:	f890 30e9 	ldrb.w	r3, [r0, #233]	; 0xe9
	struct bt_smp_ident_addr_info *req = (void *)buf->data;
   1826c:	68cf      	ldr	r7, [r1, #12]
	smp->remote_dist &= ~BT_SMP_DIST_ID_KEY;
   1826e:	f023 0302 	bic.w	r3, r3, #2
   18272:	f880 30e9 	strb.w	r3, [r0, #233]	; 0xe9
	struct bt_conn *conn = smp->chan.chan.conn;
   18276:	f8d0 60ec 	ldr.w	r6, [r0, #236]	; 0xec
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   1827a:	783b      	ldrb	r3, [r7, #0]
{
   1827c:	4604      	mov	r4, r0
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   1827e:	f106 0890 	add.w	r8, r6, #144	; 0x90
   18282:	b32b      	cbz	r3, 182d0 <smp_ident_addr_info+0x6c>
	if (!bt_addr_le_is_identity(&req->addr)) {
   18284:	79bb      	ldrb	r3, [r7, #6]
   18286:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   1828a:	2bc0      	cmp	r3, #192	; 0xc0
   1828c:	d020      	beq.n	182d0 <smp_ident_addr_info+0x6c>
		LOG_ERR("Invalid identity %s", bt_addr_le_str(&req->addr));
   1828e:	4638      	mov	r0, r7
   18290:	f7f8 febc 	bl	1100c <bt_addr_le_str>
   18294:	2400      	movs	r4, #0
   18296:	4b5d      	ldr	r3, [pc, #372]	; (1840c <smp_ident_addr_info+0x1a8>)
   18298:	2201      	movs	r2, #1
   1829a:	495d      	ldr	r1, [pc, #372]	; (18410 <smp_ident_addr_info+0x1ac>)
   1829c:	9003      	str	r0, [sp, #12]
   1829e:	9302      	str	r3, [sp, #8]
   182a0:	4620      	mov	r0, r4
   182a2:	4623      	mov	r3, r4
   182a4:	e9cd 4400 	strd	r4, r4, [sp]
   182a8:	f00f f93a 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		LOG_ERR(" for %s", bt_addr_le_str(&conn->le.dst));
   182ac:	4640      	mov	r0, r8
   182ae:	f7f8 fead 	bl	1100c <bt_addr_le_str>
   182b2:	4b58      	ldr	r3, [pc, #352]	; (18414 <smp_ident_addr_info+0x1b0>)
   182b4:	9003      	str	r0, [sp, #12]
   182b6:	e9cd 4301 	strd	r4, r3, [sp, #4]
   182ba:	4620      	mov	r0, r4
   182bc:	4623      	mov	r3, r4
   182be:	2201      	movs	r2, #1
   182c0:	4953      	ldr	r1, [pc, #332]	; (18410 <smp_ident_addr_info+0x1ac>)
   182c2:	9400      	str	r4, [sp, #0]
   182c4:	f00f f92c 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_INVALID_PARAMS;
   182c8:	200a      	movs	r0, #10
}
   182ca:	b004      	add	sp, #16
   182cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return memcmp(a, b, sizeof(*a));
   182d0:	2207      	movs	r2, #7
   182d2:	4639      	mov	r1, r7
   182d4:	4640      	mov	r0, r8
   182d6:	f011 f9c4 	bl	29662 <memcmp>
	if (!bt_addr_le_eq(&conn->le.dst, &req->addr)) {
   182da:	b168      	cbz	r0, 182f8 <smp_ident_addr_info+0x94>
		struct bt_keys *keys = bt_keys_find_addr(conn->id, &req->addr);
   182dc:	4639      	mov	r1, r7
   182de:	7a30      	ldrb	r0, [r6, #8]
   182e0:	f000 fc1a 	bl	18b18 <bt_keys_find_addr>
		if (keys) {
   182e4:	4605      	mov	r5, r0
   182e6:	b138      	cbz	r0, 182f8 <smp_ident_addr_info+0x94>
			if (!update_keys_check(smp, keys)) {
   182e8:	4601      	mov	r1, r0
   182ea:	4620      	mov	r0, r4
   182ec:	f00f f8c6 	bl	2747c <update_keys_check>
   182f0:	b1e8      	cbz	r0, 1832e <smp_ident_addr_info+0xca>
			bt_keys_clear(keys);
   182f2:	4628      	mov	r0, r5
   182f4:	f000 fc70 	bl	18bd8 <bt_keys_clear>
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   182f8:	210d      	movs	r1, #13
   182fa:	1d20      	adds	r0, r4, #4
   182fc:	f00f f8b8 	bl	27470 <atomic_test_bit>
   18300:	2800      	cmp	r0, #0
   18302:	d071      	beq.n	183e8 <smp_ident_addr_info+0x184>
		keys = bt_keys_get_type(BT_KEYS_IRK, conn->id, &conn->le.dst);
   18304:	4642      	mov	r2, r8
   18306:	2002      	movs	r0, #2
   18308:	7a31      	ldrb	r1, [r6, #8]
   1830a:	f000 fc41 	bl	18b90 <bt_keys_get_type>
		if (!keys) {
   1830e:	4605      	mov	r5, r0
   18310:	b978      	cbnz	r0, 18332 <smp_ident_addr_info+0xce>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   18312:	4640      	mov	r0, r8
   18314:	f7f8 fe7a 	bl	1100c <bt_addr_le_str>
   18318:	4b3f      	ldr	r3, [pc, #252]	; (18418 <smp_ident_addr_info+0x1b4>)
   1831a:	9003      	str	r0, [sp, #12]
   1831c:	e9cd 5301 	strd	r5, r3, [sp, #4]
   18320:	2201      	movs	r2, #1
   18322:	462b      	mov	r3, r5
   18324:	4628      	mov	r0, r5
   18326:	493a      	ldr	r1, [pc, #232]	; (18410 <smp_ident_addr_info+0x1ac>)
   18328:	9500      	str	r5, [sp, #0]
   1832a:	f00f f8f9 	bl	27520 <z_log_msg_runtime_create.constprop.0>
				return BT_SMP_ERR_UNSPECIFIED;
   1832e:	2008      	movs	r0, #8
   18330:	e7cb      	b.n	182ca <smp_ident_addr_info+0x66>
		if (conn->role == BT_HCI_ROLE_CENTRAL) {
   18332:	78f3      	ldrb	r3, [r6, #3]
   18334:	bba3      	cbnz	r3, 183a0 <smp_ident_addr_info+0x13c>
			dst = &conn->le.resp_addr;
   18336:	f106 039e 	add.w	r3, r6, #158	; 0x9e
	if (addr->type != BT_ADDR_LE_RANDOM) {
   1833a:	781a      	ldrb	r2, [r3, #0]
   1833c:	2a01      	cmp	r2, #1
   1833e:	d11e      	bne.n	1837e <smp_ident_addr_info+0x11a>
		if (bt_addr_le_is_rpa(dst)) {
   18340:	799a      	ldrb	r2, [r3, #6]
   18342:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
   18346:	2a40      	cmp	r2, #64	; 0x40
   18348:	d119      	bne.n	1837e <smp_ident_addr_info+0x11a>
   1834a:	f8d3 2001 	ldr.w	r2, [r3, #1]
   1834e:	f8c5 203a 	str.w	r2, [r5, #58]	; 0x3a
   18352:	f8b3 3005 	ldrh.w	r3, [r3, #5]
   18356:	87eb      	strh	r3, [r5, #62]	; 0x3e
	if (addr->type == BT_ADDR_LE_PUBLIC) {
   18358:	f896 3090 	ldrb.w	r3, [r6, #144]	; 0x90
   1835c:	b17b      	cbz	r3, 1837e <smp_ident_addr_info+0x11a>
			if (!bt_addr_le_is_identity(&conn->le.dst)) {
   1835e:	f896 3096 	ldrb.w	r3, [r6, #150]	; 0x96
   18362:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   18366:	2bc0      	cmp	r3, #192	; 0xc0
   18368:	d009      	beq.n	1837e <smp_ident_addr_info+0x11a>
				bt_addr_le_copy(&keys->addr, &req->addr);
   1836a:	4639      	mov	r1, r7
   1836c:	1c68      	adds	r0, r5, #1
   1836e:	f00f f8b1 	bl	274d4 <bt_addr_le_copy>
				bt_addr_le_copy(&conn->le.dst, &req->addr);
   18372:	4640      	mov	r0, r8
   18374:	f00f f8ae 	bl	274d4 <bt_addr_le_copy>
				bt_conn_identity_resolved(conn);
   18378:	4630      	mov	r0, r6
   1837a:	f7fc f869 	bl	14450 <bt_conn_identity_resolved>
	__ASSERT_NO_MSG(!(smp->remote_dist & BT_SMP_DIST_ID_KEY));
   1837e:	f894 60e9 	ldrb.w	r6, [r4, #233]	; 0xe9
   18382:	f016 0602 	ands.w	r6, r6, #2
   18386:	d00e      	beq.n	183a6 <smp_ident_addr_info+0x142>
   18388:	4924      	ldr	r1, [pc, #144]	; (1841c <smp_ident_addr_info+0x1b8>)
   1838a:	f640 6363 	movw	r3, #3683	; 0xe63
   1838e:	4a24      	ldr	r2, [pc, #144]	; (18420 <smp_ident_addr_info+0x1bc>)
   18390:	4824      	ldr	r0, [pc, #144]	; (18424 <smp_ident_addr_info+0x1c0>)
   18392:	f00c fc10 	bl	24bb6 <assert_print>
   18396:	f640 6163 	movw	r1, #3683	; 0xe63
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   1839a:	4821      	ldr	r0, [pc, #132]	; (18420 <smp_ident_addr_info+0x1bc>)
   1839c:	f00c fc04 	bl	24ba8 <assert_post_action>
			dst = &conn->le.init_addr;
   183a0:	f106 0397 	add.w	r3, r6, #151	; 0x97
   183a4:	e7c9      	b.n	1833a <smp_ident_addr_info+0xd6>
	conflict = bt_id_find_conflict(new_bond);
   183a6:	4628      	mov	r0, r5
   183a8:	f7fa fafe 	bl	129a8 <bt_id_find_conflict>
	if (conflict) {
   183ac:	b158      	cbz	r0, 183c6 <smp_ident_addr_info+0x162>
		LOG_WRN("Refusing new pairing. The old bond must be unpaired first.");
   183ae:	4b1e      	ldr	r3, [pc, #120]	; (18428 <smp_ident_addr_info+0x1c4>)
   183b0:	4630      	mov	r0, r6
   183b2:	e9cd 6301 	strd	r6, r3, [sp, #4]
   183b6:	2202      	movs	r2, #2
   183b8:	4633      	mov	r3, r6
   183ba:	4915      	ldr	r1, [pc, #84]	; (18410 <smp_ident_addr_info+0x1ac>)
   183bc:	9600      	str	r6, [sp, #0]
   183be:	f00f f8af 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		return BT_SMP_ERR_AUTH_REQUIREMENTS;
   183c2:	2003      	movs	r0, #3
   183c4:	e781      	b.n	182ca <smp_ident_addr_info+0x66>
	__ASSERT_NO_MSG(!bt_id_find_conflict(new_bond));
   183c6:	4628      	mov	r0, r5
   183c8:	f7fa faee 	bl	129a8 <bt_id_find_conflict>
   183cc:	b148      	cbz	r0, 183e2 <smp_ident_addr_info+0x17e>
   183ce:	4917      	ldr	r1, [pc, #92]	; (1842c <smp_ident_addr_info+0x1c8>)
   183d0:	f640 637f 	movw	r3, #3711	; 0xe7f
   183d4:	4a12      	ldr	r2, [pc, #72]	; (18420 <smp_ident_addr_info+0x1bc>)
   183d6:	4813      	ldr	r0, [pc, #76]	; (18424 <smp_ident_addr_info+0x1c0>)
   183d8:	f00c fbed 	bl	24bb6 <assert_print>
   183dc:	f640 617f 	movw	r1, #3711	; 0xe7f
   183e0:	e7db      	b.n	1839a <smp_ident_addr_info+0x136>
	bt_id_add(new_bond);
   183e2:	4628      	mov	r0, r5
   183e4:	f7fa faf0 	bl	129c8 <bt_id_add>
	if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   183e8:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   183ec:	075b      	lsls	r3, r3, #29
   183ee:	d503      	bpl.n	183f8 <smp_ident_addr_info+0x194>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   183f0:	210a      	movs	r1, #10
   183f2:	4620      	mov	r0, r4
   183f4:	f00f f8a3 	bl	2753e <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   183f8:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   183fc:	b109      	cbz	r1, 18402 <smp_ident_addr_info+0x19e>
	return 0;
   183fe:	2000      	movs	r0, #0
   18400:	e763      	b.n	182ca <smp_ident_addr_info+0x66>
		smp_pairing_complete(smp, 0);
   18402:	4620      	mov	r0, r4
   18404:	f7ff fd9a 	bl	17f3c <smp_pairing_complete>
   18408:	e7f9      	b.n	183fe <smp_ident_addr_info+0x19a>
   1840a:	bf00      	nop
   1840c:	0002ee3f 	.word	0x0002ee3f
   18410:	0002a5e8 	.word	0x0002a5e8
   18414:	0002ef26 	.word	0x0002ef26
   18418:	0002ec02 	.word	0x0002ec02
   1841c:	0002ee82 	.word	0x0002ee82
   18420:	0002ee53 	.word	0x0002ee53
   18424:	0002b549 	.word	0x0002b549
   18428:	0002ee9d 	.word	0x0002ee9d
   1842c:	0002eed8 	.word	0x0002eed8

00018430 <smp_central_ident>:
{
   18430:	b5f0      	push	{r4, r5, r6, r7, lr}
   18432:	460b      	mov	r3, r1
   18434:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   18436:	f8d0 50ec 	ldr.w	r5, [r0, #236]	; 0xec
{
   1843a:	b085      	sub	sp, #20
	if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   1843c:	210d      	movs	r1, #13
   1843e:	3004      	adds	r0, #4
   18440:	f00f f816 	bl	27470 <atomic_test_bit>
   18444:	b318      	cbz	r0, 1848e <smp_central_ident+0x5e>
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   18446:	f105 0790 	add.w	r7, r5, #144	; 0x90
   1844a:	7a29      	ldrb	r1, [r5, #8]
   1844c:	463a      	mov	r2, r7
   1844e:	2004      	movs	r0, #4
		struct bt_smp_central_ident *req = (void *)buf->data;
   18450:	68de      	ldr	r6, [r3, #12]
		keys = bt_keys_get_type(BT_KEYS_LTK, conn->id, &conn->le.dst);
   18452:	f000 fb9d 	bl	18b90 <bt_keys_get_type>
		if (!keys) {
   18456:	4605      	mov	r5, r0
   18458:	b980      	cbnz	r0, 1847c <smp_central_ident+0x4c>
			LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   1845a:	4638      	mov	r0, r7
   1845c:	f7f8 fdd6 	bl	1100c <bt_addr_le_str>
   18460:	4b17      	ldr	r3, [pc, #92]	; (184c0 <smp_central_ident+0x90>)
   18462:	9003      	str	r0, [sp, #12]
   18464:	e9cd 5301 	strd	r5, r3, [sp, #4]
   18468:	4628      	mov	r0, r5
   1846a:	462b      	mov	r3, r5
   1846c:	2201      	movs	r2, #1
   1846e:	4915      	ldr	r1, [pc, #84]	; (184c4 <smp_central_ident+0x94>)
   18470:	9500      	str	r5, [sp, #0]
   18472:	f00f f855 	bl	27520 <z_log_msg_runtime_create.constprop.0>
			return BT_SMP_ERR_UNSPECIFIED;
   18476:	2008      	movs	r0, #8
}
   18478:	b005      	add	sp, #20
   1847a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1847c:	4632      	mov	r2, r6
   1847e:	f832 3b02 	ldrh.w	r3, [r2], #2
   18482:	8303      	strh	r3, [r0, #24]
   18484:	f8d6 3002 	ldr.w	r3, [r6, #2]
   18488:	6103      	str	r3, [r0, #16]
   1848a:	6853      	ldr	r3, [r2, #4]
   1848c:	6143      	str	r3, [r0, #20]
	smp->remote_dist &= ~BT_SMP_DIST_ENC_KEY;
   1848e:	f894 30e9 	ldrb.w	r3, [r4, #233]	; 0xe9
   18492:	f023 0201 	bic.w	r2, r3, #1
   18496:	f884 20e9 	strb.w	r2, [r4, #233]	; 0xe9
	if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   1849a:	079a      	lsls	r2, r3, #30
   1849c:	d508      	bpl.n	184b0 <smp_central_ident+0x80>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   1849e:	2108      	movs	r1, #8
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   184a0:	4620      	mov	r0, r4
   184a2:	f00f f84c 	bl	2753e <atomic_set_bit>
	if (!smp->local_dist && !smp->remote_dist) {
   184a6:	f8b4 10e8 	ldrh.w	r1, [r4, #232]	; 0xe8
   184aa:	b129      	cbz	r1, 184b8 <smp_central_ident+0x88>
	return 0;
   184ac:	2000      	movs	r0, #0
   184ae:	e7e3      	b.n	18478 <smp_central_ident+0x48>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   184b0:	075b      	lsls	r3, r3, #29
   184b2:	d5f8      	bpl.n	184a6 <smp_central_ident+0x76>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   184b4:	210a      	movs	r1, #10
   184b6:	e7f3      	b.n	184a0 <smp_central_ident+0x70>
		smp_pairing_complete(smp, 0);
   184b8:	4620      	mov	r0, r4
   184ba:	f7ff fd3f 	bl	17f3c <smp_pairing_complete>
   184be:	e7f5      	b.n	184ac <smp_central_ident+0x7c>
   184c0:	0002ec02 	.word	0x0002ec02
   184c4:	0002a5e8 	.word	0x0002a5e8

000184c8 <smp_pairing_failed>:
{
   184c8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   184cc:	460e      	mov	r6, r1
   184ce:	4604      	mov	r4, r0
	struct bt_conn *conn = smp->chan.chan.conn;
   184d0:	f8d0 80ec 	ldr.w	r8, [r0, #236]	; 0xec
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   184d4:	f7fe fdb0 	bl	17038 <latch_auth_cb>
	struct bt_smp_pairing_fail *req = (void *)buf->data;
   184d8:	68f6      	ldr	r6, [r6, #12]
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   184da:	4914      	ldr	r1, [pc, #80]	; (1852c <smp_pairing_failed+0x64>)
   184dc:	7833      	ldrb	r3, [r6, #0]
	const struct bt_conn_auth_cb *smp_auth_cb = latch_auth_cb(smp);
   184de:	4605      	mov	r5, r0
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   184e0:	9303      	str	r3, [sp, #12]
   184e2:	4b13      	ldr	r3, [pc, #76]	; (18530 <smp_pairing_failed+0x68>)
   184e4:	2201      	movs	r2, #1
   184e6:	9302      	str	r3, [sp, #8]
   184e8:	2300      	movs	r3, #0
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   184ea:	1d27      	adds	r7, r4, #4
	LOG_ERR("pairing failed (peer reason 0x%x)", req->reason);
   184ec:	4618      	mov	r0, r3
   184ee:	e9cd 3300 	strd	r3, r3, [sp]
   184f2:	f00f f815 	bl	27520 <z_log_msg_runtime_create.constprop.0>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   184f6:	210a      	movs	r1, #10
   184f8:	4638      	mov	r0, r7
   184fa:	f00f f8b7 	bl	2766c <atomic_test_and_clear_bit>
   184fe:	b140      	cbz	r0, 18512 <smp_pairing_failed+0x4a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   18500:	b975      	cbnz	r5, 18520 <smp_pairing_failed+0x58>
	smp_pairing_complete(smp, req->reason);
   18502:	4620      	mov	r0, r4
   18504:	7831      	ldrb	r1, [r6, #0]
   18506:	f7ff fd19 	bl	17f3c <smp_pairing_complete>
}
   1850a:	2000      	movs	r0, #0
   1850c:	b004      	add	sp, #16
   1850e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	    atomic_test_and_clear_bit(smp->flags, SMP_FLAG_DISPLAY)) {
   18512:	210b      	movs	r1, #11
   18514:	4638      	mov	r0, r7
   18516:	f00f f8a9 	bl	2766c <atomic_test_and_clear_bit>
	if (atomic_test_and_clear_bit(smp->flags, SMP_FLAG_USER) ||
   1851a:	2800      	cmp	r0, #0
   1851c:	d1f0      	bne.n	18500 <smp_pairing_failed+0x38>
   1851e:	e7f0      	b.n	18502 <smp_pairing_failed+0x3a>
		if (smp_auth_cb && smp_auth_cb->cancel) {
   18520:	692b      	ldr	r3, [r5, #16]
   18522:	2b00      	cmp	r3, #0
   18524:	d0ed      	beq.n	18502 <smp_pairing_failed+0x3a>
			smp_auth_cb->cancel(conn);
   18526:	4640      	mov	r0, r8
   18528:	4798      	blx	r3
   1852a:	e7ea      	b.n	18502 <smp_pairing_failed+0x3a>
   1852c:	0002a5e8 	.word	0x0002a5e8
   18530:	0002eef7 	.word	0x0002eef7

00018534 <bt_smp_encrypt_change>:
{
   18534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct bt_conn *conn = chan->conn;
   18538:	4605      	mov	r5, r0
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   1853a:	f1a0 06e8 	sub.w	r6, r0, #232	; 0xe8
{
   1853e:	4604      	mov	r4, r0
   18540:	460f      	mov	r7, r1
   18542:	b08c      	sub	sp, #48	; 0x30
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   18544:	2101      	movs	r1, #1
   18546:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->conn;
   18548:	f855 89ec 	ldr.w	r8, [r5], #-236
	if (!atomic_test_and_clear_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   1854c:	f00f f88e 	bl	2766c <atomic_test_and_clear_bit>
   18550:	2800      	cmp	r0, #0
   18552:	d068      	beq.n	18626 <bt_smp_encrypt_change+0xf2>
	if (hci_status) {
   18554:	b1e7      	cbz	r7, 18590 <bt_smp_encrypt_change+0x5c>
		if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18556:	2103      	movs	r1, #3
   18558:	4630      	mov	r0, r6
   1855a:	f00e ff89 	bl	27470 <atomic_test_bit>
   1855e:	2800      	cmp	r0, #0
   18560:	d061      	beq.n	18626 <bt_smp_encrypt_change+0xf2>
			uint8_t smp_err = smp_err_get(
   18562:	4638      	mov	r0, r7
   18564:	f7f9 fcee 	bl	11f44 <bt_security_err_get>
	switch (auth_err) {
   18568:	3801      	subs	r0, #1
   1856a:	b2c0      	uxtb	r0, r0
   1856c:	2808      	cmp	r0, #8
			uint8_t smp_err = smp_err_get(
   1856e:	bf8c      	ite	hi
   18570:	2400      	movhi	r4, #0
   18572:	4b75      	ldrls	r3, [pc, #468]	; (18748 <bt_smp_encrypt_change+0x214>)
			atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   18574:	f04f 0102 	mov.w	r1, #2
   18578:	bf98      	it	ls
   1857a:	5c1c      	ldrbls	r4, [r3, r0]
   1857c:	4630      	mov	r0, r6
   1857e:	f00e ffde 	bl	2753e <atomic_set_bit>
			smp_pairing_complete(smp, smp_err);
   18582:	4621      	mov	r1, r4
		smp_pairing_complete(smp, 0);
   18584:	4628      	mov	r0, r5
}
   18586:	b00c      	add	sp, #48	; 0x30
   18588:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_pairing_complete(smp, 0);
   1858c:	f7ff bcd6 	b.w	17f3c <smp_pairing_complete>
	if (!conn->encrypt) {
   18590:	f898 300b 	ldrb.w	r3, [r8, #11]
   18594:	2b00      	cmp	r3, #0
   18596:	d046      	beq.n	18626 <bt_smp_encrypt_change+0xf2>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18598:	2103      	movs	r1, #3
   1859a:	4630      	mov	r0, r6
   1859c:	f00e ff68 	bl	27470 <atomic_test_bit>
   185a0:	b928      	cbnz	r0, 185ae <bt_smp_encrypt_change+0x7a>
		smp_reset(smp);
   185a2:	4628      	mov	r0, r5
}
   185a4:	b00c      	add	sp, #48	; 0x30
   185a6:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		smp_reset(smp);
   185aa:	f00f b871 	b.w	27690 <smp_reset>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   185ae:	2105      	movs	r1, #5
   185b0:	4630      	mov	r0, r6
   185b2:	f00e ff5d 	bl	27470 <atomic_test_bit>
   185b6:	b1b8      	cbz	r0, 185e8 <bt_smp_encrypt_change+0xb4>
		if ((smp->local_dist & BT_SMP_DIST_LINK_KEY) &&
   185b8:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   185bc:	071b      	lsls	r3, r3, #28
   185be:	d507      	bpl.n	185d0 <bt_smp_encrypt_change+0x9c>
   185c0:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   185c4:	071f      	lsls	r7, r3, #28
   185c6:	d503      	bpl.n	185d0 <bt_smp_encrypt_change+0x9c>
			atomic_set_bit(smp->flags, SMP_FLAG_DERIVE_LK);
   185c8:	2111      	movs	r1, #17
   185ca:	4630      	mov	r0, r6
   185cc:	f00e ffb7 	bl	2753e <atomic_set_bit>
		smp->local_dist &= ~BT_SMP_DIST_LINK_KEY;
   185d0:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   185d4:	f023 0308 	bic.w	r3, r3, #8
   185d8:	f804 3c04 	strb.w	r3, [r4, #-4]
		smp->remote_dist &= ~BT_SMP_DIST_LINK_KEY;
   185dc:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   185e0:	f023 0308 	bic.w	r3, r3, #8
   185e4:	f804 3c03 	strb.w	r3, [r4, #-3]
	if (smp->remote_dist & BT_SMP_DIST_ENC_KEY) {
   185e8:	f814 3c03 	ldrb.w	r3, [r4, #-3]
   185ec:	07d8      	lsls	r0, r3, #31
   185ee:	d51d      	bpl.n	1862c <bt_smp_encrypt_change+0xf8>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_ENCRYPT_INFO);
   185f0:	2106      	movs	r1, #6
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   185f2:	4628      	mov	r0, r5
   185f4:	f00e ffa3 	bl	2753e <atomic_set_bit>
	atomic_set_bit(smp->flags, SMP_FLAG_KEYS_DISTR);
   185f8:	2102      	movs	r1, #2
   185fa:	4630      	mov	r0, r6
   185fc:	f00e ff9f 	bl	2753e <atomic_set_bit>
	struct bt_conn *conn = smp->chan.chan.conn;
   18600:	6823      	ldr	r3, [r4, #0]
	if (!keys) {
   18602:	f8d3 70c0 	ldr.w	r7, [r3, #192]	; 0xc0
   18606:	b9cf      	cbnz	r7, 1863c <bt_smp_encrypt_change+0x108>
		LOG_ERR("No keys space for %s", bt_addr_le_str(&conn->le.dst));
   18608:	f103 0090 	add.w	r0, r3, #144	; 0x90
   1860c:	f7f8 fcfe 	bl	1100c <bt_addr_le_str>
   18610:	4b4e      	ldr	r3, [pc, #312]	; (1874c <bt_smp_encrypt_change+0x218>)
   18612:	9003      	str	r0, [sp, #12]
   18614:	e9cd 7301 	strd	r7, r3, [sp, #4]
   18618:	2201      	movs	r2, #1
   1861a:	463b      	mov	r3, r7
   1861c:	4638      	mov	r0, r7
   1861e:	494c      	ldr	r1, [pc, #304]	; (18750 <bt_smp_encrypt_change+0x21c>)
   18620:	9700      	str	r7, [sp, #0]
   18622:	f00e ff7d 	bl	27520 <z_log_msg_runtime_create.constprop.0>
}
   18626:	b00c      	add	sp, #48	; 0x30
   18628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (smp->remote_dist & BT_SMP_DIST_ID_KEY) {
   1862c:	0799      	lsls	r1, r3, #30
   1862e:	d501      	bpl.n	18634 <bt_smp_encrypt_change+0x100>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_IDENT_INFO);
   18630:	2108      	movs	r1, #8
   18632:	e7de      	b.n	185f2 <bt_smp_encrypt_change+0xbe>
	} else if (smp->remote_dist & BT_SMP_DIST_SIGN) {
   18634:	075a      	lsls	r2, r3, #29
   18636:	d5df      	bpl.n	185f8 <bt_smp_encrypt_change+0xc4>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_SIGNING_INFO);
   18638:	210a      	movs	r1, #10
   1863a:	e7da      	b.n	185f2 <bt_smp_encrypt_change+0xbe>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   1863c:	2105      	movs	r1, #5
   1863e:	f00e ff17 	bl	27470 <atomic_test_bit>
   18642:	4607      	mov	r7, r0
   18644:	b9b0      	cbnz	r0, 18674 <bt_smp_encrypt_change+0x140>
	if (smp->local_dist & BT_SMP_DIST_ENC_KEY) {
   18646:	f814 3c04 	ldrb.w	r3, [r4, #-4]
   1864a:	07db      	lsls	r3, r3, #31
   1864c:	d512      	bpl.n	18674 <bt_smp_encrypt_change+0x140>
	struct bt_keys *keys = conn->le.keys;
   1864e:	6823      	ldr	r3, [r4, #0]
		if (bt_rand((void *)&rand, sizeof(rand))) {
   18650:	211a      	movs	r1, #26
   18652:	a805      	add	r0, sp, #20
	struct bt_keys *keys = conn->le.keys;
   18654:	f8d3 80c0 	ldr.w	r8, [r3, #192]	; 0xc0
		if (bt_rand((void *)&rand, sizeof(rand))) {
   18658:	f7fb f866 	bl	13728 <bt_rand>
   1865c:	4681      	mov	r9, r0
   1865e:	b170      	cbz	r0, 1867e <bt_smp_encrypt_change+0x14a>
			LOG_ERR("Unable to get random bytes");
   18660:	4b3c      	ldr	r3, [pc, #240]	; (18754 <bt_smp_encrypt_change+0x220>)
   18662:	2201      	movs	r2, #1
   18664:	e9cd 7301 	strd	r7, r3, [sp, #4]
   18668:	4638      	mov	r0, r7
   1866a:	463b      	mov	r3, r7
   1866c:	4938      	ldr	r1, [pc, #224]	; (18750 <bt_smp_encrypt_change+0x21c>)
   1866e:	9700      	str	r7, [sp, #0]
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   18670:	f00e ff56 	bl	27520 <z_log_msg_runtime_create.constprop.0>
	if (!smp->local_dist && !smp->remote_dist) {
   18674:	f834 1c04 	ldrh.w	r1, [r4, #-4]
   18678:	2900      	cmp	r1, #0
   1867a:	d1d4      	bne.n	18626 <bt_smp_encrypt_change+0xf2>
   1867c:	e782      	b.n	18584 <bt_smp_encrypt_change+0x50>
		buf = smp_create_pdu(smp, BT_SMP_CMD_ENCRYPT_INFO,
   1867e:	2106      	movs	r1, #6
   18680:	4628      	mov	r0, r5
   18682:	f00e ff6c 	bl	2755e <smp_create_pdu.constprop.0>
		if (!buf) {
   18686:	4607      	mov	r7, r0
   18688:	b938      	cbnz	r0, 1869a <bt_smp_encrypt_change+0x166>
			LOG_ERR("Unable to allocate Encrypt Info buffer");
   1868a:	4b33      	ldr	r3, [pc, #204]	; (18758 <bt_smp_encrypt_change+0x224>)
   1868c:	e9cd 7301 	strd	r7, r3, [sp, #4]
   18690:	2201      	movs	r2, #1
   18692:	463b      	mov	r3, r7
   18694:	492e      	ldr	r1, [pc, #184]	; (18750 <bt_smp_encrypt_change+0x21c>)
   18696:	9700      	str	r7, [sp, #0]
   18698:	e7ea      	b.n	18670 <bt_smp_encrypt_change+0x13c>
	return net_buf_simple_add(&buf->b, len);
   1869a:	2110      	movs	r1, #16
   1869c:	300c      	adds	r0, #12
   1869e:	f000 fee9 	bl	19474 <net_buf_simple_add>
   186a2:	f898 200c 	ldrb.w	r2, [r8, #12]
   186a6:	a905      	add	r1, sp, #20
   186a8:	4682      	mov	sl, r0
   186aa:	f010 ffea 	bl	29682 <memcpy>
		if (keys->enc_size < sizeof(info->ltk)) {
   186ae:	f898 000c 	ldrb.w	r0, [r8, #12]
   186b2:	280f      	cmp	r0, #15
   186b4:	d805      	bhi.n	186c2 <bt_smp_encrypt_change+0x18e>
__ssp_bos_icheck3(memset, void *, int)
   186b6:	f1c0 0210 	rsb	r2, r0, #16
   186ba:	4649      	mov	r1, r9
   186bc:	4450      	add	r0, sl
   186be:	f011 f81a 	bl	296f6 <memset>
		smp_send(smp, buf, NULL, NULL);
   186c2:	4639      	mov	r1, r7
   186c4:	2200      	movs	r2, #0
   186c6:	4628      	mov	r0, r5
   186c8:	f00e ff0d 	bl	274e6 <smp_send.constprop.0>
		buf = smp_create_pdu(smp, BT_SMP_CMD_CENTRAL_IDENT,
   186cc:	2107      	movs	r1, #7
   186ce:	4628      	mov	r0, r5
   186d0:	f00e ff45 	bl	2755e <smp_create_pdu.constprop.0>
		if (!buf) {
   186d4:	4607      	mov	r7, r0
   186d6:	b908      	cbnz	r0, 186dc <bt_smp_encrypt_change+0x1a8>
			LOG_ERR("Unable to allocate Central Ident buffer");
   186d8:	4b20      	ldr	r3, [pc, #128]	; (1875c <bt_smp_encrypt_change+0x228>)
   186da:	e7d7      	b.n	1868c <bt_smp_encrypt_change+0x158>
   186dc:	210a      	movs	r1, #10
   186de:	300c      	adds	r0, #12
   186e0:	f000 fec8 	bl	19474 <net_buf_simple_add>
   186e4:	4603      	mov	r3, r0
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   186e6:	aa09      	add	r2, sp, #36	; 0x24
   186e8:	ca03      	ldmia	r2!, {r0, r1}
   186ea:	f8c3 0002 	str.w	r0, [r3, #2]
   186ee:	f8c3 1006 	str.w	r1, [r3, #6]
   186f2:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
		smp_send(smp, buf, smp_ident_sent, NULL);
   186f6:	4639      	mov	r1, r7
   186f8:	4628      	mov	r0, r5
   186fa:	801a      	strh	r2, [r3, #0]
   186fc:	4a18      	ldr	r2, [pc, #96]	; (18760 <bt_smp_encrypt_change+0x22c>)
   186fe:	f00e fef2 	bl	274e6 <smp_send.constprop.0>
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   18702:	4630      	mov	r0, r6
   18704:	210d      	movs	r1, #13
   18706:	f00e feb3 	bl	27470 <atomic_test_bit>
   1870a:	ae09      	add	r6, sp, #36	; 0x24
   1870c:	2800      	cmp	r0, #0
   1870e:	d0b1      	beq.n	18674 <bt_smp_encrypt_change+0x140>
			bt_keys_add_type(keys, BT_KEYS_PERIPH_LTK);
   18710:	2101      	movs	r1, #1
   18712:	4640      	mov	r0, r8
   18714:	f000 fa24 	bl	18b60 <bt_keys_add_type>
   18718:	f108 074a 	add.w	r7, r8, #74	; 0x4a
   1871c:	ab05      	add	r3, sp, #20
   1871e:	461a      	mov	r2, r3
   18720:	ca03      	ldmia	r2!, {r0, r1}
   18722:	42b2      	cmp	r2, r6
   18724:	6038      	str	r0, [r7, #0]
   18726:	6079      	str	r1, [r7, #4]
   18728:	4613      	mov	r3, r2
   1872a:	f107 0708 	add.w	r7, r7, #8
   1872e:	d1f6      	bne.n	1871e <bt_smp_encrypt_change+0x1ea>
   18730:	4633      	mov	r3, r6
   18732:	cb03      	ldmia	r3!, {r0, r1}
   18734:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
   18738:	f8c8 0040 	str.w	r0, [r8, #64]	; 0x40
   1873c:	f8c8 1044 	str.w	r1, [r8, #68]	; 0x44
   18740:	f8a8 3048 	strh.w	r3, [r8, #72]	; 0x48
   18744:	e796      	b.n	18674 <bt_smp_encrypt_change+0x140>
   18746:	bf00      	nop
   18748:	0002efc3 	.word	0x0002efc3
   1874c:	0002ef19 	.word	0x0002ef19
   18750:	0002a5e8 	.word	0x0002a5e8
   18754:	0002ef2e 	.word	0x0002ef2e
   18758:	0002ef49 	.word	0x0002ef49
   1875c:	0002ef70 	.word	0x0002ef70
   18760:	000187a1 	.word	0x000187a1

00018764 <smp_timeout>:
{
   18764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	LOG_ERR("SMP Timeout");
   18766:	4b0c      	ldr	r3, [pc, #48]	; (18798 <smp_timeout+0x34>)
{
   18768:	4604      	mov	r4, r0
	LOG_ERR("SMP Timeout");
   1876a:	9302      	str	r3, [sp, #8]
   1876c:	2300      	movs	r3, #0
   1876e:	2201      	movs	r2, #1
   18770:	4618      	mov	r0, r3
   18772:	e9cd 3300 	strd	r3, r3, [sp]
   18776:	4909      	ldr	r1, [pc, #36]	; (1879c <smp_timeout+0x38>)
   18778:	f00e fed2 	bl	27520 <z_log_msg_runtime_create.constprop.0>
	smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   1877c:	f5a4 70c0 	sub.w	r0, r4, #384	; 0x180
   18780:	2108      	movs	r1, #8
   18782:	f7ff fbdb 	bl	17f3c <smp_pairing_complete>
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   18786:	2104      	movs	r1, #4
   18788:	f5a4 70be 	sub.w	r0, r4, #380	; 0x17c
}
   1878c:	b004      	add	sp, #16
   1878e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   18792:	f00e bed4 	b.w	2753e <atomic_set_bit>
   18796:	bf00      	nop
   18798:	0002ef98 	.word	0x0002ef98
   1879c:	0002a5e8 	.word	0x0002a5e8

000187a0 <smp_ident_sent>:
{
   187a0:	b508      	push	{r3, lr}
	if (!err) {
   187a2:	bb1a      	cbnz	r2, 187ec <smp_ident_sent+0x4c>
	if (conn->type == BT_CONN_TYPE_LE) {
   187a4:	7883      	ldrb	r3, [r0, #2]
   187a6:	2b01      	cmp	r3, #1
   187a8:	d120      	bne.n	187ec <smp_ident_sent+0x4c>
		chan = bt_l2cap_le_lookup_tx_cid(conn, BT_L2CAP_CID_SMP);
   187aa:	2106      	movs	r1, #6
   187ac:	f00d ffcc 	bl	26748 <bt_l2cap_le_lookup_tx_cid>
		__ASSERT(chan, "No SMP channel found");
   187b0:	b970      	cbnz	r0, 187d0 <smp_ident_sent+0x30>
   187b2:	490f      	ldr	r1, [pc, #60]	; (187f0 <smp_ident_sent+0x50>)
   187b4:	f240 2365 	movw	r3, #613	; 0x265
   187b8:	4a0e      	ldr	r2, [pc, #56]	; (187f4 <smp_ident_sent+0x54>)
   187ba:	480f      	ldr	r0, [pc, #60]	; (187f8 <smp_ident_sent+0x58>)
   187bc:	f00c f9fb 	bl	24bb6 <assert_print>
   187c0:	480e      	ldr	r0, [pc, #56]	; (187fc <smp_ident_sent+0x5c>)
   187c2:	f00c f9f8 	bl	24bb6 <assert_print>
   187c6:	f240 2165 	movw	r1, #613	; 0x265
   187ca:	480a      	ldr	r0, [pc, #40]	; (187f4 <smp_ident_sent+0x54>)
   187cc:	f00c f9ec 	bl	24ba8 <assert_post_action>
		smp->local_dist &= ~dist_complete;
   187d0:	f810 3c04 	ldrb.w	r3, [r0, #-4]
   187d4:	f023 0301 	bic.w	r3, r3, #1
   187d8:	f800 3c04 	strb.w	r3, [r0, #-4]
		if (!smp->local_dist && !smp->remote_dist) {
   187dc:	f830 1c04 	ldrh.w	r1, [r0, #-4]
   187e0:	b921      	cbnz	r1, 187ec <smp_ident_sent+0x4c>
}
   187e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			smp_pairing_complete(smp, 0);
   187e6:	38ec      	subs	r0, #236	; 0xec
   187e8:	f7ff bba8 	b.w	17f3c <smp_pairing_complete>
}
   187ec:	bd08      	pop	{r3, pc}
   187ee:	bf00      	nop
   187f0:	0002e70f 	.word	0x0002e70f
   187f4:	0002ee53 	.word	0x0002ee53
   187f8:	0002b549 	.word	0x0002b549
   187fc:	0002efa4 	.word	0x0002efa4

00018800 <bt_smp_update_keys>:
{
   18800:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   18804:	4604      	mov	r4, r0
	smp = smp_chan_get(conn);
   18806:	f7fe fc95 	bl	17134 <smp_chan_get>
	if (!smp) {
   1880a:	4605      	mov	r5, r0
   1880c:	2800      	cmp	r0, #0
   1880e:	d074      	beq.n	188fa <bt_smp_update_keys+0xfa>
	if (!atomic_test_bit(smp->flags, SMP_FLAG_PAIRING)) {
   18810:	1d07      	adds	r7, r0, #4
   18812:	2103      	movs	r1, #3
   18814:	4638      	mov	r0, r7
   18816:	f00e fe2b 	bl	27470 <atomic_test_bit>
   1881a:	2800      	cmp	r0, #0
   1881c:	d06d      	beq.n	188fa <bt_smp_update_keys+0xfa>
	if (conn->le.keys) {
   1881e:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   18822:	b108      	cbz	r0, 18828 <bt_smp_update_keys+0x28>
		bt_keys_clear(conn->le.keys);
   18824:	f000 f9d8 	bl	18bd8 <bt_keys_clear>
	conn->le.keys = bt_keys_get_addr(conn->id, &conn->le.dst);
   18828:	f104 0890 	add.w	r8, r4, #144	; 0x90
   1882c:	4641      	mov	r1, r8
   1882e:	7a20      	ldrb	r0, [r4, #8]
   18830:	f000 f894 	bl	1895c <bt_keys_get_addr>
   18834:	4606      	mov	r6, r0
   18836:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (!conn->le.keys) {
   1883a:	b9a0      	cbnz	r0, 18866 <bt_smp_update_keys+0x66>
		LOG_ERR("Unable to get keys for %s", bt_addr_le_str(&conn->le.dst));
   1883c:	4640      	mov	r0, r8
   1883e:	f7f8 fbe5 	bl	1100c <bt_addr_le_str>
   18842:	4b39      	ldr	r3, [pc, #228]	; (18928 <bt_smp_update_keys+0x128>)
   18844:	9003      	str	r0, [sp, #12]
   18846:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1884a:	4630      	mov	r0, r6
   1884c:	4633      	mov	r3, r6
   1884e:	2201      	movs	r2, #1
   18850:	4936      	ldr	r1, [pc, #216]	; (1892c <bt_smp_update_keys+0x12c>)
   18852:	9600      	str	r6, [sp, #0]
   18854:	f00e fe64 	bl	27520 <z_log_msg_runtime_create.constprop.0>
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   18858:	2108      	movs	r1, #8
   1885a:	4628      	mov	r0, r5
}
   1885c:	b004      	add	sp, #16
   1885e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		smp_error(smp, BT_SMP_ERR_UNSPECIFIED);
   18862:	f7ff bbe9 	b.w	18038 <smp_error>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC_DEBUG_KEY)) {
   18866:	210e      	movs	r1, #14
   18868:	4638      	mov	r0, r7
   1886a:	f00e fe01 	bl	27470 <atomic_test_bit>
   1886e:	b128      	cbz	r0, 1887c <bt_smp_update_keys+0x7c>
		conn->le.keys->flags |= BT_KEYS_DEBUG;
   18870:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18874:	7b53      	ldrb	r3, [r2, #13]
   18876:	f043 0302 	orr.w	r3, r3, #2
   1887a:	7353      	strb	r3, [r2, #13]
	switch (smp->method) {
   1887c:	7a2a      	ldrb	r2, [r5, #8]
		conn->le.keys->flags |= BT_KEYS_OOB;
   1887e:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
	switch (smp->method) {
   18882:	2a03      	cmp	r2, #3
		conn->le.keys->flags |= BT_KEYS_OOB;
   18884:	7b4b      	ldrb	r3, [r1, #13]
	switch (smp->method) {
   18886:	d83b      	bhi.n	18900 <bt_smp_update_keys+0x100>
   18888:	2a00      	cmp	r2, #0
   1888a:	d040      	beq.n	1890e <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_AUTHENTICATED;
   1888c:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18890:	7b53      	ldrb	r3, [r2, #13]
   18892:	f043 0301 	orr.w	r3, r3, #1
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   18896:	7353      	strb	r3, [r2, #13]
	return MIN(req->max_key_size, rsp->max_key_size);
   18898:	7d2b      	ldrb	r3, [r5, #20]
   1889a:	7b69      	ldrb	r1, [r5, #13]
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   1889c:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
	return MIN(req->max_key_size, rsp->max_key_size);
   188a0:	428b      	cmp	r3, r1
   188a2:	bf28      	it	cs
   188a4:	460b      	movcs	r3, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   188a6:	4638      	mov	r0, r7
	conn->le.keys->enc_size = get_encryption_key_size(smp);
   188a8:	7313      	strb	r3, [r2, #12]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   188aa:	2105      	movs	r1, #5
   188ac:	f00e fde0 	bl	27470 <atomic_test_bit>
   188b0:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
		conn->le.keys->flags |= BT_KEYS_SC;
   188b4:	7b5a      	ldrb	r2, [r3, #13]
	if (atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   188b6:	b398      	cbz	r0, 18920 <bt_smp_update_keys+0x120>
		conn->le.keys->flags |= BT_KEYS_SC;
   188b8:	f042 0210 	orr.w	r2, r2, #16
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   188bc:	210d      	movs	r1, #13
   188be:	4638      	mov	r0, r7
		conn->le.keys->flags |= BT_KEYS_SC;
   188c0:	735a      	strb	r2, [r3, #13]
		if (atomic_test_bit(smp->flags, SMP_FLAG_BOND)) {
   188c2:	f00e fdd5 	bl	27470 <atomic_test_bit>
   188c6:	b1c0      	cbz	r0, 188fa <bt_smp_update_keys+0xfa>
			bt_keys_add_type(conn->le.keys, BT_KEYS_LTK_P256);
   188c8:	2120      	movs	r1, #32
   188ca:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   188ce:	f000 f947 	bl	18b60 <bt_keys_add_type>
   188d2:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   188d6:	f105 0247 	add.w	r2, r5, #71	; 0x47
   188da:	331a      	adds	r3, #26
   188dc:	3557      	adds	r5, #87	; 0x57
   188de:	f852 1b04 	ldr.w	r1, [r2], #4
   188e2:	42aa      	cmp	r2, r5
   188e4:	f843 1b04 	str.w	r1, [r3], #4
   188e8:	d1f9      	bne.n	188de <bt_smp_update_keys+0xde>
__ssp_bos_icheck3(memset, void *, int)
   188ea:	2300      	movs	r3, #0
   188ec:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   188f0:	6113      	str	r3, [r2, #16]
   188f2:	6153      	str	r3, [r2, #20]
   188f4:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   188f8:	8313      	strh	r3, [r2, #24]
}
   188fa:	b004      	add	sp, #16
   188fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (smp->method) {
   18900:	3a05      	subs	r2, #5
   18902:	2a01      	cmp	r2, #1
   18904:	d803      	bhi.n	1890e <bt_smp_update_keys+0x10e>
		conn->le.keys->flags |= BT_KEYS_OOB;
   18906:	f043 0320 	orr.w	r3, r3, #32
   1890a:	734b      	strb	r3, [r1, #13]
   1890c:	e7be      	b.n	1888c <bt_smp_update_keys+0x8c>
		conn->le.keys->flags &= ~BT_KEYS_OOB;
   1890e:	f023 0320 	bic.w	r3, r3, #32
   18912:	734b      	strb	r3, [r1, #13]
		conn->le.keys->flags &= ~BT_KEYS_AUTHENTICATED;
   18914:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
   18918:	7b53      	ldrb	r3, [r2, #13]
   1891a:	f023 0301 	bic.w	r3, r3, #1
   1891e:	e7ba      	b.n	18896 <bt_smp_update_keys+0x96>
		conn->le.keys->flags &= ~BT_KEYS_SC;
   18920:	f022 0210 	bic.w	r2, r2, #16
   18924:	735a      	strb	r2, [r3, #13]
   18926:	e7e8      	b.n	188fa <bt_smp_update_keys+0xfa>
   18928:	0002ec02 	.word	0x0002ec02
   1892c:	0002a5e8 	.word	0x0002a5e8

00018930 <bt_smp_init>:
BT_L2CAP_CHANNEL_DEFINE(smp_br_fixed_chan, BT_L2CAP_CID_BR_SMP,
			bt_smp_br_accept, NULL);
#endif /* CONFIG_BT_BREDR */

int bt_smp_init(void)
{
   18930:	b508      	push	{r3, lr}
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   18932:	4b07      	ldr	r3, [pc, #28]	; (18950 <bt_smp_init+0x20>)
	}

	LOG_DBG("LE SC %s", sc_supported ? "enabled" : "disabled");

	if (!IS_ENABLED(CONFIG_BT_SMP_OOB_LEGACY_PAIR_ONLY)) {
		bt_pub_key_gen(&pub_key_cb);
   18934:	4807      	ldr	r0, [pc, #28]	; (18954 <bt_smp_init+0x24>)
	return BT_CMD_TEST(bt_dev.supported_commands, 34, 1) &&
   18936:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
   1893a:	f003 0306 	and.w	r3, r3, #6
   1893e:	1f9a      	subs	r2, r3, #6
   18940:	4253      	negs	r3, r2
   18942:	4153      	adcs	r3, r2
   18944:	4a04      	ldr	r2, [pc, #16]	; (18958 <bt_smp_init+0x28>)
   18946:	7013      	strb	r3, [r2, #0]
		bt_pub_key_gen(&pub_key_cb);
   18948:	f7fa ff18 	bl	1377c <bt_pub_key_gen>
	}

	return smp_self_test();
}
   1894c:	2000      	movs	r0, #0
   1894e:	bd08      	pop	{r3, pc}
   18950:	20008000 	.word	0x20008000
   18954:	20008544 	.word	0x20008544
   18958:	20021dbf 	.word	0x20021dbf

0001895c <bt_keys_get_addr>:
	return kdata.in_use;
}
#endif /* CONFIG_BT_KEYS_OVERWRITE_OLDEST */

struct bt_keys *bt_keys_get_addr(uint8_t id, const bt_addr_le_t *addr)
{
   1895c:	b570      	push	{r4, r5, r6, lr}
   1895e:	4606      	mov	r6, r0
	struct bt_keys *keys;
	int i;
	size_t first_free_slot = ARRAY_SIZE(key_pool);

	__ASSERT_NO_MSG(addr != NULL);
   18960:	460d      	mov	r5, r1
   18962:	b959      	cbnz	r1, 1897c <bt_keys_get_addr+0x20>
   18964:	4913      	ldr	r1, [pc, #76]	; (189b4 <bt_keys_get_addr+0x58>)
   18966:	4814      	ldr	r0, [pc, #80]	; (189b8 <bt_keys_get_addr+0x5c>)
   18968:	2359      	movs	r3, #89	; 0x59
   1896a:	4a14      	ldr	r2, [pc, #80]	; (189bc <bt_keys_get_addr+0x60>)
   1896c:	f00c f923 	bl	24bb6 <assert_print>
   18970:	2159      	movs	r1, #89	; 0x59
   18972:	4812      	ldr	r0, [pc, #72]	; (189bc <bt_keys_get_addr+0x60>)
   18974:	f00c f918 	bl	24ba8 <assert_post_action>
		return keys;
	}

	LOG_DBG("unable to create keys for %s", bt_addr_le_str(addr));

	return NULL;
   18978:	2000      	movs	r0, #0
   1897a:	e019      	b.n	189b0 <bt_keys_get_addr+0x54>
		if (keys->id == id && bt_addr_le_eq(&keys->addr, addr)) {
   1897c:	4c10      	ldr	r4, [pc, #64]	; (189c0 <bt_keys_get_addr+0x64>)
   1897e:	f814 3b01 	ldrb.w	r3, [r4], #1
   18982:	4283      	cmp	r3, r0
   18984:	d104      	bne.n	18990 <bt_keys_get_addr+0x34>
	return memcmp(a, b, sizeof(*a));
   18986:	2207      	movs	r2, #7
   18988:	4620      	mov	r0, r4
   1898a:	f010 fe6a 	bl	29662 <memcmp>
   1898e:	b170      	cbz	r0, 189ae <bt_keys_get_addr+0x52>
   18990:	2207      	movs	r2, #7
   18992:	490c      	ldr	r1, [pc, #48]	; (189c4 <bt_keys_get_addr+0x68>)
   18994:	480c      	ldr	r0, [pc, #48]	; (189c8 <bt_keys_get_addr+0x6c>)
   18996:	f010 fe64 	bl	29662 <memcmp>
	if (first_free_slot < ARRAY_SIZE(key_pool)) {
   1899a:	2800      	cmp	r0, #0
   1899c:	d1ec      	bne.n	18978 <bt_keys_get_addr+0x1c>
		keys->id = id;
   1899e:	f804 6c01 	strb.w	r6, [r4, #-1]
	memcpy(dst, src, sizeof(*dst));
   189a2:	682b      	ldr	r3, [r5, #0]
   189a4:	6023      	str	r3, [r4, #0]
   189a6:	88ab      	ldrh	r3, [r5, #4]
   189a8:	80a3      	strh	r3, [r4, #4]
   189aa:	79ab      	ldrb	r3, [r5, #6]
   189ac:	71a3      	strb	r3, [r4, #6]
		keys = &key_pool[i];
   189ae:	4804      	ldr	r0, [pc, #16]	; (189c0 <bt_keys_get_addr+0x64>)
}
   189b0:	bd70      	pop	{r4, r5, r6, pc}
   189b2:	bf00      	nop
   189b4:	0002f044 	.word	0x0002f044
   189b8:	0002b549 	.word	0x0002b549
   189bc:	0002f014 	.word	0x0002f014
   189c0:	20021114 	.word	0x20021114
   189c4:	0002d481 	.word	0x0002d481
   189c8:	20021115 	.word	0x20021115

000189cc <bt_keys_foreach_type>:
	}
}

void bt_keys_foreach_type(enum bt_keys_type type, void (*func)(struct bt_keys *keys, void *data),
			  void *data)
{
   189cc:	460b      	mov	r3, r1
   189ce:	b510      	push	{r4, lr}
   189d0:	4611      	mov	r1, r2
   189d2:	4604      	mov	r4, r0
	int i;

	__ASSERT_NO_MSG(func != NULL);
   189d4:	b963      	cbnz	r3, 189f0 <bt_keys_foreach_type+0x24>
   189d6:	4909      	ldr	r1, [pc, #36]	; (189fc <bt_keys_foreach_type+0x30>)
   189d8:	4809      	ldr	r0, [pc, #36]	; (18a00 <bt_keys_foreach_type+0x34>)
   189da:	23b3      	movs	r3, #179	; 0xb3
   189dc:	4a09      	ldr	r2, [pc, #36]	; (18a04 <bt_keys_foreach_type+0x38>)
   189de:	f00c f8ea 	bl	24bb6 <assert_print>
   189e2:	21b3      	movs	r1, #179	; 0xb3
   189e4:	4807      	ldr	r0, [pc, #28]	; (18a04 <bt_keys_foreach_type+0x38>)
   189e6:	f00c f8df 	bl	24ba8 <assert_post_action>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type)) {
			func(&key_pool[i], data);
		}
	}
}
   189ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			func(&key_pool[i], data);
   189ee:	4718      	bx	r3
		if ((key_pool[i].keys & type)) {
   189f0:	4805      	ldr	r0, [pc, #20]	; (18a08 <bt_keys_foreach_type+0x3c>)
   189f2:	89c2      	ldrh	r2, [r0, #14]
   189f4:	4222      	tst	r2, r4
   189f6:	d1f8      	bne.n	189ea <bt_keys_foreach_type+0x1e>
}
   189f8:	bd10      	pop	{r4, pc}
   189fa:	bf00      	nop
   189fc:	0002f058 	.word	0x0002f058
   18a00:	0002b549 	.word	0x0002b549
   18a04:	0002f014 	.word	0x0002f014
   18a08:	20021114 	.word	0x20021114

00018a0c <bt_keys_find>:

struct bt_keys *bt_keys_find(enum bt_keys_type type, uint8_t id, const bt_addr_le_t *addr)
{
   18a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18a0e:	4605      	mov	r5, r0
   18a10:	460e      	mov	r6, r1
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18a12:	4614      	mov	r4, r2
   18a14:	b9aa      	cbnz	r2, 18a42 <bt_keys_find+0x36>
   18a16:	490f      	ldr	r1, [pc, #60]	; (18a54 <bt_keys_find+0x48>)
   18a18:	480f      	ldr	r0, [pc, #60]	; (18a58 <bt_keys_find+0x4c>)
   18a1a:	23c0      	movs	r3, #192	; 0xc0
   18a1c:	4a0f      	ldr	r2, [pc, #60]	; (18a5c <bt_keys_find+0x50>)
   18a1e:	f00c f8ca 	bl	24bb6 <assert_print>
   18a22:	21c0      	movs	r1, #192	; 0xc0
   18a24:	480d      	ldr	r0, [pc, #52]	; (18a5c <bt_keys_find+0x50>)
   18a26:	f00c f8bf 	bl	24ba8 <assert_post_action>

	LOG_DBG("type %d %s", type, bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18a2a:	b18a      	cbz	r2, 18a50 <bt_keys_find+0x44>
   18a2c:	42b1      	cmp	r1, r6
   18a2e:	d10f      	bne.n	18a50 <bt_keys_find+0x44>
	return memcmp(a, b, sizeof(*a));
   18a30:	2207      	movs	r2, #7
   18a32:	4621      	mov	r1, r4
   18a34:	480a      	ldr	r0, [pc, #40]	; (18a60 <bt_keys_find+0x54>)
   18a36:	f010 fe14 	bl	29662 <memcmp>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18a3a:	2301      	movs	r3, #1
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18a3c:	b918      	cbnz	r0, 18a46 <bt_keys_find+0x3a>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
   18a3e:	4809      	ldr	r0, [pc, #36]	; (18a64 <bt_keys_find+0x58>)
   18a40:	e007      	b.n	18a52 <bt_keys_find+0x46>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18a42:	2300      	movs	r3, #0
		if ((key_pool[i].keys & type) && key_pool[i].id == id &&
   18a44:	4f07      	ldr	r7, [pc, #28]	; (18a64 <bt_keys_find+0x58>)
   18a46:	89fa      	ldrh	r2, [r7, #14]
   18a48:	7839      	ldrb	r1, [r7, #0]
   18a4a:	402a      	ands	r2, r5
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18a4c:	2b00      	cmp	r3, #0
   18a4e:	d0ec      	beq.n	18a2a <bt_keys_find+0x1e>
		}
	}

	return NULL;
   18a50:	2000      	movs	r0, #0
}
   18a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18a54:	0002f044 	.word	0x0002f044
   18a58:	0002b549 	.word	0x0002b549
   18a5c:	0002f014 	.word	0x0002f014
   18a60:	20021115 	.word	0x20021115
   18a64:	20021114 	.word	0x20021114

00018a68 <bt_keys_find_irk>:

	return keys;
}

struct bt_keys *bt_keys_find_irk(uint8_t id, const bt_addr_le_t *addr)
{
   18a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18a6a:	4606      	mov	r6, r0
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18a6c:	460c      	mov	r4, r1
   18a6e:	b949      	cbnz	r1, 18a84 <bt_keys_find_irk+0x1c>
   18a70:	4923      	ldr	r1, [pc, #140]	; (18b00 <bt_keys_find_irk+0x98>)
   18a72:	4824      	ldr	r0, [pc, #144]	; (18b04 <bt_keys_find_irk+0x9c>)
   18a74:	23e9      	movs	r3, #233	; 0xe9
   18a76:	4a24      	ldr	r2, [pc, #144]	; (18b08 <bt_keys_find_irk+0xa0>)
   18a78:	f00c f89d 	bl	24bb6 <assert_print>
   18a7c:	21e9      	movs	r1, #233	; 0xe9
   18a7e:	4822      	ldr	r0, [pc, #136]	; (18b08 <bt_keys_find_irk+0xa0>)
   18a80:	f00c f892 	bl	24ba8 <assert_post_action>
	if (addr->type != BT_ADDR_LE_RANDOM) {
   18a84:	780b      	ldrb	r3, [r1, #0]
   18a86:	2b01      	cmp	r3, #1
   18a88:	d001      	beq.n	18a8e <bt_keys_find_irk+0x26>

	LOG_DBG("%s", bt_addr_le_str(addr));

	if (!bt_addr_le_is_rpa(addr)) {
		return NULL;
   18a8a:	2000      	movs	r0, #0
	}

	LOG_DBG("No IRK for %s", bt_addr_le_str(addr));

	return NULL;
}
   18a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!bt_addr_le_is_rpa(addr)) {
   18a8e:	798b      	ldrb	r3, [r1, #6]
   18a90:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   18a94:	2b40      	cmp	r3, #64	; 0x40
   18a96:	d1f8      	bne.n	18a8a <bt_keys_find_irk+0x22>
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18a98:	2300      	movs	r3, #0
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18a9a:	4d1c      	ldr	r5, [pc, #112]	; (18b0c <bt_keys_find_irk+0xa4>)
	return memcmp(a, b, sizeof(*a));
   18a9c:	f105 073a 	add.w	r7, r5, #58	; 0x3a
   18aa0:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id == id &&
   18aa2:	7828      	ldrb	r0, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18aa4:	f002 0202 	and.w	r2, r2, #2
   18aa8:	b1db      	cbz	r3, 18ae2 <bt_keys_find_irk+0x7a>
   18aaa:	2300      	movs	r3, #0
   18aac:	89ea      	ldrh	r2, [r5, #14]
		if (key_pool[i].id != id) {
   18aae:	7829      	ldrb	r1, [r5, #0]
	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
   18ab0:	f002 0202 	and.w	r2, r2, #2
   18ab4:	2b00      	cmp	r3, #0
   18ab6:	d1e8      	bne.n	18a8a <bt_keys_find_irk+0x22>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18ab8:	2a00      	cmp	r2, #0
   18aba:	d0e6      	beq.n	18a8a <bt_keys_find_irk+0x22>
		if (key_pool[i].id != id) {
   18abc:	42b1      	cmp	r1, r6
   18abe:	d1e4      	bne.n	18a8a <bt_keys_find_irk+0x22>
		if (bt_rpa_irk_matches(key_pool[i].irk.val, &addr->a)) {
   18ac0:	1c67      	adds	r7, r4, #1
   18ac2:	4639      	mov	r1, r7
   18ac4:	4812      	ldr	r0, [pc, #72]	; (18b10 <bt_keys_find_irk+0xa8>)
   18ac6:	f00d f92d 	bl	25d24 <bt_rpa_irk_matches>
   18aca:	2301      	movs	r3, #1
   18acc:	2800      	cmp	r0, #0
   18ace:	d0ed      	beq.n	18aac <bt_keys_find_irk+0x44>
	memcpy(dst, src, sizeof(*dst));
   18ad0:	f8d4 3001 	ldr.w	r3, [r4, #1]
   18ad4:	f8c5 303a 	str.w	r3, [r5, #58]	; 0x3a
   18ad8:	f8b4 2005 	ldrh.w	r2, [r4, #5]
   18adc:	4b0d      	ldr	r3, [pc, #52]	; (18b14 <bt_keys_find_irk+0xac>)
   18ade:	809a      	strh	r2, [r3, #4]
}
   18ae0:	e00b      	b.n	18afa <bt_keys_find_irk+0x92>
		if (!(key_pool[i].keys & BT_KEYS_IRK)) {
   18ae2:	2a00      	cmp	r2, #0
   18ae4:	d0e2      	beq.n	18aac <bt_keys_find_irk+0x44>
		if (key_pool[i].id == id &&
   18ae6:	42b0      	cmp	r0, r6
   18ae8:	d1e0      	bne.n	18aac <bt_keys_find_irk+0x44>
	return memcmp(a, b, sizeof(*a));
   18aea:	2206      	movs	r2, #6
   18aec:	4639      	mov	r1, r7
   18aee:	1c60      	adds	r0, r4, #1
   18af0:	f010 fdb7 	bl	29662 <memcmp>
   18af4:	2301      	movs	r3, #1
   18af6:	2800      	cmp	r0, #0
   18af8:	d1d2      	bne.n	18aa0 <bt_keys_find_irk+0x38>
			return &key_pool[i];
   18afa:	4804      	ldr	r0, [pc, #16]	; (18b0c <bt_keys_find_irk+0xa4>)
   18afc:	e7c6      	b.n	18a8c <bt_keys_find_irk+0x24>
   18afe:	bf00      	nop
   18b00:	0002f044 	.word	0x0002f044
   18b04:	0002b549 	.word	0x0002b549
   18b08:	0002f014 	.word	0x0002f014
   18b0c:	20021114 	.word	0x20021114
   18b10:	2002113e 	.word	0x2002113e
   18b14:	2002114e 	.word	0x2002114e

00018b18 <bt_keys_find_addr>:

struct bt_keys *bt_keys_find_addr(uint8_t id, const bt_addr_le_t *addr)
{
   18b18:	b510      	push	{r4, lr}
	int i;

	__ASSERT_NO_MSG(addr != NULL);
   18b1a:	b959      	cbnz	r1, 18b34 <bt_keys_find_addr+0x1c>
   18b1c:	490c      	ldr	r1, [pc, #48]	; (18b50 <bt_keys_find_addr+0x38>)
   18b1e:	480d      	ldr	r0, [pc, #52]	; (18b54 <bt_keys_find_addr+0x3c>)
   18b20:	f44f 738d 	mov.w	r3, #282	; 0x11a
   18b24:	4a0c      	ldr	r2, [pc, #48]	; (18b58 <bt_keys_find_addr+0x40>)
   18b26:	f00c f846 	bl	24bb6 <assert_print>
   18b2a:	f44f 718d 	mov.w	r1, #282	; 0x11a
   18b2e:	480a      	ldr	r0, [pc, #40]	; (18b58 <bt_keys_find_addr+0x40>)
   18b30:	f00c f83a 	bl	24ba8 <assert_post_action>

	LOG_DBG("%s", bt_addr_le_str(addr));

	for (i = 0; i < ARRAY_SIZE(key_pool); i++) {
		if (key_pool[i].id == id &&
   18b34:	4c09      	ldr	r4, [pc, #36]	; (18b5c <bt_keys_find_addr+0x44>)
   18b36:	7823      	ldrb	r3, [r4, #0]
   18b38:	4283      	cmp	r3, r0
   18b3a:	d104      	bne.n	18b46 <bt_keys_find_addr+0x2e>
	return memcmp(a, b, sizeof(*a));
   18b3c:	2207      	movs	r2, #7
   18b3e:	1c60      	adds	r0, r4, #1
   18b40:	f010 fd8f 	bl	29662 <memcmp>
   18b44:	b108      	cbz	r0, 18b4a <bt_keys_find_addr+0x32>
		    bt_addr_le_eq(&key_pool[i].addr, addr)) {
			return &key_pool[i];
		}
	}

	return NULL;
   18b46:	2000      	movs	r0, #0
}
   18b48:	bd10      	pop	{r4, pc}
			return &key_pool[i];
   18b4a:	4620      	mov	r0, r4
   18b4c:	e7fc      	b.n	18b48 <bt_keys_find_addr+0x30>
   18b4e:	bf00      	nop
   18b50:	0002f044 	.word	0x0002f044
   18b54:	0002b549 	.word	0x0002b549
   18b58:	0002f014 	.word	0x0002f014
   18b5c:	20021114 	.word	0x20021114

00018b60 <bt_keys_add_type>:

void bt_keys_add_type(struct bt_keys *keys, enum bt_keys_type type)
{
   18b60:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(keys != NULL);
   18b62:	b958      	cbnz	r0, 18b7c <bt_keys_add_type+0x1c>
   18b64:	4907      	ldr	r1, [pc, #28]	; (18b84 <bt_keys_add_type+0x24>)
   18b66:	4808      	ldr	r0, [pc, #32]	; (18b88 <bt_keys_add_type+0x28>)
   18b68:	f44f 7395 	mov.w	r3, #298	; 0x12a
   18b6c:	4a07      	ldr	r2, [pc, #28]	; (18b8c <bt_keys_add_type+0x2c>)
   18b6e:	f00c f822 	bl	24bb6 <assert_print>
   18b72:	f44f 7195 	mov.w	r1, #298	; 0x12a
   18b76:	4805      	ldr	r0, [pc, #20]	; (18b8c <bt_keys_add_type+0x2c>)
   18b78:	f00c f816 	bl	24ba8 <assert_post_action>

	keys->keys |= type;
   18b7c:	89c3      	ldrh	r3, [r0, #14]
   18b7e:	4319      	orrs	r1, r3
   18b80:	81c1      	strh	r1, [r0, #14]
}
   18b82:	bd08      	pop	{r3, pc}
   18b84:	0002f06c 	.word	0x0002f06c
   18b88:	0002b549 	.word	0x0002b549
   18b8c:	0002f014 	.word	0x0002f014

00018b90 <bt_keys_get_type>:
{
   18b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18b92:	4606      	mov	r6, r0
   18b94:	460f      	mov	r7, r1
	__ASSERT_NO_MSG(addr != NULL);
   18b96:	4615      	mov	r5, r2
   18b98:	b94a      	cbnz	r2, 18bae <bt_keys_get_type+0x1e>
   18b9a:	490c      	ldr	r1, [pc, #48]	; (18bcc <bt_keys_get_type+0x3c>)
   18b9c:	480c      	ldr	r0, [pc, #48]	; (18bd0 <bt_keys_get_type+0x40>)
   18b9e:	23d2      	movs	r3, #210	; 0xd2
   18ba0:	4a0c      	ldr	r2, [pc, #48]	; (18bd4 <bt_keys_get_type+0x44>)
   18ba2:	f00c f808 	bl	24bb6 <assert_print>
   18ba6:	21d2      	movs	r1, #210	; 0xd2
   18ba8:	480a      	ldr	r0, [pc, #40]	; (18bd4 <bt_keys_get_type+0x44>)
   18baa:	f00b fffd 	bl	24ba8 <assert_post_action>
	keys = bt_keys_find(type, id, addr);
   18bae:	f7ff ff2d 	bl	18a0c <bt_keys_find>
	if (keys) {
   18bb2:	4604      	mov	r4, r0
   18bb4:	b940      	cbnz	r0, 18bc8 <bt_keys_get_type+0x38>
	keys = bt_keys_get_addr(id, addr);
   18bb6:	4629      	mov	r1, r5
   18bb8:	4638      	mov	r0, r7
   18bba:	f7ff fecf 	bl	1895c <bt_keys_get_addr>
	if (!keys) {
   18bbe:	4604      	mov	r4, r0
   18bc0:	b110      	cbz	r0, 18bc8 <bt_keys_get_type+0x38>
	bt_keys_add_type(keys, type);
   18bc2:	4631      	mov	r1, r6
   18bc4:	f7ff ffcc 	bl	18b60 <bt_keys_add_type>
}
   18bc8:	4620      	mov	r0, r4
   18bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18bcc:	0002f044 	.word	0x0002f044
   18bd0:	0002b549 	.word	0x0002b549
   18bd4:	0002f014 	.word	0x0002f014

00018bd8 <bt_keys_clear>:

void bt_keys_clear(struct bt_keys *keys)
{
   18bd8:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(keys != NULL);
   18bda:	4604      	mov	r4, r0
   18bdc:	b958      	cbnz	r0, 18bf6 <bt_keys_clear+0x1e>
   18bde:	490c      	ldr	r1, [pc, #48]	; (18c10 <bt_keys_clear+0x38>)
   18be0:	480c      	ldr	r0, [pc, #48]	; (18c14 <bt_keys_clear+0x3c>)
   18be2:	f240 1331 	movw	r3, #305	; 0x131
   18be6:	4a0c      	ldr	r2, [pc, #48]	; (18c18 <bt_keys_clear+0x40>)
   18be8:	f00b ffe5 	bl	24bb6 <assert_print>
   18bec:	f240 1131 	movw	r1, #305	; 0x131
   18bf0:	4809      	ldr	r0, [pc, #36]	; (18c18 <bt_keys_clear+0x40>)
   18bf2:	f00b ffd9 	bl	24ba8 <assert_post_action>

	LOG_DBG("%s (keys 0x%04x)", bt_addr_le_str(&keys->addr), keys->keys);

	if (keys->state & BT_KEYS_ID_ADDED) {
   18bf6:	7a03      	ldrb	r3, [r0, #8]
   18bf8:	075b      	lsls	r3, r3, #29
   18bfa:	d501      	bpl.n	18c00 <bt_keys_clear+0x28>
		bt_id_del(keys);
   18bfc:	f7f9 ffb0 	bl	12b60 <bt_id_del>
   18c00:	4620      	mov	r0, r4
		LOG_DBG("Deleting key %s", key);
		settings_delete(key);
	}

	(void)memset(keys, 0, sizeof(*keys));
}
   18c02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   18c06:	225c      	movs	r2, #92	; 0x5c
   18c08:	2100      	movs	r1, #0
   18c0a:	f010 bd74 	b.w	296f6 <memset>
   18c0e:	bf00      	nop
   18c10:	0002f06c 	.word	0x0002f06c
   18c14:	0002b549 	.word	0x0002b549
   18c18:	0002f014 	.word	0x0002f014

00018c1c <sys_memcpy_swap>:
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18c1c:	4288      	cmp	r0, r1
{
   18c1e:	b510      	push	{r4, lr}
   18c20:	eb00 0302 	add.w	r3, r0, r2
	__ASSERT(((psrc < pdst && (psrc + length) <= pdst) ||
   18c24:	d911      	bls.n	18c4a <sys_memcpy_swap+0x2e>
   18c26:	188c      	adds	r4, r1, r2
   18c28:	42a0      	cmp	r0, r4
   18c2a:	d211      	bcs.n	18c50 <sys_memcpy_swap+0x34>
   18c2c:	490d      	ldr	r1, [pc, #52]	; (18c64 <sys_memcpy_swap+0x48>)
   18c2e:	f240 2315 	movw	r3, #533	; 0x215
   18c32:	4a0d      	ldr	r2, [pc, #52]	; (18c68 <sys_memcpy_swap+0x4c>)
   18c34:	480d      	ldr	r0, [pc, #52]	; (18c6c <sys_memcpy_swap+0x50>)
   18c36:	f00b ffbe 	bl	24bb6 <assert_print>
   18c3a:	480d      	ldr	r0, [pc, #52]	; (18c70 <sys_memcpy_swap+0x54>)
   18c3c:	f00b ffbb 	bl	24bb6 <assert_print>
   18c40:	f240 2115 	movw	r1, #533	; 0x215
   18c44:	4808      	ldr	r0, [pc, #32]	; (18c68 <sys_memcpy_swap+0x4c>)
   18c46:	f00b ffaf 	bl	24ba8 <assert_post_action>
   18c4a:	d0ef      	beq.n	18c2c <sys_memcpy_swap+0x10>
   18c4c:	4299      	cmp	r1, r3
   18c4e:	e7ec      	b.n	18c2a <sys_memcpy_swap+0xe>
	psrc += length - 1;
   18c50:	3a01      	subs	r2, #1
   18c52:	4411      	add	r1, r2
		*pdst++ = *psrc--;
   18c54:	f811 2901 	ldrb.w	r2, [r1], #-1
   18c58:	f800 2b01 	strb.w	r2, [r0], #1
	for (; length > 0; length--) {
   18c5c:	4283      	cmp	r3, r0
   18c5e:	d1f9      	bne.n	18c54 <sys_memcpy_swap+0x38>
}
   18c60:	bd10      	pop	{r4, pc}
   18c62:	bf00      	nop
   18c64:	0002df3c 	.word	0x0002df3c
   18c68:	0002df0a 	.word	0x0002df0a
   18c6c:	0002b549 	.word	0x0002b549
   18c70:	0002df93 	.word	0x0002df93

00018c74 <bt_crypto_f5>:
	return err;
}

int bt_crypto_f5(const uint8_t *w, const uint8_t *n1, const uint8_t *n2, const bt_addr_le_t *a1,
		 const bt_addr_le_t *a2, uint8_t *mackey, uint8_t *ltk)
{
   18c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   18c78:	b09a      	sub	sp, #104	; 0x68
   18c7a:	4616      	mov	r6, r2
   18c7c:	e9dd 9723 	ldrd	r9, r7, [sp, #140]	; 0x8c
	static const uint8_t salt[16] = {0x6c, 0x88, 0x83, 0x91, 0xaa, 0xf5, 0xa5, 0x38,
					 0x60, 0x37, 0x0b, 0xdb, 0x5a, 0x60, 0x83, 0xbe};
	uint8_t m[53] = {0x00,						 /* counter */
   18c80:	aa0c      	add	r2, sp, #48	; 0x30
{
   18c82:	4684      	mov	ip, r0
   18c84:	468a      	mov	sl, r1
   18c86:	4690      	mov	r8, r2
   18c88:	461d      	mov	r5, r3
	uint8_t m[53] = {0x00,						 /* counter */
   18c8a:	4b2c      	ldr	r3, [pc, #176]	; (18d3c <bt_crypto_f5+0xc8>)
   18c8c:	f103 0e30 	add.w	lr, r3, #48	; 0x30
   18c90:	4614      	mov	r4, r2
   18c92:	6818      	ldr	r0, [r3, #0]
   18c94:	6859      	ldr	r1, [r3, #4]
   18c96:	3308      	adds	r3, #8
   18c98:	c403      	stmia	r4!, {r0, r1}
   18c9a:	4573      	cmp	r3, lr
   18c9c:	4622      	mov	r2, r4
   18c9e:	d1f7      	bne.n	18c90 <bt_crypto_f5+0x1c>
   18ca0:	6818      	ldr	r0, [r3, #0]
   18ca2:	791b      	ldrb	r3, [r3, #4]

	LOG_DBG("w %s", bt_hex(w, 32));
	LOG_DBG("n1 %s", bt_hex(n1, 16));
	LOG_DBG("n2 %s", bt_hex(n2, 16));

	sys_memcpy_swap(ws, w, 32);
   18ca4:	4661      	mov	r1, ip
	uint8_t m[53] = {0x00,						 /* counter */
   18ca6:	6020      	str	r0, [r4, #0]
   18ca8:	7123      	strb	r3, [r4, #4]
	sys_memcpy_swap(ws, w, 32);
   18caa:	2220      	movs	r2, #32
   18cac:	a804      	add	r0, sp, #16
   18cae:	f7ff ffb5 	bl	18c1c <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(salt, ws, 32, t);
   18cb2:	466b      	mov	r3, sp
   18cb4:	2220      	movs	r2, #32
   18cb6:	4822      	ldr	r0, [pc, #136]	; (18d40 <bt_crypto_f5+0xcc>)
   18cb8:	a904      	add	r1, sp, #16
   18cba:	f00e feb4 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   18cbe:	4604      	mov	r4, r0
   18cc0:	bbc0      	cbnz	r0, 18d34 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("t %s", bt_hex(t, 16));

	sys_memcpy_swap(m + 5, n1, 16);
   18cc2:	2210      	movs	r2, #16
   18cc4:	4651      	mov	r1, sl
   18cc6:	f10d 0035 	add.w	r0, sp, #53	; 0x35
   18cca:	f7ff ffa7 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 21, n2, 16);
   18cce:	2210      	movs	r2, #16
   18cd0:	4631      	mov	r1, r6
   18cd2:	f10d 0045 	add.w	r0, sp, #69	; 0x45
   18cd6:	f7ff ffa1 	bl	18c1c <sys_memcpy_swap>
	m[37] = a1->type;
   18cda:	4629      	mov	r1, r5
   18cdc:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18ce0:	2206      	movs	r2, #6
   18ce2:	f10d 0056 	add.w	r0, sp, #86	; 0x56
	m[37] = a1->type;
   18ce6:	f88d 3055 	strb.w	r3, [sp, #85]	; 0x55
	sys_memcpy_swap(m + 38, a1->a.val, 6);
   18cea:	f7ff ff97 	bl	18c1c <sys_memcpy_swap>
	m[44] = a2->type;
   18cee:	9922      	ldr	r1, [sp, #136]	; 0x88
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18cf0:	2206      	movs	r2, #6
	m[44] = a2->type;
   18cf2:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18cf6:	f10d 005d 	add.w	r0, sp, #93	; 0x5d
	m[44] = a2->type;
   18cfa:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
	sys_memcpy_swap(m + 45, a2->a.val, 6);
   18cfe:	f7ff ff8d 	bl	18c1c <sys_memcpy_swap>

	err = bt_crypto_aes_cmac(t, m, sizeof(m), mackey);
   18d02:	464b      	mov	r3, r9
   18d04:	2235      	movs	r2, #53	; 0x35
   18d06:	4641      	mov	r1, r8
   18d08:	4668      	mov	r0, sp
   18d0a:	f00e fe8c 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   18d0e:	4604      	mov	r4, r0
   18d10:	b980      	cbnz	r0, 18d34 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("mackey %1s", bt_hex(mackey, 16));

	sys_mem_swap(mackey, 16);
   18d12:	4648      	mov	r0, r9
   18d14:	f00e fe79 	bl	27a0a <sys_mem_swap.constprop.0>

	/* counter for ltk is 1 */
	m[0] = 0x01;
   18d18:	2301      	movs	r3, #1

	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18d1a:	2235      	movs	r2, #53	; 0x35
	m[0] = 0x01;
   18d1c:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	err = bt_crypto_aes_cmac(t, m, sizeof(m), ltk);
   18d20:	4641      	mov	r1, r8
   18d22:	463b      	mov	r3, r7
   18d24:	4668      	mov	r0, sp
   18d26:	f00e fe7e 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   18d2a:	4604      	mov	r4, r0
   18d2c:	b910      	cbnz	r0, 18d34 <bt_crypto_f5+0xc0>
		return err;
	}

	LOG_DBG("ltk %s", bt_hex(ltk, 16));

	sys_mem_swap(ltk, 16);
   18d2e:	4638      	mov	r0, r7
   18d30:	f00e fe6b 	bl	27a0a <sys_mem_swap.constprop.0>

	return 0;
}
   18d34:	4620      	mov	r0, r4
   18d36:	b01a      	add	sp, #104	; 0x68
   18d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   18d3c:	0002a72c 	.word	0x0002a72c
   18d40:	0002f088 	.word	0x0002f088

00018d44 <bt_crypto_g2>:
	return 0;
}

int bt_crypto_g2(const uint8_t u[32], const uint8_t v[32], const uint8_t x[16], const uint8_t y[16],
		 uint32_t *passkey)
{
   18d44:	b570      	push	{r4, r5, r6, lr}
   18d46:	460e      	mov	r6, r1
   18d48:	461d      	mov	r5, r3
   18d4a:	4614      	mov	r4, r2
   18d4c:	b098      	sub	sp, #96	; 0x60
	LOG_DBG("u %s", bt_hex(u, 32));
	LOG_DBG("v %s", bt_hex(v, 32));
	LOG_DBG("x %s", bt_hex(x, 16));
	LOG_DBG("y %s", bt_hex(y, 16));

	sys_memcpy_swap(m, u, 32);
   18d4e:	4601      	mov	r1, r0
   18d50:	2220      	movs	r2, #32
   18d52:	a804      	add	r0, sp, #16
   18d54:	f7ff ff62 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   18d58:	2220      	movs	r2, #32
   18d5a:	4631      	mov	r1, r6
   18d5c:	a80c      	add	r0, sp, #48	; 0x30
   18d5e:	f7ff ff5d 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 64, y, 16);
   18d62:	2210      	movs	r2, #16
   18d64:	4629      	mov	r1, r5
   18d66:	a814      	add	r0, sp, #80	; 0x50
   18d68:	f7ff ff58 	bl	18c1c <sys_memcpy_swap>

	sys_memcpy_swap(xs, x, 16);
   18d6c:	2210      	movs	r2, #16
   18d6e:	4621      	mov	r1, r4
   18d70:	4668      	mov	r0, sp
   18d72:	f7ff ff53 	bl	18c1c <sys_memcpy_swap>

	/* reuse xs (key) as buffer for result */
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), xs);
   18d76:	466b      	mov	r3, sp
   18d78:	2250      	movs	r2, #80	; 0x50
   18d7a:	4618      	mov	r0, r3
   18d7c:	a904      	add	r1, sp, #16
   18d7e:	f00e fe52 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   18d82:	b940      	cbnz	r0, 18d96 <bt_crypto_g2+0x52>
		return err;
	}
	LOG_DBG("res %s", bt_hex(xs, 16));

	memcpy(passkey, xs + 12, 4);
   18d84:	9b03      	ldr	r3, [sp, #12]
	*passkey = sys_be32_to_cpu(*passkey) % 1000000;
   18d86:	4a05      	ldr	r2, [pc, #20]	; (18d9c <bt_crypto_g2+0x58>)
   18d88:	ba1b      	rev	r3, r3
   18d8a:	fbb3 f1f2 	udiv	r1, r3, r2
   18d8e:	fb02 3311 	mls	r3, r2, r1, r3
   18d92:	9a1c      	ldr	r2, [sp, #112]	; 0x70
   18d94:	6013      	str	r3, [r2, #0]

	LOG_DBG("passkey %u", *passkey);

	return 0;
}
   18d96:	b018      	add	sp, #96	; 0x60
   18d98:	bd70      	pop	{r4, r5, r6, pc}
   18d9a:	bf00      	nop
   18d9c:	000f4240 	.word	0x000f4240

00018da0 <fs_init>:
	LOG_DBG("fs unregister %d: %d", type, rc);
	return rc;
}

static int fs_init(const struct device *dev)
{
   18da0:	b508      	push	{r3, lr}
	return z_impl_k_mutex_init(mutex);
   18da2:	4804      	ldr	r0, [pc, #16]	; (18db4 <fs_init+0x14>)
   18da4:	f010 fa84 	bl	292b0 <z_impl_k_mutex_init>
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
   18da8:	4b03      	ldr	r3, [pc, #12]	; (18db8 <fs_init+0x18>)
	k_mutex_init(&mutex);
	sys_dlist_init(&fs_mnt_list);
	return 0;
}
   18daa:	2000      	movs	r0, #0
	list->tail = (sys_dnode_t *)list;
   18dac:	e9c3 3300 	strd	r3, r3, [r3]
   18db0:	bd08      	pop	{r3, pc}
   18db2:	bf00      	nop
   18db4:	20021170 	.word	0x20021170
   18db8:	20021184 	.word	0x20021184

00018dbc <net_buf_pool_get>:
extern struct net_buf_pool _net_buf_pool_list[];

struct net_buf_pool *net_buf_pool_get(int id)
{
	return &_net_buf_pool_list[id];
}
   18dbc:	2234      	movs	r2, #52	; 0x34
   18dbe:	4b02      	ldr	r3, [pc, #8]	; (18dc8 <net_buf_pool_get+0xc>)
   18dc0:	fb02 3000 	mla	r0, r2, r0, r3
   18dc4:	4770      	bx	lr
   18dc6:	bf00      	nop
   18dc8:	20008be8 	.word	0x20008be8

00018dcc <net_buf_id>:
int net_buf_id(struct net_buf *buf)
{
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
				__alignof__(struct net_buf));
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18dcc:	2134      	movs	r1, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18dce:	7a82      	ldrb	r2, [r0, #10]
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18dd0:	4b06      	ldr	r3, [pc, #24]	; (18dec <net_buf_id+0x20>)
   18dd2:	fb01 3302 	mla	r3, r1, r2, r3
   18dd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18dd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	ptrdiff_t offset = (uint8_t *)buf - (uint8_t *)pool->__bufs;
   18ddc:	1a80      	subs	r0, r0, r2
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18dde:	331b      	adds	r3, #27
   18de0:	f023 0303 	bic.w	r3, r3, #3

	return offset / struct_size;
}
   18de4:	fbb0 f0f3 	udiv	r0, r0, r3
   18de8:	4770      	bx	lr
   18dea:	bf00      	nop
   18dec:	20008be8 	.word	0x20008be8

00018df0 <fixed_data_alloc>:
	.unref = mem_pool_data_unref,
};

static uint8_t *fixed_data_alloc(struct net_buf *buf, size_t *size,
			      k_timeout_t timeout)
{
   18df0:	b538      	push	{r3, r4, r5, lr}
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18df2:	2434      	movs	r4, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18df4:	7a82      	ldrb	r2, [r0, #10]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18df6:	4b09      	ldr	r3, [pc, #36]	; (18e1c <fixed_data_alloc+0x2c>)
   18df8:	fb04 3302 	mla	r3, r4, r2, r3
   18dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	*size = MIN(fixed->data_size, *size);
   18dfe:	680c      	ldr	r4, [r1, #0]
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   18e00:	685b      	ldr	r3, [r3, #4]
	*size = MIN(fixed->data_size, *size);
   18e02:	681a      	ldr	r2, [r3, #0]
   18e04:	4294      	cmp	r4, r2
   18e06:	bf94      	ite	ls
   18e08:	600c      	strls	r4, [r1, #0]
   18e0a:	600a      	strhi	r2, [r1, #0]

	return fixed->data_pool + fixed->data_size * net_buf_id(buf);
   18e0c:	e9d3 5400 	ldrd	r5, r4, [r3]
   18e10:	f7ff ffdc 	bl	18dcc <net_buf_id>
}
   18e14:	fb05 4000 	mla	r0, r5, r0, r4
   18e18:	bd38      	pop	{r3, r4, r5, pc}
   18e1a:	bf00      	nop
   18e1c:	20008be8 	.word	0x20008be8

00018e20 <net_buf_alloc_len>:
					int line)
#else
struct net_buf *net_buf_alloc_len(struct net_buf_pool *pool, size_t size,
				  k_timeout_t timeout)
#endif
{
   18e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18e24:	b085      	sub	sp, #20
   18e26:	9103      	str	r1, [sp, #12]
   18e28:	4605      	mov	r5, r0
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18e2a:	4619      	mov	r1, r3
   18e2c:	4610      	mov	r0, r2
{
   18e2e:	4692      	mov	sl, r2
   18e30:	4699      	mov	r9, r3
   18e32:	4690      	mov	r8, r2
   18e34:	461f      	mov	r7, r3
	uint64_t end = sys_clock_timeout_end_calc(timeout);
   18e36:	f010 fb1f 	bl	29478 <sys_clock_timeout_end_calc>
   18e3a:	e9cd 0101 	strd	r0, r1, [sp, #4]
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(pool);
   18e3e:	b945      	cbnz	r5, 18e52 <net_buf_alloc_len+0x32>
   18e40:	4966      	ldr	r1, [pc, #408]	; (18fdc <net_buf_alloc_len+0x1bc>)
   18e42:	23f4      	movs	r3, #244	; 0xf4
   18e44:	4a66      	ldr	r2, [pc, #408]	; (18fe0 <net_buf_alloc_len+0x1c0>)
   18e46:	4867      	ldr	r0, [pc, #412]	; (18fe4 <net_buf_alloc_len+0x1c4>)
   18e48:	f00b feb5 	bl	24bb6 <assert_print>
   18e4c:	21f4      	movs	r1, #244	; 0xf4
			net_buf_destroy(buf);
			return NULL;
		}

#if __ASSERT_ON
		NET_BUF_ASSERT(req_size <= size);
   18e4e:	4864      	ldr	r0, [pc, #400]	; (18fe0 <net_buf_alloc_len+0x1c0>)
   18e50:	e019      	b.n	18e86 <net_buf_alloc_len+0x66>
	key = k_spin_lock(&pool->lock);
   18e52:	f105 061c 	add.w	r6, r5, #28
	__asm__ volatile(
   18e56:	f04f 0320 	mov.w	r3, #32
   18e5a:	f3ef 8b11 	mrs	fp, BASEPRI
   18e5e:	f383 8812 	msr	BASEPRI_MAX, r3
   18e62:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   18e66:	4630      	mov	r0, r6
   18e68:	f006 fc88 	bl	1f77c <z_spin_lock_valid>
   18e6c:	b968      	cbnz	r0, 18e8a <net_buf_alloc_len+0x6a>
   18e6e:	2394      	movs	r3, #148	; 0x94
   18e70:	4a5d      	ldr	r2, [pc, #372]	; (18fe8 <net_buf_alloc_len+0x1c8>)
   18e72:	495e      	ldr	r1, [pc, #376]	; (18fec <net_buf_alloc_len+0x1cc>)
   18e74:	485b      	ldr	r0, [pc, #364]	; (18fe4 <net_buf_alloc_len+0x1c4>)
   18e76:	f00b fe9e 	bl	24bb6 <assert_print>
   18e7a:	4631      	mov	r1, r6
   18e7c:	485c      	ldr	r0, [pc, #368]	; (18ff0 <net_buf_alloc_len+0x1d0>)
   18e7e:	f00b fe9a 	bl	24bb6 <assert_print>
   18e82:	2194      	movs	r1, #148	; 0x94
   18e84:	4858      	ldr	r0, [pc, #352]	; (18fe8 <net_buf_alloc_len+0x1c8>)
   18e86:	f00b fe8f 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   18e8a:	4630      	mov	r0, r6
   18e8c:	f006 fc92 	bl	1f7b4 <z_spin_lock_set_owner>
	if (pool->uninit_count) {
   18e90:	8c6b      	ldrh	r3, [r5, #34]	; 0x22
   18e92:	2b00      	cmp	r3, #0
   18e94:	d070      	beq.n	18f78 <net_buf_alloc_len+0x158>
		if (pool->uninit_count < pool->buf_count) {
   18e96:	8c2a      	ldrh	r2, [r5, #32]
   18e98:	429a      	cmp	r2, r3
   18e9a:	d94d      	bls.n	18f38 <net_buf_alloc_len+0x118>
	return z_impl_k_queue_get(queue, timeout);
   18e9c:	2200      	movs	r2, #0
   18e9e:	2300      	movs	r3, #0
   18ea0:	4628      	mov	r0, r5
   18ea2:	f006 feb9 	bl	1fc18 <z_impl_k_queue_get>
			if (buf) {
   18ea6:	4604      	mov	r4, r0
   18ea8:	2800      	cmp	r0, #0
   18eaa:	d045      	beq.n	18f38 <net_buf_alloc_len+0x118>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   18eac:	4630      	mov	r0, r6
   18eae:	f006 fc73 	bl	1f798 <z_spin_unlock_valid>
   18eb2:	b958      	cbnz	r0, 18ecc <net_buf_alloc_len+0xac>
   18eb4:	23c2      	movs	r3, #194	; 0xc2
   18eb6:	4a4c      	ldr	r2, [pc, #304]	; (18fe8 <net_buf_alloc_len+0x1c8>)
   18eb8:	494e      	ldr	r1, [pc, #312]	; (18ff4 <net_buf_alloc_len+0x1d4>)
   18eba:	484a      	ldr	r0, [pc, #296]	; (18fe4 <net_buf_alloc_len+0x1c4>)
   18ebc:	f00b fe7b 	bl	24bb6 <assert_print>
   18ec0:	4631      	mov	r1, r6
   18ec2:	484d      	ldr	r0, [pc, #308]	; (18ff8 <net_buf_alloc_len+0x1d8>)
   18ec4:	f00b fe77 	bl	24bb6 <assert_print>
   18ec8:	21c2      	movs	r1, #194	; 0xc2
   18eca:	e7db      	b.n	18e84 <net_buf_alloc_len+0x64>
	__asm__ volatile(
   18ecc:	f38b 8811 	msr	BASEPRI, fp
   18ed0:	f3bf 8f6f 	isb	sy
	if (size) {
   18ed4:	9d03      	ldr	r5, [sp, #12]
   18ed6:	2d00      	cmp	r5, #0
   18ed8:	d074      	beq.n	18fc4 <net_buf_alloc_len+0x1a4>
		if (!K_TIMEOUT_EQ(timeout, K_NO_WAIT) &&
   18eda:	ea59 030a 	orrs.w	r3, r9, sl
   18ede:	d012      	beq.n	18f06 <net_buf_alloc_len+0xe6>
   18ee0:	f1b9 3fff 	cmp.w	r9, #4294967295
   18ee4:	bf08      	it	eq
   18ee6:	f1ba 3fff 	cmpeq.w	sl, #4294967295
   18eea:	d00c      	beq.n	18f06 <net_buf_alloc_len+0xe6>
			int64_t remaining = end - sys_clock_tick_get();
   18eec:	f009 fa14 	bl	22318 <sys_clock_tick_get>
   18ef0:	9b01      	ldr	r3, [sp, #4]
   18ef2:	ebb3 0800 	subs.w	r8, r3, r0
   18ef6:	9b02      	ldr	r3, [sp, #8]
   18ef8:	eb63 0701 	sbc.w	r7, r3, r1
			if (remaining <= 0) {
   18efc:	2f00      	cmp	r7, #0
   18efe:	bfbc      	itt	lt
   18f00:	f04f 0800 	movlt.w	r8, #0
   18f04:	4647      	movlt	r7, r8
	return pool->alloc->cb->alloc(buf, size, timeout);
   18f06:	f04f 0934 	mov.w	r9, #52	; 0x34
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   18f0a:	7aa3      	ldrb	r3, [r4, #10]
	return pool->alloc->cb->alloc(buf, size, timeout);
   18f0c:	4e3b      	ldr	r6, [pc, #236]	; (18ffc <net_buf_alloc_len+0x1dc>)
   18f0e:	4642      	mov	r2, r8
   18f10:	fb09 6303 	mla	r3, r9, r3, r6
   18f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   18f16:	4620      	mov	r0, r4
   18f18:	681b      	ldr	r3, [r3, #0]
   18f1a:	a903      	add	r1, sp, #12
   18f1c:	f8d3 a000 	ldr.w	sl, [r3]
   18f20:	463b      	mov	r3, r7
   18f22:	47d0      	blx	sl
		buf->__buf = data_alloc(buf, &size, timeout);
   18f24:	6160      	str	r0, [r4, #20]
		if (!buf->__buf) {
   18f26:	2800      	cmp	r0, #0
   18f28:	d13c      	bne.n	18fa4 <net_buf_alloc_len+0x184>
	k_lifo_put(&pool->free, buf);
   18f2a:	7aa0      	ldrb	r0, [r4, #10]
   18f2c:	4621      	mov	r1, r4
   18f2e:	fb00 6009 	mla	r0, r0, r9, r6
   18f32:	f010 f9e8 	bl	29306 <k_queue_prepend>
}
   18f36:	e030      	b.n	18f9a <net_buf_alloc_len+0x17a>
		uninit_count = pool->uninit_count--;
   18f38:	8c6c      	ldrh	r4, [r5, #34]	; 0x22
   18f3a:	4630      	mov	r0, r6
   18f3c:	1e63      	subs	r3, r4, #1
   18f3e:	846b      	strh	r3, [r5, #34]	; 0x22
   18f40:	f006 fc2a 	bl	1f798 <z_spin_unlock_valid>
   18f44:	2800      	cmp	r0, #0
   18f46:	d0b5      	beq.n	18eb4 <net_buf_alloc_len+0x94>
   18f48:	f38b 8811 	msr	BASEPRI, fp
   18f4c:	f3bf 8f6f 	isb	sy
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18f50:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   18f54:	8c2a      	ldrh	r2, [r5, #32]
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18f56:	331b      	adds	r3, #27
	size_t byte_offset = (pool->buf_count - uninit_count) * struct_size;
   18f58:	1b12      	subs	r2, r2, r4
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   18f5a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
	size_t struct_size = ROUND_UP(sizeof(struct net_buf) + pool->user_data_size,
   18f5c:	f023 0303 	bic.w	r3, r3, #3
	buf = (struct net_buf *)(((uint8_t *)pool->__bufs) + byte_offset);
   18f60:	fb02 4403 	mla	r4, r2, r3, r4
	return pool - _net_buf_pool_list;
   18f64:	4b25      	ldr	r3, [pc, #148]	; (18ffc <net_buf_alloc_len+0x1dc>)
   18f66:	4a26      	ldr	r2, [pc, #152]	; (19000 <net_buf_alloc_len+0x1e0>)
   18f68:	1aeb      	subs	r3, r5, r3
   18f6a:	109b      	asrs	r3, r3, #2
   18f6c:	4353      	muls	r3, r2
	buf->pool_id = pool_id(pool);
   18f6e:	72a3      	strb	r3, [r4, #10]
	buf->user_data_size = pool->user_data_size;
   18f70:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
   18f74:	72e3      	strb	r3, [r4, #11]
		goto success;
   18f76:	e7ad      	b.n	18ed4 <net_buf_alloc_len+0xb4>
   18f78:	4630      	mov	r0, r6
   18f7a:	f006 fc0d 	bl	1f798 <z_spin_unlock_valid>
   18f7e:	2800      	cmp	r0, #0
   18f80:	d098      	beq.n	18eb4 <net_buf_alloc_len+0x94>
   18f82:	f38b 8811 	msr	BASEPRI, fp
   18f86:	f3bf 8f6f 	isb	sy
   18f8a:	4652      	mov	r2, sl
   18f8c:	464b      	mov	r3, r9
   18f8e:	4628      	mov	r0, r5
   18f90:	f006 fe42 	bl	1fc18 <z_impl_k_queue_get>
	if (!buf) {
   18f94:	4604      	mov	r4, r0
   18f96:	2800      	cmp	r0, #0
   18f98:	d19c      	bne.n	18ed4 <net_buf_alloc_len+0xb4>
		return NULL;
   18f9a:	2400      	movs	r4, #0
#if defined(CONFIG_NET_BUF_POOL_USAGE)
	atomic_dec(&pool->avail_count);
	__ASSERT_NO_MSG(atomic_get(&pool->avail_count) >= 0);
#endif
	return buf;
}
   18f9c:	4620      	mov	r0, r4
   18f9e:	b005      	add	sp, #20
   18fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		NET_BUF_ASSERT(req_size <= size);
   18fa4:	9b03      	ldr	r3, [sp, #12]
   18fa6:	429d      	cmp	r5, r3
   18fa8:	d90d      	bls.n	18fc6 <net_buf_alloc_len+0x1a6>
   18faa:	4916      	ldr	r1, [pc, #88]	; (19004 <net_buf_alloc_len+0x1e4>)
   18fac:	f240 1355 	movw	r3, #341	; 0x155
   18fb0:	4a0b      	ldr	r2, [pc, #44]	; (18fe0 <net_buf_alloc_len+0x1c0>)
   18fb2:	480c      	ldr	r0, [pc, #48]	; (18fe4 <net_buf_alloc_len+0x1c4>)
   18fb4:	f00b fdff 	bl	24bb6 <assert_print>
   18fb8:	4813      	ldr	r0, [pc, #76]	; (19008 <net_buf_alloc_len+0x1e8>)
   18fba:	f00b fdfc 	bl	24bb6 <assert_print>
   18fbe:	f240 1155 	movw	r1, #341	; 0x155
   18fc2:	e744      	b.n	18e4e <net_buf_alloc_len+0x2e>
		buf->__buf = NULL;
   18fc4:	6165      	str	r5, [r4, #20]
	buf->frags = NULL;
   18fc6:	2300      	movs	r3, #0
	buf->ref   = 1U;
   18fc8:	2201      	movs	r2, #1
	buf->frags = NULL;
   18fca:	6063      	str	r3, [r4, #4]
	buf->ref   = 1U;
   18fcc:	8122      	strh	r2, [r4, #8]
	buf->len  = 0U;
   18fce:	8223      	strh	r3, [r4, #16]
	buf->size  = size;
   18fd0:	9a03      	ldr	r2, [sp, #12]
	buf->data = buf->__buf;
   18fd2:	6963      	ldr	r3, [r4, #20]
   18fd4:	8262      	strh	r2, [r4, #18]
   18fd6:	60e3      	str	r3, [r4, #12]
}
   18fd8:	e7e0      	b.n	18f9c <net_buf_alloc_len+0x17c>
   18fda:	bf00      	nop
   18fdc:	0002f0f4 	.word	0x0002f0f4
   18fe0:	0002f0a5 	.word	0x0002f0a5
   18fe4:	0002b549 	.word	0x0002b549
   18fe8:	0002c304 	.word	0x0002c304
   18fec:	0002c35d 	.word	0x0002c35d
   18ff0:	0002c372 	.word	0x0002c372
   18ff4:	0002c331 	.word	0x0002c331
   18ff8:	0002c348 	.word	0x0002c348
   18ffc:	20008be8 	.word	0x20008be8
   19000:	c4ec4ec5 	.word	0xc4ec4ec5
   19004:	0002f0f9 	.word	0x0002f0f9
   19008:	0002f10a 	.word	0x0002f10a

0001900c <net_buf_simple_reserve>:
	buf->size  = size;
	buf->len   = size;
}

void net_buf_simple_reserve(struct net_buf_simple *buf, size_t reserve)
{
   1900c:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   1900e:	b958      	cbnz	r0, 19028 <net_buf_simple_reserve+0x1c>
   19010:	490d      	ldr	r1, [pc, #52]	; (19048 <net_buf_simple_reserve+0x3c>)
   19012:	f44f 73dc 	mov.w	r3, #440	; 0x1b8
   19016:	4a0d      	ldr	r2, [pc, #52]	; (1904c <net_buf_simple_reserve+0x40>)
   19018:	480d      	ldr	r0, [pc, #52]	; (19050 <net_buf_simple_reserve+0x44>)
   1901a:	f00b fdcc 	bl	24bb6 <assert_print>
   1901e:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
	__ASSERT_NO_MSG(buf->len == 0U);
   19022:	480a      	ldr	r0, [pc, #40]	; (1904c <net_buf_simple_reserve+0x40>)
   19024:	f00b fdc0 	bl	24ba8 <assert_post_action>
   19028:	8883      	ldrh	r3, [r0, #4]
   1902a:	b14b      	cbz	r3, 19040 <net_buf_simple_reserve+0x34>
   1902c:	4909      	ldr	r1, [pc, #36]	; (19054 <net_buf_simple_reserve+0x48>)
   1902e:	f240 13b9 	movw	r3, #441	; 0x1b9
   19032:	4a06      	ldr	r2, [pc, #24]	; (1904c <net_buf_simple_reserve+0x40>)
   19034:	4806      	ldr	r0, [pc, #24]	; (19050 <net_buf_simple_reserve+0x44>)
   19036:	f00b fdbe 	bl	24bb6 <assert_print>
   1903a:	f240 11b9 	movw	r1, #441	; 0x1b9
   1903e:	e7f0      	b.n	19022 <net_buf_simple_reserve+0x16>
	NET_BUF_DBG("buf %p reserve %zu", buf, reserve);

	buf->data = buf->__buf + reserve;
   19040:	6883      	ldr	r3, [r0, #8]
   19042:	440b      	add	r3, r1
   19044:	6003      	str	r3, [r0, #0]
}
   19046:	bd08      	pop	{r3, pc}
   19048:	0002f189 	.word	0x0002f189
   1904c:	0002f0a5 	.word	0x0002f0a5
   19050:	0002b549 	.word	0x0002b549
   19054:	0002f10d 	.word	0x0002f10d

00019058 <net_buf_slist_put>:

static struct k_spinlock net_buf_slist_lock;

void net_buf_slist_put(sys_slist_t *list, struct net_buf *buf)
{
   19058:	b570      	push	{r4, r5, r6, lr}
   1905a:	460c      	mov	r4, r1
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   1905c:	4605      	mov	r5, r0
   1905e:	b958      	cbnz	r0, 19078 <net_buf_slist_put+0x20>
   19060:	4928      	ldr	r1, [pc, #160]	; (19104 <net_buf_slist_put+0xac>)
   19062:	f240 13c5 	movw	r3, #453	; 0x1c5
   19066:	4a28      	ldr	r2, [pc, #160]	; (19108 <net_buf_slist_put+0xb0>)
   19068:	4828      	ldr	r0, [pc, #160]	; (1910c <net_buf_slist_put+0xb4>)
   1906a:	f00b fda4 	bl	24bb6 <assert_print>
   1906e:	f240 11c5 	movw	r1, #453	; 0x1c5
	__ASSERT_NO_MSG(buf);
   19072:	4825      	ldr	r0, [pc, #148]	; (19108 <net_buf_slist_put+0xb0>)
   19074:	f00b fd98 	bl	24ba8 <assert_post_action>
   19078:	b949      	cbnz	r1, 1908e <net_buf_slist_put+0x36>
   1907a:	4925      	ldr	r1, [pc, #148]	; (19110 <net_buf_slist_put+0xb8>)
   1907c:	f44f 73e3 	mov.w	r3, #454	; 0x1c6
   19080:	4a21      	ldr	r2, [pc, #132]	; (19108 <net_buf_slist_put+0xb0>)
   19082:	4822      	ldr	r0, [pc, #136]	; (1910c <net_buf_slist_put+0xb4>)
   19084:	f00b fd97 	bl	24bb6 <assert_print>
   19088:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
   1908c:	e7f1      	b.n	19072 <net_buf_slist_put+0x1a>
	__asm__ volatile(
   1908e:	f04f 0320 	mov.w	r3, #32
   19092:	f3ef 8611 	mrs	r6, BASEPRI
   19096:	f383 8812 	msr	BASEPRI_MAX, r3
   1909a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1909e:	481d      	ldr	r0, [pc, #116]	; (19114 <net_buf_slist_put+0xbc>)
   190a0:	f006 fb6c 	bl	1f77c <z_spin_lock_valid>
   190a4:	b960      	cbnz	r0, 190c0 <net_buf_slist_put+0x68>
   190a6:	2394      	movs	r3, #148	; 0x94
   190a8:	4a1b      	ldr	r2, [pc, #108]	; (19118 <net_buf_slist_put+0xc0>)
   190aa:	491c      	ldr	r1, [pc, #112]	; (1911c <net_buf_slist_put+0xc4>)
   190ac:	4817      	ldr	r0, [pc, #92]	; (1910c <net_buf_slist_put+0xb4>)
   190ae:	f00b fd82 	bl	24bb6 <assert_print>
   190b2:	4918      	ldr	r1, [pc, #96]	; (19114 <net_buf_slist_put+0xbc>)
   190b4:	481a      	ldr	r0, [pc, #104]	; (19120 <net_buf_slist_put+0xc8>)
   190b6:	f00b fd7e 	bl	24bb6 <assert_print>
   190ba:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   190bc:	4816      	ldr	r0, [pc, #88]	; (19118 <net_buf_slist_put+0xc0>)
   190be:	e7d9      	b.n	19074 <net_buf_slist_put+0x1c>
	z_spin_lock_set_owner(l);
   190c0:	4814      	ldr	r0, [pc, #80]	; (19114 <net_buf_slist_put+0xbc>)
   190c2:	f006 fb77 	bl	1f7b4 <z_spin_lock_set_owner>
	parent->next = child;
   190c6:	2300      	movs	r3, #0
   190c8:	6023      	str	r3, [r4, #0]
	return list->tail;
   190ca:	686b      	ldr	r3, [r5, #4]
Z_GENLIST_APPEND(slist, snode)
   190cc:	b98b      	cbnz	r3, 190f2 <net_buf_slist_put+0x9a>
	list->head = node;
   190ce:	e9c5 4400 	strd	r4, r4, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   190d2:	4810      	ldr	r0, [pc, #64]	; (19114 <net_buf_slist_put+0xbc>)
   190d4:	f006 fb60 	bl	1f798 <z_spin_unlock_valid>
   190d8:	b970      	cbnz	r0, 190f8 <net_buf_slist_put+0xa0>
   190da:	23c2      	movs	r3, #194	; 0xc2
   190dc:	4a0e      	ldr	r2, [pc, #56]	; (19118 <net_buf_slist_put+0xc0>)
   190de:	4911      	ldr	r1, [pc, #68]	; (19124 <net_buf_slist_put+0xcc>)
   190e0:	480a      	ldr	r0, [pc, #40]	; (1910c <net_buf_slist_put+0xb4>)
   190e2:	f00b fd68 	bl	24bb6 <assert_print>
   190e6:	490b      	ldr	r1, [pc, #44]	; (19114 <net_buf_slist_put+0xbc>)
   190e8:	480f      	ldr	r0, [pc, #60]	; (19128 <net_buf_slist_put+0xd0>)
   190ea:	f00b fd64 	bl	24bb6 <assert_print>
   190ee:	21c2      	movs	r1, #194	; 0xc2
   190f0:	e7e4      	b.n	190bc <net_buf_slist_put+0x64>
	parent->next = child;
   190f2:	601c      	str	r4, [r3, #0]
	list->tail = node;
   190f4:	606c      	str	r4, [r5, #4]
}
   190f6:	e7ec      	b.n	190d2 <net_buf_slist_put+0x7a>
	__asm__ volatile(
   190f8:	f386 8811 	msr	BASEPRI, r6
   190fc:	f3bf 8f6f 	isb	sy

	key = k_spin_lock(&net_buf_slist_lock);
	sys_slist_append(list, &buf->node);
	k_spin_unlock(&net_buf_slist_lock, key);
}
   19100:	bd70      	pop	{r4, r5, r6, pc}
   19102:	bf00      	nop
   19104:	0002dca8 	.word	0x0002dca8
   19108:	0002f0a5 	.word	0x0002f0a5
   1910c:	0002b549 	.word	0x0002b549
   19110:	0002f189 	.word	0x0002f189
   19114:	2002118c 	.word	0x2002118c
   19118:	0002c304 	.word	0x0002c304
   1911c:	0002c35d 	.word	0x0002c35d
   19120:	0002c372 	.word	0x0002c372
   19124:	0002c331 	.word	0x0002c331
   19128:	0002c348 	.word	0x0002c348

0001912c <net_buf_slist_get>:

struct net_buf *net_buf_slist_get(sys_slist_t *list)
{
   1912c:	b570      	push	{r4, r5, r6, lr}
	struct net_buf *buf;
	k_spinlock_key_t key;

	__ASSERT_NO_MSG(list);
   1912e:	4604      	mov	r4, r0
   19130:	b958      	cbnz	r0, 1914a <net_buf_slist_get+0x1e>
   19132:	4923      	ldr	r1, [pc, #140]	; (191c0 <net_buf_slist_get+0x94>)
   19134:	4823      	ldr	r0, [pc, #140]	; (191c4 <net_buf_slist_get+0x98>)
   19136:	f44f 73e9 	mov.w	r3, #466	; 0x1d2
   1913a:	4a23      	ldr	r2, [pc, #140]	; (191c8 <net_buf_slist_get+0x9c>)
   1913c:	f00b fd3b 	bl	24bb6 <assert_print>
   19140:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
   19144:	4820      	ldr	r0, [pc, #128]	; (191c8 <net_buf_slist_get+0x9c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   19146:	f00b fd2f 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   1914a:	f04f 0320 	mov.w	r3, #32
   1914e:	f3ef 8611 	mrs	r6, BASEPRI
   19152:	f383 8812 	msr	BASEPRI_MAX, r3
   19156:	f3bf 8f6f 	isb	sy
   1915a:	481c      	ldr	r0, [pc, #112]	; (191cc <net_buf_slist_get+0xa0>)
   1915c:	f006 fb0e 	bl	1f77c <z_spin_lock_valid>
   19160:	b960      	cbnz	r0, 1917c <net_buf_slist_get+0x50>
   19162:	2394      	movs	r3, #148	; 0x94
   19164:	4a1a      	ldr	r2, [pc, #104]	; (191d0 <net_buf_slist_get+0xa4>)
   19166:	491b      	ldr	r1, [pc, #108]	; (191d4 <net_buf_slist_get+0xa8>)
   19168:	4816      	ldr	r0, [pc, #88]	; (191c4 <net_buf_slist_get+0x98>)
   1916a:	f00b fd24 	bl	24bb6 <assert_print>
   1916e:	4917      	ldr	r1, [pc, #92]	; (191cc <net_buf_slist_get+0xa0>)
   19170:	4819      	ldr	r0, [pc, #100]	; (191d8 <net_buf_slist_get+0xac>)
   19172:	f00b fd20 	bl	24bb6 <assert_print>
   19176:	2194      	movs	r1, #148	; 0x94
   19178:	4815      	ldr	r0, [pc, #84]	; (191d0 <net_buf_slist_get+0xa4>)
   1917a:	e7e4      	b.n	19146 <net_buf_slist_get+0x1a>
	z_spin_lock_set_owner(l);
   1917c:	4813      	ldr	r0, [pc, #76]	; (191cc <net_buf_slist_get+0xa0>)
   1917e:	f006 fb19 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head;
   19182:	6825      	ldr	r5, [r4, #0]
Z_GENLIST_GET(slist, snode)
   19184:	b12d      	cbz	r5, 19192 <net_buf_slist_get+0x66>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   19186:	6862      	ldr	r2, [r4, #4]
	return node->next;
   19188:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1918a:	4295      	cmp	r5, r2
	list->head = node;
   1918c:	6023      	str	r3, [r4, #0]
	list->tail = node;
   1918e:	bf08      	it	eq
   19190:	6063      	streq	r3, [r4, #4]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   19192:	480e      	ldr	r0, [pc, #56]	; (191cc <net_buf_slist_get+0xa0>)
   19194:	f006 fb00 	bl	1f798 <z_spin_unlock_valid>
   19198:	b958      	cbnz	r0, 191b2 <net_buf_slist_get+0x86>
   1919a:	23c2      	movs	r3, #194	; 0xc2
   1919c:	4a0c      	ldr	r2, [pc, #48]	; (191d0 <net_buf_slist_get+0xa4>)
   1919e:	490f      	ldr	r1, [pc, #60]	; (191dc <net_buf_slist_get+0xb0>)
   191a0:	4808      	ldr	r0, [pc, #32]	; (191c4 <net_buf_slist_get+0x98>)
   191a2:	f00b fd08 	bl	24bb6 <assert_print>
   191a6:	4909      	ldr	r1, [pc, #36]	; (191cc <net_buf_slist_get+0xa0>)
   191a8:	480d      	ldr	r0, [pc, #52]	; (191e0 <net_buf_slist_get+0xb4>)
   191aa:	f00b fd04 	bl	24bb6 <assert_print>
   191ae:	21c2      	movs	r1, #194	; 0xc2
   191b0:	e7e2      	b.n	19178 <net_buf_slist_get+0x4c>
	__asm__ volatile(
   191b2:	f386 8811 	msr	BASEPRI, r6
   191b6:	f3bf 8f6f 	isb	sy
	buf = (void *)sys_slist_get(list);

	k_spin_unlock(&net_buf_slist_lock, key);

	return buf;
}
   191ba:	4628      	mov	r0, r5
   191bc:	bd70      	pop	{r4, r5, r6, pc}
   191be:	bf00      	nop
   191c0:	0002dca8 	.word	0x0002dca8
   191c4:	0002b549 	.word	0x0002b549
   191c8:	0002f0a5 	.word	0x0002f0a5
   191cc:	2002118c 	.word	0x2002118c
   191d0:	0002c304 	.word	0x0002c304
   191d4:	0002c35d 	.word	0x0002c35d
   191d8:	0002c372 	.word	0x0002c372
   191dc:	0002c331 	.word	0x0002c331
   191e0:	0002c348 	.word	0x0002c348

000191e4 <net_buf_put>:

void net_buf_put(struct k_fifo *fifo, struct net_buf *buf)
{
   191e4:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(fifo);
   191e6:	b958      	cbnz	r0, 19200 <net_buf_put+0x1c>
   191e8:	490d      	ldr	r1, [pc, #52]	; (19220 <net_buf_put+0x3c>)
   191ea:	f240 13df 	movw	r3, #479	; 0x1df
   191ee:	4a0d      	ldr	r2, [pc, #52]	; (19224 <net_buf_put+0x40>)
   191f0:	480d      	ldr	r0, [pc, #52]	; (19228 <net_buf_put+0x44>)
   191f2:	f00b fce0 	bl	24bb6 <assert_print>
   191f6:	f240 11df 	movw	r1, #479	; 0x1df
	__ASSERT_NO_MSG(buf);
   191fa:	480a      	ldr	r0, [pc, #40]	; (19224 <net_buf_put+0x40>)
   191fc:	f00b fcd4 	bl	24ba8 <assert_post_action>
   19200:	b949      	cbnz	r1, 19216 <net_buf_put+0x32>
   19202:	490a      	ldr	r1, [pc, #40]	; (1922c <net_buf_put+0x48>)
   19204:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
   19208:	4a06      	ldr	r2, [pc, #24]	; (19224 <net_buf_put+0x40>)
   1920a:	4807      	ldr	r0, [pc, #28]	; (19228 <net_buf_put+0x44>)
   1920c:	f00b fcd3 	bl	24bb6 <assert_print>
   19210:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
   19214:	e7f1      	b.n	191fa <net_buf_put+0x16>

	k_fifo_put(fifo, buf);
}
   19216:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	k_fifo_put(fifo, buf);
   1921a:	f010 b869 	b.w	292f0 <k_queue_append>
   1921e:	bf00      	nop
   19220:	0002f11c 	.word	0x0002f11c
   19224:	0002f0a5 	.word	0x0002f0a5
   19228:	0002b549 	.word	0x0002b549
   1922c:	0002f189 	.word	0x0002f189

00019230 <net_buf_unref>:
#if defined(CONFIG_NET_BUF_LOG)
void net_buf_unref_debug(struct net_buf *buf, const char *func, int line)
#else
void net_buf_unref(struct net_buf *buf)
#endif
{
   19230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT_NO_MSG(buf);
   19234:	4605      	mov	r5, r0
   19236:	b328      	cbz	r0, 19284 <net_buf_unref+0x54>
			return;
		}

		if (buf->__buf) {
			data_unref(buf, buf->__buf);
			buf->__buf = NULL;
   19238:	2700      	movs	r7, #0
	pool->alloc->cb->unref(buf, data);
   1923a:	f04f 0834 	mov.w	r8, #52	; 0x34
   1923e:	4e1a      	ldr	r6, [pc, #104]	; (192a8 <net_buf_unref+0x78>)
		struct net_buf *frags = buf->frags;
   19240:	462c      	mov	r4, r5
		if (--buf->ref > 0) {
   19242:	7a23      	ldrb	r3, [r4, #8]
		struct net_buf *frags = buf->frags;
   19244:	686d      	ldr	r5, [r5, #4]
		if (--buf->ref > 0) {
   19246:	3b01      	subs	r3, #1
   19248:	b2db      	uxtb	r3, r3
   1924a:	7223      	strb	r3, [r4, #8]
   1924c:	b9c3      	cbnz	r3, 19280 <net_buf_unref+0x50>
		if (buf->__buf) {
   1924e:	6961      	ldr	r1, [r4, #20]
   19250:	b159      	cbz	r1, 1926a <net_buf_unref+0x3a>
	if (buf->flags & NET_BUF_EXTERNAL_DATA) {
   19252:	7a63      	ldrb	r3, [r4, #9]
   19254:	07db      	lsls	r3, r3, #31
   19256:	d407      	bmi.n	19268 <net_buf_unref+0x38>
	struct net_buf_pool *pool = net_buf_pool_get(buf->pool_id);
   19258:	7aa3      	ldrb	r3, [r4, #10]
	pool->alloc->cb->unref(buf, data);
   1925a:	4620      	mov	r0, r4
   1925c:	fb08 6303 	mla	r3, r8, r3, r6
   19260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   19262:	681b      	ldr	r3, [r3, #0]
   19264:	689b      	ldr	r3, [r3, #8]
   19266:	4798      	blx	r3
			buf->__buf = NULL;
   19268:	6167      	str	r7, [r4, #20]
		}

		buf->data = NULL;
		buf->frags = NULL;

		pool = net_buf_pool_get(buf->pool_id);
   1926a:	7aa0      	ldrb	r0, [r4, #10]
		buf->data = NULL;
   1926c:	60e7      	str	r7, [r4, #12]
#if defined(CONFIG_NET_BUF_POOL_USAGE)
		atomic_inc(&pool->avail_count);
		__ASSERT_NO_MSG(atomic_get(&pool->avail_count) <= pool->buf_count);
#endif

		if (pool->destroy) {
   1926e:	fb08 6300 	mla	r3, r8, r0, r6
		buf->frags = NULL;
   19272:	6067      	str	r7, [r4, #4]
		if (pool->destroy) {
   19274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   19276:	b18b      	cbz	r3, 1929c <net_buf_unref+0x6c>
			pool->destroy(buf);
   19278:	4620      	mov	r0, r4
   1927a:	4798      	blx	r3
	while (buf) {
   1927c:	2d00      	cmp	r5, #0
   1927e:	d1df      	bne.n	19240 <net_buf_unref+0x10>
			net_buf_destroy(buf);
		}

		buf = frags;
	}
}
   19280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT_NO_MSG(buf);
   19284:	4909      	ldr	r1, [pc, #36]	; (192ac <net_buf_unref+0x7c>)
   19286:	480a      	ldr	r0, [pc, #40]	; (192b0 <net_buf_unref+0x80>)
   19288:	f240 13eb 	movw	r3, #491	; 0x1eb
   1928c:	4a09      	ldr	r2, [pc, #36]	; (192b4 <net_buf_unref+0x84>)
   1928e:	f00b fc92 	bl	24bb6 <assert_print>
   19292:	f240 11eb 	movw	r1, #491	; 0x1eb
   19296:	4807      	ldr	r0, [pc, #28]	; (192b4 <net_buf_unref+0x84>)
   19298:	f00b fc86 	bl	24ba8 <assert_post_action>
	k_lifo_put(&pool->free, buf);
   1929c:	4621      	mov	r1, r4
   1929e:	fb00 6008 	mla	r0, r0, r8, r6
   192a2:	f010 f830 	bl	29306 <k_queue_prepend>
}
   192a6:	e7e9      	b.n	1927c <net_buf_unref+0x4c>
   192a8:	20008be8 	.word	0x20008be8
   192ac:	0002f189 	.word	0x0002f189
   192b0:	0002b549 	.word	0x0002b549
   192b4:	0002f0a5 	.word	0x0002f0a5

000192b8 <net_buf_ref>:

struct net_buf *net_buf_ref(struct net_buf *buf)
{
   192b8:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   192ba:	b958      	cbnz	r0, 192d4 <net_buf_ref+0x1c>
   192bc:	4907      	ldr	r1, [pc, #28]	; (192dc <net_buf_ref+0x24>)
   192be:	4808      	ldr	r0, [pc, #32]	; (192e0 <net_buf_ref+0x28>)
   192c0:	f240 231a 	movw	r3, #538	; 0x21a
   192c4:	4a07      	ldr	r2, [pc, #28]	; (192e4 <net_buf_ref+0x2c>)
   192c6:	f00b fc76 	bl	24bb6 <assert_print>
   192ca:	f240 211a 	movw	r1, #538	; 0x21a
   192ce:	4805      	ldr	r0, [pc, #20]	; (192e4 <net_buf_ref+0x2c>)
   192d0:	f00b fc6a 	bl	24ba8 <assert_post_action>

	NET_BUF_DBG("buf %p (old) ref %u pool_id %u",
		    buf, buf->ref, buf->pool_id);
	buf->ref++;
   192d4:	7a02      	ldrb	r2, [r0, #8]
   192d6:	3201      	adds	r2, #1
   192d8:	7202      	strb	r2, [r0, #8]
	return buf;
}
   192da:	bd08      	pop	{r3, pc}
   192dc:	0002f189 	.word	0x0002f189
   192e0:	0002b549 	.word	0x0002b549
   192e4:	0002f0a5 	.word	0x0002f0a5

000192e8 <net_buf_frag_last>:

	return clone;
}

struct net_buf *net_buf_frag_last(struct net_buf *buf)
{
   192e8:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf);
   192ea:	4603      	mov	r3, r0
   192ec:	b958      	cbnz	r0, 19306 <net_buf_frag_last+0x1e>
   192ee:	4908      	ldr	r1, [pc, #32]	; (19310 <net_buf_frag_last+0x28>)
   192f0:	4808      	ldr	r0, [pc, #32]	; (19314 <net_buf_frag_last+0x2c>)
   192f2:	f240 2357 	movw	r3, #599	; 0x257
   192f6:	4a08      	ldr	r2, [pc, #32]	; (19318 <net_buf_frag_last+0x30>)
   192f8:	f00b fc5d 	bl	24bb6 <assert_print>
   192fc:	f240 2157 	movw	r1, #599	; 0x257
   19300:	4805      	ldr	r0, [pc, #20]	; (19318 <net_buf_frag_last+0x30>)
   19302:	f00b fc51 	bl	24ba8 <assert_post_action>

	while (buf->frags) {
   19306:	4618      	mov	r0, r3
   19308:	685b      	ldr	r3, [r3, #4]
   1930a:	2b00      	cmp	r3, #0
   1930c:	d1fb      	bne.n	19306 <net_buf_frag_last+0x1e>
		buf = buf->frags;
	}

	return buf;
}
   1930e:	bd08      	pop	{r3, pc}
   19310:	0002f189 	.word	0x0002f189
   19314:	0002b549 	.word	0x0002b549
   19318:	0002f0a5 	.word	0x0002f0a5

0001931c <net_buf_frag_insert>:

void net_buf_frag_insert(struct net_buf *parent, struct net_buf *frag)
{
   1931c:	b570      	push	{r4, r5, r6, lr}
   1931e:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(parent);
   19320:	4604      	mov	r4, r0
   19322:	b958      	cbnz	r0, 1933c <net_buf_frag_insert+0x20>
   19324:	490f      	ldr	r1, [pc, #60]	; (19364 <net_buf_frag_insert+0x48>)
   19326:	f240 2362 	movw	r3, #610	; 0x262
   1932a:	4a0f      	ldr	r2, [pc, #60]	; (19368 <net_buf_frag_insert+0x4c>)
   1932c:	480f      	ldr	r0, [pc, #60]	; (1936c <net_buf_frag_insert+0x50>)
   1932e:	f00b fc42 	bl	24bb6 <assert_print>
   19332:	f240 2162 	movw	r1, #610	; 0x262
	__ASSERT_NO_MSG(frag);
   19336:	480c      	ldr	r0, [pc, #48]	; (19368 <net_buf_frag_insert+0x4c>)
   19338:	f00b fc36 	bl	24ba8 <assert_post_action>
   1933c:	b949      	cbnz	r1, 19352 <net_buf_frag_insert+0x36>
   1933e:	490c      	ldr	r1, [pc, #48]	; (19370 <net_buf_frag_insert+0x54>)
   19340:	f240 2363 	movw	r3, #611	; 0x263
   19344:	4a08      	ldr	r2, [pc, #32]	; (19368 <net_buf_frag_insert+0x4c>)
   19346:	4809      	ldr	r0, [pc, #36]	; (1936c <net_buf_frag_insert+0x50>)
   19348:	f00b fc35 	bl	24bb6 <assert_print>
   1934c:	f240 2163 	movw	r1, #611	; 0x263
   19350:	e7f1      	b.n	19336 <net_buf_frag_insert+0x1a>

	if (parent->frags) {
   19352:	6846      	ldr	r6, [r0, #4]
   19354:	b11e      	cbz	r6, 1935e <net_buf_frag_insert+0x42>
		net_buf_frag_last(frag)->frags = parent->frags;
   19356:	4608      	mov	r0, r1
   19358:	f7ff ffc6 	bl	192e8 <net_buf_frag_last>
   1935c:	6046      	str	r6, [r0, #4]
	}
	/* Take ownership of the fragment reference */
	parent->frags = frag;
   1935e:	6065      	str	r5, [r4, #4]
}
   19360:	bd70      	pop	{r4, r5, r6, pc}
   19362:	bf00      	nop
   19364:	0002f121 	.word	0x0002f121
   19368:	0002f0a5 	.word	0x0002f0a5
   1936c:	0002b549 	.word	0x0002b549
   19370:	0002f128 	.word	0x0002f128

00019374 <net_buf_frag_add>:

struct net_buf *net_buf_frag_add(struct net_buf *head, struct net_buf *frag)
{
   19374:	b538      	push	{r3, r4, r5, lr}
   19376:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(frag);
   19378:	460c      	mov	r4, r1
   1937a:	b959      	cbnz	r1, 19394 <net_buf_frag_add+0x20>
   1937c:	490c      	ldr	r1, [pc, #48]	; (193b0 <net_buf_frag_add+0x3c>)
   1937e:	480d      	ldr	r0, [pc, #52]	; (193b4 <net_buf_frag_add+0x40>)
   19380:	f240 236e 	movw	r3, #622	; 0x26e
   19384:	4a0c      	ldr	r2, [pc, #48]	; (193b8 <net_buf_frag_add+0x44>)
   19386:	f00b fc16 	bl	24bb6 <assert_print>
   1938a:	f240 216e 	movw	r1, #622	; 0x26e
   1938e:	480a      	ldr	r0, [pc, #40]	; (193b8 <net_buf_frag_add+0x44>)
   19390:	f00b fc0a 	bl	24ba8 <assert_post_action>

	if (!head) {
   19394:	b920      	cbnz	r0, 193a0 <net_buf_frag_add+0x2c>
	}

	net_buf_frag_insert(net_buf_frag_last(head), frag);

	return head;
}
   19396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return net_buf_ref(frag);
   1939a:	4608      	mov	r0, r1
   1939c:	f7ff bf8c 	b.w	192b8 <net_buf_ref>
	net_buf_frag_insert(net_buf_frag_last(head), frag);
   193a0:	f7ff ffa2 	bl	192e8 <net_buf_frag_last>
   193a4:	4621      	mov	r1, r4
   193a6:	f7ff ffb9 	bl	1931c <net_buf_frag_insert>
}
   193aa:	4628      	mov	r0, r5
   193ac:	bd38      	pop	{r3, r4, r5, pc}
   193ae:	bf00      	nop
   193b0:	0002f128 	.word	0x0002f128
   193b4:	0002b549 	.word	0x0002b549
   193b8:	0002f0a5 	.word	0x0002f0a5

000193bc <net_buf_simple_push>:

	return sys_be64_to_cpu(val);
}

void *net_buf_simple_push(struct net_buf_simple *buf, size_t len)
{
   193bc:	b508      	push	{r3, lr}
   193be:	4603      	mov	r3, r0
	return sys_be64_to_cpu(val);
}

size_t net_buf_simple_headroom(struct net_buf_simple *buf)
{
	return buf->data - buf->__buf;
   193c0:	6800      	ldr	r0, [r0, #0]
   193c2:	689a      	ldr	r2, [r3, #8]
   193c4:	1a82      	subs	r2, r0, r2
	__ASSERT_NO_MSG(net_buf_simple_headroom(buf) >= len);
   193c6:	4291      	cmp	r1, r2
   193c8:	d90b      	bls.n	193e2 <net_buf_simple_push+0x26>
   193ca:	4909      	ldr	r1, [pc, #36]	; (193f0 <net_buf_simple_push+0x34>)
   193cc:	4809      	ldr	r0, [pc, #36]	; (193f4 <net_buf_simple_push+0x38>)
   193ce:	f240 33f2 	movw	r3, #1010	; 0x3f2
   193d2:	4a09      	ldr	r2, [pc, #36]	; (193f8 <net_buf_simple_push+0x3c>)
   193d4:	f00b fbef 	bl	24bb6 <assert_print>
   193d8:	f240 31f2 	movw	r1, #1010	; 0x3f2
   193dc:	4806      	ldr	r0, [pc, #24]	; (193f8 <net_buf_simple_push+0x3c>)
   193de:	f00b fbe3 	bl	24ba8 <assert_post_action>
	buf->len += len;
   193e2:	889a      	ldrh	r2, [r3, #4]
	buf->data -= len;
   193e4:	1a40      	subs	r0, r0, r1
	buf->len += len;
   193e6:	4411      	add	r1, r2
	buf->data -= len;
   193e8:	6018      	str	r0, [r3, #0]
	buf->len += len;
   193ea:	8099      	strh	r1, [r3, #4]
}
   193ec:	bd08      	pop	{r3, pc}
   193ee:	bf00      	nop
   193f0:	0002f13d 	.word	0x0002f13d
   193f4:	0002b549 	.word	0x0002b549
   193f8:	0002f0a5 	.word	0x0002f0a5

000193fc <net_buf_simple_pull>:
{
   193fc:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(buf->len >= len);
   193fe:	8882      	ldrh	r2, [r0, #4]
{
   19400:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   19402:	428a      	cmp	r2, r1
   19404:	d20b      	bcs.n	1941e <net_buf_simple_pull+0x22>
   19406:	4909      	ldr	r1, [pc, #36]	; (1942c <net_buf_simple_pull+0x30>)
   19408:	4809      	ldr	r0, [pc, #36]	; (19430 <net_buf_simple_pull+0x34>)
   1940a:	f240 4352 	movw	r3, #1106	; 0x452
   1940e:	4a09      	ldr	r2, [pc, #36]	; (19434 <net_buf_simple_pull+0x38>)
   19410:	f00b fbd1 	bl	24bb6 <assert_print>
   19414:	f240 4152 	movw	r1, #1106	; 0x452
   19418:	4806      	ldr	r0, [pc, #24]	; (19434 <net_buf_simple_pull+0x38>)
   1941a:	f00b fbc5 	bl	24ba8 <assert_post_action>
	buf->len -= len;
   1941e:	1a52      	subs	r2, r2, r1
   19420:	8082      	strh	r2, [r0, #4]
	return buf->data += len;
   19422:	6800      	ldr	r0, [r0, #0]
   19424:	4408      	add	r0, r1
   19426:	6018      	str	r0, [r3, #0]
}
   19428:	bd08      	pop	{r3, pc}
   1942a:	bf00      	nop
   1942c:	0002f12d 	.word	0x0002f12d
   19430:	0002b549 	.word	0x0002b549
   19434:	0002f0a5 	.word	0x0002f0a5

00019438 <net_buf_simple_pull_mem>:
{
   19438:	b508      	push	{r3, lr}
   1943a:	4603      	mov	r3, r0
	__ASSERT_NO_MSG(buf->len >= len);
   1943c:	889a      	ldrh	r2, [r3, #4]
	void *data = buf->data;
   1943e:	6800      	ldr	r0, [r0, #0]
	__ASSERT_NO_MSG(buf->len >= len);
   19440:	428a      	cmp	r2, r1
   19442:	d20b      	bcs.n	1945c <net_buf_simple_pull_mem+0x24>
   19444:	4908      	ldr	r1, [pc, #32]	; (19468 <net_buf_simple_pull_mem+0x30>)
   19446:	4809      	ldr	r0, [pc, #36]	; (1946c <net_buf_simple_pull_mem+0x34>)
   19448:	f240 435e 	movw	r3, #1118	; 0x45e
   1944c:	4a08      	ldr	r2, [pc, #32]	; (19470 <net_buf_simple_pull_mem+0x38>)
   1944e:	f00b fbb2 	bl	24bb6 <assert_print>
   19452:	f240 415e 	movw	r1, #1118	; 0x45e
   19456:	4806      	ldr	r0, [pc, #24]	; (19470 <net_buf_simple_pull_mem+0x38>)
   19458:	f00b fba6 	bl	24ba8 <assert_post_action>
	buf->len -= len;
   1945c:	1a52      	subs	r2, r2, r1
	buf->data += len;
   1945e:	4401      	add	r1, r0
	buf->len -= len;
   19460:	809a      	strh	r2, [r3, #4]
	buf->data += len;
   19462:	6019      	str	r1, [r3, #0]
}
   19464:	bd08      	pop	{r3, pc}
   19466:	bf00      	nop
   19468:	0002f12d 	.word	0x0002f12d
   1946c:	0002b549 	.word	0x0002b549
   19470:	0002f0a5 	.word	0x0002f0a5

00019474 <net_buf_simple_add>:
{
   19474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return buf->data + buf->len;
   19476:	8885      	ldrh	r5, [r0, #4]
   19478:	6803      	ldr	r3, [r0, #0]
   1947a:	460e      	mov	r6, r1
   1947c:	4604      	mov	r4, r0
   1947e:	195f      	adds	r7, r3, r5
	__ASSERT_NO_MSG(net_buf_simple_tailroom(buf) >= len);
   19480:	f00e fb7f 	bl	27b82 <net_buf_simple_tailroom>
   19484:	42b0      	cmp	r0, r6
   19486:	d20b      	bcs.n	194a0 <net_buf_simple_add+0x2c>
   19488:	4907      	ldr	r1, [pc, #28]	; (194a8 <net_buf_simple_add+0x34>)
   1948a:	4808      	ldr	r0, [pc, #32]	; (194ac <net_buf_simple_add+0x38>)
   1948c:	f240 3303 	movw	r3, #771	; 0x303
   19490:	4a07      	ldr	r2, [pc, #28]	; (194b0 <net_buf_simple_add+0x3c>)
   19492:	f00b fb90 	bl	24bb6 <assert_print>
   19496:	f240 3103 	movw	r1, #771	; 0x303
   1949a:	4805      	ldr	r0, [pc, #20]	; (194b0 <net_buf_simple_add+0x3c>)
   1949c:	f00b fb84 	bl	24ba8 <assert_post_action>
	buf->len += len;
   194a0:	4435      	add	r5, r6
   194a2:	80a5      	strh	r5, [r4, #4]
}
   194a4:	4638      	mov	r0, r7
   194a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   194a8:	0002f161 	.word	0x0002f161
   194ac:	0002b549 	.word	0x0002b549
   194b0:	0002f0a5 	.word	0x0002f0a5

000194b4 <xoshiro128_initialize>:
{
	return (x << k) | (x >> (32 - k));
}

static int xoshiro128_initialize(const struct device *dev)
{
   194b4:	b508      	push	{r3, lr}
   194b6:	4804      	ldr	r0, [pc, #16]	; (194c8 <xoshiro128_initialize+0x14>)
   194b8:	f00f fea1 	bl	291fe <z_device_is_ready>
	if (!device_is_ready(entropy_driver)) {
		return -ENODEV;
	}
	return 0;
   194bc:	2800      	cmp	r0, #0
}
   194be:	bf0c      	ite	eq
   194c0:	f06f 0012 	mvneq.w	r0, #18
   194c4:	2000      	movne	r0, #0
   194c6:	bd08      	pop	{r3, pc}
   194c8:	0002a048 	.word	0x0002a048

000194cc <adc_gain_invert>:
		[ADC_GAIN_64] = {.mul = 1, .div = 64},
		[ADC_GAIN_128] = {.mul = 1, .div = 128},
	};
	int rv = -EINVAL;

	if ((uint8_t)gain < ARRAY_SIZE(gains)) {
   194cc:	2813      	cmp	r0, #19
   194ce:	d80e      	bhi.n	194ee <adc_gain_invert+0x22>
		const struct gain_desc *gdp = &gains[gain];

		if ((gdp->mul != 0) && (gdp->div != 0)) {
   194d0:	4a08      	ldr	r2, [pc, #32]	; (194f4 <adc_gain_invert+0x28>)
   194d2:	f812 3010 	ldrb.w	r3, [r2, r0, lsl #1]
   194d6:	b153      	cbz	r3, 194ee <adc_gain_invert+0x22>
   194d8:	eb02 0240 	add.w	r2, r2, r0, lsl #1
   194dc:	7852      	ldrb	r2, [r2, #1]
   194de:	b132      	cbz	r2, 194ee <adc_gain_invert+0x22>
			*value = (gdp->mul * *value) / gdp->div;
   194e0:	6808      	ldr	r0, [r1, #0]
   194e2:	4343      	muls	r3, r0
   194e4:	fb93 f3f2 	sdiv	r3, r3, r2
			rv = 0;
   194e8:	2000      	movs	r0, #0
			*value = (gdp->mul * *value) / gdp->div;
   194ea:	600b      	str	r3, [r1, #0]
			rv = 0;
   194ec:	4770      	bx	lr
	int rv = -EINVAL;
   194ee:	f06f 0015 	mvn.w	r0, #21
		}
	}

	return rv;
}
   194f2:	4770      	bx	lr
   194f4:	0002f18d 	.word	0x0002f18d

000194f8 <adc_context_start_sampling>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
   194f8:	2201      	movs	r2, #1
   194fa:	4b05      	ldr	r3, [pc, #20]	; (19510 <adc_context_start_sampling+0x18>)
   194fc:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
   19500:	f890 1086 	ldrb.w	r1, [r0, #134]	; 0x86
   19504:	b109      	cbz	r1, 1950a <adc_context_start_sampling+0x12>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19506:	60da      	str	r2, [r3, #12]
}
   19508:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1950a:	601a      	str	r2, [r3, #0]
   1950c:	605a      	str	r2, [r3, #4]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
   1950e:	4770      	bx	lr
   19510:	4000e000 	.word	0x4000e000

00019514 <adc_nrfx_channel_setup>:
{
   19514:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
   19516:	790d      	ldrb	r5, [r1, #4]
   19518:	f005 041f 	and.w	r4, r5, #31
	if (channel_id >= SAADC_CH_NUM) {
   1951c:	2c07      	cmp	r4, #7
   1951e:	d825      	bhi.n	1956c <adc_nrfx_channel_setup+0x58>
	switch (channel_cfg->gain) {
   19520:	780a      	ldrb	r2, [r1, #0]
   19522:	2a0b      	cmp	r2, #11
   19524:	d818      	bhi.n	19558 <adc_nrfx_channel_setup+0x44>
   19526:	e8df f002 	tbb	[pc, r2]
   1952a:	0707      	.short	0x0707
   1952c:	06170707 	.word	0x06170707
   19530:	13111717 	.word	0x13111717
   19534:	1517      	.short	0x1517
		config.gain = NRF_SAADC_GAIN1_2;
   19536:	2204      	movs	r2, #4
	switch (channel_cfg->reference) {
   19538:	784b      	ldrb	r3, [r1, #1]
   1953a:	2b03      	cmp	r3, #3
   1953c:	d01a      	beq.n	19574 <adc_nrfx_channel_setup+0x60>
   1953e:	2b04      	cmp	r3, #4
   19540:	f04f 0300 	mov.w	r3, #0
   19544:	d017      	beq.n	19576 <adc_nrfx_channel_setup+0x62>
		LOG_ERR("Selected ADC reference is not valid");
   19546:	4a30      	ldr	r2, [pc, #192]	; (19608 <adc_nrfx_channel_setup+0xf4>)
   19548:	9202      	str	r2, [sp, #8]
   1954a:	e008      	b.n	1955e <adc_nrfx_channel_setup+0x4a>
		config.gain = NRF_SAADC_GAIN1;
   1954c:	2205      	movs	r2, #5
		break;
   1954e:	e7f3      	b.n	19538 <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN2;
   19550:	2206      	movs	r2, #6
		break;
   19552:	e7f1      	b.n	19538 <adc_nrfx_channel_setup+0x24>
		config.gain = NRF_SAADC_GAIN4;
   19554:	2207      	movs	r2, #7
		break;
   19556:	e7ef      	b.n	19538 <adc_nrfx_channel_setup+0x24>
		LOG_ERR("Selected ADC gain is not valid");
   19558:	4b2c      	ldr	r3, [pc, #176]	; (1960c <adc_nrfx_channel_setup+0xf8>)
   1955a:	9302      	str	r3, [sp, #8]
   1955c:	2300      	movs	r3, #0
   1955e:	2201      	movs	r2, #1
   19560:	4618      	mov	r0, r3
   19562:	e9cd 3300 	strd	r3, r3, [sp]
   19566:	492a      	ldr	r1, [pc, #168]	; (19610 <adc_nrfx_channel_setup+0xfc>)
   19568:	f00e fb26 	bl	27bb8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1956c:	f06f 0015 	mvn.w	r0, #21
}
   19570:	b004      	add	sp, #16
   19572:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->reference) {
   19574:	2301      	movs	r3, #1
	switch (channel_cfg->acquisition_time) {
   19576:	f244 060a 	movw	r6, #16394	; 0x400a
   1957a:	8848      	ldrh	r0, [r1, #2]
   1957c:	42b0      	cmp	r0, r6
   1957e:	d03d      	beq.n	195fc <adc_nrfx_channel_setup+0xe8>
   19580:	d80a      	bhi.n	19598 <adc_nrfx_channel_setup+0x84>
   19582:	f244 0603 	movw	r6, #16387	; 0x4003
   19586:	42b0      	cmp	r0, r6
   19588:	d014      	beq.n	195b4 <adc_nrfx_channel_setup+0xa0>
   1958a:	f244 0605 	movw	r6, #16389	; 0x4005
   1958e:	42b0      	cmp	r0, r6
   19590:	d032      	beq.n	195f8 <adc_nrfx_channel_setup+0xe4>
   19592:	b398      	cbz	r0, 195fc <adc_nrfx_channel_setup+0xe8>
		LOG_ERR("Selected ADC acquisition time is not valid");
   19594:	4b1f      	ldr	r3, [pc, #124]	; (19614 <adc_nrfx_channel_setup+0x100>)
   19596:	e7e0      	b.n	1955a <adc_nrfx_channel_setup+0x46>
	switch (channel_cfg->acquisition_time) {
   19598:	f244 0614 	movw	r6, #16404	; 0x4014
   1959c:	42b0      	cmp	r0, r6
   1959e:	d02f      	beq.n	19600 <adc_nrfx_channel_setup+0xec>
   195a0:	f244 0628 	movw	r6, #16424	; 0x4028
   195a4:	42b0      	cmp	r0, r6
   195a6:	d02d      	beq.n	19604 <adc_nrfx_channel_setup+0xf0>
   195a8:	f244 060f 	movw	r6, #16399	; 0x400f
   195ac:	42b0      	cmp	r0, r6
   195ae:	d1f1      	bne.n	19594 <adc_nrfx_channel_setup+0x80>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
   195b0:	2003      	movs	r0, #3
   195b2:	e000      	b.n	195b6 <adc_nrfx_channel_setup+0xa2>
	nrf_saadc_channel_config_t config = {
   195b4:	2000      	movs	r0, #0
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   195b6:	f3c5 1540 	ubfx	r5, r5, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
   195ba:	0212      	lsls	r2, r2, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
   195bc:	ea42 5205 	orr.w	r2, r2, r5, lsl #20
   195c0:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
   195c4:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
    p_reg->CH[channel].PSELP = pselp;
   195c8:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
   195ca:	0123      	lsls	r3, r4, #4
   195cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   195d0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   195d4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
   195d8:	0123      	lsls	r3, r4, #4
   195da:	798a      	ldrb	r2, [r1, #6]
   195dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   195e0:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
   195e4:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
   195e8:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
   195ec:	4b0a      	ldr	r3, [pc, #40]	; (19618 <adc_nrfx_channel_setup+0x104>)
   195ee:	794a      	ldrb	r2, [r1, #5]
   195f0:	4423      	add	r3, r4
   195f2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
	return 0;
   195f6:	e7bb      	b.n	19570 <adc_nrfx_channel_setup+0x5c>
	switch (channel_cfg->acquisition_time) {
   195f8:	2001      	movs	r0, #1
   195fa:	e7dc      	b.n	195b6 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
   195fc:	2002      	movs	r0, #2
   195fe:	e7da      	b.n	195b6 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
   19600:	2004      	movs	r0, #4
   19602:	e7d8      	b.n	195b6 <adc_nrfx_channel_setup+0xa2>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
   19604:	2005      	movs	r0, #5
   19606:	e7d6      	b.n	195b6 <adc_nrfx_channel_setup+0xa2>
   19608:	0002f1d4 	.word	0x0002f1d4
   1960c:	0002f1b5 	.word	0x0002f1b5
   19610:	0002a570 	.word	0x0002a570
   19614:	0002f1f8 	.word	0x0002f1f8
   19618:	20008168 	.word	0x20008168

0001961c <adc_nrfx_read>:
}

/* Implementation of the ADC driver API function: adc_read. */
static int adc_nrfx_read(const struct device *dev,
			 const struct adc_sequence *sequence)
{
   1961c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1961e:	460c      	mov	r4, r1
   19620:	b087      	sub	sp, #28
	return z_impl_k_sem_take(sem, timeout);
   19622:	f04f 33ff 	mov.w	r3, #4294967295
   19626:	f04f 32ff 	mov.w	r2, #4294967295
   1962a:	486d      	ldr	r0, [pc, #436]	; (197e0 <adc_nrfx_read+0x1c4>)
   1962c:	f006 fba2 	bl	1fd74 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
   19630:	6866      	ldr	r6, [r4, #4]
	if (!selected_channels ||
   19632:	1e73      	subs	r3, r6, #1
   19634:	2bfe      	cmp	r3, #254	; 0xfe
   19636:	f04f 0300 	mov.w	r3, #0
   1963a:	d909      	bls.n	19650 <adc_nrfx_read+0x34>
		LOG_ERR("Invalid selection of channels");
   1963c:	4a69      	ldr	r2, [pc, #420]	; (197e4 <adc_nrfx_read+0x1c8>)
   1963e:	9202      	str	r2, [sp, #8]
		LOG_ERR(
   19640:	2201      	movs	r2, #1
   19642:	4618      	mov	r0, r3
   19644:	e9cd 3300 	strd	r3, r3, [sp]
   19648:	4967      	ldr	r1, [pc, #412]	; (197e8 <adc_nrfx_read+0x1cc>)
   1964a:	f00e fab5 	bl	27bb8 <z_log_msg_runtime_create.constprop.0>
	if (error) {
   1964e:	e014      	b.n	1967a <adc_nrfx_read+0x5e>
   19650:	461a      	mov	r2, r3
	active_channels = 0U;
   19652:	4618      	mov	r0, r3
    p_reg->CH[channel].PSELP = pselp;
   19654:	4d65      	ldr	r5, [pc, #404]	; (197ec <adc_nrfx_read+0x1d0>)
			if (m_data.positive_inputs[channel_id] == 0U) {
   19656:	4f66      	ldr	r7, [pc, #408]	; (197f0 <adc_nrfx_read+0x1d4>)
		if (selected_channels & BIT(channel_id)) {
   19658:	fa26 f302 	lsr.w	r3, r6, r2
   1965c:	f013 0301 	ands.w	r3, r3, #1
   19660:	d039      	beq.n	196d6 <adc_nrfx_read+0xba>
			if (m_data.positive_inputs[channel_id] == 0U) {
   19662:	5cbb      	ldrb	r3, [r7, r2]
   19664:	b98b      	cbnz	r3, 1968a <adc_nrfx_read+0x6e>
				LOG_ERR("Channel %u not configured",
   19666:	9203      	str	r2, [sp, #12]
   19668:	4a62      	ldr	r2, [pc, #392]	; (197f4 <adc_nrfx_read+0x1d8>)
   1966a:	9202      	str	r2, [sp, #8]
   1966c:	e9cd 3300 	strd	r3, r3, [sp]
   19670:	2201      	movs	r2, #1
   19672:	4618      	mov	r0, r3
   19674:	495c      	ldr	r1, [pc, #368]	; (197e8 <adc_nrfx_read+0x1cc>)
   19676:	f00e fa9f 	bl	27bb8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1967a:	f06f 0415 	mvn.w	r4, #21
	z_impl_k_sem_give(sem);
   1967e:	4858      	ldr	r0, [pc, #352]	; (197e0 <adc_nrfx_read+0x1c4>)
   19680:	f006 fb34 	bl	1fcec <z_impl_k_sem_give>
	adc_context_lock(&m_data.ctx, false, NULL);
	error = start_read(dev, sequence);
	adc_context_release(&m_data.ctx, error);

	return error;
}
   19684:	4620      	mov	r0, r4
   19686:	b007      	add	sp, #28
   19688:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
   1968a:	f894 c011 	ldrb.w	ip, [r4, #17]

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
   1968e:	eb05 1e02 	add.w	lr, r5, r2, lsl #4
   19692:	f1bc 0c00 	subs.w	ip, ip, #0
   19696:	bf18      	it	ne
   19698:	f04f 0c01 	movne.w	ip, #1
   1969c:	f8de 1518 	ldr.w	r1, [lr, #1304]	; 0x518
			++active_channels;
   196a0:	3001      	adds	r0, #1
   196a2:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
   196a6:	ea41 610c 	orr.w	r1, r1, ip, lsl #24
   196aa:	f8ce 1518 	str.w	r1, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
   196ae:	f102 0151 	add.w	r1, r2, #81	; 0x51
   196b2:	0109      	lsls	r1, r1, #4
   196b4:	506b      	str	r3, [r5, r1]
   196b6:	b2c0      	uxtb	r0, r0
	} while (++channel_id < SAADC_CH_NUM);
   196b8:	3201      	adds	r2, #1
   196ba:	2a08      	cmp	r2, #8
   196bc:	d1cc      	bne.n	19658 <adc_nrfx_read+0x3c>
	error = set_resolution(sequence);
   196be:	7c22      	ldrb	r2, [r4, #16]
	switch (sequence->resolution) {
   196c0:	2300      	movs	r3, #0
   196c2:	f1a2 0108 	sub.w	r1, r2, #8
   196c6:	2906      	cmp	r1, #6
   196c8:	d818      	bhi.n	196fc <adc_nrfx_read+0xe0>
   196ca:	e8df f001 	tbb	[pc, r1]
   196ce:	171e      	.short	0x171e
   196d0:	17091720 	.word	0x17091720
   196d4:	15          	.byte	0x15
   196d5:	00          	.byte	0x00
   196d6:	f102 0151 	add.w	r1, r2, #81	; 0x51
   196da:	0109      	lsls	r1, r1, #4
   196dc:	506b      	str	r3, [r5, r1]
}
   196de:	e7eb      	b.n	196b8 <adc_nrfx_read+0x9c>
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
   196e0:	2302      	movs	r3, #2
    p_reg->RESOLUTION = resolution;
   196e2:	4a42      	ldr	r2, [pc, #264]	; (197ec <adc_nrfx_read+0x1d0>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   196e4:	2801      	cmp	r0, #1
   196e6:	f8c2 35f0 	str.w	r3, [r2, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
   196ea:	7c63      	ldrb	r3, [r4, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
   196ec:	d911      	bls.n	19712 <adc_nrfx_read+0xf6>
   196ee:	b193      	cbz	r3, 19716 <adc_nrfx_read+0xfa>
		LOG_ERR(
   196f0:	4b41      	ldr	r3, [pc, #260]	; (197f8 <adc_nrfx_read+0x1dc>)
   196f2:	9302      	str	r3, [sp, #8]
   196f4:	2300      	movs	r3, #0
   196f6:	e7a3      	b.n	19640 <adc_nrfx_read+0x24>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
   196f8:	2303      	movs	r3, #3
		break;
   196fa:	e7f2      	b.n	196e2 <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   196fc:	9203      	str	r2, [sp, #12]
		LOG_ERR("ADC resolution value %d is not valid",
   196fe:	4a3f      	ldr	r2, [pc, #252]	; (197fc <adc_nrfx_read+0x1e0>)
   19700:	9300      	str	r3, [sp, #0]
   19702:	e9cd 3201 	strd	r3, r2, [sp, #4]
   19706:	2300      	movs	r3, #0
   19708:	e7b2      	b.n	19670 <adc_nrfx_read+0x54>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
   1970a:	2300      	movs	r3, #0
   1970c:	e7e9      	b.n	196e2 <adc_nrfx_read+0xc6>
	switch (sequence->resolution) {
   1970e:	2301      	movs	r3, #1
   19710:	e7e7      	b.n	196e2 <adc_nrfx_read+0xc6>
	switch (sequence->oversampling) {
   19712:	2b08      	cmp	r3, #8
   19714:	d816      	bhi.n	19744 <adc_nrfx_read+0x128>
    p_reg->OVERSAMPLE = oversample;
   19716:	f8c2 35f4 	str.w	r3, [r2, #1524]	; 0x5f4
	if (sequence->options) {
   1971a:	6822      	ldr	r2, [r4, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
   1971c:	0043      	lsls	r3, r0, #1
	if (sequence->options) {
   1971e:	b9b2      	cbnz	r2, 1974e <adc_nrfx_read+0x132>
	if (sequence->buffer_size < needed_buffer_size) {
   19720:	68e2      	ldr	r2, [r4, #12]
   19722:	429a      	cmp	r2, r3
   19724:	d217      	bcs.n	19756 <adc_nrfx_read+0x13a>
		LOG_ERR("Provided buffer is too small (%u/%u)",
   19726:	e9cd 2303 	strd	r2, r3, [sp, #12]
   1972a:	4b35      	ldr	r3, [pc, #212]	; (19800 <adc_nrfx_read+0x1e4>)
   1972c:	2201      	movs	r2, #1
   1972e:	9302      	str	r3, [sp, #8]
   19730:	2300      	movs	r3, #0
   19732:	492d      	ldr	r1, [pc, #180]	; (197e8 <adc_nrfx_read+0x1cc>)
   19734:	4618      	mov	r0, r3
   19736:	e9cd 3300 	strd	r3, r3, [sp]
   1973a:	f00e fa3d 	bl	27bb8 <z_log_msg_runtime_create.constprop.0>
		return -ENOMEM;
   1973e:	f06f 040b 	mvn.w	r4, #11
   19742:	e79c      	b.n	1967e <adc_nrfx_read+0x62>
	switch (sequence->oversampling) {
   19744:	9303      	str	r3, [sp, #12]
		LOG_ERR("Oversampling value %d is not valid",
   19746:	4b2f      	ldr	r3, [pc, #188]	; (19804 <adc_nrfx_read+0x1e8>)
   19748:	9302      	str	r3, [sp, #8]
   1974a:	2300      	movs	r3, #0
   1974c:	e78e      	b.n	1966c <adc_nrfx_read+0x50>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
   1974e:	8992      	ldrh	r2, [r2, #12]
   19750:	fb02 3303 	mla	r3, r2, r3, r3
   19754:	e7e4      	b.n	19720 <adc_nrfx_read+0x104>
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
   19756:	4626      	mov	r6, r4
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   19758:	68a2      	ldr	r2, [r4, #8]
   1975a:	4b24      	ldr	r3, [pc, #144]	; (197ec <adc_nrfx_read+0x1d0>)
   1975c:	4f2a      	ldr	r7, [pc, #168]	; (19808 <adc_nrfx_read+0x1ec>)
   1975e:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
   19762:	f107 0574 	add.w	r5, r7, #116	; 0x74
    p_reg->RESULT.MAXCNT = size;
   19766:	f8c3 0630 	str.w	r0, [r3, #1584]	; 0x630
   1976a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
   1976c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
   1976e:	6833      	ldr	r3, [r6, #0]
   19770:	463e      	mov	r6, r7
   19772:	602b      	str	r3, [r5, #0]
	ctx->status = 0;
   19774:	2500      	movs	r5, #0
   19776:	673d      	str	r5, [r7, #112]	; 0x70

	if (sequence->options) {
   19778:	6823      	ldr	r3, [r4, #0]
   1977a:	b36b      	cbz	r3, 197d8 <adc_nrfx_read+0x1bc>
		ctx->options = *sequence->options;
   1977c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
   1977e:	f107 0488 	add.w	r4, r7, #136	; 0x88
   19782:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
   19786:	677c      	str	r4, [r7, #116]	; 0x74
		ctx->sampling_index = 0U;
   19788:	f8a7 5098 	strh.w	r5, [r7, #152]	; 0x98

		if (ctx->options.interval_us != 0U) {
   1978c:	b320      	cbz	r0, 197d8 <adc_nrfx_read+0x1bc>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   1978e:	e8d6 3fef 	ldaex	r3, [r6]
   19792:	e8c6 5fe2 	stlex	r2, r5, [r6]
   19796:	2a00      	cmp	r2, #0
   19798:	d1f9      	bne.n	1978e <adc_nrfx_read+0x172>
   1979a:	491c      	ldr	r1, [pc, #112]	; (1980c <adc_nrfx_read+0x1f0>)
   1979c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   197a0:	460e      	mov	r6, r1
   197a2:	4629      	mov	r1, r5
   197a4:	f8d7 4088 	ldr.w	r4, [r7, #136]	; 0x88
   197a8:	2300      	movs	r3, #0
   197aa:	fbe4 6100 	umlal	r6, r1, r4, r0
   197ae:	4a18      	ldr	r2, [pc, #96]	; (19810 <adc_nrfx_read+0x1f4>)
   197b0:	4630      	mov	r0, r6
   197b2:	f7ef fb9d 	bl	8ef0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
   197b6:	2200      	movs	r2, #0
   197b8:	e9cd 0100 	strd	r0, r1, [sp]
   197bc:	2300      	movs	r3, #0
   197be:	f107 0008 	add.w	r0, r7, #8
   197c2:	f008 fea5 	bl	22510 <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
   197c6:	f04f 32ff 	mov.w	r2, #4294967295
   197ca:	f04f 33ff 	mov.w	r3, #4294967295
   197ce:	4811      	ldr	r0, [pc, #68]	; (19814 <adc_nrfx_read+0x1f8>)
   197d0:	f006 fad0 	bl	1fd74 <z_impl_k_sem_take>
	return ctx->status;
   197d4:	6f3c      	ldr	r4, [r7, #112]	; 0x70
	return error;
   197d6:	e752      	b.n	1967e <adc_nrfx_read+0x62>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
   197d8:	480b      	ldr	r0, [pc, #44]	; (19808 <adc_nrfx_read+0x1ec>)
   197da:	f7ff fe8d 	bl	194f8 <adc_context_start_sampling>
   197de:	e7f2      	b.n	197c6 <adc_nrfx_read+0x1aa>
   197e0:	200081a8 	.word	0x200081a8
   197e4:	0002f223 	.word	0x0002f223
   197e8:	0002a570 	.word	0x0002a570
   197ec:	4000e000 	.word	0x4000e000
   197f0:	20008208 	.word	0x20008208
   197f4:	0002f241 	.word	0x0002f241
   197f8:	0002f280 	.word	0x0002f280
   197fc:	0002f25b 	.word	0x0002f25b
   19800:	0002f2d5 	.word	0x0002f2d5
   19804:	0002f2b2 	.word	0x0002f2b2
   19808:	20008168 	.word	0x20008168
   1980c:	000f423f 	.word	0x000f423f
   19810:	000f4240 	.word	0x000f4240
   19814:	200081c0 	.word	0x200081c0

00019818 <init_saadc>:
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
   19818:	b510      	push	{r4, lr}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1981a:	2400      	movs	r4, #0
   1981c:	4b0d      	ldr	r3, [pc, #52]	; (19854 <init_saadc+0x3c>)
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
   1981e:	200e      	movs	r0, #14
   19820:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
   19824:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   19828:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
   1982c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    p_reg->INTENSET = mask;
   19830:	2212      	movs	r2, #18
   19832:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
   19836:	f7f6 fbd1 	bl	ffdc <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1983a:	4622      	mov	r2, r4
   1983c:	2101      	movs	r1, #1
   1983e:	200e      	movs	r0, #14
   19840:	f7f6 fbfc 	bl	1003c <z_arm_irq_priority_set>
/**
 * @internal
 */
static inline unsigned int z_impl_k_sem_count_get(struct k_sem *sem)
{
	return sem->count;
   19844:	4804      	ldr	r0, [pc, #16]	; (19858 <init_saadc+0x40>)
	if (!k_sem_count_get(&ctx->lock)) {
   19846:	6c83      	ldr	r3, [r0, #72]	; 0x48
   19848:	b913      	cbnz	r3, 19850 <init_saadc+0x38>
	z_impl_k_sem_give(sem);
   1984a:	3040      	adds	r0, #64	; 0x40
   1984c:	f006 fa4e 	bl	1fcec <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
   19850:	2000      	movs	r0, #0
   19852:	bd10      	pop	{r4, pc}
   19854:	4000e000 	.word	0x4000e000
   19858:	20008168 	.word	0x20008168

0001985c <saadc_irq_handler>:
{
   1985c:	b538      	push	{r3, r4, r5, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1985e:	4b2d      	ldr	r3, [pc, #180]	; (19914 <saadc_irq_handler+0xb8>)
   19860:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
   19864:	2a00      	cmp	r2, #0
   19866:	d048      	beq.n	198fa <saadc_irq_handler+0x9e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19868:	2200      	movs	r2, #0
   1986a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1986e:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19872:	2101      	movs	r1, #1
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
   19874:	4c28      	ldr	r4, [pc, #160]	; (19918 <saadc_irq_handler+0xbc>)
   19876:	6099      	str	r1, [r3, #8]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
   19878:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
   1987c:	6f63      	ldr	r3, [r4, #116]	; 0x74
   1987e:	4625      	mov	r5, r4
   19880:	b3b3      	cbz	r3, 198f0 <saadc_irq_handler+0x94>
		adc_sequence_callback callback = ctx->options.callback;
   19882:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
			action = callback(dev,
   19886:	f8b4 2098 	ldrh.w	r2, [r4, #152]	; 0x98
		if (callback) {
   1988a:	b133      	cbz	r3, 1989a <saadc_irq_handler+0x3e>
			action = callback(dev,
   1988c:	f104 0174 	add.w	r1, r4, #116	; 0x74
   19890:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
   19892:	2801      	cmp	r0, #1
   19894:	d014      	beq.n	198c0 <saadc_irq_handler+0x64>
   19896:	2802      	cmp	r0, #2
   19898:	d024      	beq.n	198e4 <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
   1989a:	f8b4 3098 	ldrh.w	r3, [r4, #152]	; 0x98
   1989e:	f8b4 2094 	ldrh.w	r2, [r4, #148]	; 0x94
   198a2:	429a      	cmp	r2, r3
   198a4:	d91e      	bls.n	198e4 <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
   198a6:	3301      	adds	r3, #1
   198a8:	f8a4 3098 	strh.w	r3, [r4, #152]	; 0x98
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
   198ac:	4b19      	ldr	r3, [pc, #100]	; (19914 <saadc_irq_handler+0xb8>)
   198ae:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
   198b2:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
   198b6:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
   198b8:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
   198bc:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
   198c0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   198c4:	b923      	cbnz	r3, 198d0 <saadc_irq_handler+0x74>
}
   198c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				adc_context_start_sampling(ctx);
   198ca:	4813      	ldr	r0, [pc, #76]	; (19918 <saadc_irq_handler+0xbc>)
   198cc:	f7ff be14 	b.w	194f8 <adc_context_start_sampling>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
   198d0:	e8d5 3fef 	ldaex	r3, [r5]
   198d4:	1e5a      	subs	r2, r3, #1
   198d6:	e8c5 2fe1 	stlex	r1, r2, [r5]
   198da:	2900      	cmp	r1, #0
   198dc:	d1f8      	bne.n	198d0 <saadc_irq_handler+0x74>
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
   198de:	2b01      	cmp	r3, #1
   198e0:	dcf1      	bgt.n	198c6 <saadc_irq_handler+0x6a>
   198e2:	bd38      	pop	{r3, r4, r5, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
   198e4:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
   198e8:	b113      	cbz	r3, 198f0 <saadc_irq_handler+0x94>
	z_impl_k_timer_stop(timer);
   198ea:	480c      	ldr	r0, [pc, #48]	; (1991c <saadc_irq_handler+0xc0>)
   198ec:	f00f fdf2 	bl	294d4 <z_impl_k_timer_stop>
   198f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_sem_give(sem);
   198f4:	480a      	ldr	r0, [pc, #40]	; (19920 <saadc_irq_handler+0xc4>)
   198f6:	f006 b9f9 	b.w	1fcec <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   198fa:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
	} else if (nrf_saadc_event_check(NRF_SAADC,
   198fe:	2900      	cmp	r1, #0
   19900:	d0ef      	beq.n	198e2 <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19902:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   19906:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1990a:	2201      	movs	r2, #1
   1990c:	609a      	str	r2, [r3, #8]
   1990e:	601a      	str	r2, [r3, #0]
   19910:	605a      	str	r2, [r3, #4]
}
   19912:	e7e6      	b.n	198e2 <saadc_irq_handler+0x86>
   19914:	4000e000 	.word	0x4000e000
   19918:	20008168 	.word	0x20008168
   1991c:	20008170 	.word	0x20008170
   19920:	200081c0 	.word	0x200081c0

00019924 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
   19924:	b537      	push	{r0, r1, r2, r4, r5, lr}
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19926:	2340      	movs	r3, #64	; 0x40
{
   19928:	460c      	mov	r4, r1
	size_t offset = (size_t)(mgr - data->mgr);
   1992a:	490a      	ldr	r1, [pc, #40]	; (19954 <onoff_start+0x30>)
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   1992c:	9300      	str	r3, [sp, #0]
	size_t offset = (size_t)(mgr - data->mgr);
   1992e:	1a41      	subs	r1, r0, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19930:	1149      	asrs	r1, r1, #5
{
   19932:	4605      	mov	r5, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
   19934:	4623      	mov	r3, r4
   19936:	4a08      	ldr	r2, [pc, #32]	; (19958 <onoff_start+0x34>)
   19938:	4808      	ldr	r0, [pc, #32]	; (1995c <onoff_start+0x38>)
   1993a:	f00e f973 	bl	27c24 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
   1993e:	1e01      	subs	r1, r0, #0
   19940:	da05      	bge.n	1994e <onoff_start+0x2a>
		notify(mgr, err);
   19942:	4628      	mov	r0, r5
   19944:	4623      	mov	r3, r4
	}
}
   19946:	b003      	add	sp, #12
   19948:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		notify(mgr, err);
   1994c:	4718      	bx	r3
}
   1994e:	b003      	add	sp, #12
   19950:	bd30      	pop	{r4, r5, pc}
   19952:	bf00      	nop
   19954:	200211a4 	.word	0x200211a4
   19958:	00027c93 	.word	0x00027c93
   1995c:	00029fe8 	.word	0x00029fe8

00019960 <get_status>:
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19960:	b2c9      	uxtb	r1, r1
   19962:	2903      	cmp	r1, #3
{
   19964:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   19966:	d909      	bls.n	1997c <get_status+0x1c>
   19968:	4909      	ldr	r1, [pc, #36]	; (19990 <get_status+0x30>)
   1996a:	480a      	ldr	r0, [pc, #40]	; (19994 <get_status+0x34>)
   1996c:	237a      	movs	r3, #122	; 0x7a
   1996e:	4a0a      	ldr	r2, [pc, #40]	; (19998 <get_status+0x38>)
   19970:	f00b f921 	bl	24bb6 <assert_print>
   19974:	217a      	movs	r1, #122	; 0x7a
   19976:	4808      	ldr	r0, [pc, #32]	; (19998 <get_status+0x38>)
   19978:	f00b f916 	bl	24ba8 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
   1997c:	220c      	movs	r2, #12
   1997e:	6903      	ldr	r3, [r0, #16]
   19980:	fb01 3302 	mla	r3, r1, r2, r3
   19984:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
}
   19988:	f000 0007 	and.w	r0, r0, #7
   1998c:	bd08      	pop	{r3, pc}
   1998e:	bf00      	nop
   19990:	0002f34f 	.word	0x0002f34f
   19994:	0002b549 	.word	0x0002b549
   19998:	0002f312 	.word	0x0002f312

0001999c <stop>:
{
   1999c:	b570      	push	{r4, r5, r6, lr}
   1999e:	b2c9      	uxtb	r1, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   199a0:	2903      	cmp	r1, #3
	struct nrf_clock_control_data *data = dev->data;
   199a2:	6903      	ldr	r3, [r0, #16]
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
   199a4:	d90b      	bls.n	199be <stop+0x22>
   199a6:	491a      	ldr	r1, [pc, #104]	; (19a10 <stop+0x74>)
   199a8:	481a      	ldr	r0, [pc, #104]	; (19a14 <stop+0x78>)
   199aa:	f240 135d 	movw	r3, #349	; 0x15d
   199ae:	4a1a      	ldr	r2, [pc, #104]	; (19a18 <stop+0x7c>)
   199b0:	f00b f901 	bl	24bb6 <assert_print>
   199b4:	f240 115d 	movw	r1, #349	; 0x15d
   199b8:	4817      	ldr	r0, [pc, #92]	; (19a18 <stop+0x7c>)
   199ba:	f00b f8f5 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   199be:	f04f 0420 	mov.w	r4, #32
   199c2:	f3ef 8511 	mrs	r5, BASEPRI
   199c6:	f384 8812 	msr	BASEPRI_MAX, r4
   199ca:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   199ce:	260c      	movs	r6, #12
   199d0:	fb06 3401 	mla	r4, r6, r1, r3
   199d4:	f8d4 4088 	ldr.w	r4, [r4, #136]	; 0x88
	if ((current_ctx != 0) && (current_ctx != ctx)) {
   199d8:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
   199dc:	d008      	beq.n	199f0 <stop+0x54>
   199de:	42a2      	cmp	r2, r4
   199e0:	d006      	beq.n	199f0 <stop+0x54>
	__asm__ volatile(
   199e2:	f385 8811 	msr	BASEPRI, r5
   199e6:	f3bf 8f6f 	isb	sy
		err = -EPERM;
   199ea:	f04f 30ff 	mov.w	r0, #4294967295
}
   199ee:	bd70      	pop	{r4, r5, r6, pc}
		*flags = CLOCK_CONTROL_STATUS_OFF;
   199f0:	2201      	movs	r2, #1
   199f2:	4371      	muls	r1, r6
   199f4:	440b      	add	r3, r1
   199f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
   199fa:	f385 8811 	msr	BASEPRI, r5
   199fe:	f3bf 8f6f 	isb	sy
	get_sub_config(dev, type)->stop();
   19a02:	6843      	ldr	r3, [r0, #4]
   19a04:	440b      	add	r3, r1
   19a06:	685b      	ldr	r3, [r3, #4]
   19a08:	4798      	blx	r3
	return 0;
   19a0a:	2000      	movs	r0, #0
   19a0c:	e7ef      	b.n	199ee <stop+0x52>
   19a0e:	bf00      	nop
   19a10:	0002f34f 	.word	0x0002f34f
   19a14:	0002b549 	.word	0x0002b549
   19a18:	0002f312 	.word	0x0002f312

00019a1c <onoff_stop>:
{
   19a1c:	b570      	push	{r4, r5, r6, lr}
   19a1e:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
   19a20:	4906      	ldr	r1, [pc, #24]	; (19a3c <onoff_stop+0x20>)
{
   19a22:	4604      	mov	r4, r0
	size_t offset = (size_t)(mgr - data->mgr);
   19a24:	1a41      	subs	r1, r0, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   19a26:	1149      	asrs	r1, r1, #5
   19a28:	2240      	movs	r2, #64	; 0x40
   19a2a:	4805      	ldr	r0, [pc, #20]	; (19a40 <onoff_stop+0x24>)
   19a2c:	f7ff ffb6 	bl	1999c <stop>
	notify(mgr, res);
   19a30:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
   19a32:	4601      	mov	r1, r0
	notify(mgr, res);
   19a34:	4620      	mov	r0, r4
}
   19a36:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
   19a3a:	4718      	bx	r3
   19a3c:	200211a4 	.word	0x200211a4
   19a40:	00029fe8 	.word	0x00029fe8

00019a44 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
   19a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   19a48:	2200      	movs	r2, #0
   19a4a:	2101      	movs	r1, #1
{
   19a4c:	4606      	mov	r6, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   19a4e:	2005      	movs	r0, #5
   19a50:	f7f6 faf4 	bl	1003c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
   19a54:	4811      	ldr	r0, [pc, #68]	; (19a9c <clk_init+0x58>)
   19a56:	f002 ff81 	bl	1c95c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
   19a5a:	4b11      	ldr	r3, [pc, #68]	; (19aa0 <clk_init+0x5c>)
   19a5c:	4298      	cmp	r0, r3
   19a5e:	d119      	bne.n	19a94 <clk_init+0x50>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
   19a60:	f002 ffa0 	bl	1c9a4 <nrfx_clock_enable>
   19a64:	2400      	movs	r4, #0
					 &transitions);
		if (err < 0) {
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19a66:	f04f 080c 	mov.w	r8, #12
   19a6a:	2701      	movs	r7, #1
		err = onoff_manager_init(get_onoff_manager(dev, i),
   19a6c:	f8df 9034 	ldr.w	r9, [pc, #52]	; 19aa4 <clk_init+0x60>
	struct nrf_clock_control_data *data = dev->data;
   19a70:	6935      	ldr	r5, [r6, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
   19a72:	4649      	mov	r1, r9
   19a74:	eb05 1044 	add.w	r0, r5, r4, lsl #5
   19a78:	f00b f858 	bl	24b2c <onoff_manager_init>
		if (err < 0) {
   19a7c:	2800      	cmp	r0, #0
   19a7e:	db07      	blt.n	19a90 <clk_init+0x4c>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19a80:	fb08 5504 	mla	r5, r8, r4, r5
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   19a84:	3401      	adds	r4, #1
   19a86:	2c04      	cmp	r4, #4
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
   19a88:	f8c5 7088 	str.w	r7, [r5, #136]	; 0x88
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
   19a8c:	d1f0      	bne.n	19a70 <clk_init+0x2c>
	}

	return 0;
   19a8e:	2000      	movs	r0, #0
}
   19a90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
   19a94:	f06f 0004 	mvn.w	r0, #4
   19a98:	e7fa      	b.n	19a90 <clk_init+0x4c>
   19a9a:	bf00      	nop
   19a9c:	00019ae1 	.word	0x00019ae1
   19aa0:	0bad0000 	.word	0x0bad0000
   19aa4:	0002b1a4 	.word	0x0002b1a4

00019aa8 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
   19aa8:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
   19aaa:	230c      	movs	r3, #12
	sub_data->cb = NULL;
   19aac:	2200      	movs	r2, #0
static void clkstarted_handle(const struct device *dev,
   19aae:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
   19ab0:	434b      	muls	r3, r1
   19ab2:	4809      	ldr	r0, [pc, #36]	; (19ad8 <clkstarted_handle.constprop.0+0x30>)
   19ab4:	18c4      	adds	r4, r0, r3
	set_on_state(&sub_data->flags);
   19ab6:	3388      	adds	r3, #136	; 0x88
	void *user_data = sub_data->user_data;
   19ab8:	e9d4 5620 	ldrd	r5, r6, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19abc:	4418      	add	r0, r3
	sub_data->cb = NULL;
   19abe:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
	set_on_state(&sub_data->flags);
   19ac2:	f00e f89c 	bl	27bfe <set_on_state>
	if (callback) {
   19ac6:	b12d      	cbz	r5, 19ad4 <clkstarted_handle.constprop.0+0x2c>
		callback(dev, (clock_control_subsys_t)type, user_data);
   19ac8:	4632      	mov	r2, r6
   19aca:	462b      	mov	r3, r5
}
   19acc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
   19ad0:	4802      	ldr	r0, [pc, #8]	; (19adc <clkstarted_handle.constprop.0+0x34>)
   19ad2:	4718      	bx	r3
}
   19ad4:	bd70      	pop	{r4, r5, r6, pc}
   19ad6:	bf00      	nop
   19ad8:	200211a4 	.word	0x200211a4
   19adc:	00029fe8 	.word	0x00029fe8

00019ae0 <clock_event_handler>:
{
   19ae0:	b508      	push	{r3, lr}
	switch (event) {
   19ae2:	2805      	cmp	r0, #5
   19ae4:	d820      	bhi.n	19b28 <clock_event_handler+0x48>
   19ae6:	e8df f000 	tbb	[pc, r0]
   19aea:	1103      	.short	0x1103
   19aec:	0d0f131f 	.word	0x0d0f131f
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
   19af0:	4b13      	ldr	r3, [pc, #76]	; (19b40 <clock_event_handler+0x60>)
   19af2:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
   19af6:	f010 0007 	ands.w	r0, r0, #7
   19afa:	d11f      	bne.n	19b3c <clock_event_handler+0x5c>
}
   19afc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19b00:	f7ff bfd2 	b.w	19aa8 <clkstarted_handle.constprop.0>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK192M);
   19b04:	2002      	movs	r0, #2
   19b06:	e7f9      	b.n	19afc <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLKAUDIO);
   19b08:	2003      	movs	r0, #3
   19b0a:	e7f7      	b.n	19afc <clock_event_handler+0x1c>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
   19b0c:	2001      	movs	r0, #1
   19b0e:	e7f5      	b.n	19afc <clock_event_handler+0x1c>
			__ASSERT_NO_MSG(false);
   19b10:	490c      	ldr	r1, [pc, #48]	; (19b44 <clock_event_handler+0x64>)
   19b12:	f240 236e 	movw	r3, #622	; 0x26e
   19b16:	4a0c      	ldr	r2, [pc, #48]	; (19b48 <clock_event_handler+0x68>)
   19b18:	480c      	ldr	r0, [pc, #48]	; (19b4c <clock_event_handler+0x6c>)
   19b1a:	f00b f84c 	bl	24bb6 <assert_print>
   19b1e:	f240 216e 	movw	r1, #622	; 0x26e
		__ASSERT_NO_MSG(0);
   19b22:	4809      	ldr	r0, [pc, #36]	; (19b48 <clock_event_handler+0x68>)
   19b24:	f00b f840 	bl	24ba8 <assert_post_action>
   19b28:	4906      	ldr	r1, [pc, #24]	; (19b44 <clock_event_handler+0x64>)
   19b2a:	f240 2372 	movw	r3, #626	; 0x272
   19b2e:	4a06      	ldr	r2, [pc, #24]	; (19b48 <clock_event_handler+0x68>)
   19b30:	4806      	ldr	r0, [pc, #24]	; (19b4c <clock_event_handler+0x6c>)
   19b32:	f00b f840 	bl	24bb6 <assert_print>
   19b36:	f240 2172 	movw	r1, #626	; 0x272
   19b3a:	e7f2      	b.n	19b22 <clock_event_handler+0x42>
}
   19b3c:	bd08      	pop	{r3, pc}
   19b3e:	bf00      	nop
   19b40:	200211a4 	.word	0x200211a4
   19b44:	00030d67 	.word	0x00030d67
   19b48:	0002f312 	.word	0x0002f312
   19b4c:	0002b549 	.word	0x0002b549

00019b50 <generic_hfclk_start>:
{
   19b50:	b508      	push	{r3, lr}
	__asm__ volatile(
   19b52:	f04f 0320 	mov.w	r3, #32
   19b56:	f3ef 8111 	mrs	r1, BASEPRI
   19b5a:	f383 8812 	msr	BASEPRI_MAX, r3
   19b5e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
   19b62:	4a11      	ldr	r2, [pc, #68]	; (19ba8 <generic_hfclk_start+0x58>)
   19b64:	6813      	ldr	r3, [r2, #0]
   19b66:	f043 0002 	orr.w	r0, r3, #2
   19b6a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
   19b6c:	07da      	lsls	r2, r3, #31
   19b6e:	d408      	bmi.n	19b82 <generic_hfclk_start+0x32>
	__asm__ volatile(
   19b70:	f381 8811 	msr	BASEPRI, r1
   19b74:	f3bf 8f6f 	isb	sy
}
   19b78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
   19b7c:	2001      	movs	r0, #1
   19b7e:	f002 bf3b 	b.w	1c9f8 <nrfx_clock_start>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   19b82:	4b0a      	ldr	r3, [pc, #40]	; (19bac <generic_hfclk_start+0x5c>)
   19b84:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   19b88:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
   19b8c:	07d3      	lsls	r3, r2, #31
   19b8e:	d5ef      	bpl.n	19b70 <generic_hfclk_start+0x20>
			set_on_state(get_hf_flags());
   19b90:	4807      	ldr	r0, [pc, #28]	; (19bb0 <generic_hfclk_start+0x60>)
   19b92:	f00e f834 	bl	27bfe <set_on_state>
   19b96:	f381 8811 	msr	BASEPRI, r1
   19b9a:	f3bf 8f6f 	isb	sy
}
   19b9e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
   19ba2:	2000      	movs	r0, #0
   19ba4:	f7ff bf80 	b.w	19aa8 <clkstarted_handle.constprop.0>
   19ba8:	20021254 	.word	0x20021254
   19bac:	40005000 	.word	0x40005000
   19bb0:	2002122c 	.word	0x2002122c

00019bb4 <api_blocking_start>:
{
   19bb4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19bb6:	2200      	movs	r2, #0
   19bb8:	2301      	movs	r3, #1
   19bba:	e9cd 2302 	strd	r2, r3, [sp, #8]
   19bbe:	ab04      	add	r3, sp, #16
   19bc0:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19bc4:	4a09      	ldr	r2, [pc, #36]	; (19bec <api_blocking_start+0x38>)
   19bc6:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
   19bc8:	f8cd d000 	str.w	sp, [sp]
   19bcc:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
   19bd0:	f00e f858 	bl	27c84 <api_start>
	if (err < 0) {
   19bd4:	2800      	cmp	r0, #0
   19bd6:	db05      	blt.n	19be4 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
   19bd8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   19bdc:	2300      	movs	r3, #0
   19bde:	4668      	mov	r0, sp
   19be0:	f006 f8c8 	bl	1fd74 <z_impl_k_sem_take>
}
   19be4:	b007      	add	sp, #28
   19be6:	f85d fb04 	ldr.w	pc, [sp], #4
   19bea:	bf00      	nop
   19bec:	00027cc3 	.word	0x00027cc3

00019bf0 <generic_hfclk_stop>:
{
   19bf0:	b510      	push	{r4, lr}
	__asm__ volatile(
   19bf2:	f04f 0320 	mov.w	r3, #32
   19bf6:	f3ef 8411 	mrs	r4, BASEPRI
   19bfa:	f383 8812 	msr	BASEPRI_MAX, r3
   19bfe:	f3bf 8f6f 	isb	sy
	hfclk_users &= ~HF_USER_GENERIC;
   19c02:	4a07      	ldr	r2, [pc, #28]	; (19c20 <generic_hfclk_stop+0x30>)
   19c04:	6813      	ldr	r3, [r2, #0]
   19c06:	f023 0102 	bic.w	r1, r3, #2
	if (!(hfclk_users & HF_USER_BT)) {
   19c0a:	07db      	lsls	r3, r3, #31
	hfclk_users &= ~HF_USER_GENERIC;
   19c0c:	6011      	str	r1, [r2, #0]
	if (!(hfclk_users & HF_USER_BT)) {
   19c0e:	d402      	bmi.n	19c16 <generic_hfclk_stop+0x26>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
   19c10:	2001      	movs	r0, #1
   19c12:	f002 ff6f 	bl	1caf4 <nrfx_clock_stop>
	__asm__ volatile(
   19c16:	f384 8811 	msr	BASEPRI, r4
   19c1a:	f3bf 8f6f 	isb	sy
}
   19c1e:	bd10      	pop	{r4, pc}
   19c20:	20021254 	.word	0x20021254

00019c24 <z_nrf_clock_control_lf_on>:
{
   19c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   19c28:	2201      	movs	r2, #1
   19c2a:	4606      	mov	r6, r0
   19c2c:	4941      	ldr	r1, [pc, #260]	; (19d34 <z_nrf_clock_control_lf_on+0x110>)
   19c2e:	e8d1 3fef 	ldaex	r3, [r1]
   19c32:	e8c1 2fe0 	stlex	r0, r2, [r1]
   19c36:	2800      	cmp	r0, #0
   19c38:	d1f9      	bne.n	19c2e <z_nrf_clock_control_lf_on+0xa>
	if (atomic_set(&on, 1) == 0) {
   19c3a:	b9a3      	cbnz	r3, 19c66 <z_nrf_clock_control_lf_on+0x42>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
   19c3c:	493e      	ldr	r1, [pc, #248]	; (19d38 <z_nrf_clock_control_lf_on+0x114>)
		err = onoff_request(mgr, &cli);
   19c3e:	483f      	ldr	r0, [pc, #252]	; (19d3c <z_nrf_clock_control_lf_on+0x118>)
   19c40:	604b      	str	r3, [r1, #4]
   19c42:	60cb      	str	r3, [r1, #12]
   19c44:	608a      	str	r2, [r1, #8]
   19c46:	f7f3 fae3 	bl	d210 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
   19c4a:	2800      	cmp	r0, #0
   19c4c:	da0b      	bge.n	19c66 <z_nrf_clock_control_lf_on+0x42>
   19c4e:	493c      	ldr	r1, [pc, #240]	; (19d40 <z_nrf_clock_control_lf_on+0x11c>)
   19c50:	f44f 730c 	mov.w	r3, #560	; 0x230
   19c54:	4a3b      	ldr	r2, [pc, #236]	; (19d44 <z_nrf_clock_control_lf_on+0x120>)
   19c56:	483c      	ldr	r0, [pc, #240]	; (19d48 <z_nrf_clock_control_lf_on+0x124>)
   19c58:	f00a ffad 	bl	24bb6 <assert_print>
   19c5c:	f44f 710c 	mov.w	r1, #560	; 0x230
		__ASSERT_NO_MSG(false);
   19c60:	4838      	ldr	r0, [pc, #224]	; (19d44 <z_nrf_clock_control_lf_on+0x120>)
   19c62:	f00a ffa1 	bl	24ba8 <assert_post_action>
	switch (start_mode) {
   19c66:	b35e      	cbz	r6, 19cc0 <z_nrf_clock_control_lf_on+0x9c>
   19c68:	1e73      	subs	r3, r6, #1
   19c6a:	2b01      	cmp	r3, #1
   19c6c:	d858      	bhi.n	19d20 <z_nrf_clock_control_lf_on+0xfc>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
   19c6e:	2e01      	cmp	r6, #1
   19c70:	d106      	bne.n	19c80 <z_nrf_clock_control_lf_on+0x5c>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   19c72:	4b36      	ldr	r3, [pc, #216]	; (19d4c <z_nrf_clock_control_lf_on+0x128>)
   19c74:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
   19c78:	f003 0303 	and.w	r3, r3, #3
   19c7c:	2b02      	cmp	r3, #2
   19c7e:	d01f      	beq.n	19cc0 <z_nrf_clock_control_lf_on+0x9c>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19c80:	f00f fafa 	bl	29278 <k_is_in_isr>
   19c84:	4605      	mov	r5, r0
   19c86:	b9e8      	cbnz	r0, 19cc4 <z_nrf_clock_control_lf_on+0xa0>
	return !z_sys_post_kernel;
   19c88:	4b31      	ldr	r3, [pc, #196]	; (19d50 <z_nrf_clock_control_lf_on+0x12c>)
   19c8a:	781b      	ldrb	r3, [r3, #0]
   19c8c:	b1d3      	cbz	r3, 19cc4 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENCLR = mask;
   19c8e:	2202      	movs	r2, #2
	int key = isr_mode ? irq_lock() : 0;
   19c90:	4607      	mov	r7, r0
   19c92:	4b2e      	ldr	r3, [pc, #184]	; (19d4c <z_nrf_clock_control_lf_on+0x128>)
   19c94:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   19c98:	4c2c      	ldr	r4, [pc, #176]	; (19d4c <z_nrf_clock_control_lf_on+0x128>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   19c9a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 19d54 <z_nrf_clock_control_lf_on+0x130>
   19c9e:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   19ca2:	f8d4 2418 	ldr.w	r2, [r4, #1048]	; 0x418
   19ca6:	03d2      	lsls	r2, r2, #15
   19ca8:	d516      	bpl.n	19cd8 <z_nrf_clock_control_lf_on+0xb4>
	while (!(nrfx_clock_is_running(d, (void *)&type)
   19caa:	f003 0303 	and.w	r3, r3, #3
   19cae:	2b02      	cmp	r3, #2
   19cb0:	d001      	beq.n	19cb6 <z_nrf_clock_control_lf_on+0x92>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
   19cb2:	2e01      	cmp	r6, #1
   19cb4:	d110      	bne.n	19cd8 <z_nrf_clock_control_lf_on+0xb4>
	if (isr_mode) {
   19cb6:	b375      	cbz	r5, 19d16 <z_nrf_clock_control_lf_on+0xf2>
   19cb8:	f387 8811 	msr	BASEPRI, r7
   19cbc:	f3bf 8f6f 	isb	sy
}
   19cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   19cc4:	f04f 0320 	mov.w	r3, #32
   19cc8:	f3ef 8711 	mrs	r7, BASEPRI
   19ccc:	f383 8812 	msr	BASEPRI_MAX, r3
   19cd0:	f3bf 8f6f 	isb	sy
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   19cd4:	2501      	movs	r5, #1
   19cd6:	e7df      	b.n	19c98 <z_nrf_clock_control_lf_on+0x74>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
   19cd8:	b1c5      	cbz	r5, 19d0c <z_nrf_clock_control_lf_on+0xe8>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
   19cda:	4638      	mov	r0, r7
   19cdc:	f7f6 f924 	bl	ff28 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
   19ce0:	f8d4 3518 	ldr.w	r3, [r4, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
   19ce4:	b2db      	uxtb	r3, r3
   19ce6:	2b01      	cmp	r3, #1
   19ce8:	d1d9      	bne.n	19c9e <z_nrf_clock_control_lf_on+0x7a>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   19cea:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
   19cee:	2a00      	cmp	r2, #0
   19cf0:	d0d5      	beq.n	19c9e <z_nrf_clock_control_lf_on+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   19cf2:	2200      	movs	r2, #0
   19cf4:	f8c4 2104 	str.w	r2, [r4, #260]	; 0x104
   19cf8:	f8d4 2104 	ldr.w	r2, [r4, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
   19cfc:	2202      	movs	r2, #2
   19cfe:	f8c4 2518 	str.w	r2, [r4, #1304]	; 0x518
   19d02:	2220      	movs	r2, #32
   19d04:	f8c8 2180 	str.w	r2, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   19d08:	60a3      	str	r3, [r4, #8]
}
   19d0a:	e7c8      	b.n	19c9e <z_nrf_clock_control_lf_on+0x7a>
	return z_impl_k_sleep(timeout);
   19d0c:	2100      	movs	r1, #0
   19d0e:	2021      	movs	r0, #33	; 0x21
   19d10:	f007 fee0 	bl	21ad4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   19d14:	e7e4      	b.n	19ce0 <z_nrf_clock_control_lf_on+0xbc>
    p_reg->INTENSET = mask;
   19d16:	2202      	movs	r2, #2
   19d18:	4b0c      	ldr	r3, [pc, #48]	; (19d4c <z_nrf_clock_control_lf_on+0x128>)
   19d1a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   19d1e:	e7cf      	b.n	19cc0 <z_nrf_clock_control_lf_on+0x9c>
		__ASSERT_NO_MSG(false);
   19d20:	490d      	ldr	r1, [pc, #52]	; (19d58 <z_nrf_clock_control_lf_on+0x134>)
   19d22:	f240 2342 	movw	r3, #578	; 0x242
   19d26:	4a07      	ldr	r2, [pc, #28]	; (19d44 <z_nrf_clock_control_lf_on+0x120>)
   19d28:	4807      	ldr	r0, [pc, #28]	; (19d48 <z_nrf_clock_control_lf_on+0x124>)
   19d2a:	f00a ff44 	bl	24bb6 <assert_print>
   19d2e:	f240 2142 	movw	r1, #578	; 0x242
   19d32:	e795      	b.n	19c60 <z_nrf_clock_control_lf_on+0x3c>
   19d34:	200211a0 	.word	0x200211a0
   19d38:	20021190 	.word	0x20021190
   19d3c:	200211c4 	.word	0x200211c4
   19d40:	0002c73a 	.word	0x0002c73a
   19d44:	0002f312 	.word	0x0002f312
   19d48:	0002b549 	.word	0x0002b549
   19d4c:	40005000 	.word	0x40005000
   19d50:	200221ee 	.word	0x200221ee
   19d54:	e000e100 	.word	0xe000e100
   19d58:	00030d67 	.word	0x00030d67

00019d5c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
   19d5c:	b508      	push	{r3, lr}
   19d5e:	4807      	ldr	r0, [pc, #28]	; (19d7c <uart_console_init+0x20>)
   19d60:	f00f fa4d 	bl	291fe <z_device_is_ready>

	ARG_UNUSED(arg);

	if (!device_is_ready(uart_console_dev)) {
   19d64:	b138      	cbz	r0, 19d76 <uart_console_init+0x1a>
	__stdout_hook_install(console_out);
   19d66:	4806      	ldr	r0, [pc, #24]	; (19d80 <uart_console_init+0x24>)
   19d68:	f7f7 f866 	bl	10e38 <__stdout_hook_install>
	__printk_hook_install(console_out);
   19d6c:	4804      	ldr	r0, [pc, #16]	; (19d80 <uart_console_init+0x24>)
   19d6e:	f7f2 fecd 	bl	cb0c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
   19d72:	2000      	movs	r0, #0
}
   19d74:	bd08      	pop	{r3, pc}
		return -ENODEV;
   19d76:	f06f 0012 	mvn.w	r0, #18
   19d7a:	e7fb      	b.n	19d74 <uart_console_init+0x18>
   19d7c:	0002a078 	.word	0x0002a078
   19d80:	00019d85 	.word	0x00019d85

00019d84 <console_out>:
	if ('\n' == c) {
   19d84:	280a      	cmp	r0, #10
{
   19d86:	b538      	push	{r3, r4, r5, lr}
   19d88:	4604      	mov	r4, r0
   19d8a:	4d07      	ldr	r5, [pc, #28]	; (19da8 <console_out+0x24>)
	if ('\n' == c) {
   19d8c:	d104      	bne.n	19d98 <console_out+0x14>
	api->poll_out(dev, out_char);
   19d8e:	68ab      	ldr	r3, [r5, #8]
   19d90:	210d      	movs	r1, #13
   19d92:	4628      	mov	r0, r5
   19d94:	69db      	ldr	r3, [r3, #28]
   19d96:	4798      	blx	r3
   19d98:	68ab      	ldr	r3, [r5, #8]
   19d9a:	4803      	ldr	r0, [pc, #12]	; (19da8 <console_out+0x24>)
   19d9c:	69db      	ldr	r3, [r3, #28]
   19d9e:	b2e1      	uxtb	r1, r4
   19da0:	4798      	blx	r3
}
   19da2:	4620      	mov	r0, r4
   19da4:	bd38      	pop	{r3, r4, r5, pc}
   19da6:	bf00      	nop
   19da8:	0002a078 	.word	0x0002a078

00019dac <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
   19dac:	b510      	push	{r4, lr}
	return port->data;
   19dae:	6903      	ldr	r3, [r0, #16]
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
   19db0:	b961      	cbnz	r1, 19dcc <gpio_nrfx_manage_callback+0x20>
   19db2:	4920      	ldr	r1, [pc, #128]	; (19e34 <gpio_nrfx_manage_callback+0x88>)
   19db4:	232a      	movs	r3, #42	; 0x2a
   19db6:	4a20      	ldr	r2, [pc, #128]	; (19e38 <gpio_nrfx_manage_callback+0x8c>)
   19db8:	4820      	ldr	r0, [pc, #128]	; (19e3c <gpio_nrfx_manage_callback+0x90>)
   19dba:	f00a fefc 	bl	24bb6 <assert_print>
   19dbe:	4820      	ldr	r0, [pc, #128]	; (19e40 <gpio_nrfx_manage_callback+0x94>)
   19dc0:	f00a fef9 	bl	24bb6 <assert_print>
   19dc4:	212a      	movs	r1, #42	; 0x2a
	__ASSERT(callback->handler, "No callback handler!");
   19dc6:	481c      	ldr	r0, [pc, #112]	; (19e38 <gpio_nrfx_manage_callback+0x8c>)
   19dc8:	f00a feee 	bl	24ba8 <assert_post_action>
   19dcc:	6848      	ldr	r0, [r1, #4]
   19dce:	b950      	cbnz	r0, 19de6 <gpio_nrfx_manage_callback+0x3a>
   19dd0:	491c      	ldr	r1, [pc, #112]	; (19e44 <gpio_nrfx_manage_callback+0x98>)
   19dd2:	232b      	movs	r3, #43	; 0x2b
   19dd4:	4a18      	ldr	r2, [pc, #96]	; (19e38 <gpio_nrfx_manage_callback+0x8c>)
   19dd6:	4819      	ldr	r0, [pc, #100]	; (19e3c <gpio_nrfx_manage_callback+0x90>)
   19dd8:	f00a feed 	bl	24bb6 <assert_print>
   19ddc:	481a      	ldr	r0, [pc, #104]	; (19e48 <gpio_nrfx_manage_callback+0x9c>)
   19dde:	f00a feea 	bl	24bb6 <assert_print>
   19de2:	212b      	movs	r1, #43	; 0x2b
   19de4:	e7ef      	b.n	19dc6 <gpio_nrfx_manage_callback+0x1a>
	return list->head;
   19de6:	6858      	ldr	r0, [r3, #4]

	if (!sys_slist_is_empty(callbacks)) {
   19de8:	b1f8      	cbz	r0, 19e2a <gpio_nrfx_manage_callback+0x7e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19dea:	4288      	cmp	r0, r1
   19dec:	d119      	bne.n	19e22 <gpio_nrfx_manage_callback+0x76>
Z_GENLIST_REMOVE(slist, snode)
   19dee:	689c      	ldr	r4, [r3, #8]
	return node->next;
   19df0:	6808      	ldr	r0, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   19df2:	42a1      	cmp	r1, r4
	list->head = node;
   19df4:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
   19df6:	d100      	bne.n	19dfa <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19df8:	6098      	str	r0, [r3, #8]
	parent->next = child;
   19dfa:	2000      	movs	r0, #0
   19dfc:	6008      	str	r0, [r1, #0]
		}
	} else if (!set) {
		return -EINVAL;
	}

	if (set) {
   19dfe:	b12a      	cbz	r2, 19e0c <gpio_nrfx_manage_callback+0x60>
	return list->head;
   19e00:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   19e02:	600a      	str	r2, [r1, #0]
Z_GENLIST_PREPEND(slist, snode)
   19e04:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   19e06:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   19e08:	b902      	cbnz	r2, 19e0c <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
   19e0a:	6099      	str	r1, [r3, #8]
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
   19e0c:	2000      	movs	r0, #0
	return gpio_manage_callback(&get_port_data(port)->callbacks,
   19e0e:	e010      	b.n	19e32 <gpio_nrfx_manage_callback+0x86>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19e10:	4281      	cmp	r1, r0
   19e12:	d106      	bne.n	19e22 <gpio_nrfx_manage_callback+0x76>
	return node->next;
   19e14:	6808      	ldr	r0, [r1, #0]
	parent->next = child;
   19e16:	6020      	str	r0, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   19e18:	6898      	ldr	r0, [r3, #8]
   19e1a:	4281      	cmp	r1, r0
   19e1c:	d1ed      	bne.n	19dfa <gpio_nrfx_manage_callback+0x4e>
	list->tail = node;
   19e1e:	609c      	str	r4, [r3, #8]
}
   19e20:	e7eb      	b.n	19dfa <gpio_nrfx_manage_callback+0x4e>
	return node->next;
   19e22:	4604      	mov	r4, r0
   19e24:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   19e26:	2800      	cmp	r0, #0
   19e28:	d1f2      	bne.n	19e10 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
   19e2a:	2a00      	cmp	r2, #0
   19e2c:	d1e8      	bne.n	19e00 <gpio_nrfx_manage_callback+0x54>
				return -EINVAL;
   19e2e:	f06f 0015 	mvn.w	r0, #21
				     callback, set);
}
   19e32:	bd10      	pop	{r4, pc}
   19e34:	0002bc00 	.word	0x0002bc00
   19e38:	0002f3ad 	.word	0x0002f3ad
   19e3c:	0002b549 	.word	0x0002b549
   19e40:	0002f3e9 	.word	0x0002f3e9
   19e44:	0002f3f8 	.word	0x0002f3f8
   19e48:	0002f40a 	.word	0x0002f40a

00019e4c <gpio_nrfx_pin_interrupt_configure>:
{
   19e4c:	b530      	push	{r4, r5, lr}
	return port->config;
   19e4e:	6840      	ldr	r0, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19e50:	f001 041f 	and.w	r4, r1, #31
   19e54:	7b05      	ldrb	r5, [r0, #12]
	if (mode == GPIO_INT_MODE_DISABLED) {
   19e56:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
{
   19e5a:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
   19e5c:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
   19e60:	d105      	bne.n	19e6e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
   19e62:	4620      	mov	r0, r4
   19e64:	f003 f990 	bl	1d188 <nrfx_gpiote_trigger_disable>
		return 0;
   19e68:	2000      	movs	r0, #0
}
   19e6a:	b005      	add	sp, #20
   19e6c:	bd30      	pop	{r4, r5, pc}
	nrfx_gpiote_trigger_config_t trigger_config = {
   19e6e:	2500      	movs	r5, #0
	if (mode == GPIO_INT_MODE_LEVEL) {
   19e70:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19e74:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
   19e78:	d114      	bne.n	19ea4 <gpio_nrfx_pin_interrupt_configure+0x58>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
   19e7a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
	nrfx_gpiote_trigger_config_t trigger_config = {
   19e7e:	bf0c      	ite	eq
   19e80:	2304      	moveq	r3, #4
   19e82:	2305      	movne	r3, #5
   19e84:	f88d 3008 	strb.w	r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   19e88:	2300      	movs	r3, #0
   19e8a:	4620      	mov	r0, r4
   19e8c:	4619      	mov	r1, r3
   19e8e:	aa02      	add	r2, sp, #8
   19e90:	f002 ff84 	bl	1cd9c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   19e94:	4b2a      	ldr	r3, [pc, #168]	; (19f40 <gpio_nrfx_pin_interrupt_configure+0xf4>)
   19e96:	4298      	cmp	r0, r3
   19e98:	d14f      	bne.n	19f3a <gpio_nrfx_pin_interrupt_configure+0xee>
	nrfx_gpiote_trigger_enable(abs_pin, true);
   19e9a:	2101      	movs	r1, #1
   19e9c:	4620      	mov	r0, r4
   19e9e:	f003 f909 	bl	1d0b4 <nrfx_gpiote_trigger_enable>
	return 0;
   19ea2:	e7e1      	b.n	19e68 <gpio_nrfx_pin_interrupt_configure+0x1c>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   19ea4:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
   19ea8:	d024      	beq.n	19ef4 <gpio_nrfx_pin_interrupt_configure+0xa8>
   19eaa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
   19eae:	bf14      	ite	ne
   19eb0:	2301      	movne	r3, #1
   19eb2:	2302      	moveq	r3, #2
	nrfx_gpiote_trigger_config_t trigger_config = {
   19eb4:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
   19eb8:	6883      	ldr	r3, [r0, #8]
   19eba:	40cb      	lsrs	r3, r1
   19ebc:	07d8      	lsls	r0, r3, #31
   19ebe:	d4e3      	bmi.n	19e88 <gpio_nrfx_pin_interrupt_configure+0x3c>
   19ec0:	f1b2 7fa0 	cmp.w	r2, #20971520	; 0x1400000
   19ec4:	d1e0      	bne.n	19e88 <gpio_nrfx_pin_interrupt_configure+0x3c>
NRF_STATIC_INLINE bool nrf_gpio_pin_present_check(uint32_t pin_number)
{
    uint32_t port = pin_number >> 5;
    uint32_t mask = 0;

    switch (port)
   19ec6:	0962      	lsrs	r2, r4, #5
   19ec8:	f004 031f 	and.w	r3, r4, #31
   19ecc:	d014      	beq.n	19ef8 <gpio_nrfx_pin_interrupt_configure+0xac>
   19ece:	2a01      	cmp	r2, #1
   19ed0:	d104      	bne.n	19edc <gpio_nrfx_pin_interrupt_configure+0x90>
#endif
    }

    pin_number &= 0x1F;

    return (mask & (1UL << pin_number)) ? true : false;
   19ed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   19ed6:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   19ed8:	07d1      	lsls	r1, r2, #31
   19eda:	d414      	bmi.n	19f06 <gpio_nrfx_pin_interrupt_configure+0xba>
   19edc:	4919      	ldr	r1, [pc, #100]	; (19f44 <gpio_nrfx_pin_interrupt_configure+0xf8>)
   19ede:	481a      	ldr	r0, [pc, #104]	; (19f48 <gpio_nrfx_pin_interrupt_configure+0xfc>)
   19ee0:	f240 2347 	movw	r3, #583	; 0x247
   19ee4:	4a19      	ldr	r2, [pc, #100]	; (19f4c <gpio_nrfx_pin_interrupt_configure+0x100>)
   19ee6:	f00a fe66 	bl	24bb6 <assert_print>
   19eea:	f240 2147 	movw	r1, #583	; 0x247
   19eee:	4817      	ldr	r0, [pc, #92]	; (19f4c <gpio_nrfx_pin_interrupt_configure+0x100>)
   19ef0:	f00a fe5a 	bl	24ba8 <assert_post_action>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
   19ef4:	2303      	movs	r3, #3
   19ef6:	e7dd      	b.n	19eb4 <gpio_nrfx_pin_interrupt_configure+0x68>
    return (mask & (1UL << pin_number)) ? true : false;
   19ef8:	f04f 32ff 	mov.w	r2, #4294967295
   19efc:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   19efe:	07d2      	lsls	r2, r2, #31
   19f00:	d5ec      	bpl.n	19edc <gpio_nrfx_pin_interrupt_configure+0x90>
        case 0: return NRF_P0;
   19f02:	4a13      	ldr	r2, [pc, #76]	; (19f50 <gpio_nrfx_pin_interrupt_configure+0x104>)
   19f04:	e000      	b.n	19f08 <gpio_nrfx_pin_interrupt_configure+0xbc>
        case 1: return NRF_P1;
   19f06:	4a13      	ldr	r2, [pc, #76]	; (19f54 <gpio_nrfx_pin_interrupt_configure+0x108>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
   19f08:	3380      	adds	r3, #128	; 0x80
   19f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
   19f0e:	07db      	lsls	r3, r3, #31
   19f10:	d4ba      	bmi.n	19e88 <gpio_nrfx_pin_interrupt_configure+0x3c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
   19f12:	f10d 0507 	add.w	r5, sp, #7
   19f16:	4629      	mov	r1, r5
   19f18:	4620      	mov	r0, r4
   19f1a:	f003 f865 	bl	1cfe8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
   19f1e:	4b0e      	ldr	r3, [pc, #56]	; (19f58 <gpio_nrfx_pin_interrupt_configure+0x10c>)
   19f20:	4298      	cmp	r0, r3
   19f22:	d001      	beq.n	19f28 <gpio_nrfx_pin_interrupt_configure+0xdc>
		trigger_config.p_in_channel = &ch;
   19f24:	9503      	str	r5, [sp, #12]
   19f26:	e7af      	b.n	19e88 <gpio_nrfx_pin_interrupt_configure+0x3c>
			err = nrfx_gpiote_channel_alloc(&ch);
   19f28:	4628      	mov	r0, r5
   19f2a:	f003 f8bd 	bl	1d0a8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
   19f2e:	4b04      	ldr	r3, [pc, #16]	; (19f40 <gpio_nrfx_pin_interrupt_configure+0xf4>)
   19f30:	4298      	cmp	r0, r3
   19f32:	d0f7      	beq.n	19f24 <gpio_nrfx_pin_interrupt_configure+0xd8>
				return -ENOMEM;
   19f34:	f06f 000b 	mvn.w	r0, #11
   19f38:	e797      	b.n	19e6a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EINVAL;
   19f3a:	f06f 0015 	mvn.w	r0, #21
   19f3e:	e794      	b.n	19e6a <gpio_nrfx_pin_interrupt_configure+0x1e>
   19f40:	0bad0000 	.word	0x0bad0000
   19f44:	0002f454 	.word	0x0002f454
   19f48:	0002b549 	.word	0x0002b549
   19f4c:	0002f421 	.word	0x0002f421
   19f50:	40842500 	.word	0x40842500
   19f54:	40842800 	.word	0x40842800
   19f58:	0bad0004 	.word	0x0bad0004

00019f5c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
   19f5c:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
   19f5e:	f003 f893 	bl	1d088 <nrfx_gpiote_is_init>
   19f62:	4604      	mov	r4, r0
   19f64:	b968      	cbnz	r0, 19f82 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
   19f66:	f003 f867 	bl	1d038 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
   19f6a:	4b08      	ldr	r3, [pc, #32]	; (19f8c <gpio_nrfx_init+0x30>)
   19f6c:	4298      	cmp	r0, r3
   19f6e:	d10a      	bne.n	19f86 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
   19f70:	4621      	mov	r1, r4
   19f72:	4807      	ldr	r0, [pc, #28]	; (19f90 <gpio_nrfx_init+0x34>)
   19f74:	f003 f832 	bl	1cfdc <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
   19f78:	4622      	mov	r2, r4
   19f7a:	2105      	movs	r1, #5
   19f7c:	202f      	movs	r0, #47	; 0x2f
   19f7e:	f7f6 f85d 	bl	1003c <z_arm_irq_priority_set>
		return 0;
   19f82:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
   19f84:	bd10      	pop	{r4, pc}
		return -EIO;
   19f86:	f06f 0004 	mvn.w	r0, #4
   19f8a:	e7fb      	b.n	19f84 <gpio_nrfx_init+0x28>
   19f8c:	0bad0000 	.word	0x0bad0000
   19f90:	00019f95 	.word	0x00019f95

00019f94 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19f94:	0942      	lsrs	r2, r0, #5
{
   19f96:	4603      	mov	r3, r0
   19f98:	b570      	push	{r4, r5, r6, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19f9a:	d002      	beq.n	19fa2 <nrfx_gpio_handler+0xe>
   19f9c:	2a01      	cmp	r2, #1
   19f9e:	d01e      	beq.n	19fde <nrfx_gpio_handler+0x4a>
}
   19fa0:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19fa2:	4e14      	ldr	r6, [pc, #80]	; (19ff4 <nrfx_gpio_handler+0x60>)
	gpio_fire_callbacks(list, port, BIT(pin));
   19fa4:	6932      	ldr	r2, [r6, #16]
   19fa6:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   19fa8:	2900      	cmp	r1, #0
   19faa:	d0f9      	beq.n	19fa0 <nrfx_gpio_handler+0xc>
   19fac:	2501      	movs	r5, #1
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
   19fae:	f003 031f 	and.w	r3, r3, #31
	return node->next;
   19fb2:	680c      	ldr	r4, [r1, #0]
   19fb4:	409d      	lsls	r5, r3
   19fb6:	2900      	cmp	r1, #0
   19fb8:	d0f2      	beq.n	19fa0 <nrfx_gpio_handler+0xc>
		if (cb->pin_mask & pins) {
   19fba:	688a      	ldr	r2, [r1, #8]
   19fbc:	402a      	ands	r2, r5
   19fbe:	d012      	beq.n	19fe6 <nrfx_gpio_handler+0x52>
			__ASSERT(cb->handler, "No callback handler!");
   19fc0:	684b      	ldr	r3, [r1, #4]
   19fc2:	b973      	cbnz	r3, 19fe2 <nrfx_gpio_handler+0x4e>
   19fc4:	490c      	ldr	r1, [pc, #48]	; (19ff8 <nrfx_gpio_handler+0x64>)
   19fc6:	234d      	movs	r3, #77	; 0x4d
   19fc8:	4a0c      	ldr	r2, [pc, #48]	; (19ffc <nrfx_gpio_handler+0x68>)
   19fca:	480d      	ldr	r0, [pc, #52]	; (1a000 <nrfx_gpio_handler+0x6c>)
   19fcc:	f00a fdf3 	bl	24bb6 <assert_print>
   19fd0:	480c      	ldr	r0, [pc, #48]	; (1a004 <nrfx_gpio_handler+0x70>)
   19fd2:	f00a fdf0 	bl	24bb6 <assert_print>
   19fd6:	214d      	movs	r1, #77	; 0x4d
   19fd8:	4808      	ldr	r0, [pc, #32]	; (19ffc <nrfx_gpio_handler+0x68>)
   19fda:	f00a fde5 	bl	24ba8 <assert_post_action>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
   19fde:	4e0a      	ldr	r6, [pc, #40]	; (1a008 <nrfx_gpio_handler+0x74>)
   19fe0:	e7e0      	b.n	19fa4 <nrfx_gpio_handler+0x10>
			cb->handler(port, cb, cb->pin_mask & pins);
   19fe2:	4630      	mov	r0, r6
   19fe4:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
   19fe6:	b11c      	cbz	r4, 19ff0 <nrfx_gpio_handler+0x5c>
   19fe8:	6823      	ldr	r3, [r4, #0]
   19fea:	4621      	mov	r1, r4
   19fec:	461c      	mov	r4, r3
   19fee:	e7e2      	b.n	19fb6 <nrfx_gpio_handler+0x22>
   19ff0:	4623      	mov	r3, r4
   19ff2:	e7fa      	b.n	19fea <nrfx_gpio_handler+0x56>
   19ff4:	0002a018 	.word	0x0002a018
   19ff8:	00030183 	.word	0x00030183
   19ffc:	0002f3ad 	.word	0x0002f3ad
   1a000:	0002b549 	.word	0x0002b549
   1a004:	0002f40a 	.word	0x0002f40a
   1a008:	0002a000 	.word	0x0002a000

0001a00c <gpio_nrfx_pin_configure>:
{
   1a00c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	return port->config;
   1a010:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   1a014:	f001 051f 	and.w	r5, r1, #31
   1a018:	f898 300c 	ldrb.w	r3, [r8, #12]
{
   1a01c:	4614      	mov	r4, r2
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
   1a01e:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
{
   1a022:	460f      	mov	r7, r1
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   1a024:	4628      	mov	r0, r5
   1a026:	f10d 0103 	add.w	r1, sp, #3
   1a02a:	f002 ffdd 	bl	1cfe8 <nrfx_gpiote_channel_get>
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   1a02e:	f414 3f40 	tst.w	r4, #196608	; 0x30000
	err = nrfx_gpiote_channel_get(abs_pin, &ch);
   1a032:	4606      	mov	r6, r0
	if ((flags & (GPIO_INPUT | GPIO_OUTPUT)) == GPIO_DISCONNECTED) {
   1a034:	d115      	bne.n	1a062 <gpio_nrfx_pin_configure+0x56>
		(void)nrfx_gpiote_pin_uninit(abs_pin);
   1a036:	4628      	mov	r0, r5
   1a038:	f003 f8d0 	bl	1d1dc <nrfx_gpiote_pin_uninit>
		if (free_ch) {
   1a03c:	4b48      	ldr	r3, [pc, #288]	; (1a160 <gpio_nrfx_pin_configure+0x154>)
   1a03e:	429e      	cmp	r6, r3
   1a040:	d170      	bne.n	1a124 <gpio_nrfx_pin_configure+0x118>
			err = nrfx_gpiote_channel_free(ch);
   1a042:	f89d 0003 	ldrb.w	r0, [sp, #3]
   1a046:	f003 f829 	bl	1d09c <nrfx_gpiote_channel_free>
			__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a04a:	42b0      	cmp	r0, r6
   1a04c:	d06a      	beq.n	1a124 <gpio_nrfx_pin_configure+0x118>
   1a04e:	4945      	ldr	r1, [pc, #276]	; (1a164 <gpio_nrfx_pin_configure+0x158>)
   1a050:	236a      	movs	r3, #106	; 0x6a
   1a052:	4a45      	ldr	r2, [pc, #276]	; (1a168 <gpio_nrfx_pin_configure+0x15c>)
   1a054:	4845      	ldr	r0, [pc, #276]	; (1a16c <gpio_nrfx_pin_configure+0x160>)
   1a056:	f00a fdae 	bl	24bb6 <assert_print>
   1a05a:	216a      	movs	r1, #106	; 0x6a
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a05c:	4842      	ldr	r0, [pc, #264]	; (1a168 <gpio_nrfx_pin_configure+0x15c>)
   1a05e:	f00a fda3 	bl	24ba8 <assert_post_action>
	nrfx_gpiote_trigger_config_t trigger_config = {
   1a062:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1a064:	4628      	mov	r0, r5
   1a066:	4619      	mov	r1, r3
   1a068:	aa02      	add	r2, sp, #8
	nrfx_gpiote_trigger_config_t trigger_config = {
   1a06a:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
   1a06e:	f002 fe95 	bl	1cd9c <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
   1a072:	4b3b      	ldr	r3, [pc, #236]	; (1a160 <gpio_nrfx_pin_configure+0x154>)
   1a074:	4298      	cmp	r0, r3
   1a076:	d004      	beq.n	1a082 <gpio_nrfx_pin_configure+0x76>
		return NRF_GPIO_PIN_PULLUP;
   1a078:	f06f 0015 	mvn.w	r0, #21
}
   1a07c:	b004      	add	sp, #16
   1a07e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (free_ch) {
   1a082:	4286      	cmp	r6, r0
   1a084:	d10d      	bne.n	1a0a2 <gpio_nrfx_pin_configure+0x96>
		err = nrfx_gpiote_channel_free(ch);
   1a086:	f89d 0003 	ldrb.w	r0, [sp, #3]
   1a08a:	f003 f807 	bl	1d09c <nrfx_gpiote_channel_free>
		__ASSERT_NO_MSG(err == NRFX_SUCCESS);
   1a08e:	42b0      	cmp	r0, r6
   1a090:	d007      	beq.n	1a0a2 <gpio_nrfx_pin_configure+0x96>
   1a092:	4934      	ldr	r1, [pc, #208]	; (1a164 <gpio_nrfx_pin_configure+0x158>)
   1a094:	237c      	movs	r3, #124	; 0x7c
   1a096:	4a34      	ldr	r2, [pc, #208]	; (1a168 <gpio_nrfx_pin_configure+0x15c>)
   1a098:	4834      	ldr	r0, [pc, #208]	; (1a16c <gpio_nrfx_pin_configure+0x160>)
   1a09a:	f00a fd8c 	bl	24bb6 <assert_print>
   1a09e:	217c      	movs	r1, #124	; 0x7c
   1a0a0:	e7dc      	b.n	1a05c <gpio_nrfx_pin_configure+0x50>
	if (flags & GPIO_OUTPUT) {
   1a0a2:	03a6      	lsls	r6, r4, #14
   1a0a4:	d54c      	bpl.n	1a140 <gpio_nrfx_pin_configure+0x134>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a0a6:	f240 3306 	movw	r3, #774	; 0x306
   1a0aa:	4023      	ands	r3, r4
   1a0ac:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
   1a0b0:	d019      	beq.n	1a0e6 <gpio_nrfx_pin_configure+0xda>
   1a0b2:	d80c      	bhi.n	1a0ce <gpio_nrfx_pin_configure+0xc2>
   1a0b4:	2b06      	cmp	r3, #6
   1a0b6:	d017      	beq.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
   1a0b8:	d804      	bhi.n	1a0c4 <gpio_nrfx_pin_configure+0xb8>
   1a0ba:	b1ab      	cbz	r3, 1a0e8 <gpio_nrfx_pin_configure+0xdc>
   1a0bc:	2b02      	cmp	r3, #2
   1a0be:	d1db      	bne.n	1a078 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_D0S1;
   1a0c0:	2304      	movs	r3, #4
   1a0c2:	e011      	b.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a0c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   1a0c8:	d1d6      	bne.n	1a078 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_H0S1;
   1a0ca:	2301      	movs	r3, #1
   1a0cc:	e00c      	b.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a0ce:	f240 2202 	movw	r2, #514	; 0x202
   1a0d2:	4293      	cmp	r3, r2
   1a0d4:	d028      	beq.n	1a128 <gpio_nrfx_pin_configure+0x11c>
   1a0d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
   1a0da:	d027      	beq.n	1a12c <gpio_nrfx_pin_configure+0x120>
   1a0dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   1a0e0:	d1ca      	bne.n	1a078 <gpio_nrfx_pin_configure+0x6c>
		*drive = NRF_GPIO_PIN_S0H1;
   1a0e2:	2302      	movs	r3, #2
   1a0e4:	e000      	b.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
		*drive = NRF_GPIO_PIN_H0D1;
   1a0e6:	2307      	movs	r3, #7
		nrfx_gpiote_output_config_t output_config = {
   1a0e8:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
   1a0ec:	f484 3380 	eor.w	r3, r4, #65536	; 0x10000
   1a0f0:	f3c3 4300 	ubfx	r3, r3, #16, #1
	if (flags & GPIO_PULL_UP) {
   1a0f4:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
   1a0f6:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLUP;
   1a0fa:	bf4c      	ite	mi
   1a0fc:	2303      	movmi	r3, #3
	} else if (flags & GPIO_PULL_DOWN) {
   1a0fe:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   1a102:	0321      	lsls	r1, r4, #12
		nrfx_gpiote_output_config_t output_config = {
   1a104:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
   1a108:	d512      	bpl.n	1a130 <gpio_nrfx_pin_configure+0x124>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
   1a10a:	2301      	movs	r3, #1
   1a10c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   1a110:	40bb      	lsls	r3, r7
    p_reg->OUTSET = set_mask;
   1a112:	6093      	str	r3, [r2, #8]
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
   1a114:	2200      	movs	r2, #0
   1a116:	4628      	mov	r0, r5
   1a118:	a901      	add	r1, sp, #4
   1a11a:	f002 fee7 	bl	1ceec <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
   1a11e:	4b10      	ldr	r3, [pc, #64]	; (1a160 <gpio_nrfx_pin_configure+0x154>)
   1a120:	4298      	cmp	r0, r3
   1a122:	d1a9      	bne.n	1a078 <gpio_nrfx_pin_configure+0x6c>
   1a124:	2000      	movs	r0, #0
   1a126:	e7a9      	b.n	1a07c <gpio_nrfx_pin_configure+0x70>
		*drive = NRF_GPIO_PIN_D0H1;
   1a128:	2305      	movs	r3, #5
   1a12a:	e7dd      	b.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
	switch (flags & (NRF_GPIO_DRIVE_MSK | GPIO_OPEN_DRAIN)) {
   1a12c:	2303      	movs	r3, #3
   1a12e:	e7db      	b.n	1a0e8 <gpio_nrfx_pin_configure+0xdc>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
   1a130:	0362      	lsls	r2, r4, #13
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
   1a132:	bf41      	itttt	mi
   1a134:	2301      	movmi	r3, #1
   1a136:	f8d8 2004 	ldrmi.w	r2, [r8, #4]
   1a13a:	40bb      	lslmi	r3, r7
    p_reg->OUTCLR = clr_mask;
   1a13c:	60d3      	strmi	r3, [r2, #12]
}
   1a13e:	e7e9      	b.n	1a114 <gpio_nrfx_pin_configure+0x108>
	if (flags & GPIO_PULL_UP) {
   1a140:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a142:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
   1a146:	bf4c      	ite	mi
   1a148:	2403      	movmi	r4, #3
	} else if (flags & GPIO_PULL_DOWN) {
   1a14a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a14e:	461a      	mov	r2, r3
   1a150:	4628      	mov	r0, r5
   1a152:	a901      	add	r1, sp, #4
	nrfx_gpiote_input_config_t input_config = {
   1a154:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
   1a158:	f002 fe20 	bl	1cd9c <nrfx_gpiote_input_configure>
   1a15c:	e7df      	b.n	1a11e <gpio_nrfx_pin_configure+0x112>
   1a15e:	bf00      	nop
   1a160:	0bad0000 	.word	0x0bad0000
   1a164:	0002c4a3 	.word	0x0002c4a3
   1a168:	0002f477 	.word	0x0002f477
   1a16c:	0002b549 	.word	0x0002b549

0001a170 <gpio_pin_set_dt.isra.0>:
static inline int gpio_pin_set_dt(const struct gpio_dt_spec *spec, int value)
   1a170:	4603      	mov	r3, r0
   1a172:	b510      	push	{r4, lr}
   1a174:	460a      	mov	r2, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a176:	7919      	ldrb	r1, [r3, #4]
   1a178:	2301      	movs	r3, #1
	return gpio_pin_set(spec->port, spec->pin, value);
   1a17a:	6800      	ldr	r0, [r0, #0]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a17c:	fa03 f101 	lsl.w	r1, r3, r1
   1a180:	6843      	ldr	r3, [r0, #4]
	const struct gpio_driver_data *const data =
   1a182:	6904      	ldr	r4, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a184:	681b      	ldr	r3, [r3, #0]
   1a186:	4219      	tst	r1, r3
   1a188:	d10e      	bne.n	1a1a8 <gpio_pin_set_dt.isra.0+0x38>
   1a18a:	490e      	ldr	r1, [pc, #56]	; (1a1c4 <gpio_pin_set_dt.isra.0+0x54>)
   1a18c:	f240 533d 	movw	r3, #1341	; 0x53d
   1a190:	4a0d      	ldr	r2, [pc, #52]	; (1a1c8 <gpio_pin_set_dt.isra.0+0x58>)
   1a192:	480e      	ldr	r0, [pc, #56]	; (1a1cc <gpio_pin_set_dt.isra.0+0x5c>)
   1a194:	f00a fd0f 	bl	24bb6 <assert_print>
   1a198:	480d      	ldr	r0, [pc, #52]	; (1a1d0 <gpio_pin_set_dt.isra.0+0x60>)
   1a19a:	f00a fd0c 	bl	24bb6 <assert_print>
   1a19e:	f240 513d 	movw	r1, #1341	; 0x53d
   1a1a2:	4809      	ldr	r0, [pc, #36]	; (1a1c8 <gpio_pin_set_dt.isra.0+0x58>)
   1a1a4:	f00a fd00 	bl	24ba8 <assert_post_action>
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
   1a1a8:	6823      	ldr	r3, [r4, #0]
   1a1aa:	4219      	tst	r1, r3
		value = (value != 0) ? 0 : 1;
   1a1ac:	bf18      	it	ne
   1a1ae:	f082 0201 	eorne.w	r2, r2, #1
	if (value != 0)	{
   1a1b2:	b122      	cbz	r2, 1a1be <gpio_pin_set_dt.isra.0+0x4e>
	return api->port_set_bits_raw(port, pins);
   1a1b4:	6883      	ldr	r3, [r0, #8]
   1a1b6:	68db      	ldr	r3, [r3, #12]
}
   1a1b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return api->port_clear_bits_raw(port, pins);
   1a1bc:	4718      	bx	r3
   1a1be:	6883      	ldr	r3, [r0, #8]
   1a1c0:	691b      	ldr	r3, [r3, #16]
   1a1c2:	e7f9      	b.n	1a1b8 <gpio_pin_set_dt.isra.0+0x48>
   1a1c4:	0002b50b 	.word	0x0002b50b
   1a1c8:	0002b4da 	.word	0x0002b4da
   1a1cc:	0002b549 	.word	0x0002b549
   1a1d0:	0002b566 	.word	0x0002b566

0001a1d4 <spi_nrfx_init>:
}
#endif /* CONFIG_PM_DEVICE */


static int spi_nrfx_init(const struct device *dev)
{
   1a1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct spi_nrfx_config *dev_config = dev->config;
   1a1d8:	6844      	ldr	r4, [r0, #4]
{
   1a1da:	b088      	sub	sp, #32
	struct spi_nrfx_data *dev_data = dev->data;
	int err;

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1a1dc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
	struct spi_nrfx_data *dev_data = dev->data;
   1a1de:	6905      	ldr	r5, [r0, #16]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
   1a1e0:	2100      	movs	r1, #0
   1a1e2:	4630      	mov	r0, r6
   1a1e4:	aa07      	add	r2, sp, #28
   1a1e6:	f00e f8fe 	bl	283e6 <pinctrl_lookup_state>
	if (ret < 0) {
   1a1ea:	2800      	cmp	r0, #0
   1a1ec:	db2a      	blt.n	1a244 <spi_nrfx_init+0x70>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
   1a1ee:	9b07      	ldr	r3, [sp, #28]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1a1f0:	6832      	ldr	r2, [r6, #0]
   1a1f2:	7919      	ldrb	r1, [r3, #4]
   1a1f4:	6818      	ldr	r0, [r3, #0]
   1a1f6:	f00e f909 	bl	2840c <pinctrl_configure_pins>
	if (err < 0) {
   1a1fa:	2800      	cmp	r0, #0
   1a1fc:	db22      	blt.n	1a244 <spi_nrfx_init+0x70>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a1fe:	2601      	movs	r6, #1
		return err;
	}
#endif

	dev_config->irq_connect();
   1a200:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1a202:	4798      	blx	r3
static inline int spi_context_cs_configure_all(struct spi_context *ctx)
{
	int ret;
	const struct gpio_dt_spec *cs_gpio;

	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a204:	68ac      	ldr	r4, [r5, #8]
   1a206:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
   1a20a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   1a20e:	429c      	cmp	r4, r3
   1a210:	d304      	bcc.n	1a21c <spi_nrfx_init+0x48>
	err = spi_context_cs_configure_all(&dev_data->ctx);
	if (err < 0) {
		return err;
	}

	spi_context_unlock_unconditionally(&dev_data->ctx);
   1a212:	4628      	mov	r0, r5
   1a214:	f00d fdc9 	bl	27daa <spi_context_unlock_unconditionally>
		if (ret < 0) {
			return ret;
		}
	}

	return 0;
   1a218:	2000      	movs	r0, #0

#ifdef CONFIG_SOC_NRF52832_ALLOW_SPIM_DESPITE_PAN_58
	return anomaly_58_workaround_init(dev);
#else
	return 0;
   1a21a:	e013      	b.n	1a244 <spi_nrfx_init+0x70>
		if (!device_is_ready(cs_gpio->port)) {
   1a21c:	6820      	ldr	r0, [r4, #0]
   1a21e:	f00e ffee 	bl	291fe <z_device_is_ready>
   1a222:	4603      	mov	r3, r0
   1a224:	b988      	cbnz	r0, 1a24a <spi_nrfx_init+0x76>
			LOG_ERR("CS GPIO port %s pin %d is not ready",
   1a226:	7922      	ldrb	r2, [r4, #4]
   1a228:	4932      	ldr	r1, [pc, #200]	; (1a2f4 <spi_nrfx_init+0x120>)
   1a22a:	9204      	str	r2, [sp, #16]
   1a22c:	6822      	ldr	r2, [r4, #0]
   1a22e:	6812      	ldr	r2, [r2, #0]
   1a230:	9000      	str	r0, [sp, #0]
   1a232:	9203      	str	r2, [sp, #12]
   1a234:	4a30      	ldr	r2, [pc, #192]	; (1a2f8 <spi_nrfx_init+0x124>)
   1a236:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1a23a:	2201      	movs	r2, #1
   1a23c:	f00d fd83 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
			return -ENODEV;
   1a240:	f06f 0012 	mvn.w	r0, #18
#endif
}
   1a244:	b008      	add	sp, #32
   1a246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return gpio_pin_configure(spec->port,
   1a24a:	6820      	ldr	r0, [r4, #0]
				  spec->pin,
   1a24c:	7921      	ldrb	r1, [r4, #4]
				  spec->dt_flags | extra_flags);
   1a24e:	88e3      	ldrh	r3, [r4, #6]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a250:	f003 0230 	and.w	r2, r3, #48	; 0x30
   1a254:	2a30      	cmp	r2, #48	; 0x30
	struct gpio_driver_data *data =
   1a256:	f8d0 e010 	ldr.w	lr, [r0, #16]
	__unused const struct gpio_driver_config *const cfg =
   1a25a:	e9d0 7801 	ldrd	r7, r8, [r0, #4]
	__ASSERT((flags & (GPIO_PULL_UP | GPIO_PULL_DOWN)) !=
   1a25e:	d10e      	bne.n	1a27e <spi_nrfx_init+0xaa>
   1a260:	4926      	ldr	r1, [pc, #152]	; (1a2fc <spi_nrfx_init+0x128>)
   1a262:	f240 23b7 	movw	r3, #695	; 0x2b7
   1a266:	4a26      	ldr	r2, [pc, #152]	; (1a300 <spi_nrfx_init+0x12c>)
   1a268:	4826      	ldr	r0, [pc, #152]	; (1a304 <spi_nrfx_init+0x130>)
   1a26a:	f00a fca4 	bl	24bb6 <assert_print>
   1a26e:	4826      	ldr	r0, [pc, #152]	; (1a308 <spi_nrfx_init+0x134>)
   1a270:	f00a fca1 	bl	24bb6 <assert_print>
   1a274:	f240 21b7 	movw	r1, #695	; 0x2b7
	__ASSERT_NO_MSG((flags & GPIO_SINGLE_ENDED) != 0 ||
   1a278:	4821      	ldr	r0, [pc, #132]	; (1a300 <spi_nrfx_init+0x12c>)
   1a27a:	f00a fc95 	bl	24ba8 <assert_post_action>
   1a27e:	f003 0206 	and.w	r2, r3, #6
   1a282:	2a04      	cmp	r2, #4
   1a284:	d109      	bne.n	1a29a <spi_nrfx_init+0xc6>
   1a286:	4921      	ldr	r1, [pc, #132]	; (1a30c <spi_nrfx_init+0x138>)
   1a288:	f240 23bf 	movw	r3, #703	; 0x2bf
   1a28c:	4a1c      	ldr	r2, [pc, #112]	; (1a300 <spi_nrfx_init+0x12c>)
   1a28e:	481d      	ldr	r0, [pc, #116]	; (1a304 <spi_nrfx_init+0x130>)
   1a290:	f00a fc91 	bl	24bb6 <assert_print>
   1a294:	f240 21bf 	movw	r1, #703	; 0x2bf
   1a298:	e7ee      	b.n	1a278 <spi_nrfx_init+0xa4>
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a29a:	683f      	ldr	r7, [r7, #0]
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
   1a29c:	07da      	lsls	r2, r3, #31
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a29e:	fa06 fc01 	lsl.w	ip, r6, r1
	return gpio_pin_configure(spec->port,
   1a2a2:	bf54      	ite	pl
   1a2a4:	f443 13b0 	orrpl.w	r3, r3, #1441792	; 0x160000
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
   1a2a8:	f483 13d0 	eormi.w	r3, r3, #1703936	; 0x1a0000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a2ac:	ea1c 0f07 	tst.w	ip, r7
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
   1a2b0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
   1a2b4:	d10c      	bne.n	1a2d0 <spi_nrfx_init+0xfc>
   1a2b6:	4916      	ldr	r1, [pc, #88]	; (1a310 <spi_nrfx_init+0x13c>)
   1a2b8:	f240 23d2 	movw	r3, #722	; 0x2d2
   1a2bc:	4a10      	ldr	r2, [pc, #64]	; (1a300 <spi_nrfx_init+0x12c>)
   1a2be:	4811      	ldr	r0, [pc, #68]	; (1a304 <spi_nrfx_init+0x130>)
   1a2c0:	f00a fc79 	bl	24bb6 <assert_print>
   1a2c4:	4813      	ldr	r0, [pc, #76]	; (1a314 <spi_nrfx_init+0x140>)
   1a2c6:	f00a fc76 	bl	24bb6 <assert_print>
   1a2ca:	f240 21d2 	movw	r1, #722	; 0x2d2
   1a2ce:	e7d3      	b.n	1a278 <spi_nrfx_init+0xa4>
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a2d0:	f8de 7000 	ldr.w	r7, [lr]
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
   1a2d4:	07db      	lsls	r3, r3, #31
		data->invert |= (gpio_port_pins_t)BIT(pin);
   1a2d6:	bf4c      	ite	mi
   1a2d8:	ea4c 0707 	orrmi.w	r7, ip, r7
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
   1a2dc:	ea27 070c 	bicpl.w	r7, r7, ip
   1a2e0:	f8ce 7000 	str.w	r7, [lr]
	return api->pin_configure(port, pin, flags);
   1a2e4:	f8d8 3000 	ldr.w	r3, [r8]
   1a2e8:	4798      	blx	r3
		if (ret < 0) {
   1a2ea:	2800      	cmp	r0, #0
   1a2ec:	dbaa      	blt.n	1a244 <spi_nrfx_init+0x70>
	for (cs_gpio = ctx->cs_gpios; cs_gpio < &ctx->cs_gpios[ctx->num_cs_gpios]; cs_gpio++) {
   1a2ee:	3408      	adds	r4, #8
   1a2f0:	e789      	b.n	1a206 <spi_nrfx_init+0x32>
   1a2f2:	bf00      	nop
   1a2f4:	0002a688 	.word	0x0002a688
   1a2f8:	0002f4bb 	.word	0x0002f4bb
   1a2fc:	0002b7fa 	.word	0x0002b7fa
   1a300:	0002b4da 	.word	0x0002b4da
   1a304:	0002b549 	.word	0x0002b549
   1a308:	0002b833 	.word	0x0002b833
   1a30c:	0002b8f7 	.word	0x0002b8f7
   1a310:	0002b50b 	.word	0x0002b50b
   1a314:	0002b566 	.word	0x0002b566

0001a318 <transfer_next_chunk>:
{
   1a318:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   1a31a:	6904      	ldr	r4, [r0, #16]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a31c:	6846      	ldr	r6, [r0, #4]
 * directions have a continuous buffer, i.e. the maximum SPI transfer that
 * can be done with DMA that handles only non-scattered buffers.
 */
static inline size_t spi_context_max_continuous_chunk(struct spi_context *ctx)
{
	if (!ctx->tx_len) {
   1a31e:	6da5      	ldr	r5, [r4, #88]	; 0x58
		return ctx->rx_len;
   1a320:	6e23      	ldr	r3, [r4, #96]	; 0x60
	if (!ctx->tx_len) {
   1a322:	b98d      	cbnz	r5, 1a348 <transfer_next_chunk+0x30>
	if (chunk_len > 0) {
   1a324:	2b00      	cmp	r3, #0
   1a326:	d137      	bne.n	1a398 <transfer_next_chunk+0x80>
	int error = 0;
   1a328:	461d      	mov	r5, r3
	_spi_context_cs_control(ctx, on, false);
   1a32a:	2200      	movs	r2, #0
   1a32c:	4620      	mov	r0, r4
   1a32e:	4611      	mov	r1, r2
   1a330:	f00d fd19 	bl	27d66 <_spi_context_cs_control>
	ctx->sync_status = status;
   1a334:	6425      	str	r5, [r4, #64]	; 0x40
	z_impl_k_sem_give(sem);
   1a336:	f104 0028 	add.w	r0, r4, #40	; 0x28
   1a33a:	f005 fcd7 	bl	1fcec <z_impl_k_sem_give>
	dev_data->busy = false;
   1a33e:	2300      	movs	r3, #0
   1a340:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
   1a344:	b004      	add	sp, #16
   1a346:	bd70      	pop	{r4, r5, r6, pc}
		const uint8_t *tx_buf = ctx->tx_buf;
   1a348:	6d61      	ldr	r1, [r4, #84]	; 0x54
	} else if (!ctx->rx_len) {
   1a34a:	bb0b      	cbnz	r3, 1a390 <transfer_next_chunk+0x78>
	return !!(ctx->tx_buf && ctx->tx_len);
   1a34c:	bb39      	cbnz	r1, 1a39e <transfer_next_chunk+0x86>
		if (chunk_len > MAX_CHUNK_LEN) {
   1a34e:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1a352:	42aa      	cmp	r2, r5
   1a354:	bf28      	it	cs
   1a356:	462a      	movcs	r2, r5
   1a358:	6d63      	ldr	r3, [r4, #84]	; 0x54
		dev_data->chunk_len = chunk_len;
   1a35a:	66a2      	str	r2, [r4, #104]	; 0x68
		xfer.p_tx_buffer = tx_buf;
   1a35c:	9100      	str	r1, [sp, #0]
   1a35e:	b11b      	cbz	r3, 1a368 <transfer_next_chunk+0x50>
   1a360:	6da3      	ldr	r3, [r4, #88]	; 0x58
		xfer.tx_length   = spi_context_tx_buf_on(ctx) ? chunk_len : 0;
   1a362:	2b00      	cmp	r3, #0
   1a364:	bf18      	it	ne
   1a366:	4613      	movne	r3, r2
   1a368:	9301      	str	r3, [sp, #4]
		xfer.p_rx_buffer = ctx->rx_buf;
   1a36a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a36c:	9302      	str	r3, [sp, #8]
	return !!(ctx->rx_buf && ctx->rx_len);
   1a36e:	b11b      	cbz	r3, 1a378 <transfer_next_chunk+0x60>
   1a370:	6e23      	ldr	r3, [r4, #96]	; 0x60
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a372:	2b00      	cmp	r3, #0
   1a374:	bf18      	it	ne
   1a376:	4613      	movne	r3, r2
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a378:	2200      	movs	r2, #0
   1a37a:	4669      	mov	r1, sp
   1a37c:	4630      	mov	r0, r6
		xfer.rx_length   = spi_context_rx_buf_on(ctx) ? chunk_len : 0;
   1a37e:	9303      	str	r3, [sp, #12]
			result = nrfx_spim_xfer(&dev_config->spim, &xfer, 0);
   1a380:	f003 fed0 	bl	1e124 <nrfx_spim_xfer>
			if (result == NRFX_SUCCESS) {
   1a384:	4b0d      	ldr	r3, [pc, #52]	; (1a3bc <transfer_next_chunk+0xa4>)
   1a386:	4298      	cmp	r0, r3
   1a388:	d0dc      	beq.n	1a344 <transfer_next_chunk+0x2c>
			error = -EIO;
   1a38a:	f06f 0504 	mvn.w	r5, #4
   1a38e:	e7cc      	b.n	1a32a <transfer_next_chunk+0x12>
		return ctx->tx_len;
	}

	return MIN(ctx->tx_len, ctx->rx_len);
   1a390:	429d      	cmp	r5, r3
   1a392:	bf28      	it	cs
   1a394:	461d      	movcs	r5, r3
   1a396:	e7d9      	b.n	1a34c <transfer_next_chunk+0x34>
		const uint8_t *tx_buf = ctx->tx_buf;
   1a398:	461d      	mov	r5, r3
   1a39a:	6d61      	ldr	r1, [r4, #84]	; 0x54
	return !!(ctx->tx_buf && ctx->tx_len);
   1a39c:	e7d7      	b.n	1a34e <transfer_next_chunk+0x36>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1a39e:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
		if (spi_context_tx_buf_on(ctx) && !nrfx_is_in_ram(tx_buf)) {
   1a3a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1a3a6:	d0d2      	beq.n	1a34e <transfer_next_chunk+0x36>
			if (chunk_len > CONFIG_SPI_NRFX_RAM_BUFFER_SIZE) {
   1a3a8:	2d08      	cmp	r5, #8
   1a3aa:	bf28      	it	cs
   1a3ac:	2508      	movcs	r5, #8
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1a3ae:	6f20      	ldr	r0, [r4, #112]	; 0x70
   1a3b0:	462a      	mov	r2, r5
   1a3b2:	f00f f966 	bl	29682 <memcpy>
			tx_buf = dev_data->buffer;
   1a3b6:	6f21      	ldr	r1, [r4, #112]	; 0x70
   1a3b8:	e7c9      	b.n	1a34e <transfer_next_chunk+0x36>
   1a3ba:	bf00      	nop
   1a3bc:	0bad0000 	.word	0x0bad0000

0001a3c0 <event_handler>:
{
   1a3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a3c2:	7803      	ldrb	r3, [r0, #0]
{
   1a3c4:	460c      	mov	r4, r1
	if (p_event->type == NRFX_SPIM_EVENT_DONE) {
   1a3c6:	2b00      	cmp	r3, #0
   1a3c8:	d154      	bne.n	1a474 <event_handler+0xb4>
	if (!ctx->tx_len) {
   1a3ca:	6da2      	ldr	r2, [r4, #88]	; 0x58
		spi_context_update_tx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a3cc:	6e89      	ldr	r1, [r1, #104]	; 0x68
   1a3ce:	b152      	cbz	r2, 1a3e6 <event_handler+0x26>
	if (len > ctx->tx_len) {
   1a3d0:	4291      	cmp	r1, r2
   1a3d2:	d91d      	bls.n	1a410 <event_handler+0x50>
		LOG_ERR("Update exceeds current buffer");
   1a3d4:	4a28      	ldr	r2, [pc, #160]	; (1a478 <event_handler+0xb8>)
   1a3d6:	4618      	mov	r0, r3
   1a3d8:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a3dc:	4927      	ldr	r1, [pc, #156]	; (1a47c <event_handler+0xbc>)
   1a3de:	2201      	movs	r2, #1
   1a3e0:	9300      	str	r3, [sp, #0]
   1a3e2:	f00d fcb0 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
	if (!ctx->rx_len) {
   1a3e6:	6e23      	ldr	r3, [r4, #96]	; 0x60
		spi_context_update_rx(&dev_data->ctx, 1, dev_data->chunk_len);
   1a3e8:	6ea2      	ldr	r2, [r4, #104]	; 0x68
   1a3ea:	b15b      	cbz	r3, 1a404 <event_handler+0x44>
	if (len > ctx->rx_len) {
   1a3ec:	429a      	cmp	r2, r3
   1a3ee:	d928      	bls.n	1a442 <event_handler+0x82>
		LOG_ERR("Update exceeds current buffer");
   1a3f0:	4b21      	ldr	r3, [pc, #132]	; (1a478 <event_handler+0xb8>)
   1a3f2:	2201      	movs	r2, #1
   1a3f4:	9302      	str	r3, [sp, #8]
   1a3f6:	2300      	movs	r3, #0
   1a3f8:	4920      	ldr	r1, [pc, #128]	; (1a47c <event_handler+0xbc>)
   1a3fa:	4618      	mov	r0, r3
   1a3fc:	e9cd 3300 	strd	r3, r3, [sp]
   1a400:	f00d fca1 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
		transfer_next_chunk(dev_data->dev);
   1a404:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
   1a406:	b004      	add	sp, #16
   1a408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		transfer_next_chunk(dev_data->dev);
   1a40c:	f7ff bf84 	b.w	1a318 <transfer_next_chunk>
	ctx->tx_len -= len;
   1a410:	1a52      	subs	r2, r2, r1
   1a412:	65a2      	str	r2, [r4, #88]	; 0x58
	if (!ctx->tx_len) {
   1a414:	b97a      	cbnz	r2, 1a436 <event_handler+0x76>
		++ctx->current_tx;
   1a416:	6c63      	ldr	r3, [r4, #68]	; 0x44
			spi_context_get_next_buf(&ctx->current_tx,
   1a418:	f104 0258 	add.w	r2, r4, #88	; 0x58
		++ctx->current_tx;
   1a41c:	3308      	adds	r3, #8
   1a41e:	6463      	str	r3, [r4, #68]	; 0x44
		--ctx->tx_count;
   1a420:	6ca3      	ldr	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a422:	f104 0148 	add.w	r1, r4, #72	; 0x48
		--ctx->tx_count;
   1a426:	3b01      	subs	r3, #1
   1a428:	64a3      	str	r3, [r4, #72]	; 0x48
			spi_context_get_next_buf(&ctx->current_tx,
   1a42a:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a42e:	f00d fc77 	bl	27d20 <spi_context_get_next_buf.constprop.0>
		ctx->tx_buf = (const uint8_t *)
   1a432:	6560      	str	r0, [r4, #84]	; 0x54
   1a434:	e7d7      	b.n	1a3e6 <event_handler+0x26>
	} else if (ctx->tx_buf) {
   1a436:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1a438:	2b00      	cmp	r3, #0
   1a43a:	d0d4      	beq.n	1a3e6 <event_handler+0x26>
		ctx->tx_buf += dfs * len;
   1a43c:	440b      	add	r3, r1
   1a43e:	6563      	str	r3, [r4, #84]	; 0x54
   1a440:	e7d1      	b.n	1a3e6 <event_handler+0x26>
	ctx->rx_len -= len;
   1a442:	1a9b      	subs	r3, r3, r2
   1a444:	6623      	str	r3, [r4, #96]	; 0x60
	if (!ctx->rx_len) {
   1a446:	b97b      	cbnz	r3, 1a468 <event_handler+0xa8>
		++ctx->current_rx;
   1a448:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
			spi_context_get_next_buf(&ctx->current_rx,
   1a44a:	f104 0260 	add.w	r2, r4, #96	; 0x60
		++ctx->current_rx;
   1a44e:	3308      	adds	r3, #8
   1a450:	64e3      	str	r3, [r4, #76]	; 0x4c
		--ctx->rx_count;
   1a452:	6d23      	ldr	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a454:	f104 0150 	add.w	r1, r4, #80	; 0x50
		--ctx->rx_count;
   1a458:	3b01      	subs	r3, #1
   1a45a:	6523      	str	r3, [r4, #80]	; 0x50
			spi_context_get_next_buf(&ctx->current_rx,
   1a45c:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a460:	f00d fc5e 	bl	27d20 <spi_context_get_next_buf.constprop.0>
		ctx->rx_buf = (uint8_t *)
   1a464:	65e0      	str	r0, [r4, #92]	; 0x5c
   1a466:	e7cd      	b.n	1a404 <event_handler+0x44>
	} else if (ctx->rx_buf) {
   1a468:	6de3      	ldr	r3, [r4, #92]	; 0x5c
   1a46a:	2b00      	cmp	r3, #0
   1a46c:	d0ca      	beq.n	1a404 <event_handler+0x44>
		ctx->rx_buf += dfs * len;
   1a46e:	4413      	add	r3, r2
   1a470:	65e3      	str	r3, [r4, #92]	; 0x5c
   1a472:	e7c7      	b.n	1a404 <event_handler+0x44>
}
   1a474:	b004      	add	sp, #16
   1a476:	bd10      	pop	{r4, pc}
   1a478:	0002f4df 	.word	0x0002f4df
   1a47c:	0002a688 	.word	0x0002a688

0001a480 <spi_nrfx_transceive>:
{
   1a480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a484:	469b      	mov	fp, r3
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a486:	888b      	ldrh	r3, [r1, #4]
   1a488:	460f      	mov	r7, r1
   1a48a:	0499      	lsls	r1, r3, #18
   1a48c:	4680      	mov	r8, r0
   1a48e:	4691      	mov	r9, r2
	struct spi_nrfx_data *dev_data = dev->data;
   1a490:	6904      	ldr	r4, [r0, #16]
{
   1a492:	b08f      	sub	sp, #60	; 0x3c
   1a494:	d435      	bmi.n	1a502 <spi_nrfx_transceive+0x82>
	return z_impl_k_sem_take(sem, timeout);
   1a496:	f04f 32ff 	mov.w	r2, #4294967295
   1a49a:	f04f 33ff 	mov.w	r3, #4294967295
   1a49e:	f104 0010 	add.w	r0, r4, #16
   1a4a2:	f005 fc67 	bl	1fd74 <z_impl_k_sem_take>
	ctx->owner = spi_cfg;
   1a4a6:	6067      	str	r7, [r4, #4]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a4a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
	struct spi_nrfx_data *dev_data = dev->data;
   1a4ac:	f8d8 a010 	ldr.w	sl, [r8, #16]
	uint32_t max_freq = dev_config->max_freq;
   1a4b0:	689d      	ldr	r5, [r3, #8]
	const struct spi_nrfx_config *dev_config = dev->config;
   1a4b2:	9305      	str	r3, [sp, #20]
	if (dev_data->initialized && spi_context_configured(ctx, spi_cfg)) {
   1a4b4:	f89a 306d 	ldrb.w	r3, [sl, #109]	; 0x6d
   1a4b8:	9306      	str	r3, [sp, #24]
   1a4ba:	b123      	cbz	r3, 1a4c6 <spi_nrfx_transceive+0x46>
   1a4bc:	f8da 3000 	ldr.w	r3, [sl]
   1a4c0:	429f      	cmp	r7, r3
   1a4c2:	f000 80da 	beq.w	1a67a <spi_nrfx_transceive+0x1fa>
	if (spi_cfg->operation & SPI_HALF_DUPLEX) {
   1a4c6:	88be      	ldrh	r6, [r7, #4]
   1a4c8:	f416 6300 	ands.w	r3, r6, #2048	; 0x800
   1a4cc:	d020      	beq.n	1a510 <spi_nrfx_transceive+0x90>
		LOG_ERR("Half-duplex not supported");
   1a4ce:	4ba1      	ldr	r3, [pc, #644]	; (1a754 <spi_nrfx_transceive+0x2d4>)
   1a4d0:	2201      	movs	r2, #1
   1a4d2:	9302      	str	r3, [sp, #8]
   1a4d4:	2300      	movs	r3, #0
   1a4d6:	49a0      	ldr	r1, [pc, #640]	; (1a758 <spi_nrfx_transceive+0x2d8>)
   1a4d8:	4618      	mov	r0, r3
   1a4da:	e9cd 3300 	strd	r3, r3, [sp]
   1a4de:	f00d fc32 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
		return -ENOTSUP;
   1a4e2:	f06f 0585 	mvn.w	r5, #133	; 0x85
	if (!(ctx->config->operation & SPI_LOCK_ON)) {
   1a4e6:	6823      	ldr	r3, [r4, #0]
   1a4e8:	889b      	ldrh	r3, [r3, #4]
   1a4ea:	f413 5300 	ands.w	r3, r3, #8192	; 0x2000
   1a4ee:	d104      	bne.n	1a4fa <spi_nrfx_transceive+0x7a>
		ctx->owner = NULL;
   1a4f0:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   1a4f2:	f104 0010 	add.w	r0, r4, #16
   1a4f6:	f005 fbf9 	bl	1fcec <z_impl_k_sem_give>
}
   1a4fa:	4628      	mov	r0, r5
   1a4fc:	b00f      	add	sp, #60	; 0x3c
   1a4fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((spi_cfg->operation & SPI_LOCK_ON) &&
   1a502:	69a3      	ldr	r3, [r4, #24]
   1a504:	2b00      	cmp	r3, #0
   1a506:	d1c6      	bne.n	1a496 <spi_nrfx_transceive+0x16>
		(k_sem_count_get(&ctx->lock) == 0) &&
   1a508:	6863      	ldr	r3, [r4, #4]
   1a50a:	429f      	cmp	r7, r3
   1a50c:	d1c3      	bne.n	1a496 <spi_nrfx_transceive+0x16>
   1a50e:	e7cb      	b.n	1a4a8 <spi_nrfx_transceive+0x28>
	if (SPI_OP_MODE_GET(spi_cfg->operation) != SPI_OP_MODE_MASTER) {
   1a510:	f016 0201 	ands.w	r2, r6, #1
   1a514:	d00e      	beq.n	1a534 <spi_nrfx_transceive+0xb4>
		LOG_ERR("Slave mode is not supported on %s", dev->name);
   1a516:	f8d8 2000 	ldr.w	r2, [r8]
   1a51a:	4618      	mov	r0, r3
   1a51c:	9203      	str	r2, [sp, #12]
   1a51e:	4a8f      	ldr	r2, [pc, #572]	; (1a75c <spi_nrfx_transceive+0x2dc>)
   1a520:	498d      	ldr	r1, [pc, #564]	; (1a758 <spi_nrfx_transceive+0x2d8>)
   1a522:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a526:	9300      	str	r3, [sp, #0]
   1a528:	2201      	movs	r2, #1
   1a52a:	f00d fc0c 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1a52e:	f06f 0515 	mvn.w	r5, #21
   1a532:	e7d8      	b.n	1a4e6 <spi_nrfx_transceive+0x66>
	if (spi_cfg->operation & SPI_MODE_LOOP) {
   1a534:	f016 0308 	ands.w	r3, r6, #8
   1a538:	d00a      	beq.n	1a550 <spi_nrfx_transceive+0xd0>
		LOG_ERR("Loopback mode is not supported");
   1a53a:	4b89      	ldr	r3, [pc, #548]	; (1a760 <spi_nrfx_transceive+0x2e0>)
   1a53c:	9200      	str	r2, [sp, #0]
   1a53e:	e9cd 2301 	strd	r2, r3, [sp, #4]
   1a542:	4613      	mov	r3, r2
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a544:	2201      	movs	r2, #1
   1a546:	4618      	mov	r0, r3
   1a548:	4983      	ldr	r1, [pc, #524]	; (1a758 <spi_nrfx_transceive+0x2d8>)
   1a54a:	f00d fbfc 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
	if (error == 0) {
   1a54e:	e7ee      	b.n	1a52e <spi_nrfx_transceive+0xae>
	if (SPI_WORD_SIZE_GET(spi_cfg->operation) != 8) {
   1a550:	f3c6 1245 	ubfx	r2, r6, #5, #6
   1a554:	2a08      	cmp	r2, #8
   1a556:	d004      	beq.n	1a562 <spi_nrfx_transceive+0xe2>
		LOG_ERR("Word sizes other than 8 bits are not supported");
   1a558:	4a82      	ldr	r2, [pc, #520]	; (1a764 <spi_nrfx_transceive+0x2e4>)
   1a55a:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1a55e:	9300      	str	r3, [sp, #0]
   1a560:	e7f0      	b.n	1a544 <spi_nrfx_transceive+0xc4>
	if (spi_cfg->frequency < 125000) {
   1a562:	683a      	ldr	r2, [r7, #0]
   1a564:	9207      	str	r2, [sp, #28]
   1a566:	9907      	ldr	r1, [sp, #28]
   1a568:	4a7f      	ldr	r2, [pc, #508]	; (1a768 <spi_nrfx_transceive+0x2e8>)
   1a56a:	4291      	cmp	r1, r2
   1a56c:	d801      	bhi.n	1a572 <spi_nrfx_transceive+0xf2>
		LOG_ERR("Frequencies lower than 125 kHz are not supported");
   1a56e:	4a7f      	ldr	r2, [pc, #508]	; (1a76c <spi_nrfx_transceive+0x2ec>)
   1a570:	e7f3      	b.n	1a55a <spi_nrfx_transceive+0xda>
	if (max_freq > 16000000 &&
   1a572:	4b7f      	ldr	r3, [pc, #508]	; (1a770 <spi_nrfx_transceive+0x2f0>)
   1a574:	429d      	cmp	r5, r3
   1a576:	d906      	bls.n	1a586 <spi_nrfx_transceive+0x106>
                        CLOCK_HFCLKCTRL_HCLK_Msk);
}

NRF_STATIC_INLINE nrf_clock_hfclk_div_t nrf_clock_hfclk_div_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_hfclk_div_t)((p_reg->HFCLKCTRL & CLOCK_HFCLKCTRL_HCLK_Msk)
   1a578:	4a7e      	ldr	r2, [pc, #504]	; (1a774 <spi_nrfx_transceive+0x2f4>)
   1a57a:	f8d2 2558 	ldr.w	r2, [r2, #1368]	; 0x558
		max_freq = 16000000;
   1a57e:	f012 0f03 	tst.w	r2, #3
   1a582:	bf18      	it	ne
   1a584:	461d      	movne	r5, r3
	config = dev_config->def_config;
   1a586:	9b05      	ldr	r3, [sp, #20]
   1a588:	f10d 0c20 	add.w	ip, sp, #32
   1a58c:	f103 0e0c 	add.w	lr, r3, #12
   1a590:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   1a594:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a598:	9b07      	ldr	r3, [sp, #28]
	config = dev_config->def_config;
   1a59a:	e89e 0003 	ldmia.w	lr, {r0, r1}
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a59e:	42ab      	cmp	r3, r5
   1a5a0:	bf28      	it	cs
   1a5a2:	462b      	movcs	r3, r5
   1a5a4:	461d      	mov	r5, r3
	if (frequency < 250000) {
   1a5a6:	4b74      	ldr	r3, [pc, #464]	; (1a778 <spi_nrfx_transceive+0x2f8>)
	config = dev_config->def_config;
   1a5a8:	e88c 0003 	stmia.w	ip, {r0, r1}
	if (frequency < 250000) {
   1a5ac:	429d      	cmp	r5, r3
   1a5ae:	d946      	bls.n	1a63e <spi_nrfx_transceive+0x1be>
	} else if (frequency < 500000) {
   1a5b0:	4b72      	ldr	r3, [pc, #456]	; (1a77c <spi_nrfx_transceive+0x2fc>)
   1a5b2:	429d      	cmp	r5, r3
   1a5b4:	d946      	bls.n	1a644 <spi_nrfx_transceive+0x1c4>
	} else if (frequency < 1000000) {
   1a5b6:	4b72      	ldr	r3, [pc, #456]	; (1a780 <spi_nrfx_transceive+0x300>)
   1a5b8:	429d      	cmp	r5, r3
   1a5ba:	d946      	bls.n	1a64a <spi_nrfx_transceive+0x1ca>
	} else if (frequency < 2000000) {
   1a5bc:	4b71      	ldr	r3, [pc, #452]	; (1a784 <spi_nrfx_transceive+0x304>)
   1a5be:	429d      	cmp	r5, r3
   1a5c0:	d946      	bls.n	1a650 <spi_nrfx_transceive+0x1d0>
	} else if (frequency < 4000000) {
   1a5c2:	4b71      	ldr	r3, [pc, #452]	; (1a788 <spi_nrfx_transceive+0x308>)
   1a5c4:	429d      	cmp	r5, r3
   1a5c6:	d946      	bls.n	1a656 <spi_nrfx_transceive+0x1d6>
	} else if (frequency < 8000000) {
   1a5c8:	4b70      	ldr	r3, [pc, #448]	; (1a78c <spi_nrfx_transceive+0x30c>)
   1a5ca:	429d      	cmp	r5, r3
   1a5cc:	d346      	bcc.n	1a65c <spi_nrfx_transceive+0x1dc>
	} else if (frequency < 16000000) {
   1a5ce:	4b68      	ldr	r3, [pc, #416]	; (1a770 <spi_nrfx_transceive+0x2f0>)
   1a5d0:	429d      	cmp	r5, r3
   1a5d2:	d346      	bcc.n	1a662 <spi_nrfx_transceive+0x1e2>
		return NRF_SPIM_FREQ_16M;
   1a5d4:	4b6e      	ldr	r3, [pc, #440]	; (1a790 <spi_nrfx_transceive+0x310>)
   1a5d6:	429d      	cmp	r5, r3
   1a5d8:	bf2c      	ite	cs
   1a5da:	f04f 55a0 	movcs.w	r5, #335544320	; 0x14000000
   1a5de:	f04f 6520 	movcc.w	r5, #167772160	; 0xa000000
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a5e2:	07b2      	lsls	r2, r6, #30
	config.frequency = get_nrf_spim_frequency(MIN(spi_cfg->frequency,
   1a5e4:	950a      	str	r5, [sp, #40]	; 0x28
	if (SPI_MODE_GET(operation) & SPI_MODE_CPOL) {
   1a5e6:	f006 0304 	and.w	r3, r6, #4
   1a5ea:	d53d      	bpl.n	1a668 <spi_nrfx_transceive+0x1e8>
			return NRF_SPIM_MODE_2;
   1a5ec:	2b00      	cmp	r3, #0
   1a5ee:	bf14      	ite	ne
   1a5f0:	2303      	movne	r3, #3
   1a5f2:	2302      	moveq	r3, #2
	config.mode      = get_nrf_spim_mode(spi_cfg->operation);
   1a5f4:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
	if (dev_data->initialized) {
   1a5f8:	9b06      	ldr	r3, [sp, #24]
	if (operation & SPI_TRANSFER_LSB) {
   1a5fa:	f3c6 1600 	ubfx	r6, r6, #4, #1
	config.bit_order = get_nrf_spim_bit_order(spi_cfg->operation);
   1a5fe:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
	if (dev_data->initialized) {
   1a602:	b12b      	cbz	r3, 1a610 <spi_nrfx_transceive+0x190>
		nrfx_spim_uninit(&dev_config->spim);
   1a604:	9805      	ldr	r0, [sp, #20]
   1a606:	f003 fd23 	bl	1e050 <nrfx_spim_uninit>
		dev_data->initialized = false;
   1a60a:	2300      	movs	r3, #0
   1a60c:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
	result = nrfx_spim_init(&dev_config->spim, &config,
   1a610:	4653      	mov	r3, sl
   1a612:	4a60      	ldr	r2, [pc, #384]	; (1a794 <spi_nrfx_transceive+0x314>)
   1a614:	9805      	ldr	r0, [sp, #20]
   1a616:	a908      	add	r1, sp, #32
   1a618:	f003 fbe8 	bl	1ddec <nrfx_spim_init>
	if (result != NRFX_SUCCESS) {
   1a61c:	4b5e      	ldr	r3, [pc, #376]	; (1a798 <spi_nrfx_transceive+0x318>)
   1a61e:	4298      	cmp	r0, r3
   1a620:	d026      	beq.n	1a670 <spi_nrfx_transceive+0x1f0>
		LOG_ERR("Failed to initialize nrfx driver: %08x", result);
   1a622:	4b5e      	ldr	r3, [pc, #376]	; (1a79c <spi_nrfx_transceive+0x31c>)
   1a624:	9003      	str	r0, [sp, #12]
   1a626:	9302      	str	r3, [sp, #8]
   1a628:	2300      	movs	r3, #0
   1a62a:	2201      	movs	r2, #1
   1a62c:	4618      	mov	r0, r3
   1a62e:	e9cd 3300 	strd	r3, r3, [sp]
   1a632:	4949      	ldr	r1, [pc, #292]	; (1a758 <spi_nrfx_transceive+0x2d8>)
   1a634:	f00d fb87 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1a638:	f06f 0504 	mvn.w	r5, #4
   1a63c:	e753      	b.n	1a4e6 <spi_nrfx_transceive+0x66>
		return NRF_SPIM_FREQ_125K;
   1a63e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
   1a642:	e7ce      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_250K;
   1a644:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   1a648:	e7cb      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_500K;
   1a64a:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
   1a64e:	e7c8      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_1M;
   1a650:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   1a654:	e7c5      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_2M;
   1a656:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
   1a65a:	e7c2      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_4M;
   1a65c:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
   1a660:	e7bf      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		return NRF_SPIM_FREQ_8M;
   1a662:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
   1a666:	e7bc      	b.n	1a5e2 <spi_nrfx_transceive+0x162>
		if (SPI_MODE_GET(operation) & SPI_MODE_CPHA) {
   1a668:	3b00      	subs	r3, #0
   1a66a:	bf18      	it	ne
   1a66c:	2301      	movne	r3, #1
   1a66e:	e7c1      	b.n	1a5f4 <spi_nrfx_transceive+0x174>
	dev_data->initialized = true;
   1a670:	2301      	movs	r3, #1
	ctx->config = spi_cfg;
   1a672:	f8ca 7000 	str.w	r7, [sl]
	dev_data->initialized = true;
   1a676:	f88a 306d 	strb.w	r3, [sl, #109]	; 0x6d
		dev_data->busy = true;
   1a67a:	2301      	movs	r3, #1
   1a67c:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a680:	f1b9 0f00 	cmp.w	r9, #0
   1a684:	d154      	bne.n	1a730 <spi_nrfx_transceive+0x2b0>
   1a686:	f8c4 9044 	str.w	r9, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a68a:	2300      	movs	r3, #0
   1a68c:	64a3      	str	r3, [r4, #72]	; 0x48
		spi_context_get_next_buf(&ctx->current_tx, &ctx->tx_count,
   1a68e:	f104 0258 	add.w	r2, r4, #88	; 0x58
   1a692:	f104 0148 	add.w	r1, r4, #72	; 0x48
   1a696:	f104 0044 	add.w	r0, r4, #68	; 0x44
   1a69a:	f00d fb41 	bl	27d20 <spi_context_get_next_buf.constprop.0>
	ctx->tx_buf = (const uint8_t *)
   1a69e:	6560      	str	r0, [r4, #84]	; 0x54
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a6a0:	f1bb 0f00 	cmp.w	fp, #0
   1a6a4:	d14c      	bne.n	1a740 <spi_nrfx_transceive+0x2c0>
   1a6a6:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a6aa:	2300      	movs	r3, #0
   1a6ac:	6523      	str	r3, [r4, #80]	; 0x50
		spi_context_get_next_buf(&ctx->current_rx, &ctx->rx_count,
   1a6ae:	f104 0260 	add.w	r2, r4, #96	; 0x60
   1a6b2:	f104 0150 	add.w	r1, r4, #80	; 0x50
   1a6b6:	f104 004c 	add.w	r0, r4, #76	; 0x4c
   1a6ba:	f00d fb31 	bl	27d20 <spi_context_get_next_buf.constprop.0>
	ctx->sync_status = 0;
   1a6be:	2600      	movs	r6, #0
	_spi_context_cs_control(ctx, on, false);
   1a6c0:	2101      	movs	r1, #1
   1a6c2:	4632      	mov	r2, r6
	ctx->rx_buf = (uint8_t *)
   1a6c4:	65e0      	str	r0, [r4, #92]	; 0x5c
	ctx->sync_status = 0;
   1a6c6:	6426      	str	r6, [r4, #64]	; 0x40
	_spi_context_cs_control(ctx, on, false);
   1a6c8:	4620      	mov	r0, r4
   1a6ca:	f00d fb4c 	bl	27d66 <_spi_context_cs_control>
		transfer_next_chunk(dev);
   1a6ce:	4640      	mov	r0, r8
   1a6d0:	f7ff fe22 	bl	1a318 <transfer_next_chunk>
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a6d4:	6e25      	ldr	r5, [r4, #96]	; 0x60
   1a6d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
			     ctx->config->frequency;
   1a6d8:	4627      	mov	r7, r4
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a6da:	429d      	cmp	r5, r3
   1a6dc:	bf38      	it	cc
   1a6de:	461d      	movcc	r5, r3
   1a6e0:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
   1a6e4:	435d      	muls	r5, r3
			     ctx->config->frequency;
   1a6e6:	f857 3b28 	ldr.w	r3, [r7], #40
   1a6ea:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
		timeout_ms = MAX(ctx->tx_len, ctx->rx_len) * 8 * 1000 /
   1a6ee:	681b      	ldr	r3, [r3, #0]
   1a6f0:	4631      	mov	r1, r6
   1a6f2:	fbb5 f5f3 	udiv	r5, r5, r3
   1a6f6:	f240 30e7 	movw	r0, #999	; 0x3e7
		timeout_ms += CONFIG_SPI_COMPLETION_TIMEOUT_TOLERANCE;
   1a6fa:	35c8      	adds	r5, #200	; 0xc8
   1a6fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1a700:	2300      	movs	r3, #0
   1a702:	fbe5 010c 	umlal	r0, r1, r5, ip
   1a706:	f7ee fbf3 	bl	8ef0 <__aeabi_uldivmod>
   1a70a:	4602      	mov	r2, r0
   1a70c:	460b      	mov	r3, r1
	return z_impl_k_sem_take(sem, timeout);
   1a70e:	4638      	mov	r0, r7
   1a710:	f005 fb30 	bl	1fd74 <z_impl_k_sem_take>
	if (k_sem_take(&ctx->sync, timeout)) {
   1a714:	b1e0      	cbz	r0, 1a750 <spi_nrfx_transceive+0x2d0>
		LOG_ERR("Timeout waiting for transfer complete");
   1a716:	4b22      	ldr	r3, [pc, #136]	; (1a7a0 <spi_nrfx_transceive+0x320>)
   1a718:	2201      	movs	r2, #1
   1a71a:	e9cd 6301 	strd	r6, r3, [sp, #4]
   1a71e:	4630      	mov	r0, r6
   1a720:	4633      	mov	r3, r6
   1a722:	490d      	ldr	r1, [pc, #52]	; (1a758 <spi_nrfx_transceive+0x2d8>)
   1a724:	9600      	str	r6, [sp, #0]
   1a726:	f00d fb0e 	bl	27d46 <z_log_msg_runtime_create.constprop.0>
		return -ETIMEDOUT;
   1a72a:	f06f 0573 	mvn.w	r5, #115	; 0x73
   1a72e:	e6da      	b.n	1a4e6 <spi_nrfx_transceive+0x66>
	ctx->current_tx = tx_bufs ? tx_bufs->buffers : NULL;
   1a730:	f8d9 3000 	ldr.w	r3, [r9]
   1a734:	6463      	str	r3, [r4, #68]	; 0x44
	ctx->tx_count = ctx->current_tx ? tx_bufs->count : 0;
   1a736:	2b00      	cmp	r3, #0
   1a738:	d0a7      	beq.n	1a68a <spi_nrfx_transceive+0x20a>
   1a73a:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1a73e:	e7a5      	b.n	1a68c <spi_nrfx_transceive+0x20c>
	ctx->current_rx = rx_bufs ? rx_bufs->buffers : NULL;
   1a740:	f8db 3000 	ldr.w	r3, [fp]
   1a744:	64e3      	str	r3, [r4, #76]	; 0x4c
	ctx->rx_count = ctx->current_rx ? rx_bufs->count : 0;
   1a746:	2b00      	cmp	r3, #0
   1a748:	d0af      	beq.n	1a6aa <spi_nrfx_transceive+0x22a>
   1a74a:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a74e:	e7ad      	b.n	1a6ac <spi_nrfx_transceive+0x22c>
	status = ctx->sync_status;
   1a750:	6c25      	ldr	r5, [r4, #64]	; 0x40
	return status;
   1a752:	e6c8      	b.n	1a4e6 <spi_nrfx_transceive+0x66>
   1a754:	0002f4fd 	.word	0x0002f4fd
   1a758:	0002a688 	.word	0x0002a688
   1a75c:	0002f517 	.word	0x0002f517
   1a760:	0002f539 	.word	0x0002f539
   1a764:	0002f558 	.word	0x0002f558
   1a768:	0001e847 	.word	0x0001e847
   1a76c:	0002f587 	.word	0x0002f587
   1a770:	00f42400 	.word	0x00f42400
   1a774:	40005000 	.word	0x40005000
   1a778:	0003d08f 	.word	0x0003d08f
   1a77c:	0007a11f 	.word	0x0007a11f
   1a780:	000f423f 	.word	0x000f423f
   1a784:	001e847f 	.word	0x001e847f
   1a788:	003d08ff 	.word	0x003d08ff
   1a78c:	007a1200 	.word	0x007a1200
   1a790:	01e84800 	.word	0x01e84800
   1a794:	0001a3c1 	.word	0x0001a3c1
   1a798:	0bad0000 	.word	0x0bad0000
   1a79c:	0002f5b8 	.word	0x0002f5b8
   1a7a0:	0002f5df 	.word	0x0002f5df

0001a7a4 <qspi_get_zephyr_ret_code>:
/**
 * @brief Converts NRFX return codes to the zephyr ones
 */
static inline int qspi_get_zephyr_ret_code(nrfx_err_t res)
{
	switch (res) {
   1a7a4:	f100 4074 	add.w	r0, r0, #4093640704	; 0xf4000000
   1a7a8:	f500 00a6 	add.w	r0, r0, #5439488	; 0x530000
   1a7ac:	280a      	cmp	r0, #10
   1a7ae:	bf9a      	itte	ls
   1a7b0:	4b02      	ldrls	r3, [pc, #8]	; (1a7bc <qspi_get_zephyr_ret_code+0x18>)
   1a7b2:	f933 0010 	ldrshls.w	r0, [r3, r0, lsl #1]
{
   1a7b6:	f06f 000f 	mvnhi.w	r0, #15
	case NRFX_ERROR_BUSY:
	case NRFX_ERROR_TIMEOUT:
	default:
		return -EBUSY;
	}
}
   1a7ba:	4770      	bx	lr
   1a7bc:	0002b4c4 	.word	0x0002b4c4

0001a7c0 <qspi_nor_pages_layout>:

static void qspi_nor_pages_layout(const struct device *dev,
				  const struct flash_pages_layout **layout,
				  size_t *layout_size)
{
	*layout = &dev_layout;
   1a7c0:	4b02      	ldr	r3, [pc, #8]	; (1a7cc <qspi_nor_pages_layout+0xc>)
   1a7c2:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1a7c4:	2301      	movs	r3, #1
   1a7c6:	6013      	str	r3, [r2, #0]
}
   1a7c8:	4770      	bx	lr
   1a7ca:	bf00      	nop
   1a7cc:	0002b308 	.word	0x0002b308

0001a7d0 <qspi_flash_get_parameters>:
		.write_block_size = 4,
		.erase_value = 0xff,
	};

	return &qspi_flash_parameters;
}
   1a7d0:	4800      	ldr	r0, [pc, #0]	; (1a7d4 <qspi_flash_get_parameters+0x4>)
   1a7d2:	4770      	bx	lr
   1a7d4:	0002b29c 	.word	0x0002b29c

0001a7d8 <qspi_wait_for_completion.isra.0>:
	if (res == NRFX_SUCCESS) {
   1a7d8:	4b05      	ldr	r3, [pc, #20]	; (1a7f0 <qspi_wait_for_completion.isra.0+0x18>)
   1a7da:	4299      	cmp	r1, r3
   1a7dc:	d106      	bne.n	1a7ec <qspi_wait_for_completion.isra.0+0x14>
   1a7de:	f04f 32ff 	mov.w	r2, #4294967295
   1a7e2:	f04f 33ff 	mov.w	r3, #4294967295
   1a7e6:	3030      	adds	r0, #48	; 0x30
   1a7e8:	f005 bac4 	b.w	1fd74 <z_impl_k_sem_take>
}
   1a7ec:	4770      	bx	lr
   1a7ee:	bf00      	nop
   1a7f0:	0bad0000 	.word	0x0bad0000

0001a7f4 <qspi_device_init>:
{
   1a7f4:	b570      	push	{r4, r5, r6, lr}
	struct qspi_nor_data *dev_data = dev->data;
   1a7f6:	6905      	ldr	r5, [r0, #16]
{
   1a7f8:	4604      	mov	r4, r0
	if (!qspi_initialized) {
   1a7fa:	4e0f      	ldr	r6, [pc, #60]	; (1a838 <qspi_device_init+0x44>)
	qspi_lock(dev);
   1a7fc:	4628      	mov	r0, r5
   1a7fe:	f00d fb0d 	bl	27e1c <qspi_lock.isra.0>
	k_sem_give(&dev_data->count);
   1a802:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1a806:	f00d faf2 	bl	27dee <k_sem_give>
	if (!qspi_initialized) {
   1a80a:	7833      	ldrb	r3, [r6, #0]
   1a80c:	b98b      	cbnz	r3, 1a832 <qspi_device_init+0x3e>
		res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1a80e:	462a      	mov	r2, r5
   1a810:	490a      	ldr	r1, [pc, #40]	; (1a83c <qspi_device_init+0x48>)
   1a812:	6860      	ldr	r0, [r4, #4]
   1a814:	f003 f86a 	bl	1d8ec <nrfx_qspi_init>
		ret = qspi_get_zephyr_ret_code(res);
   1a818:	f7ff ffc4 	bl	1a7a4 <qspi_get_zephyr_ret_code>
		qspi_initialized = (ret == 0);
   1a81c:	fab0 f380 	clz	r3, r0
   1a820:	4605      	mov	r5, r0
   1a822:	095b      	lsrs	r3, r3, #5
   1a824:	7033      	strb	r3, [r6, #0]
	k_sem_give(&dev_data->sem);
   1a826:	6920      	ldr	r0, [r4, #16]
   1a828:	3018      	adds	r0, #24
   1a82a:	f00d fae0 	bl	27dee <k_sem_give>
}
   1a82e:	4628      	mov	r0, r5
   1a830:	bd70      	pop	{r4, r5, r6, pc}
	int ret = 0;
   1a832:	2500      	movs	r5, #0
   1a834:	e7f7      	b.n	1a826 <qspi_device_init+0x32>
   1a836:	bf00      	nop
   1a838:	20021dc9 	.word	0x20021dc9
   1a83c:	00027df3 	.word	0x00027df3

0001a840 <qspi_send_cmd>:
{
   1a840:	b570      	push	{r4, r5, r6, lr}
	if (cmd->tx_buf) {
   1a842:	684c      	ldr	r4, [r1, #4]
{
   1a844:	4605      	mov	r5, r0
   1a846:	b088      	sub	sp, #32
	if (cmd->tx_buf) {
   1a848:	b1ec      	cbz	r4, 1a886 <qspi_send_cmd+0x46>
		tx_buf = cmd->tx_buf->buf;
   1a84a:	e9d4 4300 	ldrd	r4, r3, [r4]
	if (cmd->rx_buf) {
   1a84e:	6888      	ldr	r0, [r1, #8]
   1a850:	b1d8      	cbz	r0, 1a88a <qspi_send_cmd+0x4a>
		rx_len = cmd->rx_buf->len;
   1a852:	e9d0 6000 	ldrd	r6, r0, [r0]
	if ((rx_len != 0) && (tx_len != 0)) {
   1a856:	b1c8      	cbz	r0, 1a88c <qspi_send_cmd+0x4c>
   1a858:	b1c3      	cbz	r3, 1a88c <qspi_send_cmd+0x4c>
		if (rx_len != tx_len) {
   1a85a:	4283      	cmp	r3, r0
   1a85c:	d10f      	bne.n	1a87e <qspi_send_cmd+0x3e>
		xfer_len += tx_len;
   1a85e:	3301      	adds	r3, #1
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a860:	2b09      	cmp	r3, #9
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a862:	7809      	ldrb	r1, [r1, #0]
	if (xfer_len > NRF_QSPI_CINSTR_LEN_9B) {
   1a864:	d915      	bls.n	1a892 <qspi_send_cmd+0x52>
		LOG_WRN("cinstr %02x transfer too long: %zu",
   1a866:	e9cd 1303 	strd	r1, r3, [sp, #12]
   1a86a:	4b1a      	ldr	r3, [pc, #104]	; (1a8d4 <qspi_send_cmd+0x94>)
   1a86c:	2202      	movs	r2, #2
   1a86e:	9302      	str	r3, [sp, #8]
   1a870:	2300      	movs	r3, #0
   1a872:	4919      	ldr	r1, [pc, #100]	; (1a8d8 <qspi_send_cmd+0x98>)
   1a874:	4618      	mov	r0, r3
   1a876:	e9cd 3300 	strd	r3, r3, [sp]
   1a87a:	f00d fac0 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
}
   1a87e:	f06f 0015 	mvn.w	r0, #21
   1a882:	b008      	add	sp, #32
   1a884:	bd70      	pop	{r4, r5, r6, pc}
	size_t tx_len = 0;
   1a886:	4623      	mov	r3, r4
   1a888:	e7e1      	b.n	1a84e <qspi_send_cmd+0xe>
	void *rx_buf = NULL;
   1a88a:	4606      	mov	r6, r0
		xfer_len += tx_len + rx_len;
   1a88c:	3301      	adds	r3, #1
   1a88e:	4403      	add	r3, r0
   1a890:	e7e6      	b.n	1a860 <qspi_send_cmd+0x20>
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a892:	f88d 3019 	strb.w	r3, [sp, #25]
   1a896:	f240 1301 	movw	r3, #257	; 0x101
   1a89a:	f8ad 301a 	strh.w	r3, [sp, #26]
   1a89e:	2300      	movs	r3, #0
	qspi_lock(dev);
   1a8a0:	6928      	ldr	r0, [r5, #16]
	nrf_qspi_cinstr_conf_t cinstr_cfg = {
   1a8a2:	f88d 301c 	strb.w	r3, [sp, #28]
   1a8a6:	f88d 1018 	strb.w	r1, [sp, #24]
   1a8aa:	f88d 201d 	strb.w	r2, [sp, #29]
	qspi_lock(dev);
   1a8ae:	f00d fab5 	bl	27e1c <qspi_lock.isra.0>
	int res = nrfx_qspi_cinstr_xfer(&cinstr_cfg, tx_buf, rx_buf);
   1a8b2:	4621      	mov	r1, r4
   1a8b4:	4632      	mov	r2, r6
   1a8b6:	a806      	add	r0, sp, #24
   1a8b8:	f003 f90a 	bl	1dad0 <nrfx_qspi_cinstr_xfer>
   1a8bc:	4604      	mov	r4, r0
	k_sem_give(&dev_data->sem);
   1a8be:	6928      	ldr	r0, [r5, #16]
   1a8c0:	3018      	adds	r0, #24
   1a8c2:	f00d fa94 	bl	27dee <k_sem_give>
	return qspi_get_zephyr_ret_code(res);
   1a8c6:	4620      	mov	r0, r4
}
   1a8c8:	b008      	add	sp, #32
   1a8ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return qspi_get_zephyr_ret_code(res);
   1a8ce:	f7ff bf69 	b.w	1a7a4 <qspi_get_zephyr_ret_code>
   1a8d2:	bf00      	nop
   1a8d4:	0002f61c 	.word	0x0002f61c
   1a8d8:	0002a678 	.word	0x0002a678

0001a8dc <qspi_device_uninit>:
{
   1a8dc:	b538      	push	{r3, r4, r5, lr}
   1a8de:	4604      	mov	r4, r0
	qspi_lock(dev);
   1a8e0:	6900      	ldr	r0, [r0, #16]
   1a8e2:	f00d fa9b 	bl	27e1c <qspi_lock.isra.0>
	struct qspi_nor_data *dev_data = dev->data;
   1a8e6:	6925      	ldr	r5, [r4, #16]
   1a8e8:	2200      	movs	r2, #0
   1a8ea:	2300      	movs	r3, #0
   1a8ec:	f105 0048 	add.w	r0, r5, #72	; 0x48
   1a8f0:	f005 fa40 	bl	1fd74 <z_impl_k_sem_take>
	if (last) {
   1a8f4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
   1a8f6:	b94b      	cbnz	r3, 1a90c <qspi_device_uninit+0x30>
		while (nrfx_qspi_mem_busy_check() != NRFX_SUCCESS) {
   1a8f8:	4d0a      	ldr	r5, [pc, #40]	; (1a924 <qspi_device_uninit+0x48>)
   1a8fa:	f003 f94b 	bl	1db94 <nrfx_qspi_mem_busy_check>
   1a8fe:	42a8      	cmp	r0, r5
   1a900:	d10a      	bne.n	1a918 <qspi_device_uninit+0x3c>
		nrfx_qspi_uninit();
   1a902:	f003 f969 	bl	1dbd8 <nrfx_qspi_uninit>
		qspi_initialized = false;
   1a906:	2200      	movs	r2, #0
   1a908:	4b07      	ldr	r3, [pc, #28]	; (1a928 <qspi_device_uninit+0x4c>)
   1a90a:	701a      	strb	r2, [r3, #0]
	k_sem_give(&dev_data->sem);
   1a90c:	6920      	ldr	r0, [r4, #16]
}
   1a90e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	k_sem_give(&dev_data->sem);
   1a912:	3018      	adds	r0, #24
   1a914:	f00d ba6b 	b.w	27dee <k_sem_give>
	return z_impl_k_sleep(timeout);
   1a918:	2100      	movs	r1, #0
   1a91a:	f240 6067 	movw	r0, #1639	; 0x667
   1a91e:	f007 f8d9 	bl	21ad4 <z_impl_k_sleep>
   1a922:	e7ea      	b.n	1a8fa <qspi_device_uninit+0x1e>
   1a924:	0bad0000 	.word	0x0bad0000
   1a928:	20021dc9 	.word	0x20021dc9

0001a92c <qspi_nor_read>:
{
   1a92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a930:	4681      	mov	r9, r0
   1a932:	460e      	mov	r6, r1
   1a934:	461c      	mov	r4, r3
	if (!dest) {
   1a936:	4690      	mov	r8, r2
{
   1a938:	b08b      	sub	sp, #44	; 0x2c
	if (!dest) {
   1a93a:	b1aa      	cbz	r2, 1a968 <qspi_nor_read+0x3c>
	if (!size) {
   1a93c:	2b00      	cmp	r3, #0
   1a93e:	f000 809f 	beq.w	1aa80 <qspi_nor_read+0x154>
	if (addr < 0 ||
   1a942:	2900      	cmp	r1, #0
	const struct qspi_nor_config *params = dev->config;
   1a944:	6842      	ldr	r2, [r0, #4]
	if (addr < 0 ||
   1a946:	db03      	blt.n	1a950 <qspi_nor_read+0x24>
   1a948:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1a94a:	18cb      	adds	r3, r1, r3
	if (addr < 0 ||
   1a94c:	4293      	cmp	r3, r2
   1a94e:	d911      	bls.n	1a974 <qspi_nor_read+0x48>
		LOG_ERR("read error: address or size "
   1a950:	4b4c      	ldr	r3, [pc, #304]	; (1aa84 <qspi_nor_read+0x158>)
   1a952:	2201      	movs	r2, #1
   1a954:	9302      	str	r3, [sp, #8]
   1a956:	2300      	movs	r3, #0
   1a958:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1a95c:	4618      	mov	r0, r3
   1a95e:	e9cd 3300 	strd	r3, r3, [sp]
   1a962:	4949      	ldr	r1, [pc, #292]	; (1aa88 <qspi_nor_read+0x15c>)
   1a964:	f00d fa4b 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1a968:	f06f 0515 	mvn.w	r5, #21
}
   1a96c:	4628      	mov	r0, r5
   1a96e:	b00b      	add	sp, #44	; 0x2c
   1a970:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	int rc = qspi_device_init(dev);
   1a974:	f7ff ff3e 	bl	1a7f4 <qspi_device_init>
	if (rc != 0) {
   1a978:	4605      	mov	r5, r0
   1a97a:	2800      	cmp	r0, #0
   1a97c:	d17c      	bne.n	1aa78 <qspi_nor_read+0x14c>
	qspi_lock(dev);
   1a97e:	4275      	negs	r5, r6
   1a980:	f005 0503 	and.w	r5, r5, #3
   1a984:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a988:	f00d fa48 	bl	27e1c <qspi_lock.isra.0>
	if (flash_prefix > size) {
   1a98c:	42a5      	cmp	r5, r4
   1a98e:	bf28      	it	cs
   1a990:	4625      	movcs	r5, r4
	off_t dest_prefix = (WORD_SIZE - (off_t)dptr % WORD_SIZE) % WORD_SIZE;
   1a992:	f1d8 0300 	rsbs	r3, r8, #0
   1a996:	f003 0303 	and.w	r3, r3, #3
   1a99a:	f008 0703 	and.w	r7, r8, #3
   1a99e:	bf58      	it	pl
   1a9a0:	425f      	negpl	r7, r3
   1a9a2:	427f      	negs	r7, r7
   1a9a4:	f007 0703 	and.w	r7, r7, #3
   1a9a8:	42a7      	cmp	r7, r4
   1a9aa:	bf28      	it	cs
   1a9ac:	4627      	movcs	r7, r4
	off_t flash_suffix = (size - flash_prefix) % WORD_SIZE;
   1a9ae:	1b63      	subs	r3, r4, r5
			    (size - dest_prefix) % WORD_SIZE;
   1a9b0:	1be4      	subs	r4, r4, r7
   1a9b2:	f024 0403 	bic.w	r4, r4, #3
	off_t flash_middle = size - flash_prefix - flash_suffix;
   1a9b6:	f023 0a03 	bic.w	sl, r3, #3
	if (flash_middle > dest_middle) {
   1a9ba:	45a2      	cmp	sl, r4
		flash_suffix = size - flash_prefix - flash_middle;
   1a9bc:	bfc8      	it	gt
   1a9be:	46a2      	movgt	sl, r4
   1a9c0:	f003 0b03 	and.w	fp, r3, #3
   1a9c4:	bfc8      	it	gt
   1a9c6:	eba3 0b04 	subgt.w	fp, r3, r4
	if (flash_middle != 0) {
   1a9ca:	f1ba 0f00 	cmp.w	sl, #0
   1a9ce:	d019      	beq.n	1aa04 <qspi_nor_read+0xd8>
		res = nrfx_qspi_read(dptr + dest_prefix, flash_middle,
   1a9d0:	eb08 0307 	add.w	r3, r8, r7
   1a9d4:	1972      	adds	r2, r6, r5
   1a9d6:	4651      	mov	r1, sl
   1a9d8:	4618      	mov	r0, r3
   1a9da:	9307      	str	r3, [sp, #28]
   1a9dc:	f00d fed9 	bl	28792 <nrfx_qspi_read>
   1a9e0:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1a9e2:	4601      	mov	r1, r0
   1a9e4:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1a9e8:	f7ff fef6 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1a9ec:	4a27      	ldr	r2, [pc, #156]	; (1aa8c <qspi_nor_read+0x160>)
   1a9ee:	4294      	cmp	r4, r2
   1a9f0:	d139      	bne.n	1aa66 <qspi_nor_read+0x13a>
		if (flash_prefix != dest_prefix) {
   1a9f2:	42bd      	cmp	r5, r7
   1a9f4:	d006      	beq.n	1aa04 <qspi_nor_read+0xd8>
__ssp_bos_icheck3(memmove, void *, const void *)
   1a9f6:	9b07      	ldr	r3, [sp, #28]
   1a9f8:	4652      	mov	r2, sl
   1a9fa:	4619      	mov	r1, r3
   1a9fc:	eb08 0005 	add.w	r0, r8, r5
   1aa00:	f00e fe5f 	bl	296c2 <memmove>
	if (flash_prefix != 0) {
   1aa04:	b1ad      	cbz	r5, 1aa32 <qspi_nor_read+0x106>
				     (WORD_SIZE - flash_prefix));
   1aa06:	f1c5 0704 	rsb	r7, r5, #4
		res = nrfx_qspi_read(buf, WORD_SIZE, addr -
   1aa0a:	2104      	movs	r1, #4
   1aa0c:	1bf2      	subs	r2, r6, r7
   1aa0e:	a808      	add	r0, sp, #32
   1aa10:	f00d febf 	bl	28792 <nrfx_qspi_read>
   1aa14:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1aa16:	4601      	mov	r1, r0
   1aa18:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1aa1c:	f7ff fedc 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1aa20:	4b1a      	ldr	r3, [pc, #104]	; (1aa8c <qspi_nor_read+0x160>)
   1aa22:	429c      	cmp	r4, r3
   1aa24:	d11f      	bne.n	1aa66 <qspi_nor_read+0x13a>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1aa26:	ab08      	add	r3, sp, #32
   1aa28:	462a      	mov	r2, r5
   1aa2a:	4640      	mov	r0, r8
   1aa2c:	19d9      	adds	r1, r3, r7
   1aa2e:	f00e fe28 	bl	29682 <memcpy>
	if (flash_suffix != 0) {
   1aa32:	f1bb 0f00 	cmp.w	fp, #0
   1aa36:	d015      	beq.n	1aa64 <qspi_nor_read+0x138>
				     addr + flash_prefix + flash_middle);
   1aa38:	1972      	adds	r2, r6, r5
		res = nrfx_qspi_read(buf, WORD_SIZE * 2,
   1aa3a:	2108      	movs	r1, #8
   1aa3c:	4452      	add	r2, sl
   1aa3e:	a808      	add	r0, sp, #32
   1aa40:	f00d fea7 	bl	28792 <nrfx_qspi_read>
   1aa44:	4604      	mov	r4, r0
		qspi_wait_for_completion(dev, res);
   1aa46:	4601      	mov	r1, r0
   1aa48:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1aa4c:	f7ff fec4 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
		if (res != NRFX_SUCCESS) {
   1aa50:	4b0e      	ldr	r3, [pc, #56]	; (1aa8c <qspi_nor_read+0x160>)
   1aa52:	429c      	cmp	r4, r3
   1aa54:	d107      	bne.n	1aa66 <qspi_nor_read+0x13a>
		memcpy(dptr + flash_prefix + flash_middle, buf, flash_suffix);
   1aa56:	eb0a 0005 	add.w	r0, sl, r5
   1aa5a:	465a      	mov	r2, fp
   1aa5c:	a908      	add	r1, sp, #32
   1aa5e:	4440      	add	r0, r8
   1aa60:	f00e fe0f 	bl	29682 <memcpy>
	return res;
   1aa64:	4c09      	ldr	r4, [pc, #36]	; (1aa8c <qspi_nor_read+0x160>)
	k_sem_give(&dev_data->sem);
   1aa66:	f8d9 0010 	ldr.w	r0, [r9, #16]
   1aa6a:	3018      	adds	r0, #24
   1aa6c:	f00d f9bf 	bl	27dee <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1aa70:	4620      	mov	r0, r4
   1aa72:	f7ff fe97 	bl	1a7a4 <qspi_get_zephyr_ret_code>
   1aa76:	4605      	mov	r5, r0
	qspi_device_uninit(dev);
   1aa78:	4648      	mov	r0, r9
   1aa7a:	f7ff ff2f 	bl	1a8dc <qspi_device_uninit>
	return rc;
   1aa7e:	e775      	b.n	1a96c <qspi_nor_read+0x40>
		return 0;
   1aa80:	461d      	mov	r5, r3
   1aa82:	e773      	b.n	1a96c <qspi_nor_read+0x40>
   1aa84:	0002f63f 	.word	0x0002f63f
   1aa88:	0002a678 	.word	0x0002a678
   1aa8c:	0bad0000 	.word	0x0bad0000

0001aa90 <qspi_nor_init>:

#if NRF_CLOCK_HAS_HFCLK192M
NRF_STATIC_INLINE
void nrf_clock_hfclk192m_div_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_div_t divider)
{
    p_reg->HFCLK192MCTRL = (((uint8_t)(divider) << CLOCK_HFCLK192MCTRL_HCLK192M_Pos) &
   1aa90:	2202      	movs	r2, #2
{
   1aa92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1aa96:	4b64      	ldr	r3, [pc, #400]	; (1ac28 <qspi_nor_init+0x198>)
   1aa98:	b090      	sub	sp, #64	; 0x40
   1aa9a:	f8c3 25b8 	str.w	r2, [r3, #1464]	; 0x5b8
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1aa9e:	6843      	ldr	r3, [r0, #4]
{
   1aaa0:	4605      	mov	r5, r0
	int ret = pinctrl_apply_state(dev_config->pcfg, PINCTRL_STATE_DEFAULT);
   1aaa2:	6a1e      	ldr	r6, [r3, #32]
	ret = pinctrl_lookup_state(config, id, &state);
   1aaa4:	2100      	movs	r1, #0
   1aaa6:	4630      	mov	r0, r6
   1aaa8:	aa0d      	add	r2, sp, #52	; 0x34
   1aaaa:	f00d fc9c 	bl	283e6 <pinctrl_lookup_state>
	if (ret < 0) {
   1aaae:	1e04      	subs	r4, r0, #0
   1aab0:	db35      	blt.n	1ab1e <qspi_nor_init+0x8e>
	return pinctrl_apply_state_direct(config, state);
   1aab2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1aab4:	6832      	ldr	r2, [r6, #0]
   1aab6:	7919      	ldrb	r1, [r3, #4]
   1aab8:	6818      	ldr	r0, [r3, #0]
   1aaba:	f00d fca7 	bl	2840c <pinctrl_configure_pins>
	if (ret < 0) {
   1aabe:	1e04      	subs	r4, r0, #0
   1aac0:	db2d      	blt.n	1ab1e <qspi_nor_init+0x8e>
	IRQ_CONNECT(DT_IRQN(QSPI_NODE), DT_IRQ(QSPI_NODE, priority),
   1aac2:	2200      	movs	r2, #0
   1aac4:	2101      	movs	r1, #1
   1aac6:	202b      	movs	r0, #43	; 0x2b
   1aac8:	f7f5 fab8 	bl	1003c <z_arm_irq_priority_set>
	const struct qspi_nor_config *dev_config = dev->config;
   1aacc:	686e      	ldr	r6, [r5, #4]
	nrfx_err_t res = nrfx_qspi_init(&dev_config->nrfx_cfg,
   1aace:	692a      	ldr	r2, [r5, #16]
   1aad0:	4630      	mov	r0, r6
   1aad2:	4956      	ldr	r1, [pc, #344]	; (1ac2c <qspi_nor_init+0x19c>)
   1aad4:	f002 ff0a 	bl	1d8ec <nrfx_qspi_init>
	int ret = qspi_get_zephyr_ret_code(res);
   1aad8:	f7ff fe64 	bl	1a7a4 <qspi_get_zephyr_ret_code>
	if (ret < 0) {
   1aadc:	1e04      	subs	r4, r0, #0
   1aade:	db1e      	blt.n	1ab1e <qspi_nor_init+0x8e>
		bool qe_value = (prot_if->writeoc == NRF_QSPI_WRITEOC_PP4IO) ||
   1aae0:	7af3      	ldrb	r3, [r6, #11]
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1aae2:	3b02      	subs	r3, #2
   1aae4:	2b01      	cmp	r3, #1
   1aae6:	d91e      	bls.n	1ab26 <qspi_nor_init+0x96>
				(prot_if->writeoc == NRF_QSPI_WRITEOC_PP4O)  ||
   1aae8:	f896 800a 	ldrb.w	r8, [r6, #10]
   1aaec:	f1a8 0803 	sub.w	r8, r8, #3
   1aaf0:	f1b8 0f01 	cmp.w	r8, #1
   1aaf4:	bf8c      	ite	hi
   1aaf6:	f04f 0800 	movhi.w	r8, #0
   1aafa:	f04f 0801 	movls.w	r8, #1
		ret = qspi_rdsr(dev, sr_num);
   1aafe:	4628      	mov	r0, r5
   1ab00:	f00d f9ae 	bl	27e60 <qspi_rdsr.constprop.0>
		if (ret < 0) {
   1ab04:	1e04      	subs	r4, r0, #0
   1ab06:	da11      	bge.n	1ab2c <qspi_nor_init+0x9c>
			LOG_ERR("RDSR failed: %d", ret);
   1ab08:	4b49      	ldr	r3, [pc, #292]	; (1ac30 <qspi_nor_init+0x1a0>)
   1ab0a:	2201      	movs	r2, #1
   1ab0c:	9302      	str	r3, [sp, #8]
   1ab0e:	2300      	movs	r3, #0
   1ab10:	4948      	ldr	r1, [pc, #288]	; (1ac34 <qspi_nor_init+0x1a4>)
   1ab12:	4618      	mov	r0, r3
   1ab14:	e9cd 3300 	strd	r3, r3, [sp]
   1ab18:	9403      	str	r4, [sp, #12]
   1ab1a:	f00d f970 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
}
   1ab1e:	4620      	mov	r0, r4
   1ab20:	b010      	add	sp, #64	; 0x40
   1ab22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				(prot_if->readoc == NRF_QSPI_READOC_READ4IO) ||
   1ab26:	f04f 0801 	mov.w	r8, #1
   1ab2a:	e7e8      	b.n	1aafe <qspi_nor_init+0x6e>
		uint8_t sr = (uint8_t)ret;
   1ab2c:	b2e2      	uxtb	r2, r4
		if (qe_state != qe_value) {
   1ab2e:	f3c4 1480 	ubfx	r4, r4, #6, #1
   1ab32:	45a0      	cmp	r8, r4
   1ab34:	ae0a      	add	r6, sp, #40	; 0x28
   1ab36:	af0b      	add	r7, sp, #44	; 0x2c
   1ab38:	d02f      	beq.n	1ab9a <qspi_nor_init+0x10a>
	uint8_t sr_array[2] = {0};
   1ab3a:	2300      	movs	r3, #0
			sr ^= qe_mask;
   1ab3c:	f082 0240 	eor.w	r2, r2, #64	; 0x40
	uint8_t sr_array[2] = {0};
   1ab40:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		sr_array[0] = sr_val;
   1ab44:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
	const struct qspi_buf sr_buf = {
   1ab48:	2201      	movs	r2, #1
	ret = qspi_send_cmd(dev, &cmd, true);
   1ab4a:	4628      	mov	r0, r5
   1ab4c:	a90d      	add	r1, sp, #52	; 0x34
	struct qspi_cmd cmd = {
   1ab4e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	const struct qspi_buf sr_buf = {
   1ab52:	960b      	str	r6, [sp, #44]	; 0x2c
	struct qspi_cmd cmd = {
   1ab54:	930f      	str	r3, [sp, #60]	; 0x3c
   1ab56:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
   1ab5a:	970e      	str	r7, [sp, #56]	; 0x38
	ret = qspi_send_cmd(dev, &cmd, true);
   1ab5c:	f7ff fe70 	bl	1a840 <qspi_send_cmd>
	if (ret == 0) {
   1ab60:	1e04      	subs	r4, r0, #0
   1ab62:	d013      	beq.n	1ab8c <qspi_nor_init+0xfc>
		if (ret < 0) {
   1ab64:	dadb      	bge.n	1ab1e <qspi_nor_init+0x8e>
			LOG_ERR("QE %s failed: %d", qe_value ? "set" : "clear",
   1ab66:	4a34      	ldr	r2, [pc, #208]	; (1ac38 <qspi_nor_init+0x1a8>)
   1ab68:	4b34      	ldr	r3, [pc, #208]	; (1ac3c <qspi_nor_init+0x1ac>)
   1ab6a:	4932      	ldr	r1, [pc, #200]	; (1ac34 <qspi_nor_init+0x1a4>)
   1ab6c:	f1b8 0f00 	cmp.w	r8, #0
   1ab70:	bf18      	it	ne
   1ab72:	4613      	movne	r3, r2
   1ab74:	e9cd 3403 	strd	r3, r4, [sp, #12]
   1ab78:	4b31      	ldr	r3, [pc, #196]	; (1ac40 <qspi_nor_init+0x1b0>)
   1ab7a:	2201      	movs	r2, #1
   1ab7c:	9302      	str	r3, [sp, #8]
   1ab7e:	2300      	movs	r3, #0
   1ab80:	4618      	mov	r0, r3
   1ab82:	e9cd 3300 	strd	r3, r3, [sp]
   1ab86:	f00d f93a 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
	if (ret != 0) {
   1ab8a:	e7c8      	b.n	1ab1e <qspi_nor_init+0x8e>
		ret = qspi_rdsr(dev, 1);
   1ab8c:	4628      	mov	r0, r5
   1ab8e:	f00d f967 	bl	27e60 <qspi_rdsr.constprop.0>
		 && ((ret & SPI_NOR_WIP_BIT) != 0U));
   1ab92:	1e04      	subs	r4, r0, #0
   1ab94:	dbe7      	blt.n	1ab66 <qspi_nor_init+0xd6>
   1ab96:	07e3      	lsls	r3, r4, #31
   1ab98:	d4f8      	bmi.n	1ab8c <qspi_nor_init+0xfc>
	qspi_device_uninit(dev);
   1ab9a:	4628      	mov	r0, r5
   1ab9c:	f7ff fe9e 	bl	1a8dc <qspi_device_uninit>
	const struct qspi_cmd cmd = {
   1aba0:	2403      	movs	r4, #3
   1aba2:	2300      	movs	r3, #0
   1aba4:	e9cd 430c 	strd	r4, r3, [sp, #48]	; 0x30
   1aba8:	930e      	str	r3, [sp, #56]	; 0x38
   1abaa:	239f      	movs	r3, #159	; 0x9f
	int ret = qspi_device_init(dev);
   1abac:	4628      	mov	r0, r5
	const struct qspi_buf rx_buf = {
   1abae:	960b      	str	r6, [sp, #44]	; 0x2c
	const struct qspi_cmd cmd = {
   1abb0:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
   1abb4:	970f      	str	r7, [sp, #60]	; 0x3c
	int ret = qspi_device_init(dev);
   1abb6:	f7ff fe1d 	bl	1a7f4 <qspi_device_init>
	if (ret == 0) {
   1abba:	4602      	mov	r2, r0
   1abbc:	b128      	cbz	r0, 1abca <qspi_nor_init+0x13a>
	qspi_device_uninit(dev);
   1abbe:	4628      	mov	r0, r5
   1abc0:	f7ff fe8c 	bl	1a8dc <qspi_device_uninit>
		return -ENODEV;
   1abc4:	f06f 0412 	mvn.w	r4, #18
   1abc8:	e7a9      	b.n	1ab1e <qspi_nor_init+0x8e>
		ret = qspi_send_cmd(dev, &cmd, false);
   1abca:	4628      	mov	r0, r5
   1abcc:	a90d      	add	r1, sp, #52	; 0x34
   1abce:	f7ff fe37 	bl	1a840 <qspi_send_cmd>
   1abd2:	4607      	mov	r7, r0
	qspi_device_uninit(dev);
   1abd4:	4628      	mov	r0, r5
   1abd6:	f7ff fe81 	bl	1a8dc <qspi_device_uninit>
	if (ret != 0) {
   1abda:	2f00      	cmp	r7, #0
   1abdc:	d1f2      	bne.n	1abc4 <qspi_nor_init+0x134>
	const struct qspi_nor_config *qnc = dev->config;
   1abde:	686d      	ldr	r5, [r5, #4]
	if (memcmp(qnc->id, id, SPI_NOR_MAX_ID_LEN) != 0) {
   1abe0:	4622      	mov	r2, r4
   1abe2:	4631      	mov	r1, r6
   1abe4:	f105 001c 	add.w	r0, r5, #28
   1abe8:	f00e fd3b 	bl	29662 <memcmp>
   1abec:	4604      	mov	r4, r0
   1abee:	2800      	cmp	r0, #0
   1abf0:	d095      	beq.n	1ab1e <qspi_nor_init+0x8e>
		LOG_ERR("JEDEC id [%02x %02x %02x] expect [%02x %02x %02x]",
   1abf2:	7fab      	ldrb	r3, [r5, #30]
   1abf4:	2201      	movs	r2, #1
   1abf6:	9308      	str	r3, [sp, #32]
   1abf8:	7f6b      	ldrb	r3, [r5, #29]
   1abfa:	4638      	mov	r0, r7
   1abfc:	9307      	str	r3, [sp, #28]
   1abfe:	7f2b      	ldrb	r3, [r5, #28]
   1ac00:	490c      	ldr	r1, [pc, #48]	; (1ac34 <qspi_nor_init+0x1a4>)
   1ac02:	9306      	str	r3, [sp, #24]
   1ac04:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
   1ac08:	9700      	str	r7, [sp, #0]
   1ac0a:	9305      	str	r3, [sp, #20]
   1ac0c:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
   1ac10:	9304      	str	r3, [sp, #16]
   1ac12:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
   1ac16:	9303      	str	r3, [sp, #12]
   1ac18:	4b0a      	ldr	r3, [pc, #40]	; (1ac44 <qspi_nor_init+0x1b4>)
   1ac1a:	e9cd 7301 	strd	r7, r3, [sp, #4]
   1ac1e:	463b      	mov	r3, r7
   1ac20:	f00d f8ed 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
		return -ENODEV;
   1ac24:	e7ce      	b.n	1abc4 <qspi_nor_init+0x134>
   1ac26:	bf00      	nop
   1ac28:	40005000 	.word	0x40005000
   1ac2c:	00027df3 	.word	0x00027df3
   1ac30:	0002f68e 	.word	0x0002f68e
   1ac34:	0002a678 	.word	0x0002a678
   1ac38:	0002e2cf 	.word	0x0002e2cf
   1ac3c:	0002f688 	.word	0x0002f688
   1ac40:	0002f69e 	.word	0x0002f69e
   1ac44:	0002f6af 	.word	0x0002f6af

0001ac48 <qspi_nor_erase>:
{
   1ac48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (addr < 0 ||
   1ac4c:	2900      	cmp	r1, #0
{
   1ac4e:	4606      	mov	r6, r0
   1ac50:	4615      	mov	r5, r2
	const struct qspi_nor_config *params = dev->config;
   1ac52:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1ac56:	b087      	sub	sp, #28
	if (addr < 0 ||
   1ac58:	db05      	blt.n	1ac66 <qspi_nor_erase+0x1e>
   1ac5a:	f8da 3018 	ldr.w	r3, [sl, #24]
	    (addr + size) > params->size) {
   1ac5e:	188a      	adds	r2, r1, r2
	if (addr < 0 ||
   1ac60:	429a      	cmp	r2, r3
	    (addr + size) > params->size) {
   1ac62:	4688      	mov	r8, r1
	if (addr < 0 ||
   1ac64:	d911      	bls.n	1ac8a <qspi_nor_erase+0x42>
		LOG_ERR("erase error: address or size "
   1ac66:	4b46      	ldr	r3, [pc, #280]	; (1ad80 <qspi_nor_erase+0x138>)
   1ac68:	e9cd 1503 	strd	r1, r5, [sp, #12]
   1ac6c:	9302      	str	r3, [sp, #8]
   1ac6e:	2300      	movs	r3, #0
   1ac70:	2201      	movs	r2, #1
   1ac72:	4618      	mov	r0, r3
   1ac74:	e9cd 3300 	strd	r3, r3, [sp]
   1ac78:	4942      	ldr	r1, [pc, #264]	; (1ad84 <qspi_nor_erase+0x13c>)
   1ac7a:	f00d f8c0 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1ac7e:	f06f 0415 	mvn.w	r4, #21
}
   1ac82:	4620      	mov	r0, r4
   1ac84:	b007      	add	sp, #28
   1ac86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((addr % QSPI_SECTOR_SIZE) != 0) {
   1ac8a:	f3c1 020b 	ubfx	r2, r1, #0, #12
	if ((size == 0) || (size % QSPI_SECTOR_SIZE) != 0) {
   1ac8e:	2d00      	cmp	r5, #0
   1ac90:	d0f5      	beq.n	1ac7e <qspi_nor_erase+0x36>
   1ac92:	f3c5 030b 	ubfx	r3, r5, #0, #12
   1ac96:	4313      	orrs	r3, r2
   1ac98:	d1f1      	bne.n	1ac7e <qspi_nor_erase+0x36>
	rv = qspi_device_init(dev);
   1ac9a:	f7ff fdab 	bl	1a7f4 <qspi_device_init>
	if (rv != 0) {
   1ac9e:	4604      	mov	r4, r0
   1aca0:	bb68      	cbnz	r0, 1acfe <qspi_nor_erase+0xb6>
	qspi_trans_lock(dev);
   1aca2:	6930      	ldr	r0, [r6, #16]
   1aca4:	f00d f8c1 	bl	27e2a <qspi_trans_lock.isra.0>
	rv = qspi_nor_write_protection_set(dev, false);
   1aca8:	4621      	mov	r1, r4
   1acaa:	4630      	mov	r0, r6
   1acac:	f00d f8c3 	bl	27e36 <qspi_nor_write_protection_set>
	if (rv != 0) {
   1acb0:	4604      	mov	r4, r0
   1acb2:	bb08      	cbnz	r0, 1acf8 <qspi_nor_erase+0xb0>
	qspi_lock(dev);
   1acb4:	6930      	ldr	r0, [r6, #16]
   1acb6:	f00d f8b1 	bl	27e1c <qspi_lock.isra.0>
		if (res == NRFX_SUCCESS) {
   1acba:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 1ad88 <qspi_nor_erase+0x140>
		if (size == params->size) {
   1acbe:	f8da 3018 	ldr.w	r3, [sl, #24]
   1acc2:	42ab      	cmp	r3, r5
   1acc4:	d11f      	bne.n	1ad06 <qspi_nor_erase+0xbe>
			res = nrfx_qspi_chip_erase();
   1acc6:	f00d fd67 	bl	28798 <nrfx_qspi_chip_erase>
   1acca:	46a9      	mov	r9, r5
   1accc:	4607      	mov	r7, r0
		qspi_wait_for_completion(dev, res);
   1acce:	4639      	mov	r1, r7
   1acd0:	6930      	ldr	r0, [r6, #16]
   1acd2:	f7ff fd81 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
		if (res == NRFX_SUCCESS) {
   1acd6:	455f      	cmp	r7, fp
   1acd8:	d141      	bne.n	1ad5e <qspi_nor_erase+0x116>
	while (size > 0) {
   1acda:	ebb5 0509 	subs.w	r5, r5, r9
			addr += adj;
   1acde:	44c8      	add	r8, r9
	while (size > 0) {
   1ace0:	d1ed      	bne.n	1acbe <qspi_nor_erase+0x76>
	k_sem_give(&dev_data->sem);
   1ace2:	6930      	ldr	r0, [r6, #16]
   1ace4:	3018      	adds	r0, #24
   1ace6:	f00d f882 	bl	27dee <k_sem_give>
	int rv2 = qspi_nor_write_protection_set(dev, true);
   1acea:	2101      	movs	r1, #1
   1acec:	4630      	mov	r0, r6
   1acee:	f00d f8a2 	bl	27e36 <qspi_nor_write_protection_set>
   1acf2:	2c00      	cmp	r4, #0
   1acf4:	bf08      	it	eq
   1acf6:	4604      	moveq	r4, r0
	k_sem_give(&dev_data->trans);
   1acf8:	6930      	ldr	r0, [r6, #16]
   1acfa:	f00d f878 	bl	27dee <k_sem_give>
	qspi_device_uninit(dev);
   1acfe:	4630      	mov	r0, r6
   1ad00:	f7ff fdec 	bl	1a8dc <qspi_device_uninit>
	return rv;
   1ad04:	e7bd      	b.n	1ac82 <qspi_nor_erase+0x3a>
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ad06:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
   1ad0a:	d30a      	bcc.n	1ad22 <qspi_nor_erase+0xda>
			   QSPI_IS_BLOCK_ALIGNED(addr)) {
   1ad0c:	fa1f f388 	uxth.w	r3, r8
		} else if ((size >= QSPI_BLOCK_SIZE) &&
   1ad10:	b953      	cbnz	r3, 1ad28 <qspi_nor_erase+0xe0>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ad12:	4641      	mov	r1, r8
   1ad14:	2001      	movs	r0, #1
   1ad16:	f002 ffc1 	bl	1dc9c <nrfx_qspi_erase>
			adj = QSPI_BLOCK_SIZE;
   1ad1a:	f44f 3980 	mov.w	r9, #65536	; 0x10000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_64KB, addr);
   1ad1e:	4607      	mov	r7, r0
			adj = QSPI_BLOCK_SIZE;
   1ad20:	e7d5      	b.n	1acce <qspi_nor_erase+0x86>
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ad22:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
   1ad26:	d309      	bcc.n	1ad3c <qspi_nor_erase+0xf4>
			   QSPI_IS_SECTOR_ALIGNED(addr)) {
   1ad28:	f3c8 000b 	ubfx	r0, r8, #0, #12
		} else if ((size >= QSPI_SECTOR_SIZE) &&
   1ad2c:	b930      	cbnz	r0, 1ad3c <qspi_nor_erase+0xf4>
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ad2e:	4641      	mov	r1, r8
   1ad30:	f002 ffb4 	bl	1dc9c <nrfx_qspi_erase>
			adj = QSPI_SECTOR_SIZE;
   1ad34:	f44f 5980 	mov.w	r9, #4096	; 0x1000
			res = nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_4KB, addr);
   1ad38:	4607      	mov	r7, r0
			adj = QSPI_SECTOR_SIZE;
   1ad3a:	e7c8      	b.n	1acce <qspi_nor_erase+0x86>
			LOG_ERR("unsupported at 0x%lx size %zu", (long)addr, size);
   1ad3c:	4b13      	ldr	r3, [pc, #76]	; (1ad8c <qspi_nor_erase+0x144>)
   1ad3e:	2201      	movs	r2, #1
   1ad40:	9302      	str	r3, [sp, #8]
   1ad42:	2300      	movs	r3, #0
   1ad44:	490f      	ldr	r1, [pc, #60]	; (1ad84 <qspi_nor_erase+0x13c>)
   1ad46:	4618      	mov	r0, r3
   1ad48:	e9cd 3300 	strd	r3, r3, [sp]
   1ad4c:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1ad50:	f00d f855 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
		qspi_wait_for_completion(dev, res);
   1ad54:	490e      	ldr	r1, [pc, #56]	; (1ad90 <qspi_nor_erase+0x148>)
   1ad56:	6930      	ldr	r0, [r6, #16]
   1ad58:	f7ff fd3e 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
			res = NRFX_ERROR_INVALID_PARAM;
   1ad5c:	4f0c      	ldr	r7, [pc, #48]	; (1ad90 <qspi_nor_erase+0x148>)
			LOG_ERR("erase error at 0x%lx size %zu", (long)addr, size);
   1ad5e:	4b0d      	ldr	r3, [pc, #52]	; (1ad94 <qspi_nor_erase+0x14c>)
   1ad60:	2201      	movs	r2, #1
   1ad62:	9302      	str	r3, [sp, #8]
   1ad64:	2300      	movs	r3, #0
   1ad66:	e9cd 8503 	strd	r8, r5, [sp, #12]
   1ad6a:	4618      	mov	r0, r3
   1ad6c:	e9cd 3300 	strd	r3, r3, [sp]
   1ad70:	4904      	ldr	r1, [pc, #16]	; (1ad84 <qspi_nor_erase+0x13c>)
   1ad72:	f00d f844 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
			rv = qspi_get_zephyr_ret_code(res);
   1ad76:	4638      	mov	r0, r7
   1ad78:	f7ff fd14 	bl	1a7a4 <qspi_get_zephyr_ret_code>
   1ad7c:	4604      	mov	r4, r0
			break;
   1ad7e:	e7b0      	b.n	1ace2 <qspi_nor_erase+0x9a>
   1ad80:	0002f6e1 	.word	0x0002f6e1
   1ad84:	0002a678 	.word	0x0002a678
   1ad88:	0bad0000 	.word	0x0bad0000
   1ad8c:	0002f72b 	.word	0x0002f72b
   1ad90:	0bad0004 	.word	0x0bad0004
   1ad94:	0002f749 	.word	0x0002f749

0001ad98 <qspi_nor_write>:
{
   1ad98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1ad9c:	4605      	mov	r5, r0
   1ad9e:	460f      	mov	r7, r1
   1ada0:	461e      	mov	r6, r3
	if (!src) {
   1ada2:	4690      	mov	r8, r2
{
   1ada4:	b088      	sub	sp, #32
	if (!src) {
   1ada6:	b1ca      	cbz	r2, 1addc <qspi_nor_write+0x44>
	if ((size == 0)
   1ada8:	b1c3      	cbz	r3, 1addc <qspi_nor_write+0x44>
	    || ((size > 4) && ((size % 4U) != 0))) {
   1adaa:	2b04      	cmp	r3, #4
   1adac:	d901      	bls.n	1adb2 <qspi_nor_write+0x1a>
   1adae:	079a      	lsls	r2, r3, #30
   1adb0:	d114      	bne.n	1addc <qspi_nor_write+0x44>
	if ((addr % 4U) != 0) {
   1adb2:	07bb      	lsls	r3, r7, #30
   1adb4:	d112      	bne.n	1addc <qspi_nor_write+0x44>
	if (addr < 0 ||
   1adb6:	2f00      	cmp	r7, #0
	const struct qspi_nor_config *params = dev->config;
   1adb8:	686a      	ldr	r2, [r5, #4]
	if (addr < 0 ||
   1adba:	db03      	blt.n	1adc4 <qspi_nor_write+0x2c>
   1adbc:	6992      	ldr	r2, [r2, #24]
	    (addr + size) > params->size) {
   1adbe:	19bb      	adds	r3, r7, r6
	if (addr < 0 ||
   1adc0:	4293      	cmp	r3, r2
   1adc2:	d911      	bls.n	1ade8 <qspi_nor_write+0x50>
		LOG_ERR("write error: address or size "
   1adc4:	4b40      	ldr	r3, [pc, #256]	; (1aec8 <qspi_nor_write+0x130>)
   1adc6:	2201      	movs	r2, #1
   1adc8:	9302      	str	r3, [sp, #8]
   1adca:	2300      	movs	r3, #0
   1adcc:	e9cd 7603 	strd	r7, r6, [sp, #12]
   1add0:	4618      	mov	r0, r3
   1add2:	e9cd 3300 	strd	r3, r3, [sp]
   1add6:	493d      	ldr	r1, [pc, #244]	; (1aecc <qspi_nor_write+0x134>)
   1add8:	f00d f811 	bl	27dfe <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1addc:	f06f 0415 	mvn.w	r4, #21
}
   1ade0:	4620      	mov	r0, r4
   1ade2:	b008      	add	sp, #32
   1ade4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	int rc = qspi_device_init(dev);
   1ade8:	4628      	mov	r0, r5
   1adea:	f7ff fd03 	bl	1a7f4 <qspi_device_init>
	if (rc != 0) {
   1adee:	4604      	mov	r4, r0
   1adf0:	2800      	cmp	r0, #0
   1adf2:	d160      	bne.n	1aeb6 <qspi_nor_write+0x11e>
	qspi_trans_lock(dev);
   1adf4:	6928      	ldr	r0, [r5, #16]
   1adf6:	f00d f818 	bl	27e2a <qspi_trans_lock.isra.0>
	res = qspi_nor_write_protection_set(dev, false);
   1adfa:	4621      	mov	r1, r4
   1adfc:	4628      	mov	r0, r5
   1adfe:	f00d f81a 	bl	27e36 <qspi_nor_write_protection_set>
   1ae02:	4604      	mov	r4, r0
	qspi_lock(dev);
   1ae04:	6928      	ldr	r0, [r5, #16]
   1ae06:	f00d f809 	bl	27e1c <qspi_lock.isra.0>
	if (!res) {
   1ae0a:	2c00      	cmp	r4, #0
   1ae0c:	d140      	bne.n	1ae90 <qspi_nor_write+0xf8>
		if (size < 4U) {
   1ae0e:	2e03      	cmp	r6, #3
   1ae10:	d81c      	bhi.n	1ae4c <qspi_nor_write+0xb4>
	res = nrfx_qspi_read(buf, sizeof(buf), addr);
   1ae12:	463a      	mov	r2, r7
   1ae14:	2104      	movs	r1, #4
   1ae16:	a807      	add	r0, sp, #28
   1ae18:	f00d fcbb 	bl	28792 <nrfx_qspi_read>
   1ae1c:	4604      	mov	r4, r0
	qspi_wait_for_completion(dev, res);
   1ae1e:	4601      	mov	r1, r0
   1ae20:	6928      	ldr	r0, [r5, #16]
   1ae22:	f7ff fcd9 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
	if (res == NRFX_SUCCESS) {
   1ae26:	4b2a      	ldr	r3, [pc, #168]	; (1aed0 <qspi_nor_write+0x138>)
   1ae28:	429c      	cmp	r4, r3
   1ae2a:	d131      	bne.n	1ae90 <qspi_nor_write+0xf8>
		memcpy(buf, sptr, slen);
   1ae2c:	4632      	mov	r2, r6
   1ae2e:	4641      	mov	r1, r8
   1ae30:	a807      	add	r0, sp, #28
   1ae32:	f00e fc26 	bl	29682 <memcpy>
		res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1ae36:	463a      	mov	r2, r7
   1ae38:	2104      	movs	r1, #4
   1ae3a:	a807      	add	r0, sp, #28
			res = nrfx_qspi_write(src, size, addr);
   1ae3c:	f00d fca6 	bl	2878c <nrfx_qspi_write>
   1ae40:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1ae42:	4601      	mov	r1, r0
   1ae44:	6928      	ldr	r0, [r5, #16]
   1ae46:	f7ff fcc7 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
   1ae4a:	e021      	b.n	1ae90 <qspi_nor_write+0xf8>
   1ae4c:	f008 4360 	and.w	r3, r8, #3758096384	; 0xe0000000
		} else if (!nrfx_is_in_ram(src)) {
   1ae50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1ae54:	d033      	beq.n	1aebe <qspi_nor_write+0x126>
			if (res == NRFX_SUCCESS) {
   1ae56:	f8df a078 	ldr.w	sl, [pc, #120]	; 1aed0 <qspi_nor_write+0x138>
			size_t len = MIN(slen, sizeof(buf));
   1ae5a:	2e04      	cmp	r6, #4
   1ae5c:	46b1      	mov	r9, r6
   1ae5e:	bf28      	it	cs
   1ae60:	f04f 0904 	movcs.w	r9, #4
			memcpy(buf, sp, len);
   1ae64:	4641      	mov	r1, r8
   1ae66:	464a      	mov	r2, r9
   1ae68:	a807      	add	r0, sp, #28
   1ae6a:	f00e fc0a 	bl	29682 <memcpy>
			res = nrfx_qspi_write(buf, sizeof(buf), addr);
   1ae6e:	463a      	mov	r2, r7
   1ae70:	2104      	movs	r1, #4
   1ae72:	a807      	add	r0, sp, #28
   1ae74:	f00d fc8a 	bl	2878c <nrfx_qspi_write>
   1ae78:	4604      	mov	r4, r0
			qspi_wait_for_completion(dev, res);
   1ae7a:	4601      	mov	r1, r0
   1ae7c:	6928      	ldr	r0, [r5, #16]
   1ae7e:	f7ff fcab 	bl	1a7d8 <qspi_wait_for_completion.isra.0>
			if (res == NRFX_SUCCESS) {
   1ae82:	4554      	cmp	r4, sl
   1ae84:	d104      	bne.n	1ae90 <qspi_nor_write+0xf8>
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1ae86:	ebb6 0609 	subs.w	r6, r6, r9
				sp += len;
   1ae8a:	44c8      	add	r8, r9
				addr += len;
   1ae8c:	444f      	add	r7, r9
		while ((slen > 0) && (res == NRFX_SUCCESS)) {
   1ae8e:	d1e4      	bne.n	1ae5a <qspi_nor_write+0xc2>
	k_sem_give(&dev_data->sem);
   1ae90:	6928      	ldr	r0, [r5, #16]
   1ae92:	3018      	adds	r0, #24
   1ae94:	f00c ffab 	bl	27dee <k_sem_give>
	int res2 = qspi_nor_write_protection_set(dev, true);
   1ae98:	2101      	movs	r1, #1
   1ae9a:	4628      	mov	r0, r5
   1ae9c:	f00c ffcb 	bl	27e36 <qspi_nor_write_protection_set>
   1aea0:	4606      	mov	r6, r0
	k_sem_give(&dev_data->trans);
   1aea2:	6928      	ldr	r0, [r5, #16]
   1aea4:	f00c ffa3 	bl	27dee <k_sem_give>
	rc = qspi_get_zephyr_ret_code(res);
   1aea8:	2c00      	cmp	r4, #0
   1aeaa:	bf14      	ite	ne
   1aeac:	4620      	movne	r0, r4
   1aeae:	4630      	moveq	r0, r6
   1aeb0:	f7ff fc78 	bl	1a7a4 <qspi_get_zephyr_ret_code>
   1aeb4:	4604      	mov	r4, r0
	qspi_device_uninit(dev);
   1aeb6:	4628      	mov	r0, r5
   1aeb8:	f7ff fd10 	bl	1a8dc <qspi_device_uninit>
	return rc;
   1aebc:	e790      	b.n	1ade0 <qspi_nor_write+0x48>
			res = nrfx_qspi_write(src, size, addr);
   1aebe:	463a      	mov	r2, r7
   1aec0:	4631      	mov	r1, r6
   1aec2:	4640      	mov	r0, r8
   1aec4:	e7ba      	b.n	1ae3c <qspi_nor_write+0xa4>
   1aec6:	bf00      	nop
   1aec8:	0002f767 	.word	0x0002f767
   1aecc:	0002a678 	.word	0x0002a678
   1aed0:	0bad0000 	.word	0x0bad0000

0001aed4 <flash_nrf_pages_layout>:

static void flash_nrf_pages_layout(const struct device *dev,
				     const struct flash_pages_layout **layout,
				     size_t *layout_size)
{
	*layout = &dev_layout;
   1aed4:	4b02      	ldr	r3, [pc, #8]	; (1aee0 <flash_nrf_pages_layout+0xc>)
   1aed6:	600b      	str	r3, [r1, #0]
	*layout_size = 1;
   1aed8:	2301      	movs	r3, #1
   1aeda:	6013      	str	r3, [r2, #0]
}
   1aedc:	4770      	bx	lr
   1aede:	bf00      	nop
   1aee0:	20021270 	.word	0x20021270

0001aee4 <flash_nrf_get_parameters>:
flash_nrf_get_parameters(const struct device *dev)
{
	ARG_UNUSED(dev);

	return &flash_nrf_parameters;
}
   1aee4:	4800      	ldr	r0, [pc, #0]	; (1aee8 <flash_nrf_get_parameters+0x4>)
   1aee6:	4770      	bx	lr
   1aee8:	0002b324 	.word	0x0002b324

0001aeec <flash_nrf_read>:
{
   1aeec:	b570      	push	{r4, r5, r6, lr}
   1aeee:	460c      	mov	r4, r1
   1aef0:	b086      	sub	sp, #24
	if (is_regular_addr_valid(addr, len)) {
   1aef2:	4619      	mov	r1, r3
   1aef4:	4620      	mov	r0, r4
{
   1aef6:	461d      	mov	r5, r3
   1aef8:	4616      	mov	r6, r2
	if (is_regular_addr_valid(addr, len)) {
   1aefa:	f00c ffcc 	bl	27e96 <is_regular_addr_valid>
   1aefe:	4603      	mov	r3, r0
   1af00:	b968      	cbnz	r0, 1af1e <flash_nrf_read+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1af02:	4a0f      	ldr	r2, [pc, #60]	; (1af40 <flash_nrf_read+0x54>)
   1af04:	9000      	str	r0, [sp, #0]
   1af06:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1af0a:	e9cd 4503 	strd	r4, r5, [sp, #12]
   1af0e:	2201      	movs	r2, #1
   1af10:	490c      	ldr	r1, [pc, #48]	; (1af44 <flash_nrf_read+0x58>)
   1af12:	f00c ffd1 	bl	27eb8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1af16:	f06f 0015 	mvn.w	r0, #21
}
   1af1a:	b006      	add	sp, #24
   1af1c:	bd70      	pop	{r4, r5, r6, pc}
	if (!len) {
   1af1e:	b165      	cbz	r5, 1af3a <flash_nrf_read+0x4e>
	if (addr < PM_APP_ADDRESS) {
   1af20:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
		return soc_secure_mem_read(data, (void *)addr, len);
   1af24:	462a      	mov	r2, r5
   1af26:	4621      	mov	r1, r4
   1af28:	4630      	mov	r0, r6
	if (addr < PM_APP_ADDRESS) {
   1af2a:	da04      	bge.n	1af36 <flash_nrf_read+0x4a>
}
   1af2c:	b006      	add	sp, #24
   1af2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return soc_secure_mem_read(data, (void *)addr, len);
   1af32:	f009 be8b 	b.w	24c4c <soc_secure_mem_read>
   1af36:	f00e fba4 	bl	29682 <memcpy>
		return 0;
   1af3a:	2000      	movs	r0, #0
   1af3c:	e7ed      	b.n	1af1a <flash_nrf_read+0x2e>
   1af3e:	bf00      	nop
   1af40:	0002f7c7 	.word	0x0002f7c7
   1af44:	0002a610 	.word	0x0002a610

0001af48 <nrf_flash_init>:
	.page_layout = flash_nrf_pages_layout,
#endif
};

static int nrf_flash_init(const struct device *dev)
{
   1af48:	b510      	push	{r4, lr}
	return z_impl_k_sem_init(sem, initial_count, limit);
   1af4a:	2201      	movs	r2, #1
   1af4c:	4806      	ldr	r0, [pc, #24]	; (1af68 <nrf_flash_init+0x20>)
   1af4e:	4611      	mov	r1, r2
   1af50:	f00e f9e3 	bl	2931a <z_impl_k_sem_init>
#ifndef CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE
	nrf_flash_sync_init();
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

#if defined(CONFIG_FLASH_PAGE_LAYOUT)
	dev_layout.pages_count = nrfx_nvmc_flash_page_count_get();
   1af54:	f00d fc14 	bl	28780 <nrfx_nvmc_flash_page_count_get>
   1af58:	4c04      	ldr	r4, [pc, #16]	; (1af6c <nrf_flash_init+0x24>)
   1af5a:	6020      	str	r0, [r4, #0]
	dev_layout.pages_size = nrfx_nvmc_flash_page_size_get();
   1af5c:	f00d fc0d 	bl	2877a <nrfx_nvmc_flash_page_size_get>
   1af60:	6060      	str	r0, [r4, #4]
#endif

	return 0;
}
   1af62:	2000      	movs	r0, #0
   1af64:	bd10      	pop	{r4, pc}
   1af66:	bf00      	nop
   1af68:	20021278 	.word	0x20021278
   1af6c:	20021270 	.word	0x20021270

0001af70 <flash_nrf_erase>:
{
   1af70:	b5f0      	push	{r4, r5, r6, r7, lr}
   1af72:	b087      	sub	sp, #28
   1af74:	460e      	mov	r6, r1
   1af76:	4614      	mov	r4, r2
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1af78:	f00d fbff 	bl	2877a <nrfx_nvmc_flash_page_size_get>
	if (is_regular_addr_valid(addr, size)) {
   1af7c:	4621      	mov	r1, r4
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1af7e:	4605      	mov	r5, r0
	if (is_regular_addr_valid(addr, size)) {
   1af80:	4630      	mov	r0, r6
   1af82:	f00c ff88 	bl	27e96 <is_regular_addr_valid>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1af86:	4637      	mov	r7, r6
	if (is_regular_addr_valid(addr, size)) {
   1af88:	4603      	mov	r3, r0
   1af8a:	b388      	cbz	r0, 1aff0 <flash_nrf_erase+0x80>
		if (((addr % pg_size) != 0) || ((size % pg_size) != 0)) {
   1af8c:	fbb6 f3f5 	udiv	r3, r6, r5
   1af90:	fb05 6313 	mls	r3, r5, r3, r6
   1af94:	b923      	cbnz	r3, 1afa0 <flash_nrf_erase+0x30>
   1af96:	fbb4 f3f5 	udiv	r3, r4, r5
   1af9a:	fb05 4313 	mls	r3, r5, r3, r4
   1af9e:	b173      	cbz	r3, 1afbe <flash_nrf_erase+0x4e>
			LOG_ERR("unaligned address: 0x%08lx:%zu",
   1afa0:	4b18      	ldr	r3, [pc, #96]	; (1b004 <flash_nrf_erase+0x94>)
   1afa2:	2201      	movs	r2, #1
   1afa4:	9302      	str	r3, [sp, #8]
   1afa6:	2300      	movs	r3, #0
   1afa8:	4618      	mov	r0, r3
   1afaa:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1afae:	e9cd 3300 	strd	r3, r3, [sp]
   1afb2:	4915      	ldr	r1, [pc, #84]	; (1b008 <flash_nrf_erase+0x98>)
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1afb4:	f00c ff80 	bl	27eb8 <z_log_msg_runtime_create.constprop.0>
			return -EINVAL;
   1afb8:	f06f 0015 	mvn.w	r0, #21
   1afbc:	e002      	b.n	1afc4 <flash_nrf_erase+0x54>
		if (!n_pages) {
   1afbe:	42a5      	cmp	r5, r4
   1afc0:	d902      	bls.n	1afc8 <flash_nrf_erase+0x58>
			return 0;
   1afc2:	2000      	movs	r0, #0
}
   1afc4:	b007      	add	sp, #28
   1afc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return z_impl_k_sem_take(sem, timeout);
   1afc8:	f04f 32ff 	mov.w	r2, #4294967295
   1afcc:	f04f 33ff 	mov.w	r3, #4294967295
   1afd0:	480e      	ldr	r0, [pc, #56]	; (1b00c <flash_nrf_erase+0x9c>)
   1afd2:	f004 fecf 	bl	1fd74 <z_impl_k_sem_take>

#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

static int erase_op(void *context)
{
	uint32_t pg_size = nrfx_nvmc_flash_page_size_get();
   1afd6:	f00d fbd0 	bl	2877a <nrfx_nvmc_flash_page_size_get>
   1afda:	4605      	mov	r5, r0
		if (nrfx_nvmc_page_partial_erase_continue()) {
			e_ctx->len -= pg_size;
			e_ctx->flash_addr += pg_size;
		}
#else
		(void)nrfx_nvmc_page_erase(e_ctx->flash_addr);
   1afdc:	4638      	mov	r0, r7
   1afde:	f002 fad5 	bl	1d58c <nrfx_nvmc_page_erase>
			}

		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */

	} while (e_ctx->len > 0);
   1afe2:	1b64      	subs	r4, r4, r5
   1afe4:	442f      	add	r7, r5
   1afe6:	d1f9      	bne.n	1afdc <flash_nrf_erase+0x6c>
	z_impl_k_sem_give(sem);
   1afe8:	4808      	ldr	r0, [pc, #32]	; (1b00c <flash_nrf_erase+0x9c>)
   1afea:	f004 fe7f 	bl	1fcec <z_impl_k_sem_give>
}
   1afee:	e7e8      	b.n	1afc2 <flash_nrf_erase+0x52>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1aff0:	4a07      	ldr	r2, [pc, #28]	; (1b010 <flash_nrf_erase+0xa0>)
   1aff2:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1aff6:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1affa:	4903      	ldr	r1, [pc, #12]	; (1b008 <flash_nrf_erase+0x98>)
   1affc:	2201      	movs	r2, #1
   1affe:	9000      	str	r0, [sp, #0]
   1b000:	e7d8      	b.n	1afb4 <flash_nrf_erase+0x44>
   1b002:	bf00      	nop
   1b004:	0002f7e4 	.word	0x0002f7e4
   1b008:	0002a610 	.word	0x0002a610
   1b00c:	20021278 	.word	0x20021278
   1b010:	0002f7c7 	.word	0x0002f7c7

0001b014 <flash_nrf_write>:
{
   1b014:	b5f0      	push	{r4, r5, r6, r7, lr}
   1b016:	460e      	mov	r6, r1
   1b018:	b087      	sub	sp, #28
	if (is_regular_addr_valid(addr, len)) {
   1b01a:	4619      	mov	r1, r3
   1b01c:	4630      	mov	r0, r6
{
   1b01e:	461c      	mov	r4, r3
   1b020:	4617      	mov	r7, r2
	if (is_regular_addr_valid(addr, len)) {
   1b022:	f00c ff38 	bl	27e96 <is_regular_addr_valid>
   1b026:	4603      	mov	r3, r0
   1b028:	b968      	cbnz	r0, 1b046 <flash_nrf_write+0x32>
		LOG_ERR("invalid address: 0x%08lx:%zu",
   1b02a:	4a1d      	ldr	r2, [pc, #116]	; (1b0a0 <flash_nrf_write+0x8c>)
   1b02c:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b030:	e9cd 0201 	strd	r0, r2, [sp, #4]
   1b034:	2201      	movs	r2, #1
   1b036:	491b      	ldr	r1, [pc, #108]	; (1b0a4 <flash_nrf_write+0x90>)
   1b038:	9000      	str	r0, [sp, #0]
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1b03a:	f00c ff3d 	bl	27eb8 <z_log_msg_runtime_create.constprop.0>
		return -EINVAL;
   1b03e:	f06f 0015 	mvn.w	r0, #21
}
   1b042:	b007      	add	sp, #28
   1b044:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!is_aligned_32(addr) || (len % sizeof(uint32_t))) {
   1b046:	ea46 0504 	orr.w	r5, r6, r4
   1b04a:	f015 0503 	ands.w	r5, r5, #3
   1b04e:	d00a      	beq.n	1b066 <flash_nrf_write+0x52>
		LOG_ERR("not word-aligned: 0x%08lx:%zu",
   1b050:	4b15      	ldr	r3, [pc, #84]	; (1b0a8 <flash_nrf_write+0x94>)
   1b052:	2201      	movs	r2, #1
   1b054:	9302      	str	r3, [sp, #8]
   1b056:	2300      	movs	r3, #0
   1b058:	e9cd 6403 	strd	r6, r4, [sp, #12]
   1b05c:	4618      	mov	r0, r3
   1b05e:	e9cd 3300 	strd	r3, r3, [sp]
   1b062:	4910      	ldr	r1, [pc, #64]	; (1b0a4 <flash_nrf_write+0x90>)
   1b064:	e7e9      	b.n	1b03a <flash_nrf_write+0x26>
	if (!len) {
   1b066:	b1a4      	cbz	r4, 1b092 <flash_nrf_write+0x7e>
	return z_impl_k_sem_take(sem, timeout);
   1b068:	f04f 32ff 	mov.w	r2, #4294967295
   1b06c:	f04f 33ff 	mov.w	r3, #4294967295
   1b070:	480e      	ldr	r0, [pc, #56]	; (1b0ac <flash_nrf_write+0x98>)
   1b072:	f004 fe7f 	bl	1fd74 <z_impl_k_sem_take>
	w_ctx->flash_addr += shift;
	w_ctx->data_addr += shift;
	w_ctx->len -= shift;
}

static int write_op(void *context)
   1b076:	f024 0403 	bic.w	r4, r4, #3
		}
#endif /* !CONFIG_SOC_FLASH_NRF_RADIO_SYNC_NONE */
	}
#endif /* CONFIG_SOC_FLASH_NRF_EMULATE_ONE_BYTE_WRITE_ACCESS */
	/* Write all the 4-byte aligned data */
	while (w_ctx->len >= sizeof(uint32_t)) {
   1b07a:	42a5      	cmp	r5, r4
   1b07c:	eb05 0006 	add.w	r0, r5, r6
   1b080:	d109      	bne.n	1b096 <flash_nrf_write+0x82>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrf_nvmc_ready_check(NRF_NVMC_Type const * p_reg)
{
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1b082:	4a0b      	ldr	r2, [pc, #44]	; (1b0b0 <flash_nrf_write+0x9c>)
   1b084:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
	while (!nrfx_nvmc_write_done_check()) {
   1b088:	07db      	lsls	r3, r3, #31
   1b08a:	d5fb      	bpl.n	1b084 <flash_nrf_write+0x70>
	z_impl_k_sem_give(sem);
   1b08c:	4807      	ldr	r0, [pc, #28]	; (1b0ac <flash_nrf_write+0x98>)
   1b08e:	f004 fe2d 	bl	1fcec <z_impl_k_sem_give>
	return ret;
   1b092:	2000      	movs	r0, #0
   1b094:	e7d5      	b.n	1b042 <flash_nrf_write+0x2e>
		if (SUSPEND_POFWARN()) {
			return -ECANCELED;
		}

		nrfx_nvmc_word_write(w_ctx->flash_addr,
   1b096:	5979      	ldr	r1, [r7, r5]
   1b098:	f002 faaa 	bl	1d5f0 <nrfx_nvmc_word_write>
	w_ctx->len -= shift;
   1b09c:	3504      	adds	r5, #4
}
   1b09e:	e7ec      	b.n	1b07a <flash_nrf_write+0x66>
   1b0a0:	0002f7c7 	.word	0x0002f7c7
   1b0a4:	0002a610 	.word	0x0002a610
   1b0a8:	0002f803 	.word	0x0002f803
   1b0ac:	20021278 	.word	0x20021278
   1b0b0:	40039000 	.word	0x40039000

0001b0b4 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1b0b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1b0b6:	ab0b      	add	r3, sp, #44	; 0x2c
   1b0b8:	9305      	str	r3, [sp, #20]
   1b0ba:	9303      	str	r3, [sp, #12]
   1b0bc:	4b05      	ldr	r3, [pc, #20]	; (1b0d4 <z_log_msg_runtime_create.constprop.0+0x20>)
   1b0be:	2201      	movs	r2, #1
   1b0c0:	9302      	str	r3, [sp, #8]
   1b0c2:	2300      	movs	r3, #0
   1b0c4:	4618      	mov	r0, r3
   1b0c6:	e9cd 3300 	strd	r3, r3, [sp]
   1b0ca:	f7f3 f8a9 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   1b0ce:	b007      	add	sp, #28
   1b0d0:	f85d fb04 	ldr.w	pc, [sp], #4
   1b0d4:	0002f842 	.word	0x0002f842

0001b0d8 <uarte_nrfx_tx>:
}

static int uarte_nrfx_tx(const struct device *dev, const uint8_t *buf,
			 size_t len,
			 int32_t timeout)
{
   1b0d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1b0da:	461d      	mov	r5, r3
	return config->uarte_regs;
   1b0dc:	6843      	ldr	r3, [r0, #4]
{
   1b0de:	4606      	mov	r6, r0
	struct uarte_nrfx_data *data = dev->data;
   1b0e0:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1b0e2:	f8d3 c000 	ldr.w	ip, [r3]
   1b0e6:	f04f 0320 	mov.w	r3, #32
   1b0ea:	f3ef 8711 	mrs	r7, BASEPRI
   1b0ee:	f383 8812 	msr	BASEPRI_MAX, r3
   1b0f2:	f3bf 8f6f 	isb	sy
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	unsigned int key = irq_lock();

	if (data->async->tx_size) {
   1b0f6:	68e3      	ldr	r3, [r4, #12]
   1b0f8:	68d8      	ldr	r0, [r3, #12]
   1b0fa:	b138      	cbz	r0, 1b10c <uarte_nrfx_tx+0x34>
	__asm__ volatile(
   1b0fc:	f387 8811 	msr	BASEPRI, r7
   1b100:	f3bf 8f6f 	isb	sy
		irq_unlock(key);
		return -EBUSY;
   1b104:	f06f 000f 	mvn.w	r0, #15
	    && timeout != SYS_FOREVER_US) {
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
			      K_NO_WAIT);
	}
	return 0;
}
   1b108:	b003      	add	sp, #12
   1b10a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	data->async->tx_size = len;
   1b10c:	60da      	str	r2, [r3, #12]
	data->async->tx_buf = buf;
   1b10e:	68e3      	ldr	r3, [r4, #12]
   1b110:	6099      	str	r1, [r3, #8]
    p_reg->SHORTS &= ~(mask);
}

NRF_STATIC_INLINE void nrf_uarte_int_enable(NRF_UARTE_Type * p_reg, uint32_t mask)
{
    p_reg->INTENSET = mask;
   1b112:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1b116:	f8cc 3304 	str.w	r3, [ip, #772]	; 0x304
   1b11a:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
   1b11e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   1b122:	68e3      	ldr	r3, [r4, #12]
   1b124:	d111      	bne.n	1b14a <uarte_nrfx_tx+0x72>
		data->async->xfer_buf = buf;
   1b126:	6119      	str	r1, [r3, #16]
		data->async->xfer_len = len;
   1b128:	68e3      	ldr	r3, [r4, #12]
   1b12a:	615a      	str	r2, [r3, #20]
	start_tx_locked(dev, data);
   1b12c:	4621      	mov	r1, r4
   1b12e:	4630      	mov	r0, r6
   1b130:	f00d f87d 	bl	2822e <start_tx_locked>
   1b134:	f387 8811 	msr	BASEPRI, r7
   1b138:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
   1b13c:	7ae3      	ldrb	r3, [r4, #11]
   1b13e:	2b01      	cmp	r3, #1
   1b140:	d101      	bne.n	1b146 <uarte_nrfx_tx+0x6e>
	    && timeout != SYS_FOREVER_US) {
   1b142:	1c6b      	adds	r3, r5, #1
   1b144:	d106      	bne.n	1b154 <uarte_nrfx_tx+0x7c>
	return 0;
   1b146:	2000      	movs	r0, #0
   1b148:	e7de      	b.n	1b108 <uarte_nrfx_tx+0x30>
		data->async->tx_cache_offset = 0;
   1b14a:	61d8      	str	r0, [r3, #28]
		(void)setup_tx_cache(data);
   1b14c:	4620      	mov	r0, r4
   1b14e:	f00c ffe7 	bl	28120 <setup_tx_cache>
   1b152:	e7eb      	b.n	1b12c <uarte_nrfx_tx+0x54>
   1b154:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1b158:	2100      	movs	r1, #0
   1b15a:	480a      	ldr	r0, [pc, #40]	; (1b184 <uarte_nrfx_tx+0xac>)
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
   1b15c:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
   1b160:	2300      	movs	r3, #0
   1b162:	fbc5 0106 	smlal	r0, r1, r5, r6
   1b166:	4a08      	ldr	r2, [pc, #32]	; (1b188 <uarte_nrfx_tx+0xb0>)
   1b168:	f7ed fec2 	bl	8ef0 <__aeabi_uldivmod>
   1b16c:	68e4      	ldr	r4, [r4, #12]
   1b16e:	4602      	mov	r2, r0
   1b170:	460b      	mov	r3, r1
   1b172:	3420      	adds	r4, #32
	z_impl_k_timer_start(timer, duration, period);
   1b174:	2000      	movs	r0, #0
   1b176:	2100      	movs	r1, #0
   1b178:	e9cd 0100 	strd	r0, r1, [sp]
   1b17c:	4620      	mov	r0, r4
   1b17e:	f007 f9c7 	bl	22510 <z_impl_k_timer_start>
   1b182:	e7e0      	b.n	1b146 <uarte_nrfx_tx+0x6e>
   1b184:	000f423f 	.word	0x000f423f
   1b188:	000f4240 	.word	0x000f4240

0001b18c <uarte_nrfx_configure>:
{
   1b18c:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch (cfg->stop_bits) {
   1b18e:	794b      	ldrb	r3, [r1, #5]
   1b190:	2b01      	cmp	r3, #1
   1b192:	d029      	beq.n	1b1e8 <uarte_nrfx_configure+0x5c>
   1b194:	2b03      	cmp	r3, #3
   1b196:	d124      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
   1b198:	2710      	movs	r7, #16
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
   1b19a:	798b      	ldrb	r3, [r1, #6]
   1b19c:	2b03      	cmp	r3, #3
   1b19e:	d120      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
	switch (cfg->flow_ctrl) {
   1b1a0:	79ce      	ldrb	r6, [r1, #7]
   1b1a2:	b10e      	cbz	r6, 1b1a8 <uarte_nrfx_configure+0x1c>
   1b1a4:	2e01      	cmp	r6, #1
   1b1a6:	d11c      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
	switch (cfg->parity) {
   1b1a8:	790a      	ldrb	r2, [r1, #4]
   1b1aa:	2a01      	cmp	r2, #1
   1b1ac:	d01e      	beq.n	1b1ec <uarte_nrfx_configure+0x60>
   1b1ae:	2a02      	cmp	r2, #2
   1b1b0:	d020      	beq.n	1b1f4 <uarte_nrfx_configure+0x68>
   1b1b2:	b9b2      	cbnz	r2, 1b1e2 <uarte_nrfx_configure+0x56>
   1b1b4:	4614      	mov	r4, r2
	if (baudrate_set(dev, cfg->baudrate) != 0) {
   1b1b6:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
   1b1b8:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
   1b1ba:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
   1b1be:	f8d5 c000 	ldr.w	ip, [r5]
	switch (baudrate) {
   1b1c2:	d06e      	beq.n	1b2a2 <uarte_nrfx_configure+0x116>
   1b1c4:	d833      	bhi.n	1b22e <uarte_nrfx_configure+0xa2>
   1b1c6:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
   1b1ca:	d06d      	beq.n	1b2a8 <uarte_nrfx_configure+0x11c>
   1b1cc:	d81c      	bhi.n	1b208 <uarte_nrfx_configure+0x7c>
   1b1ce:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
   1b1d2:	d06b      	beq.n	1b2ac <uarte_nrfx_configure+0x120>
   1b1d4:	d810      	bhi.n	1b1f8 <uarte_nrfx_configure+0x6c>
   1b1d6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
   1b1da:	d06a      	beq.n	1b2b2 <uarte_nrfx_configure+0x126>
   1b1dc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
   1b1e0:	d06a      	beq.n	1b2b8 <uarte_nrfx_configure+0x12c>
		return -ENOTSUP;
   1b1e2:	f06f 0085 	mvn.w	r0, #133	; 0x85
   1b1e6:	e05b      	b.n	1b2a0 <uarte_nrfx_configure+0x114>
	switch (cfg->stop_bits) {
   1b1e8:	2700      	movs	r7, #0
   1b1ea:	e7d6      	b.n	1b19a <uarte_nrfx_configure+0xe>
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
   1b1ec:	f44f 7480 	mov.w	r4, #256	; 0x100
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
   1b1f0:	220e      	movs	r2, #14
   1b1f2:	e7e0      	b.n	1b1b6 <uarte_nrfx_configure+0x2a>
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
   1b1f4:	2400      	movs	r4, #0
   1b1f6:	e7fb      	b.n	1b1f0 <uarte_nrfx_configure+0x64>
	switch (baudrate) {
   1b1f8:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
   1b1fc:	d05f      	beq.n	1b2be <uarte_nrfx_configure+0x132>
   1b1fe:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
   1b202:	d1ee      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
   1b204:	4b38      	ldr	r3, [pc, #224]	; (1b2e8 <uarte_nrfx_configure+0x15c>)
   1b206:	e03c      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b208:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
   1b20c:	d05a      	beq.n	1b2c4 <uarte_nrfx_configure+0x138>
   1b20e:	d807      	bhi.n	1b220 <uarte_nrfx_configure+0x94>
   1b210:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
   1b214:	d058      	beq.n	1b2c8 <uarte_nrfx_configure+0x13c>
   1b216:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
   1b21a:	d1e2      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
   1b21c:	4b33      	ldr	r3, [pc, #204]	; (1b2ec <uarte_nrfx_configure+0x160>)
   1b21e:	e030      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b220:	f647 2512 	movw	r5, #31250	; 0x7a12
   1b224:	42ab      	cmp	r3, r5
   1b226:	d1dc      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
   1b228:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
   1b22c:	e029      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b22e:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
   1b232:	d04b      	beq.n	1b2cc <uarte_nrfx_configure+0x140>
   1b234:	d813      	bhi.n	1b25e <uarte_nrfx_configure+0xd2>
   1b236:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
   1b23a:	d04a      	beq.n	1b2d2 <uarte_nrfx_configure+0x146>
   1b23c:	d809      	bhi.n	1b252 <uarte_nrfx_configure+0xc6>
   1b23e:	f64d 25c0 	movw	r5, #56000	; 0xdac0
   1b242:	42ab      	cmp	r3, r5
   1b244:	d047      	beq.n	1b2d6 <uarte_nrfx_configure+0x14a>
   1b246:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
   1b24a:	d1ca      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
   1b24c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
   1b250:	e017      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b252:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
   1b256:	d1c4      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
   1b258:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
   1b25c:	e011      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b25e:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
   1b262:	d03b      	beq.n	1b2dc <uarte_nrfx_configure+0x150>
   1b264:	d808      	bhi.n	1b278 <uarte_nrfx_configure+0xec>
   1b266:	4d22      	ldr	r5, [pc, #136]	; (1b2f0 <uarte_nrfx_configure+0x164>)
   1b268:	42ab      	cmp	r3, r5
   1b26a:	d03a      	beq.n	1b2e2 <uarte_nrfx_configure+0x156>
   1b26c:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
   1b270:	d1b7      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
   1b272:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
   1b276:	e004      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b278:	4d1e      	ldr	r5, [pc, #120]	; (1b2f4 <uarte_nrfx_configure+0x168>)
   1b27a:	42ab      	cmp	r3, r5
   1b27c:	d1b1      	bne.n	1b1e2 <uarte_nrfx_configure+0x56>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
   1b27e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
	struct uarte_nrfx_data *data = dev->data;
   1b282:	6905      	ldr	r5, [r0, #16]
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
   1b284:	f8cc 3524 	str.w	r3, [ip, #1316]	; 0x524
	return config->uarte_regs;
   1b288:	6843      	ldr	r3, [r0, #4]
                    | (uint32_t)p_cfg->stop
   1b28a:	433a      	orrs	r2, r7
   1b28c:	681b      	ldr	r3, [r3, #0]
                    | (uint32_t)p_cfg->hwfc;
   1b28e:	4334      	orrs	r4, r6
   1b290:	4322      	orrs	r2, r4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
   1b292:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
	data->uart_config = *cfg;
   1b296:	1d2b      	adds	r3, r5, #4
   1b298:	c903      	ldmia	r1, {r0, r1}
   1b29a:	e883 0003 	stmia.w	r3, {r0, r1}
	return 0;
   1b29e:	2000      	movs	r0, #0
}
   1b2a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
   1b2a2:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
   1b2a6:	e7ec      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
   1b2a8:	4b13      	ldr	r3, [pc, #76]	; (1b2f8 <uarte_nrfx_configure+0x16c>)
   1b2aa:	e7ea      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
   1b2ac:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
   1b2b0:	e7e7      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = 0x00014000;
   1b2b2:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
   1b2b6:	e7e4      	b.n	1b282 <uarte_nrfx_configure+0xf6>
	switch (baudrate) {
   1b2b8:	f44f 331c 	mov.w	r3, #159744	; 0x27000
   1b2bc:	e7e1      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
   1b2be:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
   1b2c2:	e7de      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
   1b2c4:	4b0d      	ldr	r3, [pc, #52]	; (1b2fc <uarte_nrfx_configure+0x170>)
   1b2c6:	e7dc      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
   1b2c8:	4b0d      	ldr	r3, [pc, #52]	; (1b300 <uarte_nrfx_configure+0x174>)
   1b2ca:	e7da      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
   1b2cc:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
   1b2d0:	e7d7      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
   1b2d2:	4b0c      	ldr	r3, [pc, #48]	; (1b304 <uarte_nrfx_configure+0x178>)
   1b2d4:	e7d5      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
   1b2d6:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
   1b2da:	e7d2      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
   1b2dc:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
   1b2e0:	e7cf      	b.n	1b282 <uarte_nrfx_configure+0xf6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
   1b2e2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   1b2e6:	e7cc      	b.n	1b282 <uarte_nrfx_configure+0xf6>
   1b2e8:	0013b000 	.word	0x0013b000
   1b2ec:	004ea000 	.word	0x004ea000
   1b2f0:	0003d090 	.word	0x0003d090
   1b2f4:	000f4240 	.word	0x000f4240
   1b2f8:	00275000 	.word	0x00275000
   1b2fc:	0075c000 	.word	0x0075c000
   1b300:	003af000 	.word	0x003af000
   1b304:	013a9000 	.word	0x013a9000

0001b308 <uarte_instance_init.constprop.0>:
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   1b308:	2100      	movs	r1, #0
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
   1b30a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = dev->config;
   1b30e:	f8d0 9004 	ldr.w	r9, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
   1b312:	6906      	ldr	r6, [r0, #16]
	return config->uarte_regs;
   1b314:	f8d9 5000 	ldr.w	r5, [r9]
static int uarte_instance_init(const struct device *dev,
   1b318:	b087      	sub	sp, #28
   1b31a:	f8c5 1500 	str.w	r1, [r5, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
   1b31e:	6030      	str	r0, [r6, #0]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
   1b320:	f8d9 800c 	ldr.w	r8, [r9, #12]
static int uarte_instance_init(const struct device *dev,
   1b324:	4607      	mov	r7, r0
	ret = pinctrl_lookup_state(config, id, &state);
   1b326:	aa05      	add	r2, sp, #20
   1b328:	4640      	mov	r0, r8
   1b32a:	f00d f85c 	bl	283e6 <pinctrl_lookup_state>
	if (ret < 0) {
   1b32e:	1e04      	subs	r4, r0, #0
   1b330:	db25      	blt.n	1b37e <uarte_instance_init.constprop.0+0x76>
	return pinctrl_apply_state_direct(config, state);
   1b332:	9b05      	ldr	r3, [sp, #20]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
   1b334:	f8d8 2000 	ldr.w	r2, [r8]
   1b338:	7919      	ldrb	r1, [r3, #4]
   1b33a:	6818      	ldr	r0, [r3, #0]
   1b33c:	f00d f866 	bl	2840c <pinctrl_configure_pins>
	if (err < 0) {
   1b340:	1e04      	subs	r4, r0, #0
   1b342:	db1c      	blt.n	1b37e <uarte_instance_init.constprop.0+0x76>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
   1b344:	4638      	mov	r0, r7
   1b346:	1d31      	adds	r1, r6, #4
   1b348:	f7ff ff20 	bl	1b18c <uarte_nrfx_configure>
	if (err) {
   1b34c:	4604      	mov	r4, r0
   1b34e:	b9b0      	cbnz	r0, 1b37e <uarte_instance_init.constprop.0+0x76>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
   1b350:	f8d9 3004 	ldr.w	r3, [r9, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
   1b354:	0799      	lsls	r1, r3, #30
   1b356:	d532      	bpl.n	1b3be <uarte_instance_init.constprop.0+0xb6>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
   1b358:	f106 001c 	add.w	r0, r6, #28
   1b35c:	f001 fc3c 	bl	1cbd8 <nrfx_dppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
   1b360:	4b4f      	ldr	r3, [pc, #316]	; (1b4a0 <uarte_instance_init.constprop.0+0x198>)
   1b362:	4298      	cmp	r0, r3
   1b364:	d00f      	beq.n	1b386 <uarte_instance_init.constprop.0+0x7e>
		LOG_ERR("Failed to allocate PPI Channel");
   1b366:	4b4f      	ldr	r3, [pc, #316]	; (1b4a4 <uarte_instance_init.constprop.0+0x19c>)
   1b368:	4620      	mov	r0, r4
   1b36a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1b36e:	9400      	str	r4, [sp, #0]
   1b370:	4623      	mov	r3, r4
   1b372:	2201      	movs	r2, #1
   1b374:	494c      	ldr	r1, [pc, #304]	; (1b4a8 <uarte_instance_init.constprop.0+0x1a0>)
   1b376:	f7ff fe9d 	bl	1b0b4 <z_log_msg_runtime_create.constprop.0>
		return -EIO;
   1b37a:	f06f 0404 	mvn.w	r4, #4

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
   1b37e:	4620      	mov	r0, r4
   1b380:	b007      	add	sp, #28
   1b382:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1b386:	7f33      	ldrb	r3, [r6, #28]
    NRFX_ASSERT(tep);
   1b388:	f115 0f0c 	cmn.w	r5, #12
    *((volatile uint32_t *)(eep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b38c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1b390:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
    NRFX_ASSERT(tep);
   1b394:	d10b      	bne.n	1b3ae <uarte_instance_init.constprop.0+0xa6>
   1b396:	4945      	ldr	r1, [pc, #276]	; (1b4ac <uarte_instance_init.constprop.0+0x1a4>)
   1b398:	4845      	ldr	r0, [pc, #276]	; (1b4b0 <uarte_instance_init.constprop.0+0x1a8>)
   1b39a:	f240 234e 	movw	r3, #590	; 0x24e
   1b39e:	4a45      	ldr	r2, [pc, #276]	; (1b4b4 <uarte_instance_init.constprop.0+0x1ac>)
   1b3a0:	f009 fc09 	bl	24bb6 <assert_print>
   1b3a4:	f240 214e 	movw	r1, #590	; 0x24e
   1b3a8:	4842      	ldr	r0, [pc, #264]	; (1b4b4 <uarte_instance_init.constprop.0+0x1ac>)
   1b3aa:	f009 fbfd 	bl	24ba8 <assert_post_action>
    *((volatile uint32_t *)(tep + 0x80uL)) = ((uint32_t)channel | DPPIC_SUBSCRIBE_CHG_EN_EN_Msk);
   1b3ae:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
   1b3b2:	2301      	movs	r3, #1
   1b3b4:	7f32      	ldrb	r2, [r6, #28]
   1b3b6:	4093      	lsls	r3, r2
    p_reg->CHENSET = mask;
   1b3b8:	4a3f      	ldr	r2, [pc, #252]	; (1b4b8 <uarte_instance_init.constprop.0+0x1b0>)
   1b3ba:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
	if (data->async) {
   1b3be:	68f3      	ldr	r3, [r6, #12]
   1b3c0:	2b00      	cmp	r3, #0
   1b3c2:	d059      	beq.n	1b478 <uarte_instance_init.constprop.0+0x170>
    p_reg->INTENSET = mask;
   1b3c4:	2204      	movs	r2, #4
	return config->uarte_regs;
   1b3c6:	687b      	ldr	r3, [r7, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b3c8:	f8d7 8010 	ldr.w	r8, [r7, #16]
	return config->uarte_regs;
   1b3cc:	681b      	ldr	r3, [r3, #0]
   1b3ce:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
   1b3d2:	2201      	movs	r2, #1
   1b3d4:	f8d8 100c 	ldr.w	r1, [r8, #12]
   1b3d8:	f8c1 20c0 	str.w	r2, [r1, #192]	; 0xc0
   1b3dc:	4937      	ldr	r1, [pc, #220]	; (1b4bc <uarte_instance_init.constprop.0+0x1b4>)
   1b3de:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b3e2:	2108      	movs	r1, #8
   1b3e4:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b3e8:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1b3ec:	b1a1      	cbz	r1, 1b418 <uarte_instance_init.constprop.0+0x110>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b3ee:	605a      	str	r2, [r3, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b3f0:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b3f4:	b91a      	cbnz	r2, 1b3fe <uarte_instance_init.constprop.0+0xf6>
   1b3f6:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
   1b3fa:	2a00      	cmp	r2, #0
   1b3fc:	d0f8      	beq.n	1b3f0 <uarte_instance_init.constprop.0+0xe8>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b3fe:	2200      	movs	r2, #0
   1b400:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
   1b404:	f8d3 114c 	ldr.w	r1, [r3, #332]	; 0x14c
   1b408:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
   1b40c:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
   1b410:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
   1b414:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
   1b418:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b41c:	2200      	movs	r2, #0
   1b41e:	4928      	ldr	r1, [pc, #160]	; (1b4c0 <uarte_instance_init.constprop.0+0x1b8>)
   1b420:	3080      	adds	r0, #128	; 0x80
   1b422:	f00e f84b 	bl	294bc <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
   1b426:	f8d8 300c 	ldr.w	r3, [r8, #12]
	timer->user_data = user_data;
   1b42a:	f8c3 80b4 	str.w	r8, [r3, #180]	; 0xb4
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
   1b42e:	f8d8 000c 	ldr.w	r0, [r8, #12]
   1b432:	2200      	movs	r2, #0
   1b434:	4923      	ldr	r1, [pc, #140]	; (1b4c4 <uarte_instance_init.constprop.0+0x1bc>)
   1b436:	3020      	adds	r0, #32
   1b438:	f00e f840 	bl	294bc <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
   1b43c:	f8d8 300c 	ldr.w	r3, [r8, #12]
   1b440:	f8c3 8054 	str.w	r8, [r3, #84]	; 0x54
	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
   1b444:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b448:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
   1b44a:	bf5c      	itt	pl
   1b44c:	f44f 7380 	movpl.w	r3, #256	; 0x100
   1b450:	f8c5 3304 	strpl.w	r3, [r5, #772]	; 0x304
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b454:	f8d9 3004 	ldr.w	r3, [r9, #4]
   1b458:	06db      	lsls	r3, r3, #27
   1b45a:	bf44      	itt	mi
   1b45c:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
   1b460:	f8c5 3304 	strmi.w	r3, [r5, #772]	; 0x304

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1b464:	6973      	ldr	r3, [r6, #20]
   1b466:	f8c5 3544 	str.w	r3, [r5, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1b46a:	2300      	movs	r3, #0
   1b46c:	f8c5 3548 	str.w	r3, [r5, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b470:	2301      	movs	r3, #1
   1b472:	60ab      	str	r3, [r5, #8]
   1b474:	60eb      	str	r3, [r5, #12]
	return 0;
   1b476:	e782      	b.n	1b37e <uarte_instance_init.constprop.0+0x76>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b478:	2308      	movs	r3, #8
   1b47a:	f8c5 3500 	str.w	r3, [r5, #1280]	; 0x500
		if (!cfg->disable_rx) {
   1b47e:	f899 3008 	ldrb.w	r3, [r9, #8]
   1b482:	2b00      	cmp	r3, #0
   1b484:	d1de      	bne.n	1b444 <uarte_instance_init.constprop.0+0x13c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b486:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
   1b48a:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b48e:	69b3      	ldr	r3, [r6, #24]
   1b490:	f8c5 3534 	str.w	r3, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b494:	2301      	movs	r3, #1
   1b496:	f8c5 3538 	str.w	r3, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b49a:	602b      	str	r3, [r5, #0]
}
   1b49c:	e7d2      	b.n	1b444 <uarte_instance_init.constprop.0+0x13c>
   1b49e:	bf00      	nop
   1b4a0:	0bad0000 	.word	0x0bad0000
   1b4a4:	0002f842 	.word	0x0002f842
   1b4a8:	0002a698 	.word	0x0002a698
   1b4ac:	0002c464 	.word	0x0002c464
   1b4b0:	0002b549 	.word	0x0002b549
   1b4b4:	0002c42c 	.word	0x0002c42c
   1b4b8:	40017000 	.word	0x40017000
   1b4bc:	000a0210 	.word	0x000a0210
   1b4c0:	000282a1 	.word	0x000282a1
   1b4c4:	00028371 	.word	0x00028371

0001b4c8 <uarte_nrfx_poll_out>:
{
   1b4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1b4cc:	4604      	mov	r4, r0
   1b4ce:	460e      	mov	r6, r1
	struct uarte_nrfx_data *data = dev->data;
   1b4d0:	6905      	ldr	r5, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
   1b4d2:	f00d fed1 	bl	29278 <k_is_in_isr>
   1b4d6:	b9b0      	cbnz	r0, 1b506 <uarte_nrfx_poll_out+0x3e>
	return !z_sys_post_kernel;
   1b4d8:	4b2a      	ldr	r3, [pc, #168]	; (1b584 <uarte_nrfx_poll_out+0xbc>)
   1b4da:	781b      	ldrb	r3, [r3, #0]
   1b4dc:	b19b      	cbz	r3, 1b506 <uarte_nrfx_poll_out+0x3e>
{
   1b4de:	2764      	movs	r7, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
   1b4e0:	6860      	ldr	r0, [r4, #4]
   1b4e2:	f00c fe94 	bl	2820e <is_tx_ready.isra.0>
   1b4e6:	2800      	cmp	r0, #0
   1b4e8:	d138      	bne.n	1b55c <uarte_nrfx_poll_out+0x94>
   1b4ea:	2001      	movs	r0, #1
   1b4ec:	f00d f8c8 	bl	28680 <nrfx_busy_wait>
   1b4f0:	3f01      	subs	r7, #1
   1b4f2:	d1f5      	bne.n	1b4e0 <uarte_nrfx_poll_out+0x18>
	return z_impl_k_sleep(timeout);
   1b4f4:	2100      	movs	r1, #0
   1b4f6:	2021      	movs	r0, #33	; 0x21
   1b4f8:	f006 faec 	bl	21ad4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
   1b4fc:	e7ef      	b.n	1b4de <uarte_nrfx_poll_out+0x16>
   1b4fe:	f381 8811 	msr	BASEPRI, r1
   1b502:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   1b506:	f04f 0320 	mov.w	r3, #32
   1b50a:	f3ef 8111 	mrs	r1, BASEPRI
   1b50e:	f383 8812 	msr	BASEPRI_MAX, r3
   1b512:	f3bf 8f6f 	isb	sy
   1b516:	f8d4 8004 	ldr.w	r8, [r4, #4]
   1b51a:	460f      	mov	r7, r1
			if (is_tx_ready(dev)) {
   1b51c:	4640      	mov	r0, r8
   1b51e:	f00c fe76 	bl	2820e <is_tx_ready.isra.0>
   1b522:	2800      	cmp	r0, #0
   1b524:	d0eb      	beq.n	1b4fe <uarte_nrfx_poll_out+0x36>
				if (data->async && data->async->tx_size &&
   1b526:	68eb      	ldr	r3, [r5, #12]
   1b528:	b15b      	cbz	r3, 1b542 <uarte_nrfx_poll_out+0x7a>
   1b52a:	68da      	ldr	r2, [r3, #12]
   1b52c:	b14a      	cbz	r2, 1b542 <uarte_nrfx_poll_out+0x7a>
					data->async->tx_amount < 0) {
   1b52e:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
				if (data->async && data->async->tx_size &&
   1b532:	2a00      	cmp	r2, #0
   1b534:	da05      	bge.n	1b542 <uarte_nrfx_poll_out+0x7a>
	return config->uarte_regs;
   1b536:	f8d8 2000 	ldr.w	r2, [r8]
    return p_reg->TXD.AMOUNT;
   1b53a:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
   1b53e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	*data->char_out = c;
   1b542:	696b      	ldr	r3, [r5, #20]
	tx_start(dev, data->char_out, 1);
   1b544:	2201      	movs	r2, #1
	*data->char_out = c;
   1b546:	701e      	strb	r6, [r3, #0]
	tx_start(dev, data->char_out, 1);
   1b548:	4620      	mov	r0, r4
   1b54a:	6969      	ldr	r1, [r5, #20]
   1b54c:	f00c fd08 	bl	27f60 <tx_start>
	__asm__ volatile(
   1b550:	f387 8811 	msr	BASEPRI, r7
   1b554:	f3bf 8f6f 	isb	sy
}
   1b558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm__ volatile(
   1b55c:	f04f 0320 	mov.w	r3, #32
   1b560:	f3ef 8111 	mrs	r1, BASEPRI
   1b564:	f383 8812 	msr	BASEPRI_MAX, r3
   1b568:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
   1b56c:	6860      	ldr	r0, [r4, #4]
   1b56e:	460f      	mov	r7, r1
   1b570:	f00c fe4d 	bl	2820e <is_tx_ready.isra.0>
   1b574:	2800      	cmp	r0, #0
   1b576:	d1e4      	bne.n	1b542 <uarte_nrfx_poll_out+0x7a>
	__asm__ volatile(
   1b578:	f381 8811 	msr	BASEPRI, r1
   1b57c:	f3bf 8f6f 	isb	sy
}
   1b580:	e7b8      	b.n	1b4f4 <uarte_nrfx_poll_out+0x2c>
   1b582:	bf00      	nop
   1b584:	200221ee 	.word	0x200221ee

0001b588 <uarte_nrfx_rx_enable>:
{
   1b588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	const struct uarte_nrfx_config *cfg = dev->config;
   1b58c:	f8d0 a004 	ldr.w	sl, [r0, #4]
{
   1b590:	4617      	mov	r7, r2
	if (cfg->disable_rx) {
   1b592:	f89a 2008 	ldrb.w	r2, [sl, #8]
{
   1b596:	4605      	mov	r5, r0
   1b598:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = dev->data;
   1b59a:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
   1b59c:	f8da 9000 	ldr.w	r9, [sl]
	if (cfg->disable_rx) {
   1b5a0:	b172      	cbz	r2, 1b5c0 <uarte_nrfx_rx_enable+0x38>
		__ASSERT(false, "TX only UARTE instance");
   1b5a2:	4944      	ldr	r1, [pc, #272]	; (1b6b4 <uarte_nrfx_rx_enable+0x12c>)
   1b5a4:	f240 337d 	movw	r3, #893	; 0x37d
   1b5a8:	4a43      	ldr	r2, [pc, #268]	; (1b6b8 <uarte_nrfx_rx_enable+0x130>)
   1b5aa:	4844      	ldr	r0, [pc, #272]	; (1b6bc <uarte_nrfx_rx_enable+0x134>)
   1b5ac:	f009 fb03 	bl	24bb6 <assert_print>
   1b5b0:	4843      	ldr	r0, [pc, #268]	; (1b6c0 <uarte_nrfx_rx_enable+0x138>)
   1b5b2:	f009 fb00 	bl	24bb6 <assert_print>
   1b5b6:	f240 317d 	movw	r1, #893	; 0x37d
   1b5ba:	483f      	ldr	r0, [pc, #252]	; (1b6b8 <uarte_nrfx_rx_enable+0x130>)
   1b5bc:	f009 faf4 	bl	24ba8 <assert_post_action>
	if (data->async->rx_enabled) {
   1b5c0:	68e2      	ldr	r2, [r4, #12]
   1b5c2:	f892 10ca 	ldrb.w	r1, [r2, #202]	; 0xca
   1b5c6:	2900      	cmp	r1, #0
   1b5c8:	d170      	bne.n	1b6ac <uarte_nrfx_rx_enable+0x124>
		MAX(timeout / RX_TIMEOUT_DIV,
   1b5ca:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
	data->async->rx_timeout = timeout;
   1b5ce:	6753      	str	r3, [r2, #116]	; 0x74
		MAX(timeout / RX_TIMEOUT_DIV,
   1b5d0:	bfca      	itet	gt
   1b5d2:	2205      	movgt	r2, #5
   1b5d4:	235c      	movle	r3, #92	; 0x5c
   1b5d6:	fb93 f3f2 	sdivgt	r3, r3, r2
	data->async->rx_timeout_slab =
   1b5da:	68e2      	ldr	r2, [r4, #12]
   1b5dc:	6793      	str	r3, [r2, #120]	; 0x78
	data->async->rx_buf = buf;
   1b5de:	68e3      	ldr	r3, [r4, #12]
   1b5e0:	f8c3 8058 	str.w	r8, [r3, #88]	; 0x58
	data->async->rx_buf_len = len;
   1b5e4:	68e3      	ldr	r3, [r4, #12]
   1b5e6:	65df      	str	r7, [r3, #92]	; 0x5c
	data->async->rx_offset = 0;
   1b5e8:	2300      	movs	r3, #0
   1b5ea:	68e2      	ldr	r2, [r4, #12]
   1b5ec:	6613      	str	r3, [r2, #96]	; 0x60
	data->async->rx_next_buf = NULL;
   1b5ee:	68e2      	ldr	r2, [r4, #12]
   1b5f0:	6653      	str	r3, [r2, #100]	; 0x64
	data->async->rx_next_buf_len = 0;
   1b5f2:	68e2      	ldr	r2, [r4, #12]
   1b5f4:	6693      	str	r3, [r2, #104]	; 0x68
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b5f6:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b5fa:	06da      	lsls	r2, r3, #27
   1b5fc:	d523      	bpl.n	1b646 <uarte_nrfx_rx_enable+0xbe>
		if (data->async->rx_flush_cnt) {
   1b5fe:	68e1      	ldr	r1, [r4, #12]
   1b600:	f891 60c9 	ldrb.w	r6, [r1, #201]	; 0xc9
   1b604:	b1fe      	cbz	r6, 1b646 <uarte_nrfx_rx_enable+0xbe>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
   1b606:	42be      	cmp	r6, r7
   1b608:	bf28      	it	cs
   1b60a:	463e      	movcs	r6, r7
   1b60c:	4640      	mov	r0, r8
   1b60e:	4632      	mov	r2, r6
   1b610:	31c4      	adds	r1, #196	; 0xc4
   1b612:	f00e f836 	bl	29682 <memcpy>
			if (!len) {
   1b616:	1bbf      	subs	r7, r7, r6
			buf += cpy_len;
   1b618:	44b0      	add	r8, r6
			if (!len) {
   1b61a:	d114      	bne.n	1b646 <uarte_nrfx_rx_enable+0xbe>
				data->async->rx_flush_cnt -= cpy_len;
   1b61c:	68e2      	ldr	r2, [r4, #12]
				notify_uart_rx_rdy(dev, cpy_len);
   1b61e:	4631      	mov	r1, r6
				data->async->rx_flush_cnt -= cpy_len;
   1b620:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b624:	4628      	mov	r0, r5
				data->async->rx_flush_cnt -= cpy_len;
   1b626:	1b9b      	subs	r3, r3, r6
   1b628:	f882 30c9 	strb.w	r3, [r2, #201]	; 0xc9
				notify_uart_rx_rdy(dev, cpy_len);
   1b62c:	f00c fcc7 	bl	27fbe <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
   1b630:	68e1      	ldr	r1, [r4, #12]
   1b632:	4628      	mov	r0, r5
   1b634:	3158      	adds	r1, #88	; 0x58
   1b636:	f00c fcdb 	bl	27ff0 <rx_buf_release>
				notify_rx_disable(dev);
   1b63a:	4628      	mov	r0, r5
   1b63c:	f00c fcf0 	bl	28020 <notify_rx_disable>
	return 0;
   1b640:	2000      	movs	r0, #0
}
   1b642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b646:	2300      	movs	r3, #0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1b648:	f8c9 8534 	str.w	r8, [r9, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1b64c:	f8c9 7538 	str.w	r7, [r9, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b650:	f8c9 3110 	str.w	r3, [r9, #272]	; 0x110
   1b654:	f8d9 2110 	ldr.w	r2, [r9, #272]	; 0x110
	data->async->rx_enabled = true;
   1b658:	2201      	movs	r2, #1
   1b65a:	f8c9 314c 	str.w	r3, [r9, #332]	; 0x14c
   1b65e:	f8d9 314c 	ldr.w	r3, [r9, #332]	; 0x14c
   1b662:	68e3      	ldr	r3, [r4, #12]
   1b664:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b668:	f8da 3004 	ldr.w	r3, [sl, #4]
   1b66c:	06db      	lsls	r3, r3, #27
   1b66e:	d519      	bpl.n	1b6a4 <uarte_nrfx_rx_enable+0x11c>
	__asm__ volatile(
   1b670:	f04f 0320 	mov.w	r3, #32
   1b674:	f3ef 8111 	mrs	r1, BASEPRI
   1b678:	f383 8812 	msr	BASEPRI_MAX, r3
   1b67c:	f3bf 8f6f 	isb	sy
	if (data->async) {
   1b680:	692b      	ldr	r3, [r5, #16]
   1b682:	68db      	ldr	r3, [r3, #12]
   1b684:	b12b      	cbz	r3, 1b692 <uarte_nrfx_rx_enable+0x10a>
		data->async->low_power_mask |= mask;
   1b686:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
   1b68a:	f042 0202 	orr.w	r2, r2, #2
   1b68e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   1b692:	2208      	movs	r2, #8
	return config->uarte_regs;
   1b694:	686b      	ldr	r3, [r5, #4]
   1b696:	681b      	ldr	r3, [r3, #0]
   1b698:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   1b69c:	f381 8811 	msr	BASEPRI, r1
   1b6a0:	f3bf 8f6f 	isb	sy
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b6a4:	2301      	movs	r3, #1
   1b6a6:	f8c9 3000 	str.w	r3, [r9]
	return 0;
   1b6aa:	e7c9      	b.n	1b640 <uarte_nrfx_rx_enable+0xb8>
		return -EBUSY;
   1b6ac:	f06f 000f 	mvn.w	r0, #15
   1b6b0:	e7c7      	b.n	1b642 <uarte_nrfx_rx_enable+0xba>
   1b6b2:	bf00      	nop
   1b6b4:	00030d67 	.word	0x00030d67
   1b6b8:	0002f861 	.word	0x0002f861
   1b6bc:	0002b549 	.word	0x0002b549
   1b6c0:	0002f895 	.word	0x0002f895

0001b6c4 <uarte_nrfx_isr_async>:
{
   1b6c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return config->uarte_regs;
   1b6c8:	6843      	ldr	r3, [r0, #4]
{
   1b6ca:	4604      	mov	r4, r0
	return config->uarte_regs;
   1b6cc:	681d      	ldr	r5, [r3, #0]
{
   1b6ce:	b088      	sub	sp, #32
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b6d0:	f8d5 1108 	ldr.w	r1, [r5, #264]	; 0x108
	struct uarte_nrfx_data *data = dev->data;
   1b6d4:	6903      	ldr	r3, [r0, #16]
	if (!HW_RX_COUNTING_ENABLED(data)
   1b6d6:	b169      	cbz	r1, 1b6f4 <uarte_nrfx_isr_async+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b6d8:	2200      	movs	r2, #0
   1b6da:	f8c5 2108 	str.w	r2, [r5, #264]	; 0x108
   1b6de:	f8d5 2108 	ldr.w	r2, [r5, #264]	; 0x108
		data->async->rx_cnt.cnt++;
   1b6e2:	68da      	ldr	r2, [r3, #12]
   1b6e4:	f8d2 30b8 	ldr.w	r3, [r2, #184]	; 0xb8
   1b6e8:	3301      	adds	r3, #1
   1b6ea:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
}
   1b6ee:	b008      	add	sp, #32
   1b6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b6f4:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
   1b6f8:	b323      	cbz	r3, 1b744 <uarte_nrfx_isr_async+0x80>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b6fa:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
   1b6fe:	f8d5 3124 	ldr.w	r3, [r5, #292]	; 0x124
	return config->uarte_regs;
   1b702:	6843      	ldr	r3, [r0, #4]
	struct uart_event evt = {
   1b704:	2214      	movs	r2, #20
	return config->uarte_regs;
   1b706:	681b      	ldr	r3, [r3, #0]
	struct uart_event evt = {
   1b708:	a803      	add	r0, sp, #12
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   1b70a:	f8d3 6480 	ldr.w	r6, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   1b70e:	f8c3 6480 	str.w	r6, [r3, #1152]	; 0x480
   1b712:	f00d fff0 	bl	296f6 <memset>
   1b716:	2306      	movs	r3, #6
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b718:	07f2      	lsls	r2, r6, #31
	struct uart_event evt = {
   1b71a:	f88d 300c 	strb.w	r3, [sp, #12]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b71e:	f100 8103 	bmi.w	1b928 <uarte_nrfx_isr_async+0x264>
   1b722:	07b3      	lsls	r3, r6, #30
   1b724:	f100 8102 	bmi.w	1b92c <uarte_nrfx_isr_async+0x268>
   1b728:	0777      	lsls	r7, r6, #29
   1b72a:	f100 8101 	bmi.w	1b930 <uarte_nrfx_isr_async+0x26c>
   1b72e:	f006 0608 	and.w	r6, r6, #8
	user_callback(dev, &evt);
   1b732:	4620      	mov	r0, r4
   1b734:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1b736:	f88d 6010 	strb.w	r6, [sp, #16]
	user_callback(dev, &evt);
   1b73a:	f00c fc39 	bl	27fb0 <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
   1b73e:	4620      	mov	r0, r4
   1b740:	f00c fccc 	bl	280dc <uarte_nrfx_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b744:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
   1b748:	b38b      	cbz	r3, 1b7ae <uarte_nrfx_isr_async+0xea>
    return p_reg->INTENSET & mask;
   1b74a:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
   1b74e:	06d8      	lsls	r0, r3, #27
   1b750:	d52d      	bpl.n	1b7ae <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b752:	f04f 0800 	mov.w	r8, #0
	data->async->is_in_irq = true;
   1b756:	2201      	movs	r2, #1
   1b758:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
	struct uarte_nrfx_data *data = dev->data;
   1b75c:	6926      	ldr	r6, [r4, #16]
   1b75e:	f8d5 3110 	ldr.w	r3, [r5, #272]	; 0x110
	return config->uarte_regs;
   1b762:	6863      	ldr	r3, [r4, #4]
   1b764:	681f      	ldr	r7, [r3, #0]
	data->async->is_in_irq = true;
   1b766:	68f3      	ldr	r3, [r6, #12]
   1b768:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	k_timer_stop(&data->async->rx_timeout_timer);
   1b76c:	68f0      	ldr	r0, [r6, #12]
   1b76e:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   1b770:	f00d feb0 	bl	294d4 <z_impl_k_timer_stop>
				data->async->rx_flush_cnt;
   1b774:	68f2      	ldr	r2, [r6, #12]
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
   1b776:	f8d7 153c 	ldr.w	r1, [r7, #1340]	; 0x53c
   1b77a:	f892 30c9 	ldrb.w	r3, [r2, #201]	; 0xc9
	data->async->rx_flush_cnt = 0;
   1b77e:	f882 80c9 	strb.w	r8, [r2, #201]	; 0xc9
	int rx_len = rx_amount - data->async->rx_offset;
   1b782:	68f2      	ldr	r2, [r6, #12]
   1b784:	6e10      	ldr	r0, [r2, #96]	; 0x60
   1b786:	1a1b      	subs	r3, r3, r0
   1b788:	440b      	add	r3, r1
	data->async->rx_total_user_byte_cnt += rx_len;
   1b78a:	6f10      	ldr	r0, [r2, #112]	; 0x70
	if (rx_len < 0) {
   1b78c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
	data->async->rx_total_user_byte_cnt += rx_len;
   1b790:	4408      	add	r0, r1
	if (rx_len > 0) {
   1b792:	4543      	cmp	r3, r8
	data->async->rx_total_user_byte_cnt += rx_len;
   1b794:	6710      	str	r0, [r2, #112]	; 0x70
	if (rx_len > 0) {
   1b796:	dd02      	ble.n	1b79e <uarte_nrfx_isr_async+0xda>
		notify_uart_rx_rdy(dev, rx_len);
   1b798:	4620      	mov	r0, r4
   1b79a:	f00c fc10 	bl	27fbe <notify_uart_rx_rdy>
	if (!data->async->rx_enabled) {
   1b79e:	68f1      	ldr	r1, [r6, #12]
   1b7a0:	f891 30ca 	ldrb.w	r3, [r1, #202]	; 0xca
   1b7a4:	2b00      	cmp	r3, #0
   1b7a6:	f040 80c5 	bne.w	1b934 <uarte_nrfx_isr_async+0x270>
		data->async->is_in_irq = false;
   1b7aa:	f881 30cd 	strb.w	r3, [r1, #205]	; 0xcd
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b7ae:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
   1b7b2:	b383      	cbz	r3, 1b816 <uarte_nrfx_isr_async+0x152>
   1b7b4:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b7b8:	bb6e      	cbnz	r6, 1b816 <uarte_nrfx_isr_async+0x152>
	struct uart_event evt = {
   1b7ba:	2214      	movs	r2, #20
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b7bc:	f8c5 614c 	str.w	r6, [r5, #332]	; 0x14c
   1b7c0:	4631      	mov	r1, r6
   1b7c2:	a803      	add	r0, sp, #12
   1b7c4:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	struct uarte_nrfx_data *data = dev->data;
   1b7c8:	6927      	ldr	r7, [r4, #16]
	struct uart_event evt = {
   1b7ca:	f00d ff94 	bl	296f6 <memset>
   1b7ce:	2303      	movs	r3, #3
	user_callback(dev, &evt);
   1b7d0:	a903      	add	r1, sp, #12
   1b7d2:	4620      	mov	r0, r4
	struct uart_event evt = {
   1b7d4:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
   1b7d8:	f00c fbea 	bl	27fb0 <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
   1b7dc:	68fb      	ldr	r3, [r7, #12]
   1b7de:	6f5a      	ldr	r2, [r3, #116]	; 0x74
   1b7e0:	1c51      	adds	r1, r2, #1
   1b7e2:	d018      	beq.n	1b816 <uarte_nrfx_isr_async+0x152>
		data->async->rx_timeout_left = data->async->rx_timeout;
   1b7e4:	67da      	str	r2, [r3, #124]	; 0x7c
		k_timer_start(&data->async->rx_timeout_timer,
   1b7e6:	68ff      	ldr	r7, [r7, #12]
   1b7e8:	498e      	ldr	r1, [pc, #568]	; (1ba24 <uarte_nrfx_isr_async+0x360>)
			      K_USEC(data->async->rx_timeout_slab),
   1b7ea:	6fb8      	ldr	r0, [r7, #120]	; 0x78
   1b7ec:	468e      	mov	lr, r1
   1b7ee:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
   1b7f2:	4631      	mov	r1, r6
   1b7f4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   1b7f8:	fbcc e100 	smlal	lr, r1, ip, r0
   1b7fc:	2300      	movs	r3, #0
   1b7fe:	4670      	mov	r0, lr
   1b800:	4a89      	ldr	r2, [pc, #548]	; (1ba28 <uarte_nrfx_isr_async+0x364>)
   1b802:	f7ed fb75 	bl	8ef0 <__aeabi_uldivmod>
   1b806:	4602      	mov	r2, r0
   1b808:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
   1b80a:	e9cd 0100 	strd	r0, r1, [sp]
   1b80e:	f107 0080 	add.w	r0, r7, #128	; 0x80
   1b812:	f006 fe7d 	bl	22510 <z_impl_k_timer_start>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b816:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
   1b81a:	b333      	cbz	r3, 1b86a <uarte_nrfx_isr_async+0x1a6>
   1b81c:	f8d5 6110 	ldr.w	r6, [r5, #272]	; 0x110
   1b820:	bb1e      	cbnz	r6, 1b86a <uarte_nrfx_isr_async+0x1a6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b822:	f8c5 6144 	str.w	r6, [r5, #324]	; 0x144
	struct uarte_nrfx_data *data = dev->data;
   1b826:	6927      	ldr	r7, [r4, #16]
	rx_buf_release(dev, &data->async->rx_buf);
   1b828:	4620      	mov	r0, r4
   1b82a:	68f9      	ldr	r1, [r7, #12]
   1b82c:	f8d5 3144 	ldr.w	r3, [r5, #324]	; 0x144
   1b830:	3158      	adds	r1, #88	; 0x58
	const struct uarte_nrfx_config *config = dev->config;
   1b832:	f8d4 8004 	ldr.w	r8, [r4, #4]
	rx_buf_release(dev, &data->async->rx_buf);
   1b836:	f00c fbdb 	bl	27ff0 <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
   1b83a:	68f9      	ldr	r1, [r7, #12]
   1b83c:	4620      	mov	r0, r4
   1b83e:	3164      	adds	r1, #100	; 0x64
   1b840:	f00c fbd6 	bl	27ff0 <rx_buf_release>
	if (data->async->rx_enabled) {
   1b844:	68fb      	ldr	r3, [r7, #12]
   1b846:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
   1b84a:	2a00      	cmp	r2, #0
   1b84c:	f000 80a3 	beq.w	1b996 <uarte_nrfx_isr_async+0x2d2>
		data->async->rx_enabled = false;
   1b850:	f883 60ca 	strb.w	r6, [r3, #202]	; 0xca
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b854:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1b858:	06d8      	lsls	r0, r3, #27
   1b85a:	d503      	bpl.n	1b864 <uarte_nrfx_isr_async+0x1a0>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
   1b85c:	2102      	movs	r1, #2
   1b85e:	4620      	mov	r0, r4
   1b860:	f00c fcab 	bl	281ba <async_uart_release>
	notify_rx_disable(dev);
   1b864:	4620      	mov	r0, r4
   1b866:	f00c fbdb 	bl	28020 <notify_rx_disable>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b86a:	f8d5 3120 	ldr.w	r3, [r5, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
   1b86e:	b1db      	cbz	r3, 1b8a8 <uarte_nrfx_isr_async+0x1e4>
    return p_reg->INTENSET & mask;
   1b870:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
   1b874:	05d9      	lsls	r1, r3, #23
   1b876:	d517      	bpl.n	1b8a8 <uarte_nrfx_isr_async+0x1e4>
	return config->uarte_regs;
   1b878:	6863      	ldr	r3, [r4, #4]
   1b87a:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   1b87c:	f04f 0120 	mov.w	r1, #32
   1b880:	f3ef 8211 	mrs	r2, BASEPRI
   1b884:	f381 8812 	msr	BASEPRI_MAX, r1
   1b888:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b88c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
   1b890:	b131      	cbz	r1, 1b8a0 <uarte_nrfx_isr_async+0x1dc>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1b892:	2100      	movs	r1, #0
   1b894:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   1b898:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b89c:	2101      	movs	r1, #1
   1b89e:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
   1b8a0:	f382 8811 	msr	BASEPRI, r2
   1b8a4:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b8a8:	f8d5 3158 	ldr.w	r3, [r5, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
   1b8ac:	2b00      	cmp	r3, #0
   1b8ae:	f43f af1e 	beq.w	1b6ee <uarte_nrfx_isr_async+0x2a>
    return p_reg->INTENSET & mask;
   1b8b2:	f8d5 3304 	ldr.w	r3, [r5, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
   1b8b6:	025a      	lsls	r2, r3, #9
   1b8b8:	f57f af19 	bpl.w	1b6ee <uarte_nrfx_isr_async+0x2a>
	const struct uarte_nrfx_config *config = dev->config;
   1b8bc:	6863      	ldr	r3, [r4, #4]
	struct uarte_nrfx_data *data = dev->data;
   1b8be:	6925      	ldr	r5, [r4, #16]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   1b8c0:	e9d3 7300 	ldrd	r7, r3, [r3]
   1b8c4:	06db      	lsls	r3, r3, #27
   1b8c6:	d46b      	bmi.n	1b9a0 <uarte_nrfx_isr_async+0x2dc>
	if (!data->async->tx_buf) {
   1b8c8:	68eb      	ldr	r3, [r5, #12]
   1b8ca:	689b      	ldr	r3, [r3, #8]
   1b8cc:	2b00      	cmp	r3, #0
   1b8ce:	f43f af0e 	beq.w	1b6ee <uarte_nrfx_isr_async+0x2a>
	__asm__ volatile(
   1b8d2:	f04f 0320 	mov.w	r3, #32
   1b8d6:	f3ef 8211 	mrs	r2, BASEPRI
   1b8da:	f383 8812 	msr	BASEPRI_MAX, r3
   1b8de:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
   1b8e2:	68eb      	ldr	r3, [r5, #12]
   1b8e4:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
   1b8e8:	2900      	cmp	r1, #0
   1b8ea:	bfac      	ite	ge
   1b8ec:	f8d3 60bc 	ldrge.w	r6, [r3, #188]	; 0xbc
    return p_reg->TXD.AMOUNT;
   1b8f0:	f8d7 654c 	ldrlt.w	r6, [r7, #1356]	; 0x54c
	__asm__ volatile(
   1b8f4:	f382 8811 	msr	BASEPRI, r2
   1b8f8:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
   1b8fc:	68eb      	ldr	r3, [r5, #12]
   1b8fe:	f893 20cc 	ldrb.w	r2, [r3, #204]	; 0xcc
   1b902:	2a00      	cmp	r2, #0
   1b904:	d059      	beq.n	1b9ba <uarte_nrfx_isr_async+0x2f6>
	__asm__ volatile(
   1b906:	f04f 0320 	mov.w	r3, #32
   1b90a:	f3ef 8611 	mrs	r6, BASEPRI
   1b90e:	f383 8812 	msr	BASEPRI_MAX, r3
   1b912:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
   1b916:	4629      	mov	r1, r5
   1b918:	4620      	mov	r0, r4
   1b91a:	f00c fc88 	bl	2822e <start_tx_locked>
	__asm__ volatile(
   1b91e:	f386 8811 	msr	BASEPRI, r6
   1b922:	f3bf 8f6f 	isb	sy
				return;
   1b926:	e6e2      	b.n	1b6ee <uarte_nrfx_isr_async+0x2a>
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
   1b928:	2601      	movs	r6, #1
   1b92a:	e702      	b.n	1b732 <uarte_nrfx_isr_async+0x6e>
   1b92c:	2602      	movs	r6, #2
   1b92e:	e700      	b.n	1b732 <uarte_nrfx_isr_async+0x6e>
   1b930:	2604      	movs	r6, #4
   1b932:	e6fe      	b.n	1b732 <uarte_nrfx_isr_async+0x6e>
	rx_buf_release(dev, &data->async->rx_buf);
   1b934:	4620      	mov	r0, r4
   1b936:	3158      	adds	r1, #88	; 0x58
   1b938:	f00c fb5a 	bl	27ff0 <rx_buf_release>
	__asm__ volatile(
   1b93c:	f04f 0320 	mov.w	r3, #32
   1b940:	f3ef 8111 	mrs	r1, BASEPRI
   1b944:	f383 8812 	msr	BASEPRI_MAX, r3
   1b948:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
   1b94c:	68f3      	ldr	r3, [r6, #12]
   1b94e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
   1b950:	b1f2      	cbz	r2, 1b990 <uarte_nrfx_isr_async+0x2cc>
		data->async->rx_buf = data->async->rx_next_buf;
   1b952:	659a      	str	r2, [r3, #88]	; 0x58
		data->async->rx_buf_len = data->async->rx_next_buf_len;
   1b954:	68f3      	ldr	r3, [r6, #12]
   1b956:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   1b958:	65da      	str	r2, [r3, #92]	; 0x5c
		data->async->rx_next_buf = NULL;
   1b95a:	2300      	movs	r3, #0
   1b95c:	68f2      	ldr	r2, [r6, #12]
   1b95e:	6653      	str	r3, [r2, #100]	; 0x64
		data->async->rx_next_buf_len = 0;
   1b960:	68f2      	ldr	r2, [r6, #12]
   1b962:	6693      	str	r3, [r2, #104]	; 0x68
		data->async->rx_offset = 0;
   1b964:	68f2      	ldr	r2, [r6, #12]
   1b966:	6613      	str	r3, [r2, #96]	; 0x60
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1b968:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
   1b96c:	b90b      	cbnz	r3, 1b972 <uarte_nrfx_isr_async+0x2ae>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b96e:	2301      	movs	r3, #1
   1b970:	603b      	str	r3, [r7, #0]
    p_reg->SHORTS &= ~(mask);
   1b972:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
   1b976:	f023 0320 	bic.w	r3, r3, #32
   1b97a:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
	__asm__ volatile(
   1b97e:	f381 8811 	msr	BASEPRI, r1
   1b982:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
   1b986:	2200      	movs	r2, #0
   1b988:	68f3      	ldr	r3, [r6, #12]
   1b98a:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
   1b98e:	e70e      	b.n	1b7ae <uarte_nrfx_isr_async+0xea>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1b990:	2301      	movs	r3, #1
   1b992:	607b      	str	r3, [r7, #4]
}
   1b994:	e7f3      	b.n	1b97e <uarte_nrfx_isr_async+0x2ba>
		(void)rx_flush(dev, NULL, 0);
   1b996:	4611      	mov	r1, r2
   1b998:	6860      	ldr	r0, [r4, #4]
   1b99a:	f00c fbd9 	bl	28150 <rx_flush.isra.0>
   1b99e:	e759      	b.n	1b854 <uarte_nrfx_isr_async+0x190>
    p_reg->INTENCLR = mask;
   1b9a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
		async_uart_release(dev, UARTE_LOW_POWER_TX);
   1b9a4:	2101      	movs	r1, #1
   1b9a6:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
   1b9aa:	4620      	mov	r0, r4
   1b9ac:	f00c fc05 	bl	281ba <async_uart_release>
		if (!data->async->tx_size) {
   1b9b0:	68eb      	ldr	r3, [r5, #12]
   1b9b2:	68db      	ldr	r3, [r3, #12]
   1b9b4:	2b00      	cmp	r3, #0
   1b9b6:	d187      	bne.n	1b8c8 <uarte_nrfx_isr_async+0x204>
   1b9b8:	e699      	b.n	1b6ee <uarte_nrfx_isr_async+0x2a>
	if (data->async->tx_buf != data->async->xfer_buf) {
   1b9ba:	6899      	ldr	r1, [r3, #8]
   1b9bc:	691a      	ldr	r2, [r3, #16]
   1b9be:	4291      	cmp	r1, r2
   1b9c0:	d00c      	beq.n	1b9dc <uarte_nrfx_isr_async+0x318>
		if (amount == data->async->xfer_len) {
   1b9c2:	6959      	ldr	r1, [r3, #20]
			data->async->tx_cache_offset += amount;
   1b9c4:	69da      	ldr	r2, [r3, #28]
		if (amount == data->async->xfer_len) {
   1b9c6:	42b1      	cmp	r1, r6
			data->async->tx_cache_offset += amount;
   1b9c8:	4432      	add	r2, r6
		if (amount == data->async->xfer_len) {
   1b9ca:	d128      	bne.n	1ba1e <uarte_nrfx_isr_async+0x35a>
			if (setup_tx_cache(data)) {
   1b9cc:	4628      	mov	r0, r5
			data->async->tx_cache_offset += amount;
   1b9ce:	61da      	str	r2, [r3, #28]
			if (setup_tx_cache(data)) {
   1b9d0:	f00c fba6 	bl	28120 <setup_tx_cache>
   1b9d4:	2800      	cmp	r0, #0
   1b9d6:	d196      	bne.n	1b906 <uarte_nrfx_isr_async+0x242>
			amount = data->async->tx_cache_offset;
   1b9d8:	68eb      	ldr	r3, [r5, #12]
   1b9da:	69de      	ldr	r6, [r3, #28]
	k_timer_stop(&data->async->tx_timeout_timer);
   1b9dc:	68e8      	ldr	r0, [r5, #12]
   1b9de:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   1b9e0:	f00d fd78 	bl	294d4 <z_impl_k_timer_stop>
	struct uart_event evt = {
   1b9e4:	2214      	movs	r2, #20
   1b9e6:	2100      	movs	r1, #0
   1b9e8:	a803      	add	r0, sp, #12
   1b9ea:	f00d fe84 	bl	296f6 <memset>
		.data.tx.buf = data->async->tx_buf,
   1b9ee:	68eb      	ldr	r3, [r5, #12]
	user_callback(dev, &evt);
   1b9f0:	4620      	mov	r0, r4
	struct uart_event evt = {
   1b9f2:	689a      	ldr	r2, [r3, #8]
	user_callback(dev, &evt);
   1b9f4:	a903      	add	r1, sp, #12
	struct uart_event evt = {
   1b9f6:	e9cd 2604 	strd	r2, r6, [sp, #16]
	if (amount == data->async->tx_size) {
   1b9fa:	68db      	ldr	r3, [r3, #12]
   1b9fc:	429e      	cmp	r6, r3
		evt.type = UART_TX_ABORTED;
   1b9fe:	bf1c      	itt	ne
   1ba00:	2301      	movne	r3, #1
   1ba02:	f88d 300c 	strbne.w	r3, [sp, #12]
   1ba06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
   1ba0a:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
   1ba0e:	2300      	movs	r3, #0
   1ba10:	68ea      	ldr	r2, [r5, #12]
   1ba12:	6093      	str	r3, [r2, #8]
	data->async->tx_size = 0;
   1ba14:	68ea      	ldr	r2, [r5, #12]
   1ba16:	60d3      	str	r3, [r2, #12]
	user_callback(dev, &evt);
   1ba18:	f00c faca 	bl	27fb0 <user_callback>
   1ba1c:	e667      	b.n	1b6ee <uarte_nrfx_isr_async+0x2a>
			amount += data->async->tx_cache_offset;
   1ba1e:	4616      	mov	r6, r2
   1ba20:	e7dc      	b.n	1b9dc <uarte_nrfx_isr_async+0x318>
   1ba22:	bf00      	nop
   1ba24:	000f423f 	.word	0x000f423f
   1ba28:	000f4240 	.word	0x000f4240

0001ba2c <bt_rpmsg_send>:
		LOG_HEXDUMP_DBG(buf->data, buf->len, "RX buf payload:");
	}
}

static int bt_rpmsg_send(struct net_buf *buf)
{
   1ba2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	return (enum bt_buf_type)((struct bt_buf_data *)net_buf_user_data(buf))
   1ba2e:	7e01      	ldrb	r1, [r0, #24]
   1ba30:	4604      	mov	r4, r0
	int err;
	uint8_t pkt_indicator;

	LOG_DBG("buf %p type %u len %u", buf, bt_buf_get_type(buf), buf->len);

	switch (bt_buf_get_type(buf)) {
   1ba32:	2902      	cmp	r1, #2
   1ba34:	d014      	beq.n	1ba60 <bt_rpmsg_send+0x34>
   1ba36:	2904      	cmp	r1, #4
   1ba38:	d011      	beq.n	1ba5e <bt_rpmsg_send+0x32>
   1ba3a:	b1f9      	cbz	r1, 1ba7c <bt_rpmsg_send+0x50>
		break;
	case BT_BUF_ISO_OUT:
		pkt_indicator = RPMSG_ISO;
		break;
	default:
		LOG_ERR("Unknown type %u", bt_buf_get_type(buf));
   1ba3c:	4b10      	ldr	r3, [pc, #64]	; (1ba80 <bt_rpmsg_send+0x54>)
	switch (bt_buf_get_type(buf)) {
   1ba3e:	9103      	str	r1, [sp, #12]
	net_buf_push_u8(buf, pkt_indicator);

	LOG_HEXDUMP_DBG(buf->data, buf->len, "Final HCI buffer:");
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
	if (err < 0) {
		LOG_ERR("Failed to send (err %d)", err);
   1ba40:	9302      	str	r3, [sp, #8]
   1ba42:	2300      	movs	r3, #0
   1ba44:	2201      	movs	r2, #1
   1ba46:	4618      	mov	r0, r3
   1ba48:	e9cd 3300 	strd	r3, r3, [sp]
   1ba4c:	490d      	ldr	r1, [pc, #52]	; (1ba84 <bt_rpmsg_send+0x58>)
   1ba4e:	f00c fc93 	bl	28378 <z_log_msg_runtime_create.constprop.0>
	}

done:
	net_buf_unref(buf);
   1ba52:	4620      	mov	r0, r4
   1ba54:	f7fd fbec 	bl	19230 <net_buf_unref>
	return 0;
}
   1ba58:	2000      	movs	r0, #0
   1ba5a:	b004      	add	sp, #16
   1ba5c:	bd10      	pop	{r4, pc}
		pkt_indicator = RPMSG_ISO;
   1ba5e:	2105      	movs	r1, #5
	net_buf_simple_push_u8(&buf->b, val);
   1ba60:	f104 000c 	add.w	r0, r4, #12
   1ba64:	f00c f87a 	bl	27b5c <net_buf_simple_push_u8>
	err = ipc_service_send(&hci_ept, buf->data, buf->len);
   1ba68:	8a22      	ldrh	r2, [r4, #16]
   1ba6a:	68e1      	ldr	r1, [r4, #12]
   1ba6c:	4806      	ldr	r0, [pc, #24]	; (1ba88 <bt_rpmsg_send+0x5c>)
   1ba6e:	f7f3 fb77 	bl	f160 <ipc_service_send>
	if (err < 0) {
   1ba72:	2800      	cmp	r0, #0
   1ba74:	daed      	bge.n	1ba52 <bt_rpmsg_send+0x26>
		LOG_ERR("Failed to send (err %d)", err);
   1ba76:	4b05      	ldr	r3, [pc, #20]	; (1ba8c <bt_rpmsg_send+0x60>)
   1ba78:	9003      	str	r0, [sp, #12]
   1ba7a:	e7e1      	b.n	1ba40 <bt_rpmsg_send+0x14>
	switch (bt_buf_get_type(buf)) {
   1ba7c:	2101      	movs	r1, #1
   1ba7e:	e7ef      	b.n	1ba60 <bt_rpmsg_send+0x34>
   1ba80:	0002f8d1 	.word	0x0002f8d1
   1ba84:	0002a5b0 	.word	0x0002a5b0
   1ba88:	20021290 	.word	0x20021290
   1ba8c:	0002f8e1 	.word	0x0002f8e1

0001ba90 <bt_rpmsg_init>:
	.quirks         = BT_QUIRK_NO_AUTO_DLE,
#endif
};

static int bt_rpmsg_init(const struct device *unused)
{
   1ba90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(unused);

	int err;

	err = bt_hci_driver_register(&drv);
   1ba92:	4809      	ldr	r0, [pc, #36]	; (1bab8 <bt_rpmsg_init+0x28>)
   1ba94:	f7f6 fdde 	bl	12654 <bt_hci_driver_register>
	if (err < 0) {
   1ba98:	1e04      	subs	r4, r0, #0
   1ba9a:	da0a      	bge.n	1bab2 <bt_rpmsg_init+0x22>
		LOG_ERR("Failed to register BT HIC driver (err %d)", err);
   1ba9c:	4b07      	ldr	r3, [pc, #28]	; (1babc <bt_rpmsg_init+0x2c>)
   1ba9e:	2201      	movs	r2, #1
   1baa0:	9302      	str	r3, [sp, #8]
   1baa2:	2300      	movs	r3, #0
   1baa4:	4906      	ldr	r1, [pc, #24]	; (1bac0 <bt_rpmsg_init+0x30>)
   1baa6:	4618      	mov	r0, r3
   1baa8:	e9cd 3300 	strd	r3, r3, [sp]
   1baac:	9403      	str	r4, [sp, #12]
   1baae:	f00c fc63 	bl	28378 <z_log_msg_runtime_create.constprop.0>
	}

	return err;
}
   1bab2:	4620      	mov	r0, r4
   1bab4:	b004      	add	sp, #16
   1bab6:	bd10      	pop	{r4, pc}
   1bab8:	0002b3c8 	.word	0x0002b3c8
   1babc:	0002f8f9 	.word	0x0002f8f9
   1bac0:	0002a5b0 	.word	0x0002a5b0

0001bac4 <hci_ept_bound>:
	z_impl_k_sem_give(sem);
   1bac4:	4801      	ldr	r0, [pc, #4]	; (1bacc <hci_ept_bound+0x8>)
   1bac6:	f004 b911 	b.w	1fcec <z_impl_k_sem_give>
   1baca:	bf00      	nop
   1bacc:	20008b18 	.word	0x20008b18

0001bad0 <bt_rpmsg_open>:
{
   1bad0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	err = ipc_service_open_instance(hci_ipc_instance);
   1bad2:	4816      	ldr	r0, [pc, #88]	; (1bb2c <bt_rpmsg_open+0x5c>)
   1bad4:	f7f3 fae6 	bl	f0a4 <ipc_service_open_instance>
	if (err && (err != -EALREADY)) {
   1bad8:	4604      	mov	r4, r0
   1bada:	b180      	cbz	r0, 1bafe <bt_rpmsg_open+0x2e>
   1badc:	f110 0f78 	cmn.w	r0, #120	; 0x78
   1bae0:	d00d      	beq.n	1bafe <bt_rpmsg_open+0x2e>
		LOG_ERR("IPC service instance initialization failed: %d\n", err);
   1bae2:	4b13      	ldr	r3, [pc, #76]	; (1bb30 <bt_rpmsg_open+0x60>)
   1bae4:	9003      	str	r0, [sp, #12]
		LOG_ERR("Endpoint binding failed with %d", err);
   1bae6:	9302      	str	r3, [sp, #8]
   1bae8:	2300      	movs	r3, #0
   1baea:	2201      	movs	r2, #1
   1baec:	4618      	mov	r0, r3
   1baee:	e9cd 3300 	strd	r3, r3, [sp]
   1baf2:	4910      	ldr	r1, [pc, #64]	; (1bb34 <bt_rpmsg_open+0x64>)
   1baf4:	f00c fc40 	bl	28378 <z_log_msg_runtime_create.constprop.0>
}
   1baf8:	4620      	mov	r0, r4
   1bafa:	b004      	add	sp, #16
   1bafc:	bd10      	pop	{r4, pc}
	err = ipc_service_register_endpoint(hci_ipc_instance, &hci_ept, &hci_ept_cfg);
   1bafe:	4a0e      	ldr	r2, [pc, #56]	; (1bb38 <bt_rpmsg_open+0x68>)
   1bb00:	490e      	ldr	r1, [pc, #56]	; (1bb3c <bt_rpmsg_open+0x6c>)
   1bb02:	480a      	ldr	r0, [pc, #40]	; (1bb2c <bt_rpmsg_open+0x5c>)
   1bb04:	f7f3 fafa 	bl	f0fc <ipc_service_register_endpoint>
	if (err) {
   1bb08:	4604      	mov	r4, r0
   1bb0a:	b110      	cbz	r0, 1bb12 <bt_rpmsg_open+0x42>
		LOG_ERR("Registering endpoint failed with %d", err);
   1bb0c:	4b0c      	ldr	r3, [pc, #48]	; (1bb40 <bt_rpmsg_open+0x70>)
   1bb0e:	9003      	str	r0, [sp, #12]
   1bb10:	e7e9      	b.n	1bae6 <bt_rpmsg_open+0x16>
	return z_impl_k_sem_take(sem, timeout);
   1bb12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   1bb16:	2300      	movs	r3, #0
   1bb18:	480a      	ldr	r0, [pc, #40]	; (1bb44 <bt_rpmsg_open+0x74>)
   1bb1a:	f004 f92b 	bl	1fd74 <z_impl_k_sem_take>
	if (err) {
   1bb1e:	4604      	mov	r4, r0
   1bb20:	2800      	cmp	r0, #0
   1bb22:	d0e9      	beq.n	1baf8 <bt_rpmsg_open+0x28>
		LOG_ERR("Endpoint binding failed with %d", err);
   1bb24:	4b08      	ldr	r3, [pc, #32]	; (1bb48 <bt_rpmsg_open+0x78>)
   1bb26:	9003      	str	r0, [sp, #12]
   1bb28:	e7dd      	b.n	1bae6 <bt_rpmsg_open+0x16>
   1bb2a:	bf00      	nop
   1bb2c:	0002a090 	.word	0x0002a090
   1bb30:	0002f923 	.word	0x0002f923
   1bb34:	0002a5b0 	.word	0x0002a5b0
   1bb38:	20008664 	.word	0x20008664
   1bb3c:	20021290 	.word	0x20021290
   1bb40:	0002f953 	.word	0x0002f953
   1bb44:	20008b18 	.word	0x20008b18
   1bb48:	0002f977 	.word	0x0002f977

0001bb4c <hci_ept_recv>:
{
   1bb4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bb50:	4606      	mov	r6, r0
	pkt_indicator = *data++;
   1bb52:	7800      	ldrb	r0, [r0, #0]
{
   1bb54:	460d      	mov	r5, r1
	switch (pkt_indicator) {
   1bb56:	2804      	cmp	r0, #4
{
   1bb58:	b089      	sub	sp, #36	; 0x24
	remaining -= sizeof(pkt_indicator);
   1bb5a:	f101 33ff 	add.w	r3, r1, #4294967295
	switch (pkt_indicator) {
   1bb5e:	d009      	beq.n	1bb74 <hci_ept_recv+0x28>
   1bb60:	2805      	cmp	r0, #5
   1bb62:	f000 8099 	beq.w	1bc98 <hci_ept_recv+0x14c>
   1bb66:	2802      	cmp	r0, #2
   1bb68:	f040 80bd 	bne.w	1bce6 <hci_ept_recv+0x19a>
	if (remaining < sizeof(hdr)) {
   1bb6c:	2b03      	cmp	r3, #3
   1bb6e:	d867      	bhi.n	1bc40 <hci_ept_recv+0xf4>
		LOG_ERR("Not enough data for ACL header");
   1bb70:	4b63      	ldr	r3, [pc, #396]	; (1bd00 <hci_ept_recv+0x1b4>)
   1bb72:	e002      	b.n	1bb7a <hci_ept_recv+0x2e>
	if (remaining < sizeof(hdr)) {
   1bb74:	2b01      	cmp	r3, #1
   1bb76:	d80c      	bhi.n	1bb92 <hci_ept_recv+0x46>
		LOG_ERR("Not enough data for event header");
   1bb78:	4b62      	ldr	r3, [pc, #392]	; (1bd04 <hci_ept_recv+0x1b8>)
		LOG_ERR("Event payload length is not correct");
   1bb7a:	9302      	str	r3, [sp, #8]
   1bb7c:	2300      	movs	r3, #0
   1bb7e:	2201      	movs	r2, #1
   1bb80:	4618      	mov	r0, r3
   1bb82:	e9cd 3300 	strd	r3, r3, [sp]
   1bb86:	4960      	ldr	r1, [pc, #384]	; (1bd08 <hci_ept_recv+0x1bc>)
   1bb88:	f00c fbf6 	bl	28378 <z_log_msg_runtime_create.constprop.0>
}
   1bb8c:	b009      	add	sp, #36	; 0x24
   1bb8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (evt_type) {
   1bb92:	7873      	ldrb	r3, [r6, #1]
   1bb94:	2b3e      	cmp	r3, #62	; 0x3e
   1bb96:	d136      	bne.n	1bc06 <hci_ept_recv+0xba>
		switch (subevt_type) {
   1bb98:	78f7      	ldrb	r7, [r6, #3]
   1bb9a:	1ebb      	subs	r3, r7, #2
   1bb9c:	425f      	negs	r7, r3
   1bb9e:	415f      	adcs	r7, r3
	memcpy((void *)&hdr, data, sizeof(hdr));
   1bba0:	f8b6 3001 	ldrh.w	r3, [r6, #1]
	remaining -= sizeof(hdr);
   1bba4:	3d03      	subs	r5, #3
	if (remaining != hdr.len) {
   1bba6:	ebb5 2f13 	cmp.w	r5, r3, lsr #8
	memcpy((void *)&hdr, data, sizeof(hdr));
   1bbaa:	f8ad 301c 	strh.w	r3, [sp, #28]
	if (remaining != hdr.len) {
   1bbae:	d12f      	bne.n	1bc10 <hci_ept_recv+0xc4>
   1bbb0:	b35f      	cbz	r7, 1bc0a <hci_ept_recv+0xbe>
   1bbb2:	f04f 0800 	mov.w	r8, #0
   1bbb6:	f04f 0900 	mov.w	r9, #0
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1bbba:	f8df b150 	ldr.w	fp, [pc, #336]	; 1bd0c <hci_ept_recv+0x1c0>
   1bbbe:	f8df a148 	ldr.w	sl, [pc, #328]	; 1bd08 <hci_ept_recv+0x1bc>
		buf = bt_buf_get_evt(hdr.evt, discardable, discardable ? K_NO_WAIT : K_SECONDS(10));
   1bbc2:	4642      	mov	r2, r8
   1bbc4:	464b      	mov	r3, r9
   1bbc6:	4639      	mov	r1, r7
   1bbc8:	f89d 001c 	ldrb.w	r0, [sp, #28]
   1bbcc:	f7f5 fb08 	bl	111e0 <bt_buf_get_evt>
		if (!buf) {
   1bbd0:	4604      	mov	r4, r0
   1bbd2:	b1f8      	cbz	r0, 1bc14 <hci_ept_recv+0xc8>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bbd4:	f100 070c 	add.w	r7, r0, #12
   1bbd8:	2202      	movs	r2, #2
   1bbda:	a907      	add	r1, sp, #28
   1bbdc:	4638      	mov	r0, r7
   1bbde:	f00b ffd8 	bl	27b92 <net_buf_simple_add_mem>
	return net_buf_simple_tailroom(&buf->b);
   1bbe2:	4638      	mov	r0, r7
   1bbe4:	f00b ffcd 	bl	27b82 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1bbe8:	4285      	cmp	r5, r0
   1bbea:	d91e      	bls.n	1bc2a <hci_ept_recv+0xde>
		LOG_ERR("Not enough space in buffer %zu/%zu", remaining, buf_tailroom);
   1bbec:	4b48      	ldr	r3, [pc, #288]	; (1bd10 <hci_ept_recv+0x1c4>)
   1bbee:	e9cd 5003 	strd	r5, r0, [sp, #12]
   1bbf2:	9302      	str	r3, [sp, #8]
   1bbf4:	2300      	movs	r3, #0
   1bbf6:	2201      	movs	r2, #1
   1bbf8:	4618      	mov	r0, r3
   1bbfa:	e9cd 3300 	strd	r3, r3, [sp]
   1bbfe:	4942      	ldr	r1, [pc, #264]	; (1bd08 <hci_ept_recv+0x1bc>)
   1bc00:	f00c fbba 	bl	28378 <z_log_msg_runtime_create.constprop.0>
   1bc04:	e03c      	b.n	1bc80 <hci_ept_recv+0x134>
			return false;
   1bc06:	2700      	movs	r7, #0
   1bc08:	e7ca      	b.n	1bba0 <hci_ept_recv+0x54>
   1bc0a:	f44f 28a0 	mov.w	r8, #327680	; 0x50000
   1bc0e:	e7d2      	b.n	1bbb6 <hci_ept_recv+0x6a>
		LOG_ERR("Event payload length is not correct");
   1bc10:	4b40      	ldr	r3, [pc, #256]	; (1bd14 <hci_ept_recv+0x1c8>)
   1bc12:	e7b2      	b.n	1bb7a <hci_ept_recv+0x2e>
			if (discardable) {
   1bc14:	2f00      	cmp	r7, #0
   1bc16:	d1b9      	bne.n	1bb8c <hci_ept_recv+0x40>
			LOG_WRN("Couldn't allocate a buffer after waiting 10 seconds.");
   1bc18:	463b      	mov	r3, r7
   1bc1a:	2202      	movs	r2, #2
   1bc1c:	4651      	mov	r1, sl
   1bc1e:	e9cd 7b01 	strd	r7, fp, [sp, #4]
   1bc22:	9700      	str	r7, [sp, #0]
   1bc24:	f00c fba8 	bl	28378 <z_log_msg_runtime_create.constprop.0>
	} while (!buf);
   1bc28:	e7cb      	b.n	1bbc2 <hci_ept_recv+0x76>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bc2a:	462a      	mov	r2, r5
   1bc2c:	1cf1      	adds	r1, r6, #3
   1bc2e:	4638      	mov	r0, r7
   1bc30:	f00b ffaf 	bl	27b92 <net_buf_simple_add_mem>
		bt_recv(buf);
   1bc34:	4620      	mov	r0, r4
}
   1bc36:	b009      	add	sp, #36	; 0x24
   1bc38:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		bt_recv(buf);
   1bc3c:	f7f6 bcda 	b.w	125f4 <bt_recv>
	buf = bt_buf_get_rx(BT_BUF_ACL_IN, K_NO_WAIT);
   1bc40:	2200      	movs	r2, #0
   1bc42:	2300      	movs	r3, #0
   1bc44:	2003      	movs	r0, #3
   1bc46:	f7f5 fa7d 	bl	11144 <bt_buf_get_rx>
	if (buf) {
   1bc4a:	4604      	mov	r4, r0
   1bc4c:	b1e0      	cbz	r0, 1bc88 <hci_ept_recv+0x13c>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1bc4e:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1bc52:	f100 070c 	add.w	r7, r0, #12
   1bc56:	2204      	movs	r2, #4
   1bc58:	4638      	mov	r0, r7
   1bc5a:	a907      	add	r1, sp, #28
   1bc5c:	9307      	str	r3, [sp, #28]
   1bc5e:	f00b ff98 	bl	27b92 <net_buf_simple_add_mem>
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1bc62:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1bc66:	3d05      	subs	r5, #5
	if (remaining != sys_le16_to_cpu(hdr.len)) {
   1bc68:	429d      	cmp	r5, r3
   1bc6a:	d034      	beq.n	1bcd6 <hci_ept_recv+0x18a>
		LOG_ERR("ACL payload length is not correct");
   1bc6c:	4b2a      	ldr	r3, [pc, #168]	; (1bd18 <hci_ept_recv+0x1cc>)
		LOG_ERR("ISO payload length is not correct");
   1bc6e:	9302      	str	r3, [sp, #8]
   1bc70:	2300      	movs	r3, #0
   1bc72:	2201      	movs	r2, #1
   1bc74:	4618      	mov	r0, r3
   1bc76:	e9cd 3300 	strd	r3, r3, [sp]
   1bc7a:	4923      	ldr	r1, [pc, #140]	; (1bd08 <hci_ept_recv+0x1bc>)
   1bc7c:	f00c fb7c 	bl	28378 <z_log_msg_runtime_create.constprop.0>
		net_buf_unref(buf);
   1bc80:	4620      	mov	r0, r4
   1bc82:	f7fd fad5 	bl	19230 <net_buf_unref>
	if (buf) {
   1bc86:	e781      	b.n	1bb8c <hci_ept_recv+0x40>
		LOG_ERR("No available ACL buffers!");
   1bc88:	4b24      	ldr	r3, [pc, #144]	; (1bd1c <hci_ept_recv+0x1d0>)
		LOG_ERR("No available ISO buffers!");
   1bc8a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1bc8e:	2201      	movs	r2, #1
   1bc90:	4623      	mov	r3, r4
   1bc92:	491d      	ldr	r1, [pc, #116]	; (1bd08 <hci_ept_recv+0x1bc>)
   1bc94:	9400      	str	r4, [sp, #0]
   1bc96:	e777      	b.n	1bb88 <hci_ept_recv+0x3c>
	if (remaining < sizeof(hdr)) {
   1bc98:	2b03      	cmp	r3, #3
   1bc9a:	d801      	bhi.n	1bca0 <hci_ept_recv+0x154>
		LOG_ERR("Not enough data for ISO header");
   1bc9c:	4b20      	ldr	r3, [pc, #128]	; (1bd20 <hci_ept_recv+0x1d4>)
   1bc9e:	e76c      	b.n	1bb7a <hci_ept_recv+0x2e>
	buf = bt_buf_get_rx(BT_BUF_ISO_IN, K_NO_WAIT);
   1bca0:	2200      	movs	r2, #0
   1bca2:	2300      	movs	r3, #0
   1bca4:	f7f5 fa4e 	bl	11144 <bt_buf_get_rx>
	if (buf) {
   1bca8:	4604      	mov	r4, r0
   1bcaa:	b190      	cbz	r0, 1bcd2 <hci_ept_recv+0x186>
		memcpy((void *)&hdr, data, sizeof(hdr));
   1bcac:	f8d6 3001 	ldr.w	r3, [r6, #1]
   1bcb0:	f100 070c 	add.w	r7, r0, #12
   1bcb4:	2204      	movs	r2, #4
   1bcb6:	4638      	mov	r0, r7
   1bcb8:	a907      	add	r1, sp, #28
   1bcba:	9307      	str	r3, [sp, #28]
   1bcbc:	f00b ff69 	bl	27b92 <net_buf_simple_add_mem>
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bcc0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
		remaining -= sizeof(hdr);
   1bcc4:	3d05      	subs	r5, #5
	if (remaining != bt_iso_hdr_len(sys_le16_to_cpu(hdr.len))) {
   1bcc6:	f3c3 030d 	ubfx	r3, r3, #0, #14
   1bcca:	429d      	cmp	r5, r3
   1bccc:	d003      	beq.n	1bcd6 <hci_ept_recv+0x18a>
		LOG_ERR("ISO payload length is not correct");
   1bcce:	4b15      	ldr	r3, [pc, #84]	; (1bd24 <hci_ept_recv+0x1d8>)
   1bcd0:	e7cd      	b.n	1bc6e <hci_ept_recv+0x122>
		LOG_ERR("No available ISO buffers!");
   1bcd2:	4b15      	ldr	r3, [pc, #84]	; (1bd28 <hci_ept_recv+0x1dc>)
   1bcd4:	e7d9      	b.n	1bc8a <hci_ept_recv+0x13e>
	return net_buf_simple_tailroom(&buf->b);
   1bcd6:	4638      	mov	r0, r7
   1bcd8:	f00b ff53 	bl	27b82 <net_buf_simple_tailroom>
	if (buf_tailroom < remaining) {
   1bcdc:	4285      	cmp	r5, r0
   1bcde:	d885      	bhi.n	1bbec <hci_ept_recv+0xa0>
	return net_buf_simple_add_mem(&buf->b, mem, len);
   1bce0:	462a      	mov	r2, r5
   1bce2:	1d71      	adds	r1, r6, #5
   1bce4:	e7a3      	b.n	1bc2e <hci_ept_recv+0xe2>
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1bce6:	4b11      	ldr	r3, [pc, #68]	; (1bd2c <hci_ept_recv+0x1e0>)
	switch (pkt_indicator) {
   1bce8:	9003      	str	r0, [sp, #12]
		LOG_ERR("Unknown HCI type %u", pkt_indicator);
   1bcea:	9302      	str	r3, [sp, #8]
   1bcec:	2300      	movs	r3, #0
   1bcee:	2201      	movs	r2, #1
   1bcf0:	4618      	mov	r0, r3
   1bcf2:	e9cd 3300 	strd	r3, r3, [sp]
   1bcf6:	4904      	ldr	r1, [pc, #16]	; (1bd08 <hci_ept_recv+0x1bc>)
   1bcf8:	f00c fb3e 	bl	28378 <z_log_msg_runtime_create.constprop.0>
   1bcfc:	e746      	b.n	1bb8c <hci_ept_recv+0x40>
   1bcfe:	bf00      	nop
   1bd00:	0002fa34 	.word	0x0002fa34
   1bd04:	0002f997 	.word	0x0002f997
   1bd08:	0002a5b0 	.word	0x0002a5b0
   1bd0c:	0002f9dc 	.word	0x0002f9dc
   1bd10:	0002fa11 	.word	0x0002fa11
   1bd14:	0002f9b8 	.word	0x0002f9b8
   1bd18:	0002fa6d 	.word	0x0002fa6d
   1bd1c:	0002fa53 	.word	0x0002fa53
   1bd20:	0002fa8f 	.word	0x0002fa8f
   1bd24:	0002fac8 	.word	0x0002fac8
   1bd28:	0002faae 	.word	0x0002faae
   1bd2c:	0002faea 	.word	0x0002faea

0001bd30 <compare_int_lock>:
#endif
}

static bool compare_int_lock(int32_t chan)
{
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1bd30:	2301      	movs	r3, #1
   1bd32:	4083      	lsls	r3, r0
{
   1bd34:	b570      	push	{r4, r5, r6, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
   1bd36:	43dc      	mvns	r4, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1bd38:	4a0b      	ldr	r2, [pc, #44]	; (1bd68 <compare_int_lock+0x38>)
   1bd3a:	e8d2 1fef 	ldaex	r1, [r2]
   1bd3e:	ea01 0504 	and.w	r5, r1, r4
   1bd42:	e8c2 5fe6 	stlex	r6, r5, [r2]
   1bd46:	2e00      	cmp	r6, #0
   1bd48:	d1f7      	bne.n	1bd3a <compare_int_lock+0xa>

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bd4a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   1bd4e:	4082      	lsls	r2, r0
    p_reg->INTENSET = mask;
}

NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->INTENCLR = mask;
   1bd50:	4806      	ldr	r0, [pc, #24]	; (1bd6c <compare_int_lock+0x3c>)
   1bd52:	f8c0 2308 	str.w	r2, [r0, #776]	; 0x308
   1bd56:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1bd5a:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
   1bd5e:	420b      	tst	r3, r1
}
   1bd60:	bf14      	ite	ne
   1bd62:	2001      	movne	r0, #1
   1bd64:	2000      	moveq	r0, #0
   1bd66:	bd70      	pop	{r4, r5, r6, pc}
   1bd68:	200212a0 	.word	0x200212a0
   1bd6c:	40015000 	.word	0x40015000

0001bd70 <sys_clock_timeout_handler>:
}

static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
   1bd70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bd72:	491b      	ldr	r1, [pc, #108]	; (1bde0 <sys_clock_timeout_handler+0x70>)
{
   1bd74:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
   1bd76:	f022 457f 	bic.w	r5, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bd7a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
   1bd7c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
   1bd80:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
   1bd84:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
   1bd86:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
   1bd8a:	d30f      	bcc.n	1bdac <sys_clock_timeout_handler+0x3c>
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1bd8c:	f006 fa24 	bl	221d8 <sys_clock_announce>
    return p_reg->CC[ch];
   1bd90:	00a3      	lsls	r3, r4, #2
   1bd92:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1bd96:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
   1bd9a:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
   1bd9e:	4295      	cmp	r5, r2
   1bda0:	d11d      	bne.n	1bdde <sys_clock_timeout_handler+0x6e>
    p_reg->CC[ch] = cc_val;
   1bda2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   1bda6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
}
   1bdaa:	e012      	b.n	1bdd2 <sys_clock_timeout_handler+0x62>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
   1bdac:	4b0d      	ldr	r3, [pc, #52]	; (1bde4 <sys_clock_timeout_handler+0x74>)
   1bdae:	681b      	ldr	r3, [r3, #0]
   1bdb0:	0a1a      	lsrs	r2, r3, #8
   1bdb2:	061b      	lsls	r3, r3, #24
   1bdb4:	195e      	adds	r6, r3, r5
   1bdb6:	4b0c      	ldr	r3, [pc, #48]	; (1bde8 <sys_clock_timeout_handler+0x78>)
   1bdb8:	f142 0700 	adc.w	r7, r2, #0
   1bdbc:	e9c3 6700 	strd	r6, r7, [r3]
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
   1bdc0:	f006 fa0a 	bl	221d8 <sys_clock_announce>
    return p_reg->CC[ch];
   1bdc4:	4a09      	ldr	r2, [pc, #36]	; (1bdec <sys_clock_timeout_handler+0x7c>)
   1bdc6:	f504 73a8 	add.w	r3, r4, #336	; 0x150
   1bdca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	if (cc_value == get_comparator(chan)) {
   1bdce:	429d      	cmp	r5, r3
   1bdd0:	d105      	bne.n	1bdde <sys_clock_timeout_handler+0x6e>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bdd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
   1bdd6:	4a05      	ldr	r2, [pc, #20]	; (1bdec <sys_clock_timeout_handler+0x7c>)
   1bdd8:	40a3      	lsls	r3, r4
   1bdda:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
		if (!anchor_updated) {
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
   1bdde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1bde0:	20009b58 	.word	0x20009b58
   1bde4:	200212a4 	.word	0x200212a4
   1bde8:	20009b60 	.word	0x20009b60
   1bdec:	40015000 	.word	0x40015000

0001bdf0 <compare_int_unlock>:
	if (key) {
   1bdf0:	b1d9      	cbz	r1, 1be2a <compare_int_unlock+0x3a>
		atomic_or(&int_mask, BIT(chan));
   1bdf2:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1bdf4:	4a0d      	ldr	r2, [pc, #52]	; (1be2c <compare_int_unlock+0x3c>)
   1bdf6:	4083      	lsls	r3, r0
   1bdf8:	e8d2 cfef 	ldaex	ip, [r2]
   1bdfc:	ea4c 0c03 	orr.w	ip, ip, r3
   1be00:	e8c2 cfe1 	stlex	r1, ip, [r2]
   1be04:	2900      	cmp	r1, #0
   1be06:	d1f7      	bne.n	1bdf8 <compare_int_unlock+0x8>
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1be08:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->INTENSET = mask;
   1be0c:	4a08      	ldr	r2, [pc, #32]	; (1be30 <compare_int_unlock+0x40>)
   1be0e:	4083      	lsls	r3, r0
   1be10:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   1be14:	4b07      	ldr	r3, [pc, #28]	; (1be34 <compare_int_unlock+0x44>)
   1be16:	e8d3 3faf 	lda	r3, [r3]
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
   1be1a:	40c3      	lsrs	r3, r0
   1be1c:	07db      	lsls	r3, r3, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1be1e:	bf42      	ittt	mi
   1be20:	f44f 1200 	movmi.w	r2, #2097152	; 0x200000
   1be24:	4b04      	ldrmi	r3, [pc, #16]	; (1be38 <compare_int_unlock+0x48>)
   1be26:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
   1be2a:	4770      	bx	lr
   1be2c:	200212a0 	.word	0x200212a0
   1be30:	40015000 	.word	0x40015000
   1be34:	20021298 	.word	0x20021298
   1be38:	e000e100 	.word	0xe000e100

0001be3c <z_nrf_rtc_timer_compare_evt_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1be3c:	2801      	cmp	r0, #1
{
   1be3e:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1be40:	d909      	bls.n	1be56 <z_nrf_rtc_timer_compare_evt_address_get+0x1a>
   1be42:	4907      	ldr	r1, [pc, #28]	; (1be60 <z_nrf_rtc_timer_compare_evt_address_get+0x24>)
   1be44:	4807      	ldr	r0, [pc, #28]	; (1be64 <z_nrf_rtc_timer_compare_evt_address_get+0x28>)
   1be46:	237c      	movs	r3, #124	; 0x7c
   1be48:	4a07      	ldr	r2, [pc, #28]	; (1be68 <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1be4a:	f008 feb4 	bl	24bb6 <assert_print>
   1be4e:	217c      	movs	r1, #124	; 0x7c
   1be50:	4805      	ldr	r0, [pc, #20]	; (1be68 <z_nrf_rtc_timer_compare_evt_address_get+0x2c>)
   1be52:	f008 fea9 	bl	24ba8 <assert_post_action>
    p_reg->EVTENCLR = mask;
}

NRF_STATIC_INLINE nrf_rtc_event_t nrf_rtc_compare_event_get(uint8_t index)
{
    return (nrf_rtc_event_t)NRFX_OFFSETOF(NRF_RTC_Type, EVENTS_COMPARE[index]);
   1be56:	0083      	lsls	r3, r0, #2
}
   1be58:	4804      	ldr	r0, [pc, #16]	; (1be6c <z_nrf_rtc_timer_compare_evt_address_get+0x30>)
   1be5a:	4418      	add	r0, r3
   1be5c:	bd08      	pop	{r3, pc}
   1be5e:	bf00      	nop
   1be60:	0002fb65 	.word	0x0002fb65
   1be64:	0002b549 	.word	0x0002b549
   1be68:	0002fb34 	.word	0x0002fb34
   1be6c:	40015140 	.word	0x40015140

0001be70 <z_nrf_rtc_timer_capture_task_address_get>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1be70:	2801      	cmp	r0, #1
{
   1be72:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1be74:	d909      	bls.n	1be8a <z_nrf_rtc_timer_capture_task_address_get+0x1a>
   1be76:	4907      	ldr	r1, [pc, #28]	; (1be94 <z_nrf_rtc_timer_capture_task_address_get+0x24>)
   1be78:	4807      	ldr	r0, [pc, #28]	; (1be98 <z_nrf_rtc_timer_capture_task_address_get+0x28>)
   1be7a:	2383      	movs	r3, #131	; 0x83
   1be7c:	4a07      	ldr	r2, [pc, #28]	; (1be9c <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1be7e:	f008 fe9a 	bl	24bb6 <assert_print>
   1be82:	2183      	movs	r1, #131	; 0x83
   1be84:	4805      	ldr	r0, [pc, #20]	; (1be9c <z_nrf_rtc_timer_capture_task_address_get+0x2c>)
   1be86:	f008 fe8f 	bl	24ba8 <assert_post_action>
	return nrf_rtc_task_address_get(RTC, task);
   1be8a:	2800      	cmp	r0, #0
}
   1be8c:	4804      	ldr	r0, [pc, #16]	; (1bea0 <z_nrf_rtc_timer_capture_task_address_get+0x30>)
   1be8e:	bf08      	it	eq
   1be90:	2000      	moveq	r0, #0
   1be92:	bd08      	pop	{r3, pc}
   1be94:	0002fb65 	.word	0x0002fb65
   1be98:	0002b549 	.word	0x0002b549
   1be9c:	0002fb34 	.word	0x0002fb34
   1bea0:	40015044 	.word	0x40015044

0001bea4 <z_nrf_rtc_timer_compare_read>:
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bea4:	2801      	cmp	r0, #1
{
   1bea6:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan >= 0 && chan < CHAN_COUNT);
   1bea8:	d909      	bls.n	1bebe <z_nrf_rtc_timer_compare_read+0x1a>
   1beaa:	4908      	ldr	r1, [pc, #32]	; (1becc <z_nrf_rtc_timer_compare_read+0x28>)
   1beac:	4808      	ldr	r0, [pc, #32]	; (1bed0 <z_nrf_rtc_timer_compare_read+0x2c>)
   1beae:	23b9      	movs	r3, #185	; 0xb9
   1beb0:	4a08      	ldr	r2, [pc, #32]	; (1bed4 <z_nrf_rtc_timer_compare_read+0x30>)
   1beb2:	f008 fe80 	bl	24bb6 <assert_print>
   1beb6:	21b9      	movs	r1, #185	; 0xb9
   1beb8:	4806      	ldr	r0, [pc, #24]	; (1bed4 <z_nrf_rtc_timer_compare_read+0x30>)
   1beba:	f008 fe75 	bl	24ba8 <assert_post_action>
    return p_reg->CC[ch];
   1bebe:	4b06      	ldr	r3, [pc, #24]	; (1bed8 <z_nrf_rtc_timer_compare_read+0x34>)
   1bec0:	f500 70a8 	add.w	r0, r0, #336	; 0x150
   1bec4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
   1bec8:	bd08      	pop	{r3, pc}
   1beca:	bf00      	nop
   1becc:	0002fb65 	.word	0x0002fb65
   1bed0:	0002b549 	.word	0x0002b549
   1bed4:	0002fb34 	.word	0x0002fb34
   1bed8:	40015000 	.word	0x40015000

0001bedc <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
   1bedc:	4b0d      	ldr	r3, [pc, #52]	; (1bf14 <z_nrf_rtc_timer_read+0x38>)
   1bede:	6818      	ldr	r0, [r3, #0]
   1bee0:	0a01      	lsrs	r1, r0, #8
   1bee2:	0600      	lsls	r0, r0, #24
  __ASM volatile ("dmb 0xF":::"memory");
   1bee4:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
   1bee8:	4b0b      	ldr	r3, [pc, #44]	; (1bf18 <z_nrf_rtc_timer_read+0x3c>)
   1beea:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
   1beee:	1818      	adds	r0, r3, r0
   1bef0:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
   1bef4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   1bef8:	d20a      	bcs.n	1bf10 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
   1befa:	4b08      	ldr	r3, [pc, #32]	; (1bf1c <z_nrf_rtc_timer_read+0x40>)
   1befc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bf00:	4290      	cmp	r0, r2
   1bf02:	eb71 0303 	sbcs.w	r3, r1, r3
   1bf06:	d203      	bcs.n	1bf10 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
   1bf08:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
   1bf0c:	f141 0100 	adc.w	r1, r1, #0
}
   1bf10:	4770      	bx	lr
   1bf12:	bf00      	nop
   1bf14:	200212a4 	.word	0x200212a4
   1bf18:	40015000 	.word	0x40015000
   1bf1c:	20009b60 	.word	0x20009b60

0001bf20 <compare_set>:
{
   1bf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf24:	b085      	sub	sp, #20
   1bf26:	4614      	mov	r4, r2
   1bf28:	461d      	mov	r5, r3
   1bf2a:	4607      	mov	r7, r0
	key = compare_int_lock(chan);
   1bf2c:	f7ff ff00 	bl	1bd30 <compare_int_lock>
   1bf30:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
   1bf32:	f7ff ffd3 	bl	1bedc <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
   1bf36:	42a0      	cmp	r0, r4
   1bf38:	eb71 0305 	sbcs.w	r3, r1, r5
   1bf3c:	f080 8086 	bcs.w	1c04c <compare_set+0x12c>
		if (target_time - curr_time > COUNTER_SPAN) {
   1bf40:	4b49      	ldr	r3, [pc, #292]	; (1c068 <compare_set+0x148>)
   1bf42:	1a20      	subs	r0, r4, r0
   1bf44:	eb65 0101 	sbc.w	r1, r5, r1
   1bf48:	4298      	cmp	r0, r3
   1bf4a:	f171 0100 	sbcs.w	r1, r1, #0
   1bf4e:	f080 8088 	bcs.w	1c062 <compare_set+0x142>
		if (target_time != cc_data[chan].target_time) {
   1bf52:	4b46      	ldr	r3, [pc, #280]	; (1c06c <compare_set+0x14c>)
   1bf54:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   1bf58:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
   1bf5c:	429d      	cmp	r5, r3
   1bf5e:	bf08      	it	eq
   1bf60:	4294      	cmpeq	r4, r2
   1bf62:	d05e      	beq.n	1c022 <compare_set+0x102>
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bf64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	return absolute_time & COUNTER_MAX;
   1bf68:	f024 427f 	bic.w	r2, r4, #4278190080	; 0xff000000
	uint32_t cc_val = abs_val & COUNTER_MAX;
   1bf6c:	4616      	mov	r6, r2
	uint32_t tick_inc = 2;
   1bf6e:	f04f 0b02 	mov.w	fp, #2
	return (a - b) & COUNTER_MAX;
   1bf72:	f06f 0101 	mvn.w	r1, #1
   1bf76:	ea4f 0987 	mov.w	r9, r7, lsl #2
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
   1bf7a:	f107 0850 	add.w	r8, r7, #80	; 0x50
   1bf7e:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
   1bf82:	ea4f 0888 	mov.w	r8, r8, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
   1bf86:	40bb      	lsls	r3, r7
   1bf88:	f509 39a8 	add.w	r9, r9, #86016	; 0x15000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bf8c:	fa1f f888 	uxth.w	r8, r8
   1bf90:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
   1bf94:	9302      	str	r3, [sp, #8]
    return p_reg->CC[ch];
   1bf96:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1bf9a:	4b35      	ldr	r3, [pc, #212]	; (1c070 <compare_set+0x150>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bf9c:	f508 38a8 	add.w	r8, r8, #86016	; 0x15000
     return p_reg->COUNTER;
   1bfa0:	f8d3 a504 	ldr.w	sl, [r3, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
   1bfa4:	eba0 000a 	sub.w	r0, r0, sl
   1bfa8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1bfac:	f02a 4c7f 	bic.w	ip, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
   1bfb0:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
   1bfb2:	f8c9 c540 	str.w	ip, [r9, #1344]	; 0x540
   1bfb6:	d107      	bne.n	1bfc8 <compare_set+0xa8>
   1bfb8:	9203      	str	r2, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
   1bfba:	2013      	movs	r0, #19
   1bfbc:	f00d fa58 	bl	29470 <z_impl_k_busy_wait>
   1bfc0:	f06f 0101 	mvn.w	r1, #1
   1bfc4:	4b2a      	ldr	r3, [pc, #168]	; (1c070 <compare_set+0x150>)
   1bfc6:	9a03      	ldr	r2, [sp, #12]
	return (a - b) & COUNTER_MAX;
   1bfc8:	eba1 000a 	sub.w	r0, r1, sl
   1bfcc:	4430      	add	r0, r6
   1bfce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
   1bfd2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1bfd6:	f04f 0000 	mov.w	r0, #0
   1bfda:	f8c8 0000 	str.w	r0, [r8]
   1bfde:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
   1bfe2:	9802      	ldr	r0, [sp, #8]
			cc_val = now + tick_inc;
   1bfe4:	bf88      	it	hi
   1bfe6:	eb0a 060b 	addhi.w	r6, sl, fp
   1bfea:	f8c3 0344 	str.w	r0, [r3, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
   1bfee:	f026 407f 	bic.w	r0, r6, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
   1bff2:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
   1bff6:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
			tick_inc++;
   1bffa:	bf88      	it	hi
   1bffc:	f10b 0b01 	addhi.w	fp, fp, #1
	} while ((now2 != now) &&
   1c000:	4582      	cmp	sl, r0
   1c002:	d006      	beq.n	1c012 <compare_set+0xf2>
	return (a - b) & COUNTER_MAX;
   1c004:	1a08      	subs	r0, r1, r0
   1c006:	4430      	add	r0, r6
   1c008:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
   1c00c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1c010:	d81a      	bhi.n	1c048 <compare_set+0x128>
	return (a - b) & COUNTER_MAX;
   1c012:	1ab6      	subs	r6, r6, r2
   1c014:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
   1c018:	1936      	adds	r6, r6, r4
   1c01a:	f145 0300 	adc.w	r3, r5, #0
   1c01e:	4634      	mov	r4, r6
   1c020:	461d      	mov	r5, r3
	cc_data[chan].target_time = target_time;
   1c022:	4912      	ldr	r1, [pc, #72]	; (1c06c <compare_set+0x14c>)
	cc_data[chan].callback = handler;
   1c024:	980e      	ldr	r0, [sp, #56]	; 0x38
	cc_data[chan].target_time = target_time;
   1c026:	eb01 1207 	add.w	r2, r1, r7, lsl #4
   1c02a:	e9c2 4502 	strd	r4, r5, [r2, #8]
	return ret;
   1c02e:	2400      	movs	r4, #0
	cc_data[chan].target_time = target_time;
   1c030:	013b      	lsls	r3, r7, #4
	cc_data[chan].callback = handler;
   1c032:	50c8      	str	r0, [r1, r3]
	cc_data[chan].user_context = user_data;
   1c034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1c036:	6053      	str	r3, [r2, #4]
	compare_int_unlock(chan, key);
   1c038:	4638      	mov	r0, r7
   1c03a:	9901      	ldr	r1, [sp, #4]
   1c03c:	f7ff fed8 	bl	1bdf0 <compare_int_unlock>
}
   1c040:	4620      	mov	r0, r4
   1c042:	b005      	add	sp, #20
   1c044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c048:	4630      	mov	r0, r6
   1c04a:	e7a9      	b.n	1bfa0 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
   1c04c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1c04e:	4a09      	ldr	r2, [pc, #36]	; (1c074 <compare_set+0x154>)
   1c050:	40bb      	lsls	r3, r7
   1c052:	e8d2 0fef 	ldaex	r0, [r2]
   1c056:	4318      	orrs	r0, r3
   1c058:	e8c2 0fe1 	stlex	r1, r0, [r2]
   1c05c:	2900      	cmp	r1, #0
   1c05e:	d0e0      	beq.n	1c022 <compare_set+0x102>
   1c060:	e7f7      	b.n	1c052 <compare_set+0x132>
			return -EINVAL;
   1c062:	f06f 0415 	mvn.w	r4, #21
   1c066:	e7e7      	b.n	1c038 <compare_set+0x118>
   1c068:	01000001 	.word	0x01000001
   1c06c:	20009b38 	.word	0x20009b38
   1c070:	40015000 	.word	0x40015000
   1c074:	20021298 	.word	0x20021298

0001c078 <z_nrf_rtc_timer_set>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c078:	2801      	cmp	r0, #1
{
   1c07a:	b510      	push	{r4, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c07c:	d00b      	beq.n	1c096 <z_nrf_rtc_timer_set+0x1e>
   1c07e:	4908      	ldr	r1, [pc, #32]	; (1c0a0 <z_nrf_rtc_timer_set+0x28>)
   1c080:	4808      	ldr	r0, [pc, #32]	; (1c0a4 <z_nrf_rtc_timer_set+0x2c>)
   1c082:	f240 1353 	movw	r3, #339	; 0x153
   1c086:	4a08      	ldr	r2, [pc, #32]	; (1c0a8 <z_nrf_rtc_timer_set+0x30>)
   1c088:	f008 fd95 	bl	24bb6 <assert_print>
   1c08c:	f240 1153 	movw	r1, #339	; 0x153
   1c090:	4805      	ldr	r0, [pc, #20]	; (1c0a8 <z_nrf_rtc_timer_set+0x30>)
   1c092:	f008 fd89 	bl	24ba8 <assert_post_action>
}
   1c096:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return compare_set(chan, target_time, handler, user_data);
   1c09a:	f7ff bf41 	b.w	1bf20 <compare_set>
   1c09e:	bf00      	nop
   1c0a0:	0002fb81 	.word	0x0002fb81
   1c0a4:	0002b549 	.word	0x0002b549
   1c0a8:	0002fb34 	.word	0x0002fb34

0001c0ac <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
   1c0ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
    p_reg->INTENSET = mask;
   1c0ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    p_reg->PRESCALER = val;
   1c0b2:	2500      	movs	r5, #0
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c0b4:	f04f 30ff 	mov.w	r0, #4294967295
   1c0b8:	f04f 31ff 	mov.w	r1, #4294967295
   1c0bc:	4c19      	ldr	r4, [pc, #100]	; (1c124 <sys_clock_driver_init+0x78>)
   1c0be:	4b1a      	ldr	r3, [pc, #104]	; (1c128 <sys_clock_driver_init+0x7c>)
   1c0c0:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
   1c0c4:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
   1c0c8:	f8c4 2304 	str.w	r2, [r4, #772]	; 0x304
   1c0cc:	e9c3 0106 	strd	r0, r1, [r3, #24]
   1c0d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
   1c0d4:	2602      	movs	r6, #2
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1c0d6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   1c0da:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
   1c0de:	4b13      	ldr	r3, [pc, #76]	; (1c12c <sys_clock_driver_init+0x80>)

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
   1c0e0:	2101      	movs	r1, #1
   1c0e2:	f8c4 6304 	str.w	r6, [r4, #772]	; 0x304
   1c0e6:	2015      	movs	r0, #21
   1c0e8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   1c0ec:	462a      	mov	r2, r5
   1c0ee:	f7f3 ffa5 	bl	1003c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
   1c0f2:	2015      	movs	r0, #21
   1c0f4:	f7f3 ff72 	bl	ffdc <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
   1c0f8:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
   1c0fa:	2203      	movs	r2, #3
   1c0fc:	60a3      	str	r3, [r4, #8]
   1c0fe:	6023      	str	r3, [r4, #0]
   1c100:	4b0b      	ldr	r3, [pc, #44]	; (1c130 <sys_clock_driver_init+0x84>)
	}

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		MAX_TICKS : (counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c102:	4628      	mov	r0, r5
	int_mask = BIT_MASK(CHAN_COUNT);
   1c104:	601a      	str	r2, [r3, #0]
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1c106:	4b0b      	ldr	r3, [pc, #44]	; (1c134 <sys_clock_driver_init+0x88>)
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c108:	4a0b      	ldr	r2, [pc, #44]	; (1c138 <sys_clock_driver_init+0x8c>)
		alloc_mask = BIT_MASK(EXT_CHAN_COUNT) << 1;
   1c10a:	601e      	str	r6, [r3, #0]
	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
   1c10c:	4b0b      	ldr	r3, [pc, #44]	; (1c13c <sys_clock_driver_init+0x90>)
   1c10e:	9501      	str	r5, [sp, #4]
   1c110:	9300      	str	r3, [sp, #0]
   1c112:	2300      	movs	r3, #0
   1c114:	f7ff ff04 	bl	1bf20 <compare_set>

	z_nrf_clock_control_lf_on(mode);
   1c118:	4630      	mov	r0, r6
   1c11a:	f7fd fd83 	bl	19c24 <z_nrf_clock_control_lf_on>

	return 0;
}
   1c11e:	4628      	mov	r0, r5
   1c120:	b002      	add	sp, #8
   1c122:	bd70      	pop	{r4, r5, r6, pc}
   1c124:	40015000 	.word	0x40015000
   1c128:	20009b38 	.word	0x20009b38
   1c12c:	e000e100 	.word	0xe000e100
   1c130:	200212a0 	.word	0x200212a0
   1c134:	2002129c 	.word	0x2002129c
   1c138:	007fffff 	.word	0x007fffff
   1c13c:	0001bd71 	.word	0x0001bd71

0001c140 <rtc_nrf_isr>:
{
   1c140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return p_reg->INTENSET & mask;
   1c144:	4b3f      	ldr	r3, [pc, #252]	; (1c244 <rtc_nrf_isr+0x104>)
   1c146:	b085      	sub	sp, #20
   1c148:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
   1c14c:	0792      	lsls	r2, r2, #30
   1c14e:	d50b      	bpl.n	1c168 <rtc_nrf_isr+0x28>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1c150:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
   1c154:	b142      	cbz	r2, 1c168 <rtc_nrf_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c156:	2200      	movs	r2, #0
   1c158:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
		overflow_cnt++;
   1c15c:	4a3a      	ldr	r2, [pc, #232]	; (1c248 <rtc_nrf_isr+0x108>)
   1c15e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
   1c162:	6813      	ldr	r3, [r2, #0]
   1c164:	3301      	adds	r3, #1
   1c166:	6013      	str	r3, [r2, #0]
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c168:	4d38      	ldr	r5, [pc, #224]	; (1c24c <rtc_nrf_isr+0x10c>)
   1c16a:	2400      	movs	r4, #0
   1c16c:	462f      	mov	r7, r5
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
   1c16e:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    return p_reg->INTENSET & mask;
   1c172:	4e34      	ldr	r6, [pc, #208]	; (1c244 <rtc_nrf_isr+0x104>)
	__asm__ volatile(
   1c174:	f04f 0320 	mov.w	r3, #32
   1c178:	f3ef 8211 	mrs	r2, BASEPRI
   1c17c:	f383 8812 	msr	BASEPRI_MAX, r3
   1c180:	f3bf 8f6f 	isb	sy
   1c184:	f8d6 3304 	ldr.w	r3, [r6, #772]	; 0x304
   1c188:	fa0b f904 	lsl.w	r9, fp, r4
   1c18c:	ea19 0f03 	tst.w	r9, r3
   1c190:	d10a      	bne.n	1c1a8 <rtc_nrf_isr+0x68>
	__asm__ volatile(
   1c192:	f382 8811 	msr	BASEPRI, r2
   1c196:	f3bf 8f6f 	isb	sy
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c19a:	3510      	adds	r5, #16
   1c19c:	b114      	cbz	r4, 1c1a4 <rtc_nrf_isr+0x64>
}
   1c19e:	b005      	add	sp, #20
   1c1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
   1c1a4:	2401      	movs	r4, #1
   1c1a6:	e7e5      	b.n	1c174 <rtc_nrf_isr+0x34>
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
   1c1a8:	2301      	movs	r3, #1
   1c1aa:	40a3      	lsls	r3, r4
   1c1ac:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   1c1ae:	4928      	ldr	r1, [pc, #160]	; (1c250 <rtc_nrf_isr+0x110>)
   1c1b0:	e8d1 0fef 	ldaex	r0, [r1]
   1c1b4:	ea00 0c03 	and.w	ip, r0, r3
   1c1b8:	e8c1 cfee 	stlex	lr, ip, [r1]
   1c1bc:	f1be 0f00 	cmp.w	lr, #0
   1c1c0:	d1f6      	bne.n	1c1b0 <rtc_nrf_isr+0x70>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1c1c2:	4b24      	ldr	r3, [pc, #144]	; (1c254 <rtc_nrf_isr+0x114>)
   1c1c4:	00a1      	lsls	r1, r4, #2
   1c1c6:	b918      	cbnz	r0, 1c1d0 <rtc_nrf_isr+0x90>
   1c1c8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   1c1cc:	2800      	cmp	r0, #0
   1c1ce:	d0e0      	beq.n	1c192 <rtc_nrf_isr+0x52>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
   1c1d0:	f04f 0a00 	mov.w	sl, #0
   1c1d4:	f841 a003 	str.w	sl, [r1, r3]
   1c1d8:	58cb      	ldr	r3, [r1, r3]
   1c1da:	f382 8811 	msr	BASEPRI, r2
   1c1de:	f3bf 8f6f 	isb	sy
		curr_time = z_nrf_rtc_timer_read();
   1c1e2:	f7ff fe7b 	bl	1bedc <z_nrf_rtc_timer_read>
	__asm__ volatile(
   1c1e6:	f04f 0320 	mov.w	r3, #32
   1c1ea:	f3ef 8c11 	mrs	ip, BASEPRI
   1c1ee:	f383 8812 	msr	BASEPRI_MAX, r3
   1c1f2:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
   1c1f6:	eb07 1e04 	add.w	lr, r7, r4, lsl #4
   1c1fa:	e9de 2302 	ldrd	r2, r3, [lr, #8]
		if (curr_time >= expire_time) {
   1c1fe:	4290      	cmp	r0, r2
   1c200:	4199      	sbcs	r1, r3
   1c202:	d204      	bcs.n	1c20e <rtc_nrf_isr+0xce>
	__asm__ volatile(
   1c204:	f38c 8811 	msr	BASEPRI, ip
   1c208:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c20c:	e7c5      	b.n	1c19a <rtc_nrf_isr+0x5a>
			user_context = cc_data[chan].user_context;
   1c20e:	e9d5 8100 	ldrd	r8, r1, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c212:	f04f 30ff 	mov.w	r0, #4294967295
			user_context = cc_data[chan].user_context;
   1c216:	9103      	str	r1, [sp, #12]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c218:	f04f 31ff 	mov.w	r1, #4294967295
			cc_data[chan].callback = NULL;
   1c21c:	f8c5 a000 	str.w	sl, [r5]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
   1c220:	e9ce 0102 	strd	r0, r1, [lr, #8]
    p_reg->EVTENCLR = mask;
   1c224:	4907      	ldr	r1, [pc, #28]	; (1c244 <rtc_nrf_isr+0x104>)
   1c226:	f8c1 9348 	str.w	r9, [r1, #840]	; 0x348
   1c22a:	f38c 8811 	msr	BASEPRI, ip
   1c22e:	f3bf 8f6f 	isb	sy
		if (handler) {
   1c232:	f1b8 0f00 	cmp.w	r8, #0
   1c236:	d0b0      	beq.n	1c19a <rtc_nrf_isr+0x5a>
			handler(chan, expire_time, user_context);
   1c238:	9903      	ldr	r1, [sp, #12]
   1c23a:	4620      	mov	r0, r4
   1c23c:	9100      	str	r1, [sp, #0]
   1c23e:	47c0      	blx	r8
   1c240:	e7ab      	b.n	1c19a <rtc_nrf_isr+0x5a>
   1c242:	bf00      	nop
   1c244:	40015000 	.word	0x40015000
   1c248:	200212a4 	.word	0x200212a4
   1c24c:	20009b38 	.word	0x20009b38
   1c250:	20021298 	.word	0x20021298
   1c254:	40015140 	.word	0x40015140

0001c258 <z_nrf_rtc_timer_chan_alloc>:
{
   1c258:	b570      	push	{r4, r5, r6, lr}
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c25a:	2401      	movs	r4, #1
		chan = alloc_mask ? 31 - __builtin_clz(alloc_mask) : -1;
   1c25c:	4b0c      	ldr	r3, [pc, #48]	; (1c290 <z_nrf_rtc_timer_chan_alloc+0x38>)
   1c25e:	6818      	ldr	r0, [r3, #0]
   1c260:	b190      	cbz	r0, 1c288 <z_nrf_rtc_timer_chan_alloc+0x30>
   1c262:	fab0 f080 	clz	r0, r0
   1c266:	f1c0 001f 	rsb	r0, r0, #31
		prev = atomic_and(&alloc_mask, ~BIT(chan));
   1c26a:	fa04 f100 	lsl.w	r1, r4, r0
   1c26e:	43c9      	mvns	r1, r1
   1c270:	e8d3 2fef 	ldaex	r2, [r3]
   1c274:	ea02 0501 	and.w	r5, r2, r1
   1c278:	e8c3 5fe6 	stlex	r6, r5, [r3]
   1c27c:	2e00      	cmp	r6, #0
   1c27e:	d1f7      	bne.n	1c270 <z_nrf_rtc_timer_chan_alloc+0x18>
	} while (!(prev & BIT(chan)));
   1c280:	40c2      	lsrs	r2, r0
   1c282:	07d2      	lsls	r2, r2, #31
   1c284:	d5eb      	bpl.n	1c25e <z_nrf_rtc_timer_chan_alloc+0x6>
}
   1c286:	bd70      	pop	{r4, r5, r6, pc}
			return -ENOMEM;
   1c288:	f06f 000b 	mvn.w	r0, #11
   1c28c:	e7fb      	b.n	1c286 <z_nrf_rtc_timer_chan_alloc+0x2e>
   1c28e:	bf00      	nop
   1c290:	2002129c 	.word	0x2002129c

0001c294 <z_nrf_rtc_timer_chan_free>:
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c294:	2801      	cmp	r0, #1
{
   1c296:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(chan > 0 && chan < CHAN_COUNT);
   1c298:	d00b      	beq.n	1c2b2 <z_nrf_rtc_timer_chan_free+0x1e>
   1c29a:	490b      	ldr	r1, [pc, #44]	; (1c2c8 <z_nrf_rtc_timer_chan_free+0x34>)
   1c29c:	480b      	ldr	r0, [pc, #44]	; (1c2cc <z_nrf_rtc_timer_chan_free+0x38>)
   1c29e:	f240 2321 	movw	r3, #545	; 0x221
   1c2a2:	4a0b      	ldr	r2, [pc, #44]	; (1c2d0 <z_nrf_rtc_timer_chan_free+0x3c>)
   1c2a4:	f008 fc87 	bl	24bb6 <assert_print>
   1c2a8:	f240 2121 	movw	r1, #545	; 0x221
   1c2ac:	4808      	ldr	r0, [pc, #32]	; (1c2d0 <z_nrf_rtc_timer_chan_free+0x3c>)
   1c2ae:	f008 fc7b 	bl	24ba8 <assert_post_action>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   1c2b2:	4b08      	ldr	r3, [pc, #32]	; (1c2d4 <z_nrf_rtc_timer_chan_free+0x40>)
   1c2b4:	e8d3 1fef 	ldaex	r1, [r3]
   1c2b8:	f041 0102 	orr.w	r1, r1, #2
   1c2bc:	e8c3 1fe2 	stlex	r2, r1, [r3]
   1c2c0:	2a00      	cmp	r2, #0
   1c2c2:	d1f7      	bne.n	1c2b4 <z_nrf_rtc_timer_chan_free+0x20>
}
   1c2c4:	bd08      	pop	{r3, pc}
   1c2c6:	bf00      	nop
   1c2c8:	0002fb81 	.word	0x0002fb81
   1c2cc:	0002b549 	.word	0x0002b549
   1c2d0:	0002fb34 	.word	0x0002fb34
   1c2d4:	2002129c 	.word	0x2002129c

0001c2d8 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c2d8:	1c43      	adds	r3, r0, #1
{
   1c2da:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c2dc:	d020      	beq.n	1c320 <sys_clock_set_timeout+0x48>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c2de:	2801      	cmp	r0, #1
   1c2e0:	dd20      	ble.n	1c324 <sys_clock_set_timeout+0x4c>
   1c2e2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   1c2e6:	da1f      	bge.n	1c328 <sys_clock_set_timeout+0x50>
   1c2e8:	1e44      	subs	r4, r0, #1
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
   1c2ea:	f7ff fdf7 	bl	1bedc <z_nrf_rtc_timer_read>
   1c2ee:	4b0f      	ldr	r3, [pc, #60]	; (1c32c <sys_clock_set_timeout+0x54>)
   1c2f0:	e9d3 1300 	ldrd	r1, r3, [r3]
   1c2f4:	1a42      	subs	r2, r0, r1
		ticks = 0;
   1c2f6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
   1c2fa:	bf28      	it	cs
   1c2fc:	2400      	movcs	r4, #0
	if (cyc > MAX_CYCLES) {
   1c2fe:	480c      	ldr	r0, [pc, #48]	; (1c330 <sys_clock_set_timeout+0x58>)
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
   1c300:	3201      	adds	r2, #1
   1c302:	4422      	add	r2, r4
	if (cyc > MAX_CYCLES) {
   1c304:	4282      	cmp	r2, r0
   1c306:	bf28      	it	cs
   1c308:	4602      	movcs	r2, r0
	uint64_t target_time = cyc + last_count;
   1c30a:	2000      	movs	r0, #0
   1c30c:	1852      	adds	r2, r2, r1
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
   1c30e:	4909      	ldr	r1, [pc, #36]	; (1c334 <sys_clock_set_timeout+0x5c>)
   1c310:	9001      	str	r0, [sp, #4]
   1c312:	9100      	str	r1, [sp, #0]
   1c314:	f143 0300 	adc.w	r3, r3, #0
   1c318:	f7ff fe02 	bl	1bf20 <compare_set>
}
   1c31c:	b002      	add	sp, #8
   1c31e:	bd10      	pop	{r4, pc}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
   1c320:	4803      	ldr	r0, [pc, #12]	; (1c330 <sys_clock_set_timeout+0x58>)
   1c322:	e7e1      	b.n	1c2e8 <sys_clock_set_timeout+0x10>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
   1c324:	2400      	movs	r4, #0
   1c326:	e7e0      	b.n	1c2ea <sys_clock_set_timeout+0x12>
   1c328:	4c01      	ldr	r4, [pc, #4]	; (1c330 <sys_clock_set_timeout+0x58>)
   1c32a:	e7de      	b.n	1c2ea <sys_clock_set_timeout+0x12>
   1c32c:	20009b58 	.word	0x20009b58
   1c330:	007fffff 	.word	0x007fffff
   1c334:	0001bd71 	.word	0x0001bd71

0001c338 <sys_clock_elapsed>:
{
   1c338:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
   1c33a:	f7ff fdcf 	bl	1bedc <z_nrf_rtc_timer_read>
   1c33e:	4b02      	ldr	r3, [pc, #8]	; (1c348 <sys_clock_elapsed+0x10>)
   1c340:	681b      	ldr	r3, [r3, #0]
}
   1c342:	1ac0      	subs	r0, r0, r3
   1c344:	bd08      	pop	{r3, pc}
   1c346:	bf00      	nop
   1c348:	20009b58 	.word	0x20009b58

0001c34c <nrf_gpio_pin_port_decode>:
{
   1c34c:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c34e:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1c350:	095a      	lsrs	r2, r3, #5
   1c352:	d00d      	beq.n	1c370 <nrf_gpio_pin_port_decode+0x24>
   1c354:	2a01      	cmp	r2, #1
   1c356:	d013      	beq.n	1c380 <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c358:	490e      	ldr	r1, [pc, #56]	; (1c394 <nrf_gpio_pin_port_decode+0x48>)
   1c35a:	480f      	ldr	r0, [pc, #60]	; (1c398 <nrf_gpio_pin_port_decode+0x4c>)
   1c35c:	f240 2347 	movw	r3, #583	; 0x247
   1c360:	4a0e      	ldr	r2, [pc, #56]	; (1c39c <nrf_gpio_pin_port_decode+0x50>)
   1c362:	f008 fc28 	bl	24bb6 <assert_print>
   1c366:	f240 2147 	movw	r1, #583	; 0x247
   1c36a:	480c      	ldr	r0, [pc, #48]	; (1c39c <nrf_gpio_pin_port_decode+0x50>)
   1c36c:	f008 fc1c 	bl	24ba8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1c370:	f04f 32ff 	mov.w	r2, #4294967295
   1c374:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c378:	07d9      	lsls	r1, r3, #31
   1c37a:	d5ed      	bpl.n	1c358 <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1c37c:	4808      	ldr	r0, [pc, #32]	; (1c3a0 <nrf_gpio_pin_port_decode+0x54>)
   1c37e:	e008      	b.n	1c392 <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1c380:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1c384:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1c388:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1c38a:	07d2      	lsls	r2, r2, #31
   1c38c:	d5e4      	bpl.n	1c358 <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1c38e:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1c390:	4804      	ldr	r0, [pc, #16]	; (1c3a4 <nrf_gpio_pin_port_decode+0x58>)
}
   1c392:	bd08      	pop	{r3, pc}
   1c394:	0002f454 	.word	0x0002f454
   1c398:	0002b549 	.word	0x0002b549
   1c39c:	0002f421 	.word	0x0002f421
   1c3a0:	40842500 	.word	0x40842500
   1c3a4:	40842800 	.word	0x40842800

0001c3a8 <mbox_nrf_init>:

	nrfx_ipc_config_load(&ch_config);
}

static int mbox_nrf_init(const struct device *dev)
{
   1c3a8:	b510      	push	{r4, lr}
   1c3aa:	4604      	mov	r4, r0
	struct mbox_nrf_data *data = dev->data;
   1c3ac:	6902      	ldr	r2, [r0, #16]
{
   1c3ae:	b0a6      	sub	sp, #152	; 0x98

	data->dev = dev;
   1c3b0:	f8c2 0080 	str.w	r0, [r2, #128]	; 0x80

	nrfx_ipc_init(0, mbox_dispatcher, (void *) data);
   1c3b4:	4924      	ldr	r1, [pc, #144]	; (1c448 <mbox_nrf_init+0xa0>)
   1c3b6:	2000      	movs	r0, #0
   1c3b8:	f001 f812 	bl	1d3e0 <nrfx_ipc_init>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
   1c3bc:	2200      	movs	r2, #0
   1c3be:	2101      	movs	r1, #1
   1c3c0:	202a      	movs	r0, #42	; 0x2a
   1c3c2:	f7f3 fe3b 	bl	1003c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_ipc_irq_handler, 0);

	enable_dt_channels(dev);
   1c3c6:	6864      	ldr	r4, [r4, #4]
	nrfx_ipc_config_t ch_config = { 0 };
   1c3c8:	2284      	movs	r2, #132	; 0x84
   1c3ca:	2100      	movs	r1, #0
   1c3cc:	a805      	add	r0, sp, #20
   1c3ce:	f00d f992 	bl	296f6 <memset>
	if (conf->tx_mask >= BIT(IPC_CONF_NUM)) {
   1c3d2:	6863      	ldr	r3, [r4, #4]
   1c3d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c3d8:	d309      	bcc.n	1c3ee <mbox_nrf_init+0x46>
		LOG_WRN("tx_mask too big (or IPC_CONF_NUM too small)");
   1c3da:	4b1c      	ldr	r3, [pc, #112]	; (1c44c <mbox_nrf_init+0xa4>)
   1c3dc:	2202      	movs	r2, #2
   1c3de:	9302      	str	r3, [sp, #8]
   1c3e0:	2300      	movs	r3, #0
   1c3e2:	491b      	ldr	r1, [pc, #108]	; (1c450 <mbox_nrf_init+0xa8>)
   1c3e4:	4618      	mov	r0, r3
   1c3e6:	e9cd 3300 	strd	r3, r3, [sp]
   1c3ea:	f00c f8d3 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	if (conf->rx_mask >= BIT(IPC_CONF_NUM)) {
   1c3ee:	6823      	ldr	r3, [r4, #0]
   1c3f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1c3f4:	d309      	bcc.n	1c40a <mbox_nrf_init+0x62>
		LOG_WRN("rx_mask too big (or IPC_CONF_NUM too small)");
   1c3f6:	4b17      	ldr	r3, [pc, #92]	; (1c454 <mbox_nrf_init+0xac>)
   1c3f8:	2202      	movs	r2, #2
   1c3fa:	9302      	str	r3, [sp, #8]
   1c3fc:	2300      	movs	r3, #0
   1c3fe:	4914      	ldr	r1, [pc, #80]	; (1c450 <mbox_nrf_init+0xa8>)
   1c400:	4618      	mov	r0, r3
   1c402:	e9cd 3300 	strd	r3, r3, [sp]
   1c406:	f00c f8c5 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	ch_config.receive_events_enabled = 0;
   1c40a:	2300      	movs	r3, #0
			ch_config.send_task_config[ch] = BIT(ch);
   1c40c:	2001      	movs	r0, #1
	ch_config.receive_events_enabled = 0;
   1c40e:	9325      	str	r3, [sp, #148]	; 0x94
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c410:	aa05      	add	r2, sp, #20
		if (conf->tx_mask & BIT(ch)) {
   1c412:	6861      	ldr	r1, [r4, #4]
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c414:	3204      	adds	r2, #4
		if (conf->tx_mask & BIT(ch)) {
   1c416:	40d9      	lsrs	r1, r3
   1c418:	07c9      	lsls	r1, r1, #31
			ch_config.send_task_config[ch] = BIT(ch);
   1c41a:	bf44      	itt	mi
   1c41c:	fa00 f103 	lslmi.w	r1, r0, r3
   1c420:	f842 1c04 	strmi.w	r1, [r2, #-4]
		if (conf->rx_mask & BIT(ch)) {
   1c424:	6821      	ldr	r1, [r4, #0]
   1c426:	40d9      	lsrs	r1, r3
   1c428:	07c9      	lsls	r1, r1, #31
			ch_config.receive_event_config[ch] = BIT(ch);
   1c42a:	bf48      	it	mi
   1c42c:	fa00 f103 	lslmi.w	r1, r0, r3
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c430:	f103 0301 	add.w	r3, r3, #1
			ch_config.receive_event_config[ch] = BIT(ch);
   1c434:	bf48      	it	mi
   1c436:	63d1      	strmi	r1, [r2, #60]	; 0x3c
	for (size_t ch = 0; ch < IPC_CONF_NUM; ch++) {
   1c438:	2b10      	cmp	r3, #16
   1c43a:	d1ea      	bne.n	1c412 <mbox_nrf_init+0x6a>
	nrfx_ipc_config_load(&ch_config);
   1c43c:	a805      	add	r0, sp, #20
   1c43e:	f000 ffe7 	bl	1d410 <nrfx_ipc_config_load>

	return 0;
}
   1c442:	2000      	movs	r0, #0
   1c444:	b026      	add	sp, #152	; 0x98
   1c446:	bd10      	pop	{r4, pc}
   1c448:	0001c4a9 	.word	0x0001c4a9
   1c44c:	0002fb9c 	.word	0x0002fb9c
   1c450:	0002a640 	.word	0x0002a640
   1c454:	0002fbc8 	.word	0x0002fbc8

0001c458 <mbox_nrf_send>:
{
   1c458:	b530      	push	{r4, r5, lr}
   1c45a:	4605      	mov	r5, r0
   1c45c:	460c      	mov	r4, r1
   1c45e:	b085      	sub	sp, #20
	if (msg) {
   1c460:	b14a      	cbz	r2, 1c476 <mbox_nrf_send+0x1e>
		LOG_WRN("Sending data not supported");
   1c462:	4b0f      	ldr	r3, [pc, #60]	; (1c4a0 <mbox_nrf_send+0x48>)
   1c464:	2202      	movs	r2, #2
   1c466:	9302      	str	r3, [sp, #8]
   1c468:	2300      	movs	r3, #0
   1c46a:	490e      	ldr	r1, [pc, #56]	; (1c4a4 <mbox_nrf_send+0x4c>)
   1c46c:	4618      	mov	r0, r3
   1c46e:	e9cd 3300 	strd	r3, r3, [sp]
   1c472:	f00c f88f 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	return ((ch < IPC_CONF_NUM) && (conf->tx_mask & BIT(ch)));
   1c476:	2c0f      	cmp	r4, #15
   1c478:	d80f      	bhi.n	1c49a <mbox_nrf_send+0x42>
   1c47a:	686b      	ldr	r3, [r5, #4]
   1c47c:	685b      	ldr	r3, [r3, #4]
   1c47e:	40e3      	lsrs	r3, r4
   1c480:	07db      	lsls	r3, r3, #31
   1c482:	d50a      	bpl.n	1c49a <mbox_nrf_send+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c484:	2301      	movs	r3, #1
	return 0;
   1c486:	2000      	movs	r0, #0
    return (nrf_ipc_task_t)(NRFX_OFFSETOF(NRF_IPC_Type, TASKS_SEND[index]));
   1c488:	00a4      	lsls	r4, r4, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c48a:	b2e4      	uxtb	r4, r4
   1c48c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
   1c490:	f504 3428 	add.w	r4, r4, #172032	; 0x2a000
   1c494:	6023      	str	r3, [r4, #0]
}
   1c496:	b005      	add	sp, #20
   1c498:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c49a:	f06f 0015 	mvn.w	r0, #21
   1c49e:	e7fa      	b.n	1c496 <mbox_nrf_send+0x3e>
   1c4a0:	0002fbf4 	.word	0x0002fbf4
   1c4a4:	0002a640 	.word	0x0002a640

0001c4a8 <mbox_dispatcher>:
{
   1c4a8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	const struct device *dev = data->dev;
   1c4aa:	f8d1 6080 	ldr.w	r6, [r1, #128]	; 0x80
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c4ae:	280f      	cmp	r0, #15
{
   1c4b0:	4604      	mov	r4, r0
   1c4b2:	460d      	mov	r5, r1
   1c4b4:	6873      	ldr	r3, [r6, #4]
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c4b6:	d803      	bhi.n	1c4c0 <mbox_dispatcher+0x18>
   1c4b8:	681b      	ldr	r3, [r3, #0]
   1c4ba:	40c3      	lsrs	r3, r0
   1c4bc:	07db      	lsls	r3, r3, #31
   1c4be:	d409      	bmi.n	1c4d4 <mbox_dispatcher+0x2c>
		LOG_WRN("RX event on illegal channel");
   1c4c0:	4b14      	ldr	r3, [pc, #80]	; (1c514 <mbox_dispatcher+0x6c>)
   1c4c2:	2202      	movs	r2, #2
   1c4c4:	9302      	str	r3, [sp, #8]
   1c4c6:	2300      	movs	r3, #0
   1c4c8:	4913      	ldr	r1, [pc, #76]	; (1c518 <mbox_dispatcher+0x70>)
   1c4ca:	4618      	mov	r0, r3
   1c4cc:	e9cd 3300 	strd	r3, r3, [sp]
   1c4d0:	f00c f860 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	if (!(data->enabled_mask & BIT(channel))) {
   1c4d4:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c4d8:	40e3      	lsrs	r3, r4
   1c4da:	f013 0301 	ands.w	r3, r3, #1
   1c4de:	d108      	bne.n	1c4f2 <mbox_dispatcher+0x4a>
		LOG_WRN("RX event on disabled channel");
   1c4e0:	4a0e      	ldr	r2, [pc, #56]	; (1c51c <mbox_dispatcher+0x74>)
   1c4e2:	4618      	mov	r0, r3
   1c4e4:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c4e8:	490b      	ldr	r1, [pc, #44]	; (1c518 <mbox_dispatcher+0x70>)
   1c4ea:	2202      	movs	r2, #2
   1c4ec:	9300      	str	r3, [sp, #0]
   1c4ee:	f00c f851 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	if (data->cb[channel] != NULL) {
   1c4f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   1c4f6:	f855 5024 	ldr.w	r5, [r5, r4, lsl #2]
   1c4fa:	b145      	cbz	r5, 1c50e <mbox_dispatcher+0x66>
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c4fc:	2300      	movs	r3, #0
   1c4fe:	4621      	mov	r1, r4
   1c500:	4630      	mov	r0, r6
   1c502:	46ac      	mov	ip, r5
   1c504:	6c12      	ldr	r2, [r2, #64]	; 0x40
}
   1c506:	b004      	add	sp, #16
   1c508:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		data->cb[channel](dev, channel, data->user_data[channel], NULL);
   1c50c:	4760      	bx	ip
}
   1c50e:	b004      	add	sp, #16
   1c510:	bd70      	pop	{r4, r5, r6, pc}
   1c512:	bf00      	nop
   1c514:	0002fc0f 	.word	0x0002fc0f
   1c518:	0002a640 	.word	0x0002a640
   1c51c:	0002fc2b 	.word	0x0002fc2b

0001c520 <mbox_nrf_set_enabled>:
{
   1c520:	b530      	push	{r4, r5, lr}
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c522:	290f      	cmp	r1, #15
{
   1c524:	460c      	mov	r4, r1
	struct mbox_nrf_data *data = dev->data;
   1c526:	6905      	ldr	r5, [r0, #16]
{
   1c528:	b085      	sub	sp, #20
	return ((ch < IPC_CONF_NUM) && (conf->rx_mask & BIT(ch)));
   1c52a:	d841      	bhi.n	1c5b0 <mbox_nrf_set_enabled+0x90>
   1c52c:	6843      	ldr	r3, [r0, #4]
   1c52e:	681b      	ldr	r3, [r3, #0]
   1c530:	40cb      	lsrs	r3, r1
   1c532:	07db      	lsls	r3, r3, #31
   1c534:	d53c      	bpl.n	1c5b0 <mbox_nrf_set_enabled+0x90>
	if ((enable == 0 && (!(data->enabled_mask & BIT(channel)))) ||
   1c536:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c53a:	40cb      	lsrs	r3, r1
   1c53c:	f003 0301 	and.w	r3, r3, #1
   1c540:	b91a      	cbnz	r2, 1c54a <mbox_nrf_set_enabled+0x2a>
   1c542:	bb0b      	cbnz	r3, 1c588 <mbox_nrf_set_enabled+0x68>
		return -EALREADY;
   1c544:	f06f 0077 	mvn.w	r0, #119	; 0x77
   1c548:	e030      	b.n	1c5ac <mbox_nrf_set_enabled+0x8c>
	    (enable != 0 &&   (data->enabled_mask & BIT(channel)))) {
   1c54a:	2b00      	cmp	r3, #0
   1c54c:	d1fa      	bne.n	1c544 <mbox_nrf_set_enabled+0x24>
	if (enable && (data->cb[channel] == NULL)) {
   1c54e:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   1c552:	b943      	cbnz	r3, 1c566 <mbox_nrf_set_enabled+0x46>
		LOG_WRN("Enabling channel without a registered callback\n");
   1c554:	4a18      	ldr	r2, [pc, #96]	; (1c5b8 <mbox_nrf_set_enabled+0x98>)
   1c556:	4618      	mov	r0, r3
   1c558:	e9cd 3201 	strd	r3, r2, [sp, #4]
   1c55c:	4917      	ldr	r1, [pc, #92]	; (1c5bc <mbox_nrf_set_enabled+0x9c>)
   1c55e:	2202      	movs	r2, #2
   1c560:	9300      	str	r3, [sp, #0]
   1c562:	f00c f817 	bl	28594 <z_log_msg_runtime_create.constprop.0>
	if (enable && data->enabled_mask == 0) {
   1c566:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c56a:	b913      	cbnz	r3, 1c572 <mbox_nrf_set_enabled+0x52>
		irq_enable(DT_INST_IRQN(0));
   1c56c:	202a      	movs	r0, #42	; 0x2a
   1c56e:	f7f3 fd35 	bl	ffdc <arch_irq_enable>
		data->enabled_mask |= BIT(channel);
   1c572:	2201      	movs	r2, #1
   1c574:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c578:	40a2      	lsls	r2, r4
   1c57a:	4313      	orrs	r3, r2
   1c57c:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
		nrfx_ipc_receive_event_enable(channel);
   1c580:	b2e0      	uxtb	r0, r4
   1c582:	f000 ff87 	bl	1d494 <nrfx_ipc_receive_event_enable>
   1c586:	e00a      	b.n	1c59e <mbox_nrf_set_enabled+0x7e>
		nrfx_ipc_receive_event_disable(channel);
   1c588:	b2c8      	uxtb	r0, r1
   1c58a:	f000 ffa1 	bl	1d4d0 <nrfx_ipc_receive_event_disable>
		data->enabled_mask &= ~BIT(channel);
   1c58e:	2201      	movs	r2, #1
   1c590:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c594:	40a2      	lsls	r2, r4
   1c596:	ea23 0302 	bic.w	r3, r3, r2
   1c59a:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
	if (data->enabled_mask == 0) {
   1c59e:	f8d5 3084 	ldr.w	r3, [r5, #132]	; 0x84
   1c5a2:	b913      	cbnz	r3, 1c5aa <mbox_nrf_set_enabled+0x8a>
		irq_disable(DT_INST_IRQN(0));
   1c5a4:	202a      	movs	r0, #42	; 0x2a
   1c5a6:	f7f3 fd27 	bl	fff8 <arch_irq_disable>
	return 0;
   1c5aa:	2000      	movs	r0, #0
}
   1c5ac:	b005      	add	sp, #20
   1c5ae:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   1c5b0:	f06f 0015 	mvn.w	r0, #21
   1c5b4:	e7fa      	b.n	1c5ac <mbox_nrf_set_enabled+0x8c>
   1c5b6:	bf00      	nop
   1c5b8:	0002fc48 	.word	0x0002fc48
   1c5bc:	0002a640 	.word	0x0002a640

0001c5c0 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   1c5c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   1c5c2:	ab0b      	add	r3, sp, #44	; 0x2c
   1c5c4:	9305      	str	r3, [sp, #20]
   1c5c6:	9303      	str	r3, [sp, #12]
   1c5c8:	4b05      	ldr	r3, [pc, #20]	; (1c5e0 <z_log_msg_runtime_create.constprop.0+0x20>)
   1c5ca:	2201      	movs	r2, #1
   1c5cc:	9302      	str	r3, [sp, #8]
   1c5ce:	2300      	movs	r3, #0
   1c5d0:	4618      	mov	r0, r3
   1c5d2:	e9cd 3300 	strd	r3, r3, [sp]
   1c5d6:	f7f1 fe23 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   1c5da:	b007      	add	sp, #28
   1c5dc:	f85d fb04 	ldr.w	pc, [sp], #4
   1c5e0:	0002fca5 	.word	0x0002fca5

0001c5e4 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
   1c5e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(reason);

	LOG_PANIC();

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
   1c5e6:	2400      	movs	r4, #0
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
   1c5e8:	f7f1 fd68 	bl	e0bc <z_impl_log_panic>
   1c5ec:	4b06      	ldr	r3, [pc, #24]	; (1c608 <k_sys_fatal_error_handler+0x24>)
   1c5ee:	4620      	mov	r0, r4
   1c5f0:	9302      	str	r3, [sp, #8]
   1c5f2:	2201      	movs	r2, #1
   1c5f4:	4623      	mov	r3, r4
   1c5f6:	e9cd 4400 	strd	r4, r4, [sp]
   1c5fa:	4904      	ldr	r1, [pc, #16]	; (1c60c <k_sys_fatal_error_handler+0x28>)
   1c5fc:	f7ff ffe0 	bl	1c5c0 <z_log_msg_runtime_create.constprop.0>
		sys_arch_reboot(0);
   1c600:	4620      	mov	r0, r4
   1c602:	f7f4 f98b 	bl	1091c <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
   1c606:	bf00      	nop
   1c608:	0002fca5 	.word	0x0002fca5
   1c60c:	0002a608 	.word	0x0002a608

0001c610 <tfm_ns_interface_dispatch>:
K_MUTEX_DEFINE(tfm_mutex);

int32_t tfm_ns_interface_dispatch(veneer_fn fn,
				  uint32_t arg0, uint32_t arg1,
				  uint32_t arg2, uint32_t arg3)
{
   1c610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1c614:	461f      	mov	r7, r3
	return !z_sys_post_kernel;
   1c616:	4b15      	ldr	r3, [pc, #84]	; (1c66c <tfm_ns_interface_dispatch+0x5c>)
   1c618:	4604      	mov	r4, r0
   1c61a:	f893 8000 	ldrb.w	r8, [r3]
   1c61e:	460d      	mov	r5, r1
   1c620:	4616      	mov	r6, r2
   1c622:	b0a2      	sub	sp, #136	; 0x88
	int32_t result;
	bool is_pre_kernel = k_is_pre_kernel();

	if (!is_pre_kernel) {
   1c624:	f1b8 0f00 	cmp.w	r8, #0
   1c628:	d115      	bne.n	1c656 <tfm_ns_interface_dispatch+0x46>
#endif
	}

	struct fpu_ctx_full context_buffer;

	z_arm_save_fp_context(&context_buffer);
   1c62a:	4668      	mov	r0, sp
   1c62c:	f009 fb24 	bl	25c78 <z_arm_save_fp_context>

	result = fn(arg0, arg1, arg2, arg3);
   1c630:	463a      	mov	r2, r7
   1c632:	4631      	mov	r1, r6
   1c634:	4628      	mov	r0, r5
   1c636:	9b28      	ldr	r3, [sp, #160]	; 0xa0
   1c638:	47a0      	blx	r4
   1c63a:	4604      	mov	r4, r0

	z_arm_restore_fp_context(&context_buffer);
   1c63c:	4668      	mov	r0, sp
   1c63e:	f009 fb1c 	bl	25c7a <z_arm_restore_fp_context>

	if (!is_pre_kernel) {
   1c642:	f1b8 0f00 	cmp.w	r8, #0
   1c646:	d002      	beq.n	1c64e <tfm_ns_interface_dispatch+0x3e>
	return z_impl_k_mutex_unlock(mutex);
   1c648:	4809      	ldr	r0, [pc, #36]	; (1c670 <tfm_ns_interface_dispatch+0x60>)
   1c64a:	f003 f9bd 	bl	1f9c8 <z_impl_k_mutex_unlock>

		k_mutex_unlock(&tfm_mutex);
	}

	return result;
}
   1c64e:	4620      	mov	r0, r4
   1c650:	b022      	add	sp, #136	; 0x88
   1c652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return z_impl_k_mutex_lock(mutex, timeout);
   1c656:	f04f 32ff 	mov.w	r2, #4294967295
   1c65a:	f04f 33ff 	mov.w	r3, #4294967295
   1c65e:	4804      	ldr	r0, [pc, #16]	; (1c670 <tfm_ns_interface_dispatch+0x60>)
   1c660:	f003 f8e2 	bl	1f828 <z_impl_k_mutex_lock>
		if (k_mutex_lock(&tfm_mutex, K_FOREVER) != 0) {
   1c664:	2800      	cmp	r0, #0
   1c666:	d0e0      	beq.n	1c62a <tfm_ns_interface_dispatch+0x1a>
			return (int32_t)TFM_ERROR_GENERIC;
   1c668:	241f      	movs	r4, #31
   1c66a:	e7f0      	b.n	1c64e <tfm_ns_interface_dispatch+0x3e>
   1c66c:	200221ee 	.word	0x200221ee
   1c670:	20008abc 	.word	0x20008abc

0001c674 <psa_generate_random>:
    return status;
}

psa_status_t psa_generate_random(uint8_t *output,
                                 size_t output_size)
{
   1c674:	b530      	push	{r4, r5, lr}
   1c676:	b095      	sub	sp, #84	; 0x54
   1c678:	4605      	mov	r5, r0
   1c67a:	460c      	mov	r4, r1
    psa_status_t status;
    struct tfm_crypto_pack_iovec iov = {
   1c67c:	2230      	movs	r2, #48	; 0x30
   1c67e:	2100      	movs	r1, #0
   1c680:	a808      	add	r0, sp, #32
   1c682:	f00d f838 	bl	296f6 <memset>
   1c686:	233f      	movs	r3, #63	; 0x3f
   1c688:	9307      	str	r3, [sp, #28]
        .srv_id = TFM_CRYPTO_GENERATE_RANDOM_SID,
    };

    psa_invec in_vec[] = {
   1c68a:	ab07      	add	r3, sp, #28
   1c68c:	9303      	str	r3, [sp, #12]
   1c68e:	2334      	movs	r3, #52	; 0x34
        {.base = &iov, .len = sizeof(struct tfm_crypto_pack_iovec)},
    };

    psa_outvec out_vec[] = {
   1c690:	9406      	str	r4, [sp, #24]
   1c692:	e9cd 3504 	strd	r3, r5, [sp, #16]
        {.base = output, .len = output_size},
    };

    if (output_size == 0) {
   1c696:	b154      	cbz	r4, 1c6ae <psa_generate_random+0x3a>
        return PSA_SUCCESS;
    }

    status = API_DISPATCH(tfm_crypto_generate_random,
   1c698:	2301      	movs	r3, #1
   1c69a:	aa05      	add	r2, sp, #20
   1c69c:	9200      	str	r2, [sp, #0]
   1c69e:	2100      	movs	r1, #0
   1c6a0:	4804      	ldr	r0, [pc, #16]	; (1c6b4 <psa_generate_random+0x40>)
   1c6a2:	9301      	str	r3, [sp, #4]
   1c6a4:	aa03      	add	r2, sp, #12
   1c6a6:	f000 f807 	bl	1c6b8 <psa_call>
                          TFM_CRYPTO_GENERATE_RANDOM);

    return status;
}
   1c6aa:	b015      	add	sp, #84	; 0x54
   1c6ac:	bd30      	pop	{r4, r5, pc}
        return PSA_SUCCESS;
   1c6ae:	4620      	mov	r0, r4
   1c6b0:	e7fb      	b.n	1c6aa <psa_generate_random+0x36>
   1c6b2:	bf00      	nop
   1c6b4:	40000100 	.word	0x40000100

0001c6b8 <psa_call>:
psa_status_t psa_call(psa_handle_t handle, int32_t type,
                      const psa_invec *in_vec,
                      size_t in_len,
                      psa_outvec *out_vec,
                      size_t out_len)
{
   1c6b8:	b430      	push	{r4, r5}
    if ((type > INT16_MAX) ||
   1c6ba:	f501 4500 	add.w	r5, r1, #32768	; 0x8000
   1c6be:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
{
   1c6c2:	9c03      	ldr	r4, [sp, #12]
    if ((type > INT16_MAX) ||
   1c6c4:	d20d      	bcs.n	1c6e2 <psa_call+0x2a>
        (type < INT16_MIN) ||
   1c6c6:	ea43 0504 	orr.w	r5, r3, r4
   1c6ca:	2dff      	cmp	r5, #255	; 0xff
   1c6cc:	d809      	bhi.n	1c6e2 <psa_call+0x2a>
    }

    return tfm_ns_interface_dispatch(
                                (veneer_fn)tfm_psa_call_veneer,
                                (uint32_t)handle,
                                PARAM_PACK(type, in_len, out_len),
   1c6ce:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
    return tfm_ns_interface_dispatch(
   1c6d2:	4613      	mov	r3, r2
   1c6d4:	ea44 4201 	orr.w	r2, r4, r1, lsl #16
   1c6d8:	4601      	mov	r1, r0
                                (uint32_t)in_vec,
                                (uint32_t)out_vec);
}
   1c6da:	bc30      	pop	{r4, r5}
    return tfm_ns_interface_dispatch(
   1c6dc:	4803      	ldr	r0, [pc, #12]	; (1c6ec <psa_call+0x34>)
   1c6de:	f7ff bf97 	b.w	1c610 <tfm_ns_interface_dispatch>
}
   1c6e2:	f06f 0080 	mvn.w	r0, #128	; 0x80
   1c6e6:	bc30      	pop	{r4, r5}
   1c6e8:	4770      	bx	lr
   1c6ea:	bf00      	nop
   1c6ec:	00007c21 	.word	0x00007c21

0001c6f0 <psa_connect>:

/* Following veneers are only needed by connection-based services */
#if CONFIG_TFM_CONNECTION_BASED_SERVICE_API == 1
psa_handle_t psa_connect(uint32_t sid, uint32_t version)
{
    return tfm_ns_interface_dispatch(
   1c6f0:	2300      	movs	r3, #0
{
   1c6f2:	b507      	push	{r0, r1, r2, lr}
   1c6f4:	460a      	mov	r2, r1
    return tfm_ns_interface_dispatch(
   1c6f6:	9300      	str	r3, [sp, #0]
   1c6f8:	4601      	mov	r1, r0
   1c6fa:	4803      	ldr	r0, [pc, #12]	; (1c708 <psa_connect+0x18>)
   1c6fc:	f7ff ff88 	bl	1c610 <tfm_ns_interface_dispatch>
                                (veneer_fn)tfm_psa_connect_veneer,
                                sid,
                                version,
                                0,
                                0);
}
   1c700:	b003      	add	sp, #12
   1c702:	f85d fb04 	ldr.w	pc, [sp], #4
   1c706:	bf00      	nop
   1c708:	00007c19 	.word	0x00007c19

0001c70c <psa_close>:

void psa_close(psa_handle_t handle)
{
    (void)tfm_ns_interface_dispatch(
   1c70c:	2300      	movs	r3, #0
{
   1c70e:	b507      	push	{r0, r1, r2, lr}
   1c710:	4601      	mov	r1, r0
    (void)tfm_ns_interface_dispatch(
   1c712:	461a      	mov	r2, r3
   1c714:	9300      	str	r3, [sp, #0]
   1c716:	4803      	ldr	r0, [pc, #12]	; (1c724 <psa_close+0x18>)
   1c718:	f7ff ff7a 	bl	1c610 <tfm_ns_interface_dispatch>
                         (veneer_fn)tfm_psa_close_veneer,
                         (uint32_t)handle,
                         0,
                         0,
                         0);
}
   1c71c:	b003      	add	sp, #12
   1c71e:	f85d fb04 	ldr.w	pc, [sp], #4
   1c722:	bf00      	nop
   1c724:	00007c11 	.word	0x00007c11

0001c728 <SystemCoreClockUpdate>:
#endif

void SystemCoreClockUpdate(void)
{
#if defined(NRF_TRUSTZONE_NONSECURE)
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_NS->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
   1c728:	4b04      	ldr	r3, [pc, #16]	; (1c73c <SystemCoreClockUpdate+0x14>)
   1c72a:	f8d3 2558 	ldr.w	r2, [r3, #1368]	; 0x558
   1c72e:	4b04      	ldr	r3, [pc, #16]	; (1c740 <SystemCoreClockUpdate+0x18>)
   1c730:	f002 0203 	and.w	r2, r2, #3
   1c734:	40d3      	lsrs	r3, r2
   1c736:	4a03      	ldr	r2, [pc, #12]	; (1c744 <SystemCoreClockUpdate+0x1c>)
   1c738:	6013      	str	r3, [r2, #0]
#else
    SystemCoreClock = __SYSTEM_CLOCK_MAX >> (NRF_CLOCK_S->HFCLKCTRL & (CLOCK_HFCLKCTRL_HCLK_Msk));
#endif
}
   1c73a:	4770      	bx	lr
   1c73c:	40005000 	.word	0x40005000
   1c740:	07a12000 	.word	0x07a12000
   1c744:	20008684 	.word	0x20008684

0001c748 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
   1c748:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c74a:	2501      	movs	r5, #1
        prev_mask = *p_mask;
   1c74c:	6802      	ldr	r2, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
   1c74e:	fab2 f382 	clz	r3, r2
   1c752:	f1c3 031f 	rsb	r3, r3, #31
   1c756:	b2db      	uxtb	r3, r3
        new_mask = prev_mask & ~NRFX_BIT(idx);
   1c758:	fa05 f403 	lsl.w	r4, r5, r3
   1c75c:	ea22 0404 	bic.w	r4, r2, r4
	return __atomic_compare_exchange_n(target, &old_value, new_value,
   1c760:	e8d0 6fef 	ldaex	r6, [r0]
   1c764:	4296      	cmp	r6, r2
   1c766:	d104      	bne.n	1c772 <nrfx_flag32_alloc+0x2a>
   1c768:	e8c0 4fec 	stlex	ip, r4, [r0]
   1c76c:	f1bc 0f00 	cmp.w	ip, #0
   1c770:	d1f6      	bne.n	1c760 <nrfx_flag32_alloc+0x18>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c772:	d1eb      	bne.n	1c74c <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
}
   1c774:	4801      	ldr	r0, [pc, #4]	; (1c77c <nrfx_flag32_alloc+0x34>)
    *p_flag = idx;
   1c776:	700b      	strb	r3, [r1, #0]
}
   1c778:	bd70      	pop	{r4, r5, r6, pc}
   1c77a:	bf00      	nop
   1c77c:	0bad0000 	.word	0x0bad0000

0001c780 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
   1c780:	b510      	push	{r4, lr}
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
   1c782:	6803      	ldr	r3, [r0, #0]
   1c784:	40cb      	lsrs	r3, r1
   1c786:	07db      	lsls	r3, r3, #31
   1c788:	d410      	bmi.n	1c7ac <nrfx_flag32_free+0x2c>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
   1c78a:	2301      	movs	r3, #1
   1c78c:	408b      	lsls	r3, r1
        prev_mask = *p_mask;
   1c78e:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
   1c790:	ea43 0102 	orr.w	r1, r3, r2
   1c794:	e8d0 4fef 	ldaex	r4, [r0]
   1c798:	4294      	cmp	r4, r2
   1c79a:	d104      	bne.n	1c7a6 <nrfx_flag32_free+0x26>
   1c79c:	e8c0 1fec 	stlex	ip, r1, [r0]
   1c7a0:	f1bc 0f00 	cmp.w	ip, #0
   1c7a4:	d1f6      	bne.n	1c794 <nrfx_flag32_free+0x14>
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
   1c7a6:	d1f2      	bne.n	1c78e <nrfx_flag32_free+0xe>

    return NRFX_SUCCESS;
   1c7a8:	4801      	ldr	r0, [pc, #4]	; (1c7b0 <nrfx_flag32_free+0x30>)
}
   1c7aa:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1c7ac:	4801      	ldr	r0, [pc, #4]	; (1c7b4 <nrfx_flag32_free+0x34>)
   1c7ae:	e7fc      	b.n	1c7aa <nrfx_flag32_free+0x2a>
   1c7b0:	0bad0000 	.word	0x0bad0000
   1c7b4:	0bad0004 	.word	0x0bad0004

0001c7b8 <clock_stop>:
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    switch (domain)
   1c7b8:	2200      	movs	r2, #0
{
   1c7ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
   1c7bc:	4b62      	ldr	r3, [pc, #392]	; (1c948 <clock_stop+0x190>)
    switch (domain)
   1c7be:	2803      	cmp	r0, #3
   1c7c0:	d838      	bhi.n	1c834 <clock_stop+0x7c>
   1c7c2:	e8df f000 	tbb	[pc, r0]
   1c7c6:	0d02      	.short	0x0d02
   1c7c8:	2c21      	.short	0x2c21
    p_reg->INTENCLR = mask;
   1c7ca:	2102      	movs	r1, #2
   1c7cc:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c7d0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1c7d4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c7d8:	2201      	movs	r2, #1
   1c7da:	60da      	str	r2, [r3, #12]
            return;
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c7dc:	2400      	movs	r4, #0
   1c7de:	e009      	b.n	1c7f4 <clock_stop+0x3c>
    p_reg->INTENCLR = mask;
   1c7e0:	2101      	movs	r1, #1
   1c7e2:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c7e6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1c7ea:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   1c7ee:	f10d 0407 	add.w	r4, sp, #7
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c7f2:	6059      	str	r1, [r3, #4]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
   1c7f4:	2301      	movs	r3, #1
   1c7f6:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (domain)
   1c7fa:	2803      	cmp	r0, #3
   1c7fc:	f200 8093 	bhi.w	1c926 <clock_stop+0x16e>
   1c800:	e8df f000 	tbb	[pc, r0]
   1c804:	83634322 	.word	0x83634322
    p_reg->INTENCLR = mask;
   1c808:	f44f 7100 	mov.w	r1, #512	; 0x200
   1c80c:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c810:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1c814:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c818:	2201      	movs	r2, #1
   1c81a:	625a      	str	r2, [r3, #36]	; 0x24
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
   1c81c:	e7de      	b.n	1c7dc <clock_stop+0x24>
    p_reg->INTENCLR = mask;
   1c81e:	f44f 7180 	mov.w	r1, #256	; 0x100
   1c822:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1c826:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1c82a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1c82e:	2201      	movs	r2, #1
   1c830:	61da      	str	r2, [r3, #28]
   1c832:	e7d3      	b.n	1c7dc <clock_stop+0x24>
            NRFX_ASSERT(0);
   1c834:	4945      	ldr	r1, [pc, #276]	; (1c94c <clock_stop+0x194>)
   1c836:	4846      	ldr	r0, [pc, #280]	; (1c950 <clock_stop+0x198>)
   1c838:	23d8      	movs	r3, #216	; 0xd8
   1c83a:	4a46      	ldr	r2, [pc, #280]	; (1c954 <clock_stop+0x19c>)
   1c83c:	f008 f9bb 	bl	24bb6 <assert_print>
   1c840:	21d8      	movs	r1, #216	; 0xd8
   1c842:	4844      	ldr	r0, [pc, #272]	; (1c954 <clock_stop+0x19c>)
            NRFX_ASSERT(0);
   1c844:	f008 f9b0 	bl	24ba8 <assert_post_action>
    switch (domain)
   1c848:	f242 7510 	movw	r5, #10000	; 0x2710
   1c84c:	4e3e      	ldr	r6, [pc, #248]	; (1c948 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c84e:	b194      	cbz	r4, 1c876 <clock_stop+0xbe>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1c850:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c854:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
   1c858:	7023      	strb	r3, [r4, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1c85a:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c85e:	03d9      	lsls	r1, r3, #15
   1c860:	d507      	bpl.n	1c872 <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c862:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c866:	2801      	cmp	r0, #1
   1c868:	d103      	bne.n	1c872 <clock_stop+0xba>
   1c86a:	f00b ff09 	bl	28680 <nrfx_busy_wait>
   1c86e:	3d01      	subs	r5, #1
   1c870:	d1ed      	bne.n	1c84e <clock_stop+0x96>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
   1c872:	b002      	add	sp, #8
   1c874:	bd70      	pop	{r4, r5, r6, pc}
   1c876:	f8d6 3418 	ldr.w	r3, [r6, #1048]	; 0x418
   1c87a:	03da      	lsls	r2, r3, #15
   1c87c:	d5f9      	bpl.n	1c872 <clock_stop+0xba>
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
   1c87e:	2001      	movs	r0, #1
   1c880:	f00b fefe 	bl	28680 <nrfx_busy_wait>
   1c884:	3d01      	subs	r5, #1
   1c886:	d1f6      	bne.n	1c876 <clock_stop+0xbe>
   1c888:	e7f3      	b.n	1c872 <clock_stop+0xba>
    switch (domain)
   1c88a:	f242 7510 	movw	r5, #10000	; 0x2710
   1c88e:	4e2e      	ldr	r6, [pc, #184]	; (1c948 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c890:	b18c      	cbz	r4, 1c8b6 <clock_stop+0xfe>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
   1c892:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c896:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1c89a:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
   1c89c:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c8a0:	03db      	lsls	r3, r3, #15
   1c8a2:	d5e6      	bpl.n	1c872 <clock_stop+0xba>
   1c8a4:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c8a8:	2801      	cmp	r0, #1
   1c8aa:	d1e2      	bne.n	1c872 <clock_stop+0xba>
   1c8ac:	f00b fee8 	bl	28680 <nrfx_busy_wait>
   1c8b0:	3d01      	subs	r5, #1
   1c8b2:	d1ed      	bne.n	1c890 <clock_stop+0xd8>
   1c8b4:	e7dd      	b.n	1c872 <clock_stop+0xba>
   1c8b6:	f8d6 340c 	ldr.w	r3, [r6, #1036]	; 0x40c
   1c8ba:	03d8      	lsls	r0, r3, #15
   1c8bc:	d5d9      	bpl.n	1c872 <clock_stop+0xba>
   1c8be:	2001      	movs	r0, #1
   1c8c0:	f00b fede 	bl	28680 <nrfx_busy_wait>
   1c8c4:	3d01      	subs	r5, #1
   1c8c6:	d1f6      	bne.n	1c8b6 <clock_stop+0xfe>
   1c8c8:	e7d3      	b.n	1c872 <clock_stop+0xba>
    switch (domain)
   1c8ca:	f242 7510 	movw	r5, #10000	; 0x2710
   1c8ce:	4e1e      	ldr	r6, [pc, #120]	; (1c948 <clock_stop+0x190>)
            if (p_clk_src != NULL)
   1c8d0:	b18c      	cbz	r4, 1c8f6 <clock_stop+0x13e>
                    (nrf_clock_hfclk_t)((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_SRC_Msk)
   1c8d2:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c8d6:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
   1c8da:	7023      	strb	r3, [r4, #0]
            if ((p_reg->HFCLK192MSTAT & CLOCK_HFCLK192MSTAT_STATE_Msk)
   1c8dc:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c8e0:	03d9      	lsls	r1, r3, #15
   1c8e2:	d5c6      	bpl.n	1c872 <clock_stop+0xba>
   1c8e4:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c8e8:	2801      	cmp	r0, #1
   1c8ea:	d1c2      	bne.n	1c872 <clock_stop+0xba>
   1c8ec:	f00b fec8 	bl	28680 <nrfx_busy_wait>
   1c8f0:	3d01      	subs	r5, #1
   1c8f2:	d1ed      	bne.n	1c8d0 <clock_stop+0x118>
   1c8f4:	e7bd      	b.n	1c872 <clock_stop+0xba>
   1c8f6:	f8d6 345c 	ldr.w	r3, [r6, #1116]	; 0x45c
   1c8fa:	03da      	lsls	r2, r3, #15
   1c8fc:	d5b9      	bpl.n	1c872 <clock_stop+0xba>
   1c8fe:	2001      	movs	r0, #1
   1c900:	f00b febe 	bl	28680 <nrfx_busy_wait>
   1c904:	3d01      	subs	r5, #1
   1c906:	d1f6      	bne.n	1c8f6 <clock_stop+0x13e>
   1c908:	e7b3      	b.n	1c872 <clock_stop+0xba>
    switch (domain)
   1c90a:	f242 7510 	movw	r5, #10000	; 0x2710
            return (p_reg->HFCLKAUDIOSTAT & CLOCK_HFCLKAUDIOSTAT_STATE_Msk) ==
   1c90e:	4e0e      	ldr	r6, [pc, #56]	; (1c948 <clock_stop+0x190>)
   1c910:	f8d6 3454 	ldr.w	r3, [r6, #1108]	; 0x454
   1c914:	03db      	lsls	r3, r3, #15
   1c916:	d5ac      	bpl.n	1c872 <clock_stop+0xba>
   1c918:	b984      	cbnz	r4, 1c93c <clock_stop+0x184>
   1c91a:	2001      	movs	r0, #1
   1c91c:	f00b feb0 	bl	28680 <nrfx_busy_wait>
   1c920:	3d01      	subs	r5, #1
   1c922:	d1f5      	bne.n	1c910 <clock_stop+0x158>
   1c924:	e7a5      	b.n	1c872 <clock_stop+0xba>
            NRFX_ASSERT(0);
   1c926:	4909      	ldr	r1, [pc, #36]	; (1c94c <clock_stop+0x194>)
   1c928:	4809      	ldr	r0, [pc, #36]	; (1c950 <clock_stop+0x198>)
   1c92a:	f240 3347 	movw	r3, #839	; 0x347
   1c92e:	4a0a      	ldr	r2, [pc, #40]	; (1c958 <clock_stop+0x1a0>)
   1c930:	f008 f941 	bl	24bb6 <assert_print>
   1c934:	f240 3147 	movw	r1, #839	; 0x347
   1c938:	4807      	ldr	r0, [pc, #28]	; (1c958 <clock_stop+0x1a0>)
   1c93a:	e783      	b.n	1c844 <clock_stop+0x8c>
   1c93c:	f89d 0007 	ldrb.w	r0, [sp, #7]
   1c940:	2801      	cmp	r0, #1
   1c942:	d0eb      	beq.n	1c91c <clock_stop+0x164>
   1c944:	e795      	b.n	1c872 <clock_stop+0xba>
   1c946:	bf00      	nop
   1c948:	40005000 	.word	0x40005000
   1c94c:	00030d67 	.word	0x00030d67
   1c950:	0002b549 	.word	0x0002b549
   1c954:	0002fcc2 	.word	0x0002fcc2
   1c958:	0002fcff 	.word	0x0002fcff

0001c95c <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
   1c95c:	b508      	push	{r3, lr}
    NRFX_ASSERT(event_handler);
   1c95e:	b958      	cbnz	r0, 1c978 <nrfx_clock_init+0x1c>
   1c960:	490a      	ldr	r1, [pc, #40]	; (1c98c <nrfx_clock_init+0x30>)
   1c962:	480b      	ldr	r0, [pc, #44]	; (1c990 <nrfx_clock_init+0x34>)
   1c964:	f240 1315 	movw	r3, #277	; 0x115
   1c968:	4a0a      	ldr	r2, [pc, #40]	; (1c994 <nrfx_clock_init+0x38>)
   1c96a:	f008 f924 	bl	24bb6 <assert_print>
   1c96e:	f240 1115 	movw	r1, #277	; 0x115
   1c972:	4808      	ldr	r0, [pc, #32]	; (1c994 <nrfx_clock_init+0x38>)
   1c974:	f008 f918 	bl	24ba8 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
   1c978:	4b07      	ldr	r3, [pc, #28]	; (1c998 <nrfx_clock_init+0x3c>)
   1c97a:	791a      	ldrb	r2, [r3, #4]
   1c97c:	b922      	cbnz	r2, 1c988 <nrfx_clock_init+0x2c>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
   1c97e:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
   1c980:	6018      	str	r0, [r3, #0]
    nrfx_err_t err_code = NRFX_SUCCESS;
   1c982:	4806      	ldr	r0, [pc, #24]	; (1c99c <nrfx_clock_init+0x40>)
        m_clock_cb.module_initialized = true;
   1c984:	711a      	strb	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
   1c986:	bd08      	pop	{r3, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
   1c988:	4805      	ldr	r0, [pc, #20]	; (1c9a0 <nrfx_clock_init+0x44>)
    return err_code;
   1c98a:	e7fc      	b.n	1c986 <nrfx_clock_init+0x2a>
   1c98c:	0002fd33 	.word	0x0002fd33
   1c990:	0002b549 	.word	0x0002b549
   1c994:	0002fcc2 	.word	0x0002fcc2
   1c998:	20021330 	.word	0x20021330
   1c99c:	0bad0000 	.word	0x0bad0000
   1c9a0:	0bad000c 	.word	0x0bad000c

0001c9a4 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
   1c9a4:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1c9a6:	4b0f      	ldr	r3, [pc, #60]	; (1c9e4 <nrfx_clock_enable+0x40>)
   1c9a8:	791b      	ldrb	r3, [r3, #4]
   1c9aa:	b95b      	cbnz	r3, 1c9c4 <nrfx_clock_enable+0x20>
   1c9ac:	490e      	ldr	r1, [pc, #56]	; (1c9e8 <nrfx_clock_enable+0x44>)
   1c9ae:	480f      	ldr	r0, [pc, #60]	; (1c9ec <nrfx_clock_enable+0x48>)
   1c9b0:	f44f 7397 	mov.w	r3, #302	; 0x12e
   1c9b4:	4a0e      	ldr	r2, [pc, #56]	; (1c9f0 <nrfx_clock_enable+0x4c>)
   1c9b6:	f008 f8fe 	bl	24bb6 <assert_print>
   1c9ba:	f44f 7197 	mov.w	r1, #302	; 0x12e
   1c9be:	480c      	ldr	r0, [pc, #48]	; (1c9f0 <nrfx_clock_enable+0x4c>)
   1c9c0:	f008 f8f2 	bl	24ba8 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
   1c9c4:	2005      	movs	r0, #5
   1c9c6:	f7f3 fb2b 	bl	10020 <arch_irq_is_enabled>
   1c9ca:	b910      	cbnz	r0, 1c9d2 <nrfx_clock_enable+0x2e>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
   1c9cc:	2005      	movs	r0, #5
   1c9ce:	f7f3 fb05 	bl	ffdc <arch_irq_enable>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1c9d2:	2201      	movs	r2, #1
   1c9d4:	4b07      	ldr	r3, [pc, #28]	; (1c9f4 <nrfx_clock_enable+0x50>)
   1c9d6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    p_reg->HFCLKSRC = (uint32_t)(source);
   1c9da:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
                                   >> CLOCK_HFCLK192MCTRL_HCLK192M_Pos);
}

NRF_STATIC_INLINE void nrf_clock_hfclk192m_src_set(NRF_CLOCK_Type * p_reg, nrf_clock_hfclk_t source)
{
    p_reg->HFCLK192MSRC = (uint32_t)(source);
   1c9de:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
   1c9e2:	bd08      	pop	{r3, pc}
   1c9e4:	20021330 	.word	0x20021330
   1c9e8:	0002fd41 	.word	0x0002fd41
   1c9ec:	0002b549 	.word	0x0002b549
   1c9f0:	0002fcc2 	.word	0x0002fcc2
   1c9f4:	40005000 	.word	0x40005000

0001c9f8 <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
   1c9f8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1c9fa:	4b38      	ldr	r3, [pc, #224]	; (1cadc <nrfx_clock_start+0xe4>)
   1c9fc:	791b      	ldrb	r3, [r3, #4]
   1c9fe:	b95b      	cbnz	r3, 1ca18 <nrfx_clock_start+0x20>
   1ca00:	4937      	ldr	r1, [pc, #220]	; (1cae0 <nrfx_clock_start+0xe8>)
   1ca02:	f44f 73b4 	mov.w	r3, #360	; 0x168
   1ca06:	4a37      	ldr	r2, [pc, #220]	; (1cae4 <nrfx_clock_start+0xec>)
   1ca08:	4837      	ldr	r0, [pc, #220]	; (1cae8 <nrfx_clock_start+0xf0>)
   1ca0a:	f008 f8d4 	bl	24bb6 <assert_print>
   1ca0e:	f44f 71b4 	mov.w	r1, #360	; 0x168
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
   1ca12:	4834      	ldr	r0, [pc, #208]	; (1cae4 <nrfx_clock_start+0xec>)
   1ca14:	f008 f8c8 	bl	24ba8 <assert_post_action>
    switch (domain)
   1ca18:	4b34      	ldr	r3, [pc, #208]	; (1caec <nrfx_clock_start+0xf4>)
   1ca1a:	2803      	cmp	r0, #3
   1ca1c:	d853      	bhi.n	1cac6 <nrfx_clock_start+0xce>
   1ca1e:	e8df f000 	tbb	[pc, r0]
   1ca22:	3002      	.short	0x3002
   1ca24:	463a      	.short	0x463a
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1ca26:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1ca2a:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
   1ca2e:	03c9      	lsls	r1, r1, #15
   1ca30:	d511      	bpl.n	1ca56 <nrfx_clock_start+0x5e>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1ca32:	f002 0303 	and.w	r3, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1ca36:	2b02      	cmp	r3, #2
   1ca38:	d11c      	bne.n	1ca74 <nrfx_clock_start+0x7c>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1ca3a:	4a2c      	ldr	r2, [pc, #176]	; (1caec <nrfx_clock_start+0xf4>)
   1ca3c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ca40:	2300      	movs	r3, #0
   1ca42:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
   1ca46:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
    p_reg->INTENSET = mask;
   1ca4a:	2302      	movs	r3, #2
   1ca4c:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1ca50:	2301      	movs	r3, #1
   1ca52:	6093      	str	r3, [r2, #8]
}
   1ca54:	e00d      	b.n	1ca72 <nrfx_clock_start+0x7a>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
   1ca56:	f8d3 2414 	ldr.w	r2, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
   1ca5a:	07d2      	lsls	r2, r2, #31
   1ca5c:	d50f      	bpl.n	1ca7e <nrfx_clock_start+0x86>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
   1ca5e:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
   1ca62:	f002 0203 	and.w	r2, r2, #3
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1ca66:	3a01      	subs	r2, #1
   1ca68:	2a01      	cmp	r2, #1
   1ca6a:	d805      	bhi.n	1ca78 <nrfx_clock_start+0x80>
    p_reg->INTENSET = mask;
   1ca6c:	2202      	movs	r2, #2
   1ca6e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
            break;
    }
}
   1ca72:	bd08      	pop	{r3, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1ca74:	2b01      	cmp	r3, #1
   1ca76:	d002      	beq.n	1ca7e <nrfx_clock_start+0x86>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   1ca78:	2000      	movs	r0, #0
   1ca7a:	f7ff fe9d 	bl	1c7b8 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   1ca7e:	2301      	movs	r3, #1
   1ca80:	e7db      	b.n	1ca3a <nrfx_clock_start+0x42>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ca82:	2200      	movs	r2, #0
   1ca84:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1ca88:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
   1ca8c:	2201      	movs	r2, #1
   1ca8e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1ca92:	601a      	str	r2, [r3, #0]
}
   1ca94:	e7ed      	b.n	1ca72 <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1ca96:	2200      	movs	r2, #0
   1ca98:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1ca9c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENSET = mask;
   1caa0:	f44f 7200 	mov.w	r2, #512	; 0x200
   1caa4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1caa8:	2201      	movs	r2, #1
   1caaa:	621a      	str	r2, [r3, #32]
}
   1caac:	e7e1      	b.n	1ca72 <nrfx_clock_start+0x7a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1caae:	2200      	movs	r2, #0
   1cab0:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1cab4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENSET = mask;
   1cab8:	f44f 7280 	mov.w	r2, #256	; 0x100
   1cabc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cac0:	2201      	movs	r2, #1
   1cac2:	619a      	str	r2, [r3, #24]
}
   1cac4:	e7d5      	b.n	1ca72 <nrfx_clock_start+0x7a>
            NRFX_ASSERT(0);
   1cac6:	490a      	ldr	r1, [pc, #40]	; (1caf0 <nrfx_clock_start+0xf8>)
   1cac8:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
   1cacc:	4a05      	ldr	r2, [pc, #20]	; (1cae4 <nrfx_clock_start+0xec>)
   1cace:	4806      	ldr	r0, [pc, #24]	; (1cae8 <nrfx_clock_start+0xf0>)
   1cad0:	f008 f871 	bl	24bb6 <assert_print>
   1cad4:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
   1cad8:	e79b      	b.n	1ca12 <nrfx_clock_start+0x1a>
   1cada:	bf00      	nop
   1cadc:	20021330 	.word	0x20021330
   1cae0:	0002fd41 	.word	0x0002fd41
   1cae4:	0002fcc2 	.word	0x0002fcc2
   1cae8:	0002b549 	.word	0x0002b549
   1caec:	40005000 	.word	0x40005000
   1caf0:	00030d67 	.word	0x00030d67

0001caf4 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
   1caf4:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
   1caf6:	4b09      	ldr	r3, [pc, #36]	; (1cb1c <nrfx_clock_stop+0x28>)
   1caf8:	791b      	ldrb	r3, [r3, #4]
   1cafa:	b95b      	cbnz	r3, 1cb14 <nrfx_clock_stop+0x20>
   1cafc:	4908      	ldr	r1, [pc, #32]	; (1cb20 <nrfx_clock_stop+0x2c>)
   1cafe:	4809      	ldr	r0, [pc, #36]	; (1cb24 <nrfx_clock_stop+0x30>)
   1cb00:	f240 13ad 	movw	r3, #429	; 0x1ad
   1cb04:	4a08      	ldr	r2, [pc, #32]	; (1cb28 <nrfx_clock_stop+0x34>)
   1cb06:	f008 f856 	bl	24bb6 <assert_print>
   1cb0a:	f240 11ad 	movw	r1, #429	; 0x1ad
   1cb0e:	4806      	ldr	r0, [pc, #24]	; (1cb28 <nrfx_clock_stop+0x34>)
   1cb10:	f008 f84a 	bl	24ba8 <assert_post_action>
    clock_stop(domain);
}
   1cb14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    clock_stop(domain);
   1cb18:	f7ff be4e 	b.w	1c7b8 <clock_stop>
   1cb1c:	20021330 	.word	0x20021330
   1cb20:	0002fd41 	.word	0x0002fd41
   1cb24:	0002b549 	.word	0x0002b549
   1cb28:	0002fcc2 	.word	0x0002fcc2

0001cb2c <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
   1cb2c:	b510      	push	{r4, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cb2e:	4b28      	ldr	r3, [pc, #160]	; (1cbd0 <nrfx_power_clock_irq_handler+0xa4>)
   1cb30:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
   1cb34:	b152      	cbz	r2, 1cb4c <nrfx_power_clock_irq_handler+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cb36:	2000      	movs	r0, #0
   1cb38:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
   1cb3c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
   1cb40:	2201      	movs	r2, #1
   1cb42:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
   1cb46:	4b23      	ldr	r3, [pc, #140]	; (1cbd4 <nrfx_power_clock_irq_handler+0xa8>)
   1cb48:	681b      	ldr	r3, [r3, #0]
   1cb4a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cb4c:	4b20      	ldr	r3, [pc, #128]	; (1cbd0 <nrfx_power_clock_irq_handler+0xa4>)
   1cb4e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
   1cb52:	b18a      	cbz	r2, 1cb78 <nrfx_power_clock_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cb54:	2200      	movs	r2, #0
   1cb56:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
   1cb5a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
   1cb5e:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
   1cb62:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
   1cb66:	f002 0203 	and.w	r2, r2, #3
   1cb6a:	2a01      	cmp	r2, #1
   1cb6c:	f04f 0102 	mov.w	r1, #2
   1cb70:	d126      	bne.n	1cbc0 <nrfx_power_clock_irq_handler+0x94>
    p_reg->LFCLKSRC = (uint32_t)(source);
   1cb72:	f8c3 1518 	str.w	r1, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1cb76:	609a      	str	r2, [r3, #8]
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cb78:	4b15      	ldr	r3, [pc, #84]	; (1cbd0 <nrfx_power_clock_irq_handler+0xa4>)
   1cb7a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_CAL_DONE);
    }
#endif // NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)

#if NRF_CLOCK_HAS_HFCLKAUDIO
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED))
   1cb7e:	b162      	cbz	r2, 1cb9a <nrfx_power_clock_irq_handler+0x6e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cb80:	2200      	movs	r2, #0
   1cb82:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   1cb86:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    p_reg->INTENCLR = mask;
   1cb8a:	f44f 7280 	mov.w	r2, #256	; 0x100
   1cb8e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLKAUDIO_STARTED);
   1cb92:	4b10      	ldr	r3, [pc, #64]	; (1cbd4 <nrfx_power_clock_irq_handler+0xa8>)
   1cb94:	2004      	movs	r0, #4
   1cb96:	681b      	ldr	r3, [r3, #0]
   1cb98:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
   1cb9a:	4b0d      	ldr	r3, [pc, #52]	; (1cbd0 <nrfx_power_clock_irq_handler+0xa4>)
   1cb9c:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    }
#endif

#if NRF_CLOCK_HAS_HFCLK192M
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED))
   1cba0:	b1aa      	cbz	r2, 1cbce <nrfx_power_clock_irq_handler+0xa2>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1cba2:	2200      	movs	r2, #0
   1cba4:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
   1cba8:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    p_reg->INTENCLR = mask;
   1cbac:	f44f 7200 	mov.w	r2, #512	; 0x200
   1cbb0:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    {
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLK192MSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLK192MSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1cbb4:	4b07      	ldr	r3, [pc, #28]	; (1cbd4 <nrfx_power_clock_irq_handler+0xa8>)
   1cbb6:	2005      	movs	r0, #5
    }
#endif
}
   1cbb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
   1cbbc:	681b      	ldr	r3, [r3, #0]
   1cbbe:	4718      	bx	r3
   1cbc0:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
   1cbc4:	4b03      	ldr	r3, [pc, #12]	; (1cbd4 <nrfx_power_clock_irq_handler+0xa8>)
   1cbc6:	2001      	movs	r0, #1
   1cbc8:	681b      	ldr	r3, [r3, #0]
   1cbca:	4798      	blx	r3
   1cbcc:	e7d4      	b.n	1cb78 <nrfx_power_clock_irq_handler+0x4c>
}
   1cbce:	bd10      	pop	{r4, pc}
   1cbd0:	40005000 	.word	0x40005000
   1cbd4:	20021330 	.word	0x20021330

0001cbd8 <nrfx_dppi_channel_alloc>:
    // Clear all allocated groups.
    m_allocated_groups = DPPI_AVAILABLE_GROUPS_MASK;
}

nrfx_err_t nrfx_dppi_channel_alloc(uint8_t * p_channel)
{
   1cbd8:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_allocated_channels, p_channel);
   1cbda:	4801      	ldr	r0, [pc, #4]	; (1cbe0 <nrfx_dppi_channel_alloc+0x8>)
   1cbdc:	f7ff bdb4 	b.w	1c748 <nrfx_flag32_alloc>
   1cbe0:	20008688 	.word	0x20008688

0001cbe4 <nrfx_dppi_channel_free>:
}

nrfx_err_t nrfx_dppi_channel_free(uint8_t channel)
{
    nrf_dppi_channels_disable(NRF_DPPIC, NRFX_BIT(channel));
   1cbe4:	2301      	movs	r3, #1
    p_reg->CHENCLR = mask;
   1cbe6:	4a04      	ldr	r2, [pc, #16]	; (1cbf8 <nrfx_dppi_channel_free+0x14>)
   1cbe8:	4083      	lsls	r3, r0
{
   1cbea:	4601      	mov	r1, r0
   1cbec:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    return nrfx_flag32_free(&m_allocated_channels, channel);
   1cbf0:	4802      	ldr	r0, [pc, #8]	; (1cbfc <nrfx_dppi_channel_free+0x18>)
   1cbf2:	f7ff bdc5 	b.w	1c780 <nrfx_flag32_free>
   1cbf6:	bf00      	nop
   1cbf8:	40017000 	.word	0x40017000
   1cbfc:	20008688 	.word	0x20008688

0001cc00 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
   1cc00:	4b03      	ldr	r3, [pc, #12]	; (1cc10 <pin_in_use_by_te+0x10>)
   1cc02:	3008      	adds	r0, #8
   1cc04:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cc08:	f3c0 1040 	ubfx	r0, r0, #5, #1
   1cc0c:	4770      	bx	lr
   1cc0e:	bf00      	nop
   1cc10:	2000868c 	.word	0x2000868c

0001cc14 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
   1cc14:	4b04      	ldr	r3, [pc, #16]	; (1cc28 <pin_has_trigger+0x14>)
   1cc16:	3008      	adds	r0, #8
   1cc18:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cc1c:	f010 001c 	ands.w	r0, r0, #28
   1cc20:	bf18      	it	ne
   1cc22:	2001      	movne	r0, #1
   1cc24:	4770      	bx	lr
   1cc26:	bf00      	nop
   1cc28:	2000868c 	.word	0x2000868c

0001cc2c <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
   1cc2c:	4b03      	ldr	r3, [pc, #12]	; (1cc3c <pin_is_output+0x10>)
   1cc2e:	3008      	adds	r0, #8
   1cc30:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
   1cc34:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1cc38:	4770      	bx	lr
   1cc3a:	bf00      	nop
   1cc3c:	2000868c 	.word	0x2000868c

0001cc40 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
   1cc40:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cc42:	4c0d      	ldr	r4, [pc, #52]	; (1cc78 <call_handler+0x38>)
   1cc44:	f100 0308 	add.w	r3, r0, #8
   1cc48:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
{
   1cc4c:	4605      	mov	r5, r0
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cc4e:	05da      	lsls	r2, r3, #23
{
   1cc50:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cc52:	d507      	bpl.n	1cc64 <call_handler+0x24>
   1cc54:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
   1cc58:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
   1cc5c:	6852      	ldr	r2, [r2, #4]
   1cc5e:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
   1cc62:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
   1cc64:	68a3      	ldr	r3, [r4, #8]
   1cc66:	b12b      	cbz	r3, 1cc74 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cc68:	4631      	mov	r1, r6
   1cc6a:	4628      	mov	r0, r5
   1cc6c:	68e2      	ldr	r2, [r4, #12]
    }
}
   1cc6e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
   1cc72:	4718      	bx	r3
}
   1cc74:	bd70      	pop	{r4, r5, r6, pc}
   1cc76:	bf00      	nop
   1cc78:	2000868c 	.word	0x2000868c

0001cc7c <release_handler>:
{
   1cc7c:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
   1cc7e:	4a18      	ldr	r2, [pc, #96]	; (1cce0 <release_handler+0x64>)
   1cc80:	3008      	adds	r0, #8
   1cc82:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
   1cc86:	05d9      	lsls	r1, r3, #23
   1cc88:	d51d      	bpl.n	1ccc6 <release_handler+0x4a>
   1cc8a:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
   1cc8e:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1cc92:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1cc96:	2000      	movs	r0, #0
   1cc98:	f102 040e 	add.w	r4, r2, #14
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
   1cc9c:	f834 3f02 	ldrh.w	r3, [r4, #2]!
   1cca0:	f413 7f80 	tst.w	r3, #256	; 0x100
   1cca4:	d003      	beq.n	1ccae <release_handler+0x32>
   1cca6:	f3c3 2343 	ubfx	r3, r3, #9, #4
   1ccaa:	4299      	cmp	r1, r3
   1ccac:	d00b      	beq.n	1ccc6 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
   1ccae:	3001      	adds	r0, #1
   1ccb0:	2830      	cmp	r0, #48	; 0x30
   1ccb2:	d1f3      	bne.n	1cc9c <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
   1ccb4:	2300      	movs	r3, #0
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1ccb6:	480b      	ldr	r0, [pc, #44]	; (1cce4 <release_handler+0x68>)
        m_cb.handlers[handler_id].handler = NULL;
   1ccb8:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
   1ccbc:	f7ff fd60 	bl	1c780 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1ccc0:	4b09      	ldr	r3, [pc, #36]	; (1cce8 <release_handler+0x6c>)
   1ccc2:	4298      	cmp	r0, r3
   1ccc4:	d100      	bne.n	1ccc8 <release_handler+0x4c>
}
   1ccc6:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
   1ccc8:	4908      	ldr	r1, [pc, #32]	; (1ccec <release_handler+0x70>)
   1ccca:	4809      	ldr	r0, [pc, #36]	; (1ccf0 <release_handler+0x74>)
   1cccc:	f44f 7399 	mov.w	r3, #306	; 0x132
   1ccd0:	4a08      	ldr	r2, [pc, #32]	; (1ccf4 <release_handler+0x78>)
   1ccd2:	f007 ff70 	bl	24bb6 <assert_print>
   1ccd6:	f44f 7199 	mov.w	r1, #306	; 0x132
   1ccda:	4806      	ldr	r0, [pc, #24]	; (1ccf4 <release_handler+0x78>)
   1ccdc:	f007 ff64 	bl	24ba8 <assert_post_action>
   1cce0:	2000868c 	.word	0x2000868c
   1cce4:	20008700 	.word	0x20008700
   1cce8:	0bad0000 	.word	0x0bad0000
   1ccec:	0002c4a3 	.word	0x0002c4a3
   1ccf0:	0002b549 	.word	0x0002b549
   1ccf4:	0002fd74 	.word	0x0002fd74

0001ccf8 <pin_handler_trigger_uninit>:
{
   1ccf8:	b538      	push	{r3, r4, r5, lr}
   1ccfa:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
   1ccfc:	f7ff ff80 	bl	1cc00 <pin_in_use_by_te>
   1cd00:	4c0b      	ldr	r4, [pc, #44]	; (1cd30 <pin_handler_trigger_uninit+0x38>)
   1cd02:	f102 0508 	add.w	r5, r2, #8
   1cd06:	b160      	cbz	r0, 1cd22 <pin_handler_trigger_uninit+0x2a>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
   1cd08:	2100      	movs	r1, #0
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1cd0a:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
   1cd0e:	0b5b      	lsrs	r3, r3, #13
   1cd10:	009b      	lsls	r3, r3, #2
   1cd12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1cd16:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1cd1a:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
   1cd1e:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    release_handler(pin);
   1cd22:	4610      	mov	r0, r2
   1cd24:	f7ff ffaa 	bl	1cc7c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
   1cd28:	2300      	movs	r3, #0
   1cd2a:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
   1cd2e:	bd38      	pop	{r3, r4, r5, pc}
   1cd30:	2000868c 	.word	0x2000868c

0001cd34 <nrf_gpio_pin_port_decode>:
{
   1cd34:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1cd36:	6802      	ldr	r2, [r0, #0]
{
   1cd38:	4601      	mov	r1, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1cd3a:	4610      	mov	r0, r2
   1cd3c:	f00b fca2 	bl	28684 <nrf_gpio_pin_present_check>
   1cd40:	b958      	cbnz	r0, 1cd5a <nrf_gpio_pin_port_decode+0x26>
   1cd42:	4910      	ldr	r1, [pc, #64]	; (1cd84 <nrf_gpio_pin_port_decode+0x50>)
   1cd44:	f240 2347 	movw	r3, #583	; 0x247
   1cd48:	4a0f      	ldr	r2, [pc, #60]	; (1cd88 <nrf_gpio_pin_port_decode+0x54>)
   1cd4a:	4810      	ldr	r0, [pc, #64]	; (1cd8c <nrf_gpio_pin_port_decode+0x58>)
   1cd4c:	f007 ff33 	bl	24bb6 <assert_print>
   1cd50:	f240 2147 	movw	r1, #583	; 0x247
            NRFX_ASSERT(0);
   1cd54:	480c      	ldr	r0, [pc, #48]	; (1cd88 <nrf_gpio_pin_port_decode+0x54>)
   1cd56:	f007 ff27 	bl	24ba8 <assert_post_action>
    *p_pin = pin_number & 0x1F;
   1cd5a:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cd5e:	0952      	lsrs	r2, r2, #5
    *p_pin = pin_number & 0x1F;
   1cd60:	600b      	str	r3, [r1, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cd62:	d00b      	beq.n	1cd7c <nrf_gpio_pin_port_decode+0x48>
   1cd64:	2a01      	cmp	r2, #1
   1cd66:	d00b      	beq.n	1cd80 <nrf_gpio_pin_port_decode+0x4c>
            NRFX_ASSERT(0);
   1cd68:	4909      	ldr	r1, [pc, #36]	; (1cd90 <nrf_gpio_pin_port_decode+0x5c>)
   1cd6a:	f44f 7313 	mov.w	r3, #588	; 0x24c
   1cd6e:	4a06      	ldr	r2, [pc, #24]	; (1cd88 <nrf_gpio_pin_port_decode+0x54>)
   1cd70:	4806      	ldr	r0, [pc, #24]	; (1cd8c <nrf_gpio_pin_port_decode+0x58>)
   1cd72:	f007 ff20 	bl	24bb6 <assert_print>
   1cd76:	f44f 7113 	mov.w	r1, #588	; 0x24c
   1cd7a:	e7eb      	b.n	1cd54 <nrf_gpio_pin_port_decode+0x20>
        case 0: return NRF_P0;
   1cd7c:	4805      	ldr	r0, [pc, #20]	; (1cd94 <nrf_gpio_pin_port_decode+0x60>)
}
   1cd7e:	bd08      	pop	{r3, pc}
    switch (nrf_gpio_pin_port_number_extract(p_pin))
   1cd80:	4805      	ldr	r0, [pc, #20]	; (1cd98 <nrf_gpio_pin_port_decode+0x64>)
   1cd82:	e7fc      	b.n	1cd7e <nrf_gpio_pin_port_decode+0x4a>
   1cd84:	0002f454 	.word	0x0002f454
   1cd88:	0002f421 	.word	0x0002f421
   1cd8c:	0002b549 	.word	0x0002b549
   1cd90:	00030d67 	.word	0x00030d67
   1cd94:	40842500 	.word	0x40842500
   1cd98:	40842800 	.word	0x40842800

0001cd9c <nrfx_gpiote_input_configure>:
{
   1cd9c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1cd9e:	4604      	mov	r4, r0
   1cda0:	4617      	mov	r7, r2
   1cda2:	461d      	mov	r5, r3
   1cda4:	b085      	sub	sp, #20
    if (p_input_config)
   1cda6:	b1d9      	cbz	r1, 1cde0 <nrfx_gpiote_input_configure+0x44>
        if (pin_is_task_output(pin))
   1cda8:	f00b fc7d 	bl	286a6 <pin_is_task_output>
   1cdac:	bb00      	cbnz	r0, 1cdf0 <nrfx_gpiote_input_configure+0x54>
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1cdae:	460b      	mov	r3, r1
   1cdb0:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
   1cdb4:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
   1cdb8:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
   1cdbc:	f10d 020f 	add.w	r2, sp, #15
   1cdc0:	f10d 010e 	add.w	r1, sp, #14
   1cdc4:	4620      	mov	r0, r4
   1cdc6:	f00b fc79 	bl	286bc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cdca:	4a44      	ldr	r2, [pc, #272]	; (1cedc <nrfx_gpiote_input_configure+0x140>)
   1cdcc:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
   1cdd0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cdd4:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
   1cdd8:	f043 0301 	orr.w	r3, r3, #1
   1cddc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
   1cde0:	b36f      	cbz	r7, 1ce3e <nrfx_gpiote_input_configure+0xa2>
        if (pin_is_output(pin))
   1cde2:	4620      	mov	r0, r4
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
   1cde4:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
   1cde6:	687a      	ldr	r2, [r7, #4]
        if (pin_is_output(pin))
   1cde8:	f7ff ff20 	bl	1cc2c <pin_is_output>
   1cdec:	b110      	cbz	r0, 1cdf4 <nrfx_gpiote_input_configure+0x58>
            if (use_evt)
   1cdee:	b1da      	cbz	r2, 1ce28 <nrfx_gpiote_input_configure+0x8c>
            return NRFX_ERROR_INVALID_PARAM;
   1cdf0:	483b      	ldr	r0, [pc, #236]	; (1cee0 <nrfx_gpiote_input_configure+0x144>)
   1cdf2:	e026      	b.n	1ce42 <nrfx_gpiote_input_configure+0xa6>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
   1cdf4:	4839      	ldr	r0, [pc, #228]	; (1cedc <nrfx_gpiote_input_configure+0x140>)
   1cdf6:	f104 0c08 	add.w	ip, r4, #8
   1cdfa:	f830 101c 	ldrh.w	r1, [r0, ip, lsl #1]
   1cdfe:	f021 0120 	bic.w	r1, r1, #32
   1ce02:	04c9      	lsls	r1, r1, #19
   1ce04:	0cc9      	lsrs	r1, r1, #19
   1ce06:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
            if (use_evt)
   1ce0a:	b16a      	cbz	r2, 1ce28 <nrfx_gpiote_input_configure+0x8c>
                if (!edge)
   1ce0c:	2e03      	cmp	r6, #3
   1ce0e:	d8ef      	bhi.n	1cdf0 <nrfx_gpiote_input_configure+0x54>
                uint8_t ch = *p_trigger_config->p_in_channel;
   1ce10:	687b      	ldr	r3, [r7, #4]
   1ce12:	781f      	ldrb	r7, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
   1ce14:	00ba      	lsls	r2, r7, #2
   1ce16:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
   1ce1a:	f502 323c 	add.w	r2, r2, #192512	; 0x2f000
   1ce1e:	b996      	cbnz	r6, 1ce46 <nrfx_gpiote_input_configure+0xaa>
    p_reg->CONFIG[idx] = 0;
   1ce20:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
    p_reg->CONFIG[idx] = 0;
   1ce24:	f8c2 6510 	str.w	r6, [r2, #1296]	; 0x510
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1ce28:	4a2c      	ldr	r2, [pc, #176]	; (1cedc <nrfx_gpiote_input_configure+0x140>)
   1ce2a:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
   1ce2e:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1ce32:	f023 031c 	bic.w	r3, r3, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
   1ce36:	ea43 0386 	orr.w	r3, r3, r6, lsl #2
   1ce3a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
   1ce3e:	bb15      	cbnz	r5, 1ce86 <nrfx_gpiote_input_configure+0xea>
        err = NRFX_SUCCESS;
   1ce40:	4828      	ldr	r0, [pc, #160]	; (1cee4 <nrfx_gpiote_input_configure+0x148>)
}
   1ce42:	b005      	add	sp, #20
   1ce44:	bdf0      	pop	{r4, r5, r6, r7, pc}
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1ce46:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1ce4a:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
   1ce4e:	f023 0303 	bic.w	r3, r3, #3
   1ce52:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
   1ce56:	f8d2 3510 	ldr.w	r3, [r2, #1296]	; 0x510
   1ce5a:	f041 0120 	orr.w	r1, r1, #32
   1ce5e:	f423 334f 	bic.w	r3, r3, #211968	; 0x33c00
   1ce62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
   1ce66:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1ce6a:	0223      	lsls	r3, r4, #8
   1ce6c:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
   1ce70:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   1ce74:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
   1ce78:	ea43 030e 	orr.w	r3, r3, lr
   1ce7c:	f8c2 3510 	str.w	r3, [r2, #1296]	; 0x510
   1ce80:	f820 101c 	strh.w	r1, [r0, ip, lsl #1]
   1ce84:	e7d0      	b.n	1ce28 <nrfx_gpiote_input_configure+0x8c>
    release_handler(pin);
   1ce86:	4620      	mov	r0, r4
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
   1ce88:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
   1ce8c:	f7ff fef6 	bl	1cc7c <release_handler>
    if (!handler)
   1ce90:	2e00      	cmp	r6, #0
   1ce92:	d0d5      	beq.n	1ce40 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1ce94:	4d11      	ldr	r5, [pc, #68]	; (1cedc <nrfx_gpiote_input_configure+0x140>)
   1ce96:	e9d5 2300 	ldrd	r2, r3, [r5]
   1ce9a:	4296      	cmp	r6, r2
   1ce9c:	d101      	bne.n	1cea2 <nrfx_gpiote_input_configure+0x106>
   1ce9e:	429f      	cmp	r7, r3
   1cea0:	d019      	beq.n	1ced6 <nrfx_gpiote_input_configure+0x13a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
   1cea2:	4811      	ldr	r0, [pc, #68]	; (1cee8 <nrfx_gpiote_input_configure+0x14c>)
   1cea4:	f10d 010f 	add.w	r1, sp, #15
   1cea8:	f7ff fc4e 	bl	1c748 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
   1ceac:	4b0d      	ldr	r3, [pc, #52]	; (1cee4 <nrfx_gpiote_input_configure+0x148>)
   1ceae:	4298      	cmp	r0, r3
   1ceb0:	d1c7      	bne.n	1ce42 <nrfx_gpiote_input_configure+0xa6>
        handler_id = (int32_t)id;
   1ceb2:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].p_context = p_context;
   1ceb6:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1ceba:	f104 0008 	add.w	r0, r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
   1cebe:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cec0:	f835 3010 	ldrh.w	r3, [r5, r0, lsl #1]
    m_cb.handlers[handler_id].handler = handler;
   1cec4:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
   1cec8:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
   1cecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   1ced0:	f825 3010 	strh.w	r3, [r5, r0, lsl #1]
    return NRFX_SUCCESS;
   1ced4:	e7b4      	b.n	1ce40 <nrfx_gpiote_input_configure+0xa4>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
   1ced6:	2200      	movs	r2, #0
   1ced8:	e7ed      	b.n	1ceb6 <nrfx_gpiote_input_configure+0x11a>
   1ceda:	bf00      	nop
   1cedc:	2000868c 	.word	0x2000868c
   1cee0:	0bad0004 	.word	0x0bad0004
   1cee4:	0bad0000 	.word	0x0bad0000
   1cee8:	20008700 	.word	0x20008700

0001ceec <nrfx_gpiote_output_configure>:
{
   1ceec:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ceee:	4604      	mov	r4, r0
   1cef0:	4615      	mov	r5, r2
   1cef2:	b085      	sub	sp, #20
    if (p_config)
   1cef4:	b321      	cbz	r1, 1cf40 <nrfx_gpiote_output_configure+0x54>
    return !pin_is_output(pin);
   1cef6:	f7ff fe99 	bl	1cc2c <pin_is_output>
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
   1cefa:	b920      	cbnz	r0, 1cf06 <nrfx_gpiote_output_configure+0x1a>
   1cefc:	4620      	mov	r0, r4
   1cefe:	f7ff fe7f 	bl	1cc00 <pin_in_use_by_te>
   1cf02:	2800      	cmp	r0, #0
   1cf04:	d161      	bne.n	1cfca <nrfx_gpiote_output_configure+0xde>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
   1cf06:	4620      	mov	r0, r4
   1cf08:	f7ff fe84 	bl	1cc14 <pin_has_trigger>
   1cf0c:	b110      	cbz	r0, 1cf14 <nrfx_gpiote_output_configure+0x28>
   1cf0e:	784b      	ldrb	r3, [r1, #1]
   1cf10:	2b01      	cmp	r3, #1
   1cf12:	d05a      	beq.n	1cfca <nrfx_gpiote_output_configure+0xde>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
   1cf14:	2301      	movs	r3, #1
   1cf16:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
   1cf1a:	2300      	movs	r3, #0
   1cf1c:	1c4a      	adds	r2, r1, #1
   1cf1e:	e9cd 1300 	strd	r1, r3, [sp]
   1cf22:	4620      	mov	r0, r4
   1cf24:	1c8b      	adds	r3, r1, #2
   1cf26:	f10d 010f 	add.w	r1, sp, #15
   1cf2a:	f00b fbc7 	bl	286bc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
   1cf2e:	4a28      	ldr	r2, [pc, #160]	; (1cfd0 <nrfx_gpiote_output_configure+0xe4>)
   1cf30:	f104 0108 	add.w	r1, r4, #8
   1cf34:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
   1cf38:	f043 0303 	orr.w	r3, r3, #3
   1cf3c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
   1cf40:	b915      	cbnz	r5, 1cf48 <nrfx_gpiote_output_configure+0x5c>
    return NRFX_SUCCESS;
   1cf42:	4824      	ldr	r0, [pc, #144]	; (1cfd4 <nrfx_gpiote_output_configure+0xe8>)
}
   1cf44:	b005      	add	sp, #20
   1cf46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return !pin_is_output(pin);
   1cf48:	4620      	mov	r0, r4
   1cf4a:	f7ff fe6f 	bl	1cc2c <pin_is_output>
        if (pin_is_input(pin))
   1cf4e:	2800      	cmp	r0, #0
   1cf50:	d03b      	beq.n	1cfca <nrfx_gpiote_output_configure+0xde>
        uint32_t ch = p_task_config->task_ch;
   1cf52:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
   1cf56:	2300      	movs	r3, #0
   1cf58:	4661      	mov	r1, ip
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
   1cf5a:	4e1d      	ldr	r6, [pc, #116]	; (1cfd0 <nrfx_gpiote_output_configure+0xe4>)
   1cf5c:	f104 0708 	add.w	r7, r4, #8
   1cf60:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
   1cf64:	0089      	lsls	r1, r1, #2
   1cf66:	f020 0020 	bic.w	r0, r0, #32
   1cf6a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
   1cf6e:	04c0      	lsls	r0, r0, #19
   1cf70:	f501 313c 	add.w	r1, r1, #192512	; 0x2f000
   1cf74:	0cc0      	lsrs	r0, r0, #19
   1cf76:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1cf7a:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    p_reg->CONFIG[idx] = 0;
   1cf7e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
   1cf82:	786a      	ldrb	r2, [r5, #1]
   1cf84:	2a00      	cmp	r2, #0
   1cf86:	d0dc      	beq.n	1cf42 <nrfx_gpiote_output_configure+0x56>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
   1cf88:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
                                      p_task_config->init_val);
   1cf8c:	78ad      	ldrb	r5, [r5, #2]
   1cf8e:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
   1cf92:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
   1cf96:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cf9a:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
   1cf9e:	0223      	lsls	r3, r4, #8
   1cfa0:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
   1cfa4:	0412      	lsls	r2, r2, #16
   1cfa6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cfaa:	ea43 030e 	orr.w	r3, r3, lr
   1cfae:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
   1cfb0:	052a      	lsls	r2, r5, #20
   1cfb2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
   1cfb6:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
   1cfba:	4313      	orrs	r3, r2
   1cfbc:	f040 0020 	orr.w	r0, r0, #32
   1cfc0:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
   1cfc4:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
   1cfc8:	e7bb      	b.n	1cf42 <nrfx_gpiote_output_configure+0x56>
{
   1cfca:	4803      	ldr	r0, [pc, #12]	; (1cfd8 <nrfx_gpiote_output_configure+0xec>)
   1cfcc:	e7ba      	b.n	1cf44 <nrfx_gpiote_output_configure+0x58>
   1cfce:	bf00      	nop
   1cfd0:	2000868c 	.word	0x2000868c
   1cfd4:	0bad0000 	.word	0x0bad0000
   1cfd8:	0bad0004 	.word	0x0bad0004

0001cfdc <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
   1cfdc:	4b01      	ldr	r3, [pc, #4]	; (1cfe4 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
   1cfde:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
   1cfe2:	4770      	bx	lr
   1cfe4:	2000868c 	.word	0x2000868c

0001cfe8 <nrfx_gpiote_channel_get>:
{
   1cfe8:	4602      	mov	r2, r0
   1cfea:	b508      	push	{r3, lr}
    NRFX_ASSERT(p_channel);
   1cfec:	b959      	cbnz	r1, 1d006 <nrfx_gpiote_channel_get+0x1e>
   1cfee:	490c      	ldr	r1, [pc, #48]	; (1d020 <nrfx_gpiote_channel_get+0x38>)
   1cff0:	480c      	ldr	r0, [pc, #48]	; (1d024 <nrfx_gpiote_channel_get+0x3c>)
   1cff2:	f240 2335 	movw	r3, #565	; 0x235
   1cff6:	4a0c      	ldr	r2, [pc, #48]	; (1d028 <nrfx_gpiote_channel_get+0x40>)
   1cff8:	f007 fddd 	bl	24bb6 <assert_print>
   1cffc:	f240 2135 	movw	r1, #565	; 0x235
   1d000:	4809      	ldr	r0, [pc, #36]	; (1d028 <nrfx_gpiote_channel_get+0x40>)
   1d002:	f007 fdd1 	bl	24ba8 <assert_post_action>
    if (pin_in_use_by_te(pin))
   1d006:	f7ff fdfb 	bl	1cc00 <pin_in_use_by_te>
   1d00a:	b138      	cbz	r0, 1d01c <nrfx_gpiote_channel_get+0x34>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d00c:	4b07      	ldr	r3, [pc, #28]	; (1d02c <nrfx_gpiote_channel_get+0x44>)
   1d00e:	3208      	adds	r2, #8
   1d010:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        return NRFX_SUCCESS;
   1d014:	4806      	ldr	r0, [pc, #24]	; (1d030 <nrfx_gpiote_channel_get+0x48>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d016:	0b5b      	lsrs	r3, r3, #13
   1d018:	700b      	strb	r3, [r1, #0]
}
   1d01a:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d01c:	4805      	ldr	r0, [pc, #20]	; (1d034 <nrfx_gpiote_channel_get+0x4c>)
   1d01e:	e7fc      	b.n	1d01a <nrfx_gpiote_channel_get+0x32>
   1d020:	0002fdb2 	.word	0x0002fdb2
   1d024:	0002b549 	.word	0x0002b549
   1d028:	0002fd74 	.word	0x0002fd74
   1d02c:	2000868c 	.word	0x2000868c
   1d030:	0bad0000 	.word	0x0bad0000
   1d034:	0bad0004 	.word	0x0bad0004

0001d038 <nrfx_gpiote_init>:
{
   1d038:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d03a:	4c0f      	ldr	r4, [pc, #60]	; (1d078 <nrfx_gpiote_init+0x40>)
   1d03c:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
   1d040:	b9bd      	cbnz	r5, 1d072 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
   1d042:	2260      	movs	r2, #96	; 0x60
   1d044:	4629      	mov	r1, r5
   1d046:	f104 0010 	add.w	r0, r4, #16
   1d04a:	f00c fb54 	bl	296f6 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
   1d04e:	202f      	movs	r0, #47	; 0x2f
   1d050:	f7f2 ffc4 	bl	ffdc <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d054:	4b09      	ldr	r3, [pc, #36]	; (1d07c <nrfx_gpiote_init+0x44>)
    return err_code;
   1d056:	480a      	ldr	r0, [pc, #40]	; (1d080 <nrfx_gpiote_init+0x48>)
   1d058:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
   1d05c:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
   1d060:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   1d064:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d068:	2301      	movs	r3, #1
   1d06a:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
   1d06e:	6763      	str	r3, [r4, #116]	; 0x74
}
   1d070:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
   1d072:	4804      	ldr	r0, [pc, #16]	; (1d084 <nrfx_gpiote_init+0x4c>)
   1d074:	e7fc      	b.n	1d070 <nrfx_gpiote_init+0x38>
   1d076:	bf00      	nop
   1d078:	2000868c 	.word	0x2000868c
   1d07c:	4002f000 	.word	0x4002f000
   1d080:	0bad0000 	.word	0x0bad0000
   1d084:	0bad0005 	.word	0x0bad0005

0001d088 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
   1d088:	4b03      	ldr	r3, [pc, #12]	; (1d098 <nrfx_gpiote_is_init+0x10>)
   1d08a:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
   1d08e:	3800      	subs	r0, #0
   1d090:	bf18      	it	ne
   1d092:	2001      	movne	r0, #1
   1d094:	4770      	bx	lr
   1d096:	bf00      	nop
   1d098:	2000868c 	.word	0x2000868c

0001d09c <nrfx_gpiote_channel_free>:
{
   1d09c:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
   1d09e:	4801      	ldr	r0, [pc, #4]	; (1d0a4 <nrfx_gpiote_channel_free+0x8>)
   1d0a0:	f7ff bb6e 	b.w	1c780 <nrfx_flag32_free>
   1d0a4:	200086fc 	.word	0x200086fc

0001d0a8 <nrfx_gpiote_channel_alloc>:
{
   1d0a8:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
   1d0aa:	4801      	ldr	r0, [pc, #4]	; (1d0b0 <nrfx_gpiote_channel_alloc+0x8>)
   1d0ac:	f7ff bb4c 	b.w	1c748 <nrfx_flag32_alloc>
   1d0b0:	200086fc 	.word	0x200086fc

0001d0b4 <nrfx_gpiote_trigger_enable>:
{
   1d0b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
   1d0b6:	4604      	mov	r4, r0
    NRFX_ASSERT(pin_has_trigger(pin));
   1d0b8:	f7ff fdac 	bl	1cc14 <pin_has_trigger>
   1d0bc:	b958      	cbnz	r0, 1d0d6 <nrfx_gpiote_trigger_enable+0x22>
   1d0be:	492b      	ldr	r1, [pc, #172]	; (1d16c <nrfx_gpiote_trigger_enable+0xb8>)
   1d0c0:	f240 33df 	movw	r3, #991	; 0x3df
   1d0c4:	4a2a      	ldr	r2, [pc, #168]	; (1d170 <nrfx_gpiote_trigger_enable+0xbc>)
   1d0c6:	482b      	ldr	r0, [pc, #172]	; (1d174 <nrfx_gpiote_trigger_enable+0xc0>)
   1d0c8:	f007 fd75 	bl	24bb6 <assert_print>
   1d0cc:	f240 31df 	movw	r1, #991	; 0x3df
        NRFX_ASSERT(int_enable);
   1d0d0:	4827      	ldr	r0, [pc, #156]	; (1d170 <nrfx_gpiote_trigger_enable+0xbc>)
   1d0d2:	f007 fd69 	bl	24ba8 <assert_post_action>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d0d6:	4620      	mov	r0, r4
   1d0d8:	f7ff fd92 	bl	1cc00 <pin_in_use_by_te>
   1d0dc:	4a26      	ldr	r2, [pc, #152]	; (1d178 <nrfx_gpiote_trigger_enable+0xc4>)
   1d0de:	f104 0508 	add.w	r5, r4, #8
   1d0e2:	b1e0      	cbz	r0, 1d11e <nrfx_gpiote_trigger_enable+0x6a>
    return !pin_is_output(pin);
   1d0e4:	4620      	mov	r0, r4
   1d0e6:	f7ff fda1 	bl	1cc2c <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d0ea:	b9c0      	cbnz	r0, 1d11e <nrfx_gpiote_trigger_enable+0x6a>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d0ec:	f832 2015 	ldrh.w	r2, [r2, r5, lsl #1]
    return ((uint32_t)p_reg + event);
   1d0f0:	4c22      	ldr	r4, [pc, #136]	; (1d17c <nrfx_gpiote_trigger_enable+0xc8>)
   1d0f2:	0b52      	lsrs	r2, r2, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
   1d0f4:	0093      	lsls	r3, r2, #2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d0f6:	50e0      	str	r0, [r4, r3]
   1d0f8:	58e0      	ldr	r0, [r4, r3]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
   1d0fa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d0fe:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1d102:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
   1d106:	f040 0001 	orr.w	r0, r0, #1
   1d10a:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
        if (int_enable)
   1d10e:	b121      	cbz	r1, 1d11a <nrfx_gpiote_trigger_enable+0x66>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
   1d110:	2301      	movs	r3, #1
   1d112:	4093      	lsls	r3, r2
    p_reg->INTENSET = mask;
   1d114:	4a1a      	ldr	r2, [pc, #104]	; (1d180 <nrfx_gpiote_trigger_enable+0xcc>)
   1d116:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d11a:	b003      	add	sp, #12
   1d11c:	bd30      	pop	{r4, r5, pc}
        NRFX_ASSERT(int_enable);
   1d11e:	b949      	cbnz	r1, 1d134 <nrfx_gpiote_trigger_enable+0x80>
   1d120:	4918      	ldr	r1, [pc, #96]	; (1d184 <nrfx_gpiote_trigger_enable+0xd0>)
   1d122:	f240 33ee 	movw	r3, #1006	; 0x3ee
   1d126:	4a12      	ldr	r2, [pc, #72]	; (1d170 <nrfx_gpiote_trigger_enable+0xbc>)
   1d128:	4812      	ldr	r0, [pc, #72]	; (1d174 <nrfx_gpiote_trigger_enable+0xc0>)
   1d12a:	f007 fd44 	bl	24bb6 <assert_print>
   1d12e:	f240 31ee 	movw	r1, #1006	; 0x3ee
   1d132:	e7cd      	b.n	1d0d0 <nrfx_gpiote_trigger_enable+0x1c>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d134:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
   1d138:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
   1d13c:	2b04      	cmp	r3, #4
   1d13e:	d011      	beq.n	1d164 <nrfx_gpiote_trigger_enable+0xb0>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
   1d140:	2b05      	cmp	r3, #5
   1d142:	d011      	beq.n	1d168 <nrfx_gpiote_trigger_enable+0xb4>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d144:	a801      	add	r0, sp, #4
   1d146:	9401      	str	r4, [sp, #4]
   1d148:	f7ff fdf4 	bl	1cd34 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1d14c:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
   1d14e:	6901      	ldr	r1, [r0, #16]
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
   1d150:	40d9      	lsrs	r1, r3
   1d152:	f001 0101 	and.w	r1, r1, #1
   1d156:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1d158:	4620      	mov	r0, r4
}
   1d15a:	b003      	add	sp, #12
   1d15c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
   1d160:	f00b baf9 	b.w	28756 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
   1d164:	2103      	movs	r1, #3
   1d166:	e7f7      	b.n	1d158 <nrfx_gpiote_trigger_enable+0xa4>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
   1d168:	2102      	movs	r1, #2
   1d16a:	e7f5      	b.n	1d158 <nrfx_gpiote_trigger_enable+0xa4>
   1d16c:	0002fdbc 	.word	0x0002fdbc
   1d170:	0002fd74 	.word	0x0002fd74
   1d174:	0002b549 	.word	0x0002b549
   1d178:	2000868c 	.word	0x2000868c
   1d17c:	4002f100 	.word	0x4002f100
   1d180:	4002f000 	.word	0x4002f000
   1d184:	0002fdd1 	.word	0x0002fdd1

0001d188 <nrfx_gpiote_trigger_disable>:
{
   1d188:	b508      	push	{r3, lr}
   1d18a:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d18c:	f7ff fd38 	bl	1cc00 <pin_in_use_by_te>
   1d190:	b1c8      	cbz	r0, 1d1c6 <nrfx_gpiote_trigger_disable+0x3e>
    return !pin_is_output(pin);
   1d192:	4610      	mov	r0, r2
   1d194:	f7ff fd4a 	bl	1cc2c <pin_is_output>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
   1d198:	b9a8      	cbnz	r0, 1d1c6 <nrfx_gpiote_trigger_disable+0x3e>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d19a:	4b0e      	ldr	r3, [pc, #56]	; (1d1d4 <nrfx_gpiote_trigger_disable+0x4c>)
   1d19c:	3208      	adds	r2, #8
   1d19e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1d1a2:	2201      	movs	r2, #1
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
   1d1a4:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
   1d1a6:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
   1d1a8:	490b      	ldr	r1, [pc, #44]	; (1d1d8 <nrfx_gpiote_trigger_disable+0x50>)
   1d1aa:	009b      	lsls	r3, r3, #2
   1d1ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d1b0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
   1d1b4:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
   1d1b8:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
   1d1bc:	f022 0203 	bic.w	r2, r2, #3
   1d1c0:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
   1d1c4:	bd08      	pop	{r3, pc}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d1c6:	2100      	movs	r1, #0
}
   1d1c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d1cc:	4610      	mov	r0, r2
   1d1ce:	f00b bac2 	b.w	28756 <nrf_gpio_cfg_sense_set>
   1d1d2:	bf00      	nop
   1d1d4:	2000868c 	.word	0x2000868c
   1d1d8:	4002f000 	.word	0x4002f000

0001d1dc <nrfx_gpiote_pin_uninit>:
{
   1d1dc:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
   1d1de:	4b10      	ldr	r3, [pc, #64]	; (1d220 <nrfx_gpiote_pin_uninit+0x44>)
   1d1e0:	f100 0208 	add.w	r2, r0, #8
   1d1e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
{
   1d1e8:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
   1d1ea:	07db      	lsls	r3, r3, #31
   1d1ec:	d516      	bpl.n	1d21c <nrfx_gpiote_pin_uninit+0x40>
    nrfx_gpiote_trigger_disable(pin);
   1d1ee:	f7ff ffcb 	bl	1d188 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
   1d1f2:	4620      	mov	r0, r4
   1d1f4:	f7ff fd80 	bl	1ccf8 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d1f8:	a801      	add	r0, sp, #4
   1d1fa:	9401      	str	r4, [sp, #4]
   1d1fc:	f7ff fd9a 	bl	1cd34 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d200:	9b01      	ldr	r3, [sp, #4]
   1d202:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   1d206:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
   1d20a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d20e:	f043 0302 	orr.w	r3, r3, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d212:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    nrf_gpio_cfg(
   1d216:	4803      	ldr	r0, [pc, #12]	; (1d224 <nrfx_gpiote_pin_uninit+0x48>)
}
   1d218:	b002      	add	sp, #8
   1d21a:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1d21c:	4802      	ldr	r0, [pc, #8]	; (1d228 <nrfx_gpiote_pin_uninit+0x4c>)
   1d21e:	e7fb      	b.n	1d218 <nrfx_gpiote_pin_uninit+0x3c>
   1d220:	2000868c 	.word	0x2000868c
   1d224:	0bad0000 	.word	0x0bad0000
   1d228:	0bad0004 	.word	0x0bad0004

0001d22c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
   1d22c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint32_t status = 0;
   1d230:	2600      	movs	r6, #0
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
   1d232:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d234:	4634      	mov	r4, r6
{
   1d236:	4b64      	ldr	r3, [pc, #400]	; (1d3c8 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
   1d238:	4864      	ldr	r0, [pc, #400]	; (1d3cc <nrfx_gpiote_irq_handler+0x1a0>)

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d23a:	4965      	ldr	r1, [pc, #404]	; (1d3d0 <nrfx_gpiote_irq_handler+0x1a4>)
{
   1d23c:	b087      	sub	sp, #28
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d23e:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
   1d240:	b135      	cbz	r5, 1d250 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
   1d242:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
   1d246:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d248:	bf1e      	ittt	ne
   1d24a:	601c      	strne	r4, [r3, #0]
   1d24c:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
   1d24e:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d250:	3304      	adds	r3, #4
   1d252:	428b      	cmp	r3, r1
        }
        mask <<= 1;
   1d254:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
   1d258:	d1f1      	bne.n	1d23e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d25a:	f8df a170 	ldr.w	sl, [pc, #368]	; 1d3cc <nrfx_gpiote_irq_handler+0x1a0>
   1d25e:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
   1d262:	2b00      	cmp	r3, #0
   1d264:	f000 8093 	beq.w	1d38e <nrfx_gpiote_irq_handler+0x162>
        *p_masks = gpio_regs[i]->LATCH;
   1d268:	f8df 8168 	ldr.w	r8, [pc, #360]	; 1d3d4 <nrfx_gpiote_irq_handler+0x1a8>
   1d26c:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d270:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d272:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d276:	4b58      	ldr	r3, [pc, #352]	; (1d3d8 <nrfx_gpiote_irq_handler+0x1ac>)
   1d278:	6a1a      	ldr	r2, [r3, #32]
   1d27a:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d27c:	621a      	str	r2, [r3, #32]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d27e:	f04f 0900 	mov.w	r9, #0
            while (latch[i])
   1d282:	f10d 0b10 	add.w	fp, sp, #16
   1d286:	ea4f 1349 	mov.w	r3, r9, lsl #5
   1d28a:	9300      	str	r3, [sp, #0]
   1d28c:	e04a      	b.n	1d324 <nrfx_gpiote_irq_handler+0xf8>
                uint32_t pin = NRF_CTZ(latch[i]);
   1d28e:	fa94 f4a4 	rbit	r4, r4
   1d292:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
   1d296:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d298:	4a50      	ldr	r2, [pc, #320]	; (1d3dc <nrfx_gpiote_irq_handler+0x1b0>)
                pin += 32 * i;
   1d29a:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d29c:	f104 0308 	add.w	r3, r4, #8
   1d2a0:	f832 7013 	ldrh.w	r7, [r2, r3, lsl #1]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
   1d2a4:	2301      	movs	r3, #1
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
   1d2a6:	08e0      	lsrs	r0, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
   1d2a8:	f004 0107 	and.w	r1, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
   1d2ac:	fa03 f101 	lsl.w	r1, r3, r1
   1d2b0:	f81b 3000 	ldrb.w	r3, [fp, r0]
   1d2b4:	08ba      	lsrs	r2, r7, #2
   1d2b6:	ea23 0301 	bic.w	r3, r3, r1
   1d2ba:	f80b 3000 	strb.w	r3, [fp, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d2be:	a803      	add	r0, sp, #12
   1d2c0:	9201      	str	r2, [sp, #4]
   1d2c2:	9403      	str	r4, [sp, #12]
   1d2c4:	f7ff fd36 	bl	1cd34 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d2c8:	9b03      	ldr	r3, [sp, #12]
    if (is_level(trigger))
   1d2ca:	9a01      	ldr	r2, [sp, #4]
   1d2cc:	3380      	adds	r3, #128	; 0x80
   1d2ce:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d2d2:	f3c7 0582 	ubfx	r5, r7, #2, #3
    if (is_level(trigger))
   1d2d6:	0752      	lsls	r2, r2, #29
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
   1d2d8:	462f      	mov	r7, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
   1d2da:	f3c3 4301 	ubfx	r3, r3, #16, #2
    if (is_level(trigger))
   1d2de:	d52b      	bpl.n	1d338 <nrfx_gpiote_irq_handler+0x10c>
        call_handler(pin, trigger);
   1d2e0:	4639      	mov	r1, r7
   1d2e2:	4620      	mov	r0, r4
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d2e4:	b2dd      	uxtb	r5, r3
   1d2e6:	f7ff fcab 	bl	1cc40 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d2ea:	a803      	add	r0, sp, #12
   1d2ec:	9403      	str	r4, [sp, #12]
   1d2ee:	f7ff fd21 	bl	1cd34 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
   1d2f2:	9b03      	ldr	r3, [sp, #12]
   1d2f4:	3380      	adds	r3, #128	; 0x80
   1d2f6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
   1d2fa:	f3c3 4301 	ubfx	r3, r3, #16, #2
   1d2fe:	429d      	cmp	r5, r3
   1d300:	d107      	bne.n	1d312 <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
   1d302:	2100      	movs	r1, #0
   1d304:	4620      	mov	r0, r4
   1d306:	f00b fa26 	bl	28756 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
   1d30a:	4629      	mov	r1, r5
   1d30c:	4620      	mov	r0, r4
   1d30e:	f00b fa22 	bl	28756 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   1d312:	a803      	add	r0, sp, #12
   1d314:	9403      	str	r4, [sp, #12]
   1d316:	f7ff fd0d 	bl	1cd34 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
   1d31a:	2201      	movs	r2, #1
   1d31c:	9b03      	ldr	r3, [sp, #12]
   1d31e:	fa02 f303 	lsl.w	r3, r2, r3
   1d322:	6203      	str	r3, [r0, #32]
            while (latch[i])
   1d324:	f85b 4029 	ldr.w	r4, [fp, r9, lsl #2]
   1d328:	2c00      	cmp	r4, #0
   1d32a:	d1b0      	bne.n	1d28e <nrfx_gpiote_irq_handler+0x62>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
   1d32c:	f1b9 0f00 	cmp.w	r9, #0
   1d330:	d11d      	bne.n	1d36e <nrfx_gpiote_irq_handler+0x142>
   1d332:	f04f 0901 	mov.w	r9, #1
   1d336:	e7a6      	b.n	1d286 <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
   1d338:	2b02      	cmp	r3, #2
   1d33a:	d10c      	bne.n	1d356 <nrfx_gpiote_irq_handler+0x12a>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d33c:	2103      	movs	r1, #3
   1d33e:	4620      	mov	r0, r4
   1d340:	f00b fa09 	bl	28756 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d344:	f005 0305 	and.w	r3, r5, #5
   1d348:	2b01      	cmp	r3, #1
   1d34a:	d1e2      	bne.n	1d312 <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
   1d34c:	4639      	mov	r1, r7
   1d34e:	4620      	mov	r0, r4
   1d350:	f7ff fc76 	bl	1cc40 <call_handler>
   1d354:	e7dd      	b.n	1d312 <nrfx_gpiote_irq_handler+0xe6>
        nrf_gpio_cfg_sense_set(pin, next_sense);
   1d356:	2102      	movs	r1, #2
   1d358:	4620      	mov	r0, r4
   1d35a:	9301      	str	r3, [sp, #4]
   1d35c:	f00b f9fb 	bl	28756 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
   1d360:	2d03      	cmp	r5, #3
   1d362:	d0f3      	beq.n	1d34c <nrfx_gpiote_irq_handler+0x120>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
   1d364:	9b01      	ldr	r3, [sp, #4]
   1d366:	2b03      	cmp	r3, #3
   1d368:	d1d3      	bne.n	1d312 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
   1d36a:	2d02      	cmp	r5, #2
   1d36c:	e7ed      	b.n	1d34a <nrfx_gpiote_irq_handler+0x11e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
   1d36e:	f8ca 417c 	str.w	r4, [sl, #380]	; 0x17c
   1d372:	f8da 317c 	ldr.w	r3, [sl, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
   1d376:	f8d8 3020 	ldr.w	r3, [r8, #32]
   1d37a:	4917      	ldr	r1, [pc, #92]	; (1d3d8 <nrfx_gpiote_irq_handler+0x1ac>)
   1d37c:	9304      	str	r3, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
   1d37e:	f8c8 3020 	str.w	r3, [r8, #32]
        *p_masks = gpio_regs[i]->LATCH;
   1d382:	6a0a      	ldr	r2, [r1, #32]
        if (latch[port_idx])
   1d384:	4313      	orrs	r3, r2
   1d386:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
   1d388:	620a      	str	r2, [r1, #32]
   1d38a:	f47f af78 	bne.w	1d27e <nrfx_gpiote_irq_handler+0x52>
        mask &= ~NRFX_BIT(ch);
   1d38e:	2401      	movs	r4, #1
    while (mask)
   1d390:	b916      	cbnz	r6, 1d398 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
   1d392:	b007      	add	sp, #28
   1d394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
   1d398:	fa96 f3a6 	rbit	r3, r6
   1d39c:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
   1d3a0:	fa04 f203 	lsl.w	r2, r4, r3
   1d3a4:	009b      	lsls	r3, r3, #2
   1d3a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d3aa:	f503 333c 	add.w	r3, r3, #192512	; 0x2f000
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
   1d3ae:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
   1d3b2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d3b6:	f3c0 2005 	ubfx	r0, r0, #8, #6
   1d3ba:	f3c1 4101 	ubfx	r1, r1, #16, #2
        mask &= ~NRFX_BIT(ch);
   1d3be:	ea26 0602 	bic.w	r6, r6, r2
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
   1d3c2:	f7ff fc3d 	bl	1cc40 <call_handler>
   1d3c6:	e7e3      	b.n	1d390 <nrfx_gpiote_irq_handler+0x164>
   1d3c8:	4002f100 	.word	0x4002f100
   1d3cc:	4002f000 	.word	0x4002f000
   1d3d0:	4002f120 	.word	0x4002f120
   1d3d4:	40842500 	.word	0x40842500
   1d3d8:	40842800 	.word	0x40842800
   1d3dc:	2000868c 	.word	0x2000868c

0001d3e0 <nrfx_ipc_init>:
} ipc_control_block_t;

static ipc_control_block_t m_ipc_cb;

nrfx_err_t nrfx_ipc_init(uint8_t irq_priority, nrfx_ipc_handler_t handler, void * p_context)
{
   1d3e0:	b570      	push	{r4, r5, r6, lr}
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d3e2:	4c08      	ldr	r4, [pc, #32]	; (1d404 <nrfx_ipc_init+0x24>)
{
   1d3e4:	460e      	mov	r6, r1
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d3e6:	7923      	ldrb	r3, [r4, #4]
{
   1d3e8:	4615      	mov	r5, r2
    if (m_ipc_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
   1d3ea:	b943      	cbnz	r3, 1d3fe <nrfx_ipc_init+0x1e>
    {
        return NRFX_ERROR_ALREADY_INITIALIZED;
    }

    NRFX_IRQ_PRIORITY_SET(IPC_IRQn, irq_priority);
    NRFX_IRQ_ENABLE(IPC_IRQn);
   1d3ec:	202a      	movs	r0, #42	; 0x2a
   1d3ee:	f7f2 fdf5 	bl	ffdc <arch_irq_enable>

    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d3f2:	2301      	movs	r3, #1
    m_ipc_cb.handler = handler;
    m_ipc_cb.p_context = p_context;

    return NRFX_SUCCESS;
   1d3f4:	4804      	ldr	r0, [pc, #16]	; (1d408 <nrfx_ipc_init+0x28>)
    m_ipc_cb.state = NRFX_DRV_STATE_INITIALIZED;
   1d3f6:	7123      	strb	r3, [r4, #4]
    m_ipc_cb.handler = handler;
   1d3f8:	6026      	str	r6, [r4, #0]
    m_ipc_cb.p_context = p_context;
   1d3fa:	60a5      	str	r5, [r4, #8]
}
   1d3fc:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_ALREADY_INITIALIZED;
   1d3fe:	4803      	ldr	r0, [pc, #12]	; (1d40c <nrfx_ipc_init+0x2c>)
   1d400:	e7fc      	b.n	1d3fc <nrfx_ipc_init+0x1c>
   1d402:	bf00      	nop
   1d404:	20021338 	.word	0x20021338
   1d408:	0bad0000 	.word	0x0bad0000
   1d40c:	0bad000c 	.word	0x0bad000c

0001d410 <nrfx_ipc_config_load>:

void nrfx_ipc_config_load(const nrfx_ipc_config_t * p_config)
{
   1d410:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(p_config);
   1d412:	b948      	cbnz	r0, 1d428 <nrfx_ipc_config_load+0x18>
   1d414:	4919      	ldr	r1, [pc, #100]	; (1d47c <nrfx_ipc_config_load+0x6c>)
   1d416:	2345      	movs	r3, #69	; 0x45
   1d418:	4a19      	ldr	r2, [pc, #100]	; (1d480 <nrfx_ipc_config_load+0x70>)
   1d41a:	481a      	ldr	r0, [pc, #104]	; (1d484 <nrfx_ipc_config_load+0x74>)
   1d41c:	f007 fbcb 	bl	24bb6 <assert_print>
   1d420:	2145      	movs	r1, #69	; 0x45
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d422:	4817      	ldr	r0, [pc, #92]	; (1d480 <nrfx_ipc_config_load+0x70>)
   1d424:	f007 fbc0 	bl	24ba8 <assert_post_action>
   1d428:	4b17      	ldr	r3, [pc, #92]	; (1d488 <nrfx_ipc_config_load+0x78>)
   1d42a:	791b      	ldrb	r3, [r3, #4]
   1d42c:	2b01      	cmp	r3, #1
   1d42e:	d007      	beq.n	1d440 <nrfx_ipc_config_load+0x30>
   1d430:	4916      	ldr	r1, [pc, #88]	; (1d48c <nrfx_ipc_config_load+0x7c>)
   1d432:	2346      	movs	r3, #70	; 0x46
   1d434:	4a12      	ldr	r2, [pc, #72]	; (1d480 <nrfx_ipc_config_load+0x70>)
   1d436:	4813      	ldr	r0, [pc, #76]	; (1d484 <nrfx_ipc_config_load+0x74>)
   1d438:	f007 fbbd 	bl	24bb6 <assert_print>
   1d43c:	2146      	movs	r1, #70	; 0x46
   1d43e:	e7f0      	b.n	1d422 <nrfx_ipc_config_load+0x12>

    uint32_t i;
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d440:	2300      	movs	r3, #0
    p_reg->SEND_CNF[index] = channels_mask;
   1d442:	4a13      	ldr	r2, [pc, #76]	; (1d490 <nrfx_ipc_config_load+0x80>)
    {
        nrf_ipc_send_config_set(NRF_IPC, i, p_config->send_task_config[i]);
   1d444:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   1d448:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d44c:	3301      	adds	r3, #1
   1d44e:	2b10      	cmp	r3, #16
   1d450:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
   1d454:	d1f6      	bne.n	1d444 <nrfx_ipc_config_load+0x34>
    }

    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d456:	2300      	movs	r3, #0
    p_reg->RECEIVE_CNF[index] = channels_mask;
   1d458:	4a0d      	ldr	r2, [pc, #52]	; (1d490 <nrfx_ipc_config_load+0x80>)
   1d45a:	f100 013c 	add.w	r1, r0, #60	; 0x3c
   1d45e:	f503 74b2 	add.w	r4, r3, #356	; 0x164
    {
        nrf_ipc_receive_config_set(NRF_IPC, i, p_config->receive_event_config[i]);
   1d462:	f851 5f04 	ldr.w	r5, [r1, #4]!
    for (i = 0; i < IPC_CONF_NUM; ++i)
   1d466:	3301      	adds	r3, #1
   1d468:	2b10      	cmp	r3, #16
   1d46a:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
   1d46e:	d1f6      	bne.n	1d45e <nrfx_ipc_config_load+0x4e>
    }

    nrf_ipc_int_enable(NRF_IPC, p_config->receive_events_enabled);
   1d470:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
    p_reg->INTENSET = mask;
   1d474:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d478:	bd38      	pop	{r3, r4, r5, pc}
   1d47a:	bf00      	nop
   1d47c:	0002fe23 	.word	0x0002fe23
   1d480:	0002fde8 	.word	0x0002fde8
   1d484:	0002b549 	.word	0x0002b549
   1d488:	20021338 	.word	0x20021338
   1d48c:	0002fe2c 	.word	0x0002fe2c
   1d490:	4002a000 	.word	0x4002a000

0001d494 <nrfx_ipc_receive_event_enable>:
    nrf_ipc_int_disable(NRF_IPC, 0xFFFFFFFF);
    m_ipc_cb.state = NRFX_DRV_STATE_UNINITIALIZED;
}

void nrfx_ipc_receive_event_enable(uint8_t event_index)
{
   1d494:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d496:	4b09      	ldr	r3, [pc, #36]	; (1d4bc <nrfx_ipc_receive_event_enable+0x28>)
   1d498:	791b      	ldrb	r3, [r3, #4]
   1d49a:	2b01      	cmp	r3, #1
   1d49c:	d009      	beq.n	1d4b2 <nrfx_ipc_receive_event_enable+0x1e>
   1d49e:	4908      	ldr	r1, [pc, #32]	; (1d4c0 <nrfx_ipc_receive_event_enable+0x2c>)
   1d4a0:	4808      	ldr	r0, [pc, #32]	; (1d4c4 <nrfx_ipc_receive_event_enable+0x30>)
   1d4a2:	236b      	movs	r3, #107	; 0x6b
   1d4a4:	4a08      	ldr	r2, [pc, #32]	; (1d4c8 <nrfx_ipc_receive_event_enable+0x34>)
   1d4a6:	f007 fb86 	bl	24bb6 <assert_print>
   1d4aa:	216b      	movs	r1, #107	; 0x6b
   1d4ac:	4806      	ldr	r0, [pc, #24]	; (1d4c8 <nrfx_ipc_receive_event_enable+0x34>)
   1d4ae:	f007 fb7b 	bl	24ba8 <assert_post_action>
   1d4b2:	4a06      	ldr	r2, [pc, #24]	; (1d4cc <nrfx_ipc_receive_event_enable+0x38>)
    nrf_ipc_int_enable(NRF_IPC, (1UL << event_index));
   1d4b4:	4083      	lsls	r3, r0
   1d4b6:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
   1d4ba:	bd08      	pop	{r3, pc}
   1d4bc:	20021338 	.word	0x20021338
   1d4c0:	0002fe2c 	.word	0x0002fe2c
   1d4c4:	0002b549 	.word	0x0002b549
   1d4c8:	0002fde8 	.word	0x0002fde8
   1d4cc:	4002a000 	.word	0x4002a000

0001d4d0 <nrfx_ipc_receive_event_disable>:

void nrfx_ipc_receive_event_disable(uint8_t event_index)
{
   1d4d0:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_ipc_cb.state == NRFX_DRV_STATE_INITIALIZED);
   1d4d2:	4b09      	ldr	r3, [pc, #36]	; (1d4f8 <nrfx_ipc_receive_event_disable+0x28>)
   1d4d4:	791b      	ldrb	r3, [r3, #4]
   1d4d6:	2b01      	cmp	r3, #1
   1d4d8:	d009      	beq.n	1d4ee <nrfx_ipc_receive_event_disable+0x1e>
   1d4da:	4908      	ldr	r1, [pc, #32]	; (1d4fc <nrfx_ipc_receive_event_disable+0x2c>)
   1d4dc:	4808      	ldr	r0, [pc, #32]	; (1d500 <nrfx_ipc_receive_event_disable+0x30>)
   1d4de:	2371      	movs	r3, #113	; 0x71
   1d4e0:	4a08      	ldr	r2, [pc, #32]	; (1d504 <nrfx_ipc_receive_event_disable+0x34>)
   1d4e2:	f007 fb68 	bl	24bb6 <assert_print>
   1d4e6:	2171      	movs	r1, #113	; 0x71
   1d4e8:	4806      	ldr	r0, [pc, #24]	; (1d504 <nrfx_ipc_receive_event_disable+0x34>)
   1d4ea:	f007 fb5d 	bl	24ba8 <assert_post_action>
    p_reg->INTENCLR = mask;
   1d4ee:	4a06      	ldr	r2, [pc, #24]	; (1d508 <nrfx_ipc_receive_event_disable+0x38>)
    nrf_ipc_int_disable(NRF_IPC, (1UL << event_index));
   1d4f0:	4083      	lsls	r3, r0
   1d4f2:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
}
   1d4f6:	bd08      	pop	{r3, pc}
   1d4f8:	20021338 	.word	0x20021338
   1d4fc:	0002fe2c 	.word	0x0002fe2c
   1d500:	0002b549 	.word	0x0002b549
   1d504:	0002fde8 	.word	0x0002fde8
   1d508:	4002a000 	.word	0x4002a000

0001d50c <nrfx_ipc_irq_handler>:
    channel_bitmask |= nrf_ipc_send_config_get(NRF_IPC, send_index);
    nrf_ipc_send_config_set(NRF_IPC, send_index, channel_bitmask);
}

void nrfx_ipc_irq_handler(void)
{
   1d50c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t bitmask = events_map;

    while (bitmask)
    {
        uint8_t event_idx = NRF_CTZ(bitmask);
        bitmask &= ~(1UL << event_idx);
   1d50e:	2601      	movs	r6, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d510:	2700      	movs	r7, #0
    return p_reg->INTPEND;
   1d512:	4b12      	ldr	r3, [pc, #72]	; (1d55c <nrfx_ipc_irq_handler+0x50>)
        nrf_ipc_event_clear(NRF_IPC, nrf_ipc_receive_event_get(event_idx));
#if NRFX_CHECK(NRFX_CONFIG_API_VER_2_10)
        if (m_ipc_cb.handler)
   1d514:	4d12      	ldr	r5, [pc, #72]	; (1d560 <nrfx_ipc_irq_handler+0x54>)
   1d516:	f8d3 430c 	ldr.w	r4, [r3, #780]	; 0x30c
    while (bitmask)
   1d51a:	b904      	cbnz	r4, 1d51e <nrfx_ipc_irq_handler+0x12>
    if (m_ipc_cb.handler)
    {
        m_ipc_cb.handler(events_map, m_ipc_cb.p_context);
#endif
    }
}
   1d51c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        uint8_t event_idx = NRF_CTZ(bitmask);
   1d51e:	fa94 f0a4 	rbit	r0, r4
   1d522:	fab0 f080 	clz	r0, r0
        bitmask &= ~(1UL << event_idx);
   1d526:	fa06 f300 	lsl.w	r3, r6, r0
    NRFX_ASSERT(index < IPC_CH_NUM);
   1d52a:	280f      	cmp	r0, #15
   1d52c:	ea24 0403 	bic.w	r4, r4, r3
   1d530:	dd0b      	ble.n	1d54a <nrfx_ipc_irq_handler+0x3e>
   1d532:	490c      	ldr	r1, [pc, #48]	; (1d564 <nrfx_ipc_irq_handler+0x58>)
   1d534:	480c      	ldr	r0, [pc, #48]	; (1d568 <nrfx_ipc_irq_handler+0x5c>)
   1d536:	f240 13e7 	movw	r3, #487	; 0x1e7
   1d53a:	4a0c      	ldr	r2, [pc, #48]	; (1d56c <nrfx_ipc_irq_handler+0x60>)
   1d53c:	f007 fb3b 	bl	24bb6 <assert_print>
   1d540:	f240 11e7 	movw	r1, #487	; 0x1e7
   1d544:	4809      	ldr	r0, [pc, #36]	; (1d56c <nrfx_ipc_irq_handler+0x60>)
   1d546:	f007 fb2f 	bl	24ba8 <assert_post_action>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d54a:	4b09      	ldr	r3, [pc, #36]	; (1d570 <nrfx_ipc_irq_handler+0x64>)
    return (nrf_ipc_event_t)(NRFX_OFFSETOF(NRF_IPC_Type, EVENTS_RECEIVE[index]));
   1d54c:	0082      	lsls	r2, r0, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d54e:	509f      	str	r7, [r3, r2]
        if (m_ipc_cb.handler)
   1d550:	682b      	ldr	r3, [r5, #0]
   1d552:	2b00      	cmp	r3, #0
   1d554:	d0e1      	beq.n	1d51a <nrfx_ipc_irq_handler+0xe>
            m_ipc_cb.handler(event_idx, m_ipc_cb.p_context);
   1d556:	68a9      	ldr	r1, [r5, #8]
   1d558:	4798      	blx	r3
   1d55a:	e7de      	b.n	1d51a <nrfx_ipc_irq_handler+0xe>
   1d55c:	4002a000 	.word	0x4002a000
   1d560:	20021338 	.word	0x20021338
   1d564:	0002c421 	.word	0x0002c421
   1d568:	0002b549 	.word	0x0002b549
   1d56c:	0002c3ef 	.word	0x0002c3ef
   1d570:	4002a100 	.word	0x4002a100

0001d574 <nvmc_word_write>:
   1d574:	4a04      	ldr	r2, [pc, #16]	; (1d588 <nvmc_word_write+0x14>)
   1d576:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
{
#if defined(NRF9160_XXAA)
    while (!nrf_nvmc_write_ready_check(NRF_NVMC))
    {}
#else
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d57a:	07db      	lsls	r3, r3, #31
   1d57c:	d5fb      	bpl.n	1d576 <nvmc_word_write+0x2>
    {}
#endif

    *(volatile uint32_t *)addr = value;
   1d57e:	6001      	str	r1, [r0, #0]
   1d580:	f3bf 8f5f 	dmb	sy
    __DMB();
}
   1d584:	4770      	bx	lr
   1d586:	bf00      	nop
   1d588:	40039000 	.word	0x40039000

0001d58c <nrfx_nvmc_page_erase>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d58c:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000
        nvmc_word_write(addr + (NVMC_BYTES_IN_WORD * i), ((uint32_t const *)src)[i]);
    }
}

nrfx_err_t nrfx_nvmc_page_erase(uint32_t addr)
{
   1d590:	b508      	push	{r3, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d592:	d30b      	bcc.n	1d5ac <nrfx_nvmc_page_erase+0x20>
    NRFX_ASSERT(is_valid_address(addr, false));
   1d594:	4910      	ldr	r1, [pc, #64]	; (1d5d8 <nrfx_nvmc_page_erase+0x4c>)
   1d596:	4811      	ldr	r0, [pc, #68]	; (1d5dc <nrfx_nvmc_page_erase+0x50>)
   1d598:	f44f 7383 	mov.w	r3, #262	; 0x106
   1d59c:	4a10      	ldr	r2, [pc, #64]	; (1d5e0 <nrfx_nvmc_page_erase+0x54>)
   1d59e:	f007 fb0a 	bl	24bb6 <assert_print>
   1d5a2:	f44f 7183 	mov.w	r1, #262	; 0x106
   1d5a6:	480e      	ldr	r0, [pc, #56]	; (1d5e0 <nrfx_nvmc_page_erase+0x54>)
   1d5a8:	f007 fafe 	bl	24ba8 <assert_post_action>
    return !(addr % flash_page_size_get());
   1d5ac:	f3c0 030b 	ubfx	r3, r0, #0, #12

    if (!is_page_aligned_check(addr))
   1d5b0:	b97b      	cbnz	r3, 1d5d2 <nrfx_nvmc_page_erase+0x46>

#if defined(NVMC_CONFIGNS_WEN_Msk)
NRF_STATIC_INLINE void nrf_nvmc_nonsecure_mode_set(NRF_NVMC_Type *    p_reg,
                                                   nrf_nvmc_ns_mode_t mode)
{
    p_reg->CONFIGNS = (uint32_t)mode;
   1d5b2:	2202      	movs	r2, #2
   1d5b4:	4b0b      	ldr	r3, [pc, #44]	; (1d5e4 <nrfx_nvmc_page_erase+0x58>)
   1d5b6:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
        p_reg->ERASEPCR1 = page_addr;
    }
#elif defined(NRF52_SERIES)
    p_reg->ERASEPAGE = page_addr;
#elif defined(NRF9160_XXAA) || defined(NRF5340_XXAA_APPLICATION) || defined(NRF5340_XXAA_NETWORK)
    *(volatile uint32_t *)page_addr = 0xFFFFFFFF;
   1d5ba:	f04f 32ff 	mov.w	r2, #4294967295
   1d5be:	6002      	str	r2, [r0, #0]
    return (bool)(p_reg->READY & NVMC_READY_READY_Msk);
   1d5c0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        return NRFX_ERROR_INVALID_ADDR;
    }

    nvmc_erase_mode_set();
    nrf_nvmc_page_erase_start(NRF_NVMC, addr);
    while (!nrf_nvmc_ready_check(NRF_NVMC))
   1d5c4:	07d2      	lsls	r2, r2, #31
   1d5c6:	d5fb      	bpl.n	1d5c0 <nrfx_nvmc_page_erase+0x34>
    p_reg->CONFIGNS = (uint32_t)mode;
   1d5c8:	2200      	movs	r2, #0
    {}
    nvmc_readonly_mode_set();

    return NRFX_SUCCESS;
   1d5ca:	4807      	ldr	r0, [pc, #28]	; (1d5e8 <nrfx_nvmc_page_erase+0x5c>)
   1d5cc:	f8c3 2584 	str.w	r2, [r3, #1412]	; 0x584
}
   1d5d0:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_ADDR;
   1d5d2:	4806      	ldr	r0, [pc, #24]	; (1d5ec <nrfx_nvmc_page_erase+0x60>)
   1d5d4:	e7fc      	b.n	1d5d0 <nrfx_nvmc_page_erase+0x44>
   1d5d6:	bf00      	nop
   1d5d8:	0002feb5 	.word	0x0002feb5
   1d5dc:	0002b549 	.word	0x0002b549
   1d5e0:	0002fe59 	.word	0x0002fe59
   1d5e4:	40039000 	.word	0x40039000
   1d5e8:	0bad0000 	.word	0x0bad0000
   1d5ec:	0bad000a 	.word	0x0bad000a

0001d5f0 <nrfx_nvmc_word_write>:
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d5f0:	f5b0 1f80 	cmp.w	r0, #1048576	; 0x100000

    nrfx_nvmc_word_write(aligned_addr, partial_word_create(addr, (const uint8_t *)&value, 2));
}

void nrfx_nvmc_word_write(uint32_t addr, uint32_t value)
{
   1d5f4:	b538      	push	{r3, r4, r5, lr}
    if ((addr - NVMC_FLASH_BASE_ADDRESS) < flash_total_size_get())
   1d5f6:	d30b      	bcc.n	1d610 <nrfx_nvmc_word_write+0x20>
    NRFX_ASSERT(is_valid_address(addr, true));
   1d5f8:	4910      	ldr	r1, [pc, #64]	; (1d63c <nrfx_nvmc_word_write+0x4c>)
   1d5fa:	f44f 73ca 	mov.w	r3, #404	; 0x194
   1d5fe:	4a10      	ldr	r2, [pc, #64]	; (1d640 <nrfx_nvmc_word_write+0x50>)
   1d600:	4810      	ldr	r0, [pc, #64]	; (1d644 <nrfx_nvmc_word_write+0x54>)
   1d602:	f007 fad8 	bl	24bb6 <assert_print>
   1d606:	f44f 71ca 	mov.w	r1, #404	; 0x194
    NRFX_ASSERT(nrfx_is_word_aligned((void const *)addr));
   1d60a:	480d      	ldr	r0, [pc, #52]	; (1d640 <nrfx_nvmc_word_write+0x50>)
   1d60c:	f007 facc 	bl	24ba8 <assert_post_action>
   1d610:	f010 0403 	ands.w	r4, r0, #3
   1d614:	d009      	beq.n	1d62a <nrfx_nvmc_word_write+0x3a>
   1d616:	490c      	ldr	r1, [pc, #48]	; (1d648 <nrfx_nvmc_word_write+0x58>)
   1d618:	f240 1395 	movw	r3, #405	; 0x195
   1d61c:	4a08      	ldr	r2, [pc, #32]	; (1d640 <nrfx_nvmc_word_write+0x50>)
   1d61e:	4809      	ldr	r0, [pc, #36]	; (1d644 <nrfx_nvmc_word_write+0x54>)
   1d620:	f007 fac9 	bl	24bb6 <assert_print>
   1d624:	f240 1195 	movw	r1, #405	; 0x195
   1d628:	e7ef      	b.n	1d60a <nrfx_nvmc_word_write+0x1a>
   1d62a:	2301      	movs	r3, #1
   1d62c:	4d07      	ldr	r5, [pc, #28]	; (1d64c <nrfx_nvmc_word_write+0x5c>)
   1d62e:	f8c5 3584 	str.w	r3, [r5, #1412]	; 0x584

    nvmc_write_mode_set();

    nvmc_word_write(addr, value);
   1d632:	f7ff ff9f 	bl	1d574 <nvmc_word_write>
   1d636:	f8c5 4584 	str.w	r4, [r5, #1412]	; 0x584

    nvmc_readonly_mode_set();
}
   1d63a:	bd38      	pop	{r3, r4, r5, pc}
   1d63c:	0002fecf 	.word	0x0002fecf
   1d640:	0002fe59 	.word	0x0002fe59
   1d644:	0002b549 	.word	0x0002b549
   1d648:	0002fee9 	.word	0x0002fee9
   1d64c:	40039000 	.word	0x40039000

0001d650 <qspi_xfer>:

static nrfx_err_t qspi_xfer(void *            p_buffer,
                            size_t            length,
                            uint32_t          address,
                            nrfx_qspi_state_t desired_state)
{
   1d650:	b570      	push	{r4, r5, r6, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1d652:	4d43      	ldr	r5, [pc, #268]	; (1d760 <qspi_xfer+0x110>)
   1d654:	f895 4030 	ldrb.w	r4, [r5, #48]	; 0x30
   1d658:	b94c      	cbnz	r4, 1d66e <qspi_xfer+0x1e>
   1d65a:	4942      	ldr	r1, [pc, #264]	; (1d764 <qspi_xfer+0x114>)
   1d65c:	2368      	movs	r3, #104	; 0x68
   1d65e:	4a42      	ldr	r2, [pc, #264]	; (1d768 <qspi_xfer+0x118>)
   1d660:	4842      	ldr	r0, [pc, #264]	; (1d76c <qspi_xfer+0x11c>)
   1d662:	f007 faa8 	bl	24bb6 <assert_print>
   1d666:	2168      	movs	r1, #104	; 0x68
    NRFX_ASSERT(p_buffer != NULL);
   1d668:	483f      	ldr	r0, [pc, #252]	; (1d768 <qspi_xfer+0x118>)
   1d66a:	f007 fa9d 	bl	24ba8 <assert_post_action>
   1d66e:	b938      	cbnz	r0, 1d680 <qspi_xfer+0x30>
   1d670:	493f      	ldr	r1, [pc, #252]	; (1d770 <qspi_xfer+0x120>)
   1d672:	2369      	movs	r3, #105	; 0x69
   1d674:	4a3c      	ldr	r2, [pc, #240]	; (1d768 <qspi_xfer+0x118>)
   1d676:	483d      	ldr	r0, [pc, #244]	; (1d76c <qspi_xfer+0x11c>)
   1d678:	f007 fa9d 	bl	24bb6 <assert_print>
   1d67c:	2169      	movs	r1, #105	; 0x69
   1d67e:	e7f3      	b.n	1d668 <qspi_xfer+0x18>
   1d680:	f000 4660 	and.w	r6, r0, #3758096384	; 0xe0000000

    if (!nrfx_is_in_ram(p_buffer) || !nrfx_is_word_aligned(p_buffer))
   1d684:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
   1d688:	d165      	bne.n	1d756 <qspi_xfer+0x106>
   1d68a:	0786      	lsls	r6, r0, #30
   1d68c:	d163      	bne.n	1d756 <qspi_xfer+0x106>
    {
        return NRFX_ERROR_INVALID_ADDR;
    }

    if ((m_cb.state != NRFX_QSPI_STATE_IDLE) &&
   1d68e:	2c01      	cmp	r4, #1
   1d690:	d001      	beq.n	1d696 <qspi_xfer+0x46>
   1d692:	429c      	cmp	r4, r3
   1d694:	d161      	bne.n	1d75a <qspi_xfer+0x10a>
    {
        return NRFX_ERROR_BUSY;
    }

    bool is_first_buffer = false;
    if (m_cb.handler)
   1d696:	682c      	ldr	r4, [r5, #0]
   1d698:	bb04      	cbnz	r4, 1d6dc <qspi_xfer+0x8c>
            is_first_buffer = true;
        }
    }

    nrf_qspi_task_t task;
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d69a:	2b02      	cmp	r3, #2
   1d69c:	4b35      	ldr	r3, [pc, #212]	; (1d774 <qspi_xfer+0x124>)
NRF_STATIC_INLINE void nrf_qspi_write_buffer_set(NRF_QSPI_Type * p_reg,
                                                 void const    * p_buffer,
                                                 uint32_t        length,
                                                 uint32_t        dest_addr)
{
    p_reg->WRITE.DST = dest_addr;
   1d69e:	bf0b      	itete	eq
   1d6a0:	f8c3 2510 	streq.w	r2, [r3, #1296]	; 0x510
NRF_STATIC_INLINE void nrf_qspi_read_buffer_set(NRF_QSPI_Type * p_reg,
                                                void          * p_buffer,
                                                uint32_t        length,
                                                uint32_t        src_addr)
{
    p_reg->READ.SRC = src_addr;
   1d6a4:	f8c3 2504 	strne.w	r2, [r3, #1284]	; 0x504
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d6a8:	f8c3 0514 	streq.w	r0, [r3, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d6ac:	f8c3 0508 	strne.w	r0, [r3, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d6b0:	bf0b      	itete	eq
   1d6b2:	f8c3 1518 	streq.w	r1, [r3, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d6b6:	f8c3 150c 	strne.w	r1, [r3, #1292]	; 0x50c
    {
        nrf_qspi_write_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_WRITESTART;
   1d6ba:	2208      	moveq	r2, #8
    }
    else
    {
        nrf_qspi_read_buffer_set(NRF_QSPI, p_buffer, length, address);
        task = NRF_QSPI_TASK_READSTART;
   1d6bc:	2204      	movne	r2, #4
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d6be:	2100      	movs	r1, #0
   1d6c0:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d6c4:	f102 4380 	add.w	r3, r2, #1073741824	; 0x40000000
   1d6c8:	2201      	movs	r2, #1
   1d6ca:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
   1d6ce:	601a      	str	r2, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d6d0:	4a28      	ldr	r2, [pc, #160]	; (1d774 <qspi_xfer+0x124>)
   1d6d2:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100

    if (!m_cb.handler)
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_task_trigger(NRF_QSPI, task);
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1d6d6:	2b00      	cmp	r3, #0
   1d6d8:	d0fb      	beq.n	1d6d2 <qspi_xfer+0x82>
   1d6da:	e00d      	b.n	1d6f8 <qspi_xfer+0xa8>
        if (m_cb.p_buffer_primary)
   1d6dc:	68ae      	ldr	r6, [r5, #8]
   1d6de:	4c25      	ldr	r4, [pc, #148]	; (1d774 <qspi_xfer+0x124>)
   1d6e0:	b166      	cbz	r6, 1d6fc <qspi_xfer+0xac>
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d6e2:	2b02      	cmp	r3, #2
            m_cb.p_buffer_secondary = p_buffer;
   1d6e4:	60e8      	str	r0, [r5, #12]
            m_cb.size_secondary     = length;
   1d6e6:	6169      	str	r1, [r5, #20]
            m_cb.addr_secondary     = address;
   1d6e8:	61ea      	str	r2, [r5, #28]
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d6ea:	d12d      	bne.n	1d748 <qspi_xfer+0xf8>
    p_reg->WRITE.DST = dest_addr;
   1d6ec:	f8c4 2510 	str.w	r2, [r4, #1296]	; 0x510
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d6f0:	f8c4 0514 	str.w	r0, [r4, #1300]	; 0x514
    p_reg->WRITE.CNT = length;
   1d6f4:	f8c4 1518 	str.w	r1, [r4, #1304]	; 0x518
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);
        nrf_qspi_int_enable(NRF_QSPI, NRF_QSPI_INT_READY_MASK);
        nrf_qspi_task_trigger(NRF_QSPI, task);
    }

    return NRFX_SUCCESS;
   1d6f8:	481f      	ldr	r0, [pc, #124]	; (1d778 <qspi_xfer+0x128>)
}
   1d6fa:	bd70      	pop	{r4, r5, r6, pc}
    if (desired_state == NRFX_QSPI_STATE_WRITE)
   1d6fc:	2b02      	cmp	r3, #2
            m_cb.state = desired_state;
   1d6fe:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
            m_cb.size_primary     = length;
   1d702:	6129      	str	r1, [r5, #16]
            m_cb.addr_primary     = address;
   1d704:	61aa      	str	r2, [r5, #24]
            m_cb.p_buffer_primary = p_buffer;
   1d706:	60a8      	str	r0, [r5, #8]
    p_reg->WRITE.DST = dest_addr;
   1d708:	bf0c      	ite	eq
   1d70a:	f8c4 2510 	streq.w	r2, [r4, #1296]	; 0x510
    p_reg->READ.SRC = src_addr;
   1d70e:	f8c4 2504 	strne.w	r2, [r4, #1284]	; 0x504
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d712:	f04f 0200 	mov.w	r2, #0
    p_reg->WRITE.SRC = (uint32_t) p_buffer;
   1d716:	bf0b      	itete	eq
   1d718:	f8c4 0514 	streq.w	r0, [r4, #1300]	; 0x514
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d71c:	f8c4 0508 	strne.w	r0, [r4, #1288]	; 0x508
    p_reg->WRITE.CNT = length;
   1d720:	f8c4 1518 	streq.w	r1, [r4, #1304]	; 0x518
    p_reg->READ.CNT = length;
   1d724:	f8c4 150c 	strne.w	r1, [r4, #1292]	; 0x50c
        task = NRF_QSPI_TASK_WRITESTART;
   1d728:	bf08      	it	eq
   1d72a:	2308      	moveq	r3, #8
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1d72c:	4911      	ldr	r1, [pc, #68]	; (1d774 <qspi_xfer+0x124>)
        task = NRF_QSPI_TASK_READSTART;
   1d72e:	bf18      	it	ne
   1d730:	2304      	movne	r3, #4
   1d732:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
    p_reg->INTENSET = mask;
   1d736:	2201      	movs	r2, #1
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d738:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   1d73c:	f503 332c 	add.w	r3, r3, #176128	; 0x2b000
    p_reg->INTENSET = mask;
   1d740:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1d744:	601a      	str	r2, [r3, #0]
}
   1d746:	e7d7      	b.n	1d6f8 <qspi_xfer+0xa8>
    p_reg->READ.SRC = src_addr;
   1d748:	f8c4 2504 	str.w	r2, [r4, #1284]	; 0x504
    p_reg->READ.DST = (uint32_t) p_buffer;
   1d74c:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
    p_reg->READ.CNT = length;
   1d750:	f8c4 150c 	str.w	r1, [r4, #1292]	; 0x50c
    else if (is_first_buffer)
   1d754:	e7d0      	b.n	1d6f8 <qspi_xfer+0xa8>
        return NRFX_ERROR_INVALID_ADDR;
   1d756:	4809      	ldr	r0, [pc, #36]	; (1d77c <qspi_xfer+0x12c>)
   1d758:	e7cf      	b.n	1d6fa <qspi_xfer+0xaa>
        return NRFX_ERROR_BUSY;
   1d75a:	4809      	ldr	r0, [pc, #36]	; (1d780 <qspi_xfer+0x130>)
   1d75c:	e7cd      	b.n	1d6fa <qspi_xfer+0xaa>
   1d75e:	bf00      	nop
   1d760:	20021344 	.word	0x20021344
   1d764:	0002ff4e 	.word	0x0002ff4e
   1d768:	0002ff12 	.word	0x0002ff12
   1d76c:	0002b549 	.word	0x0002b549
   1d770:	0002ff7a 	.word	0x0002ff7a
   1d774:	4002b000 	.word	0x4002b000
   1d778:	0bad0000 	.word	0x0bad0000
   1d77c:	0bad000a 	.word	0x0bad000a
   1d780:	0bad000b 	.word	0x0bad000b

0001d784 <qspi_ready_wait>:
        nrf_gpio_cfg_default(pins.io3_pin);
    }
}

static nrfx_err_t qspi_ready_wait(void)
{
   1d784:	b538      	push	{r3, r4, r5, lr}
   1d786:	2464      	movs	r4, #100	; 0x64
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1d788:	4d06      	ldr	r5, [pc, #24]	; (1d7a4 <qspi_ready_wait+0x20>)
   1d78a:	f8d5 3100 	ldr.w	r3, [r5, #256]	; 0x100
    bool result;
    NRFX_WAIT_FOR(nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY),
   1d78e:	b933      	cbnz	r3, 1d79e <qspi_ready_wait+0x1a>
   1d790:	200a      	movs	r0, #10
   1d792:	f00a ff75 	bl	28680 <nrfx_busy_wait>
   1d796:	3c01      	subs	r4, #1
   1d798:	d1f7      	bne.n	1d78a <qspi_ready_wait+0x6>
                                       QSPI_DEF_WAIT_ATTEMPTS,
                                       QSPI_DEF_WAIT_TIME_US,
                                       result);
    if (!result)
    {
        return NRFX_ERROR_TIMEOUT;
   1d79a:	4803      	ldr	r0, [pc, #12]	; (1d7a8 <qspi_ready_wait+0x24>)
    }

    return NRFX_SUCCESS;
}
   1d79c:	bd38      	pop	{r3, r4, r5, pc}
    return NRFX_SUCCESS;
   1d79e:	4803      	ldr	r0, [pc, #12]	; (1d7ac <qspi_ready_wait+0x28>)
   1d7a0:	e7fc      	b.n	1d79c <qspi_ready_wait+0x18>
   1d7a2:	bf00      	nop
   1d7a4:	4002b000 	.word	0x4002b000
   1d7a8:	0bad0007 	.word	0x0bad0007
   1d7ac:	0bad0000 	.word	0x0bad0000

0001d7b0 <qspi_event_xfer_handle.constprop.0>:
}
#endif

static void qspi_event_xfer_handle(nrfx_qspi_evt_ext_xfer_t * p_xfer)
{
    p_xfer->p_buffer = (uint8_t *)m_cb.p_buffer_primary;
   1d7b0:	4b08      	ldr	r3, [pc, #32]	; (1d7d4 <qspi_event_xfer_handle.constprop.0+0x24>)
   1d7b2:	689a      	ldr	r2, [r3, #8]
   1d7b4:	625a      	str	r2, [r3, #36]	; 0x24
    p_xfer->size     = m_cb.size_primary;
   1d7b6:	691a      	ldr	r2, [r3, #16]
   1d7b8:	629a      	str	r2, [r3, #40]	; 0x28
    p_xfer->addr     = m_cb.addr_primary;
   1d7ba:	699a      	ldr	r2, [r3, #24]
   1d7bc:	62da      	str	r2, [r3, #44]	; 0x2c
    if (m_cb.p_buffer_secondary)
   1d7be:	68da      	ldr	r2, [r3, #12]
    {
        m_cb.p_buffer_primary = m_cb.p_buffer_secondary;
   1d7c0:	609a      	str	r2, [r3, #8]
    if (m_cb.p_buffer_secondary)
   1d7c2:	b132      	cbz	r2, 1d7d2 <qspi_event_xfer_handle.constprop.0+0x22>
        m_cb.size_primary     = m_cb.size_secondary;
   1d7c4:	695a      	ldr	r2, [r3, #20]
   1d7c6:	611a      	str	r2, [r3, #16]
        m_cb.addr_primary     = m_cb.addr_secondary;
   1d7c8:	69da      	ldr	r2, [r3, #28]
   1d7ca:	619a      	str	r2, [r3, #24]

        m_cb.p_buffer_secondary = NULL;
   1d7cc:	2200      	movs	r2, #0
   1d7ce:	60da      	str	r2, [r3, #12]
   1d7d0:	4770      	bx	lr
    }
    else
    {
        m_cb.p_buffer_primary = NULL;
    }
}
   1d7d2:	4770      	bx	lr
   1d7d4:	20021344 	.word	0x20021344

0001d7d8 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   1d7d8:	b508      	push	{r3, lr}
    switch (port)
   1d7da:	0943      	lsrs	r3, r0, #5
   1d7dc:	d00d      	beq.n	1d7fa <nrf_gpio_cfg.constprop.0+0x22>
   1d7de:	2b01      	cmp	r3, #1
   1d7e0:	d01e      	beq.n	1d820 <nrf_gpio_cfg.constprop.0+0x48>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d7e2:	4914      	ldr	r1, [pc, #80]	; (1d834 <nrf_gpio_cfg.constprop.0+0x5c>)
   1d7e4:	4814      	ldr	r0, [pc, #80]	; (1d838 <nrf_gpio_cfg.constprop.0+0x60>)
   1d7e6:	f240 2347 	movw	r3, #583	; 0x247
   1d7ea:	4a14      	ldr	r2, [pc, #80]	; (1d83c <nrf_gpio_cfg.constprop.0+0x64>)
   1d7ec:	f007 f9e3 	bl	24bb6 <assert_print>
   1d7f0:	f240 2147 	movw	r1, #583	; 0x247
   1d7f4:	4811      	ldr	r0, [pc, #68]	; (1d83c <nrf_gpio_cfg.constprop.0+0x64>)
   1d7f6:	f007 f9d7 	bl	24ba8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1d7fa:	f04f 33ff 	mov.w	r3, #4294967295
   1d7fe:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d800:	07da      	lsls	r2, r3, #31
   1d802:	d5ee      	bpl.n	1d7e2 <nrf_gpio_cfg.constprop.0+0xa>
        case 0: return NRF_P0;
   1d804:	4a0e      	ldr	r2, [pc, #56]	; (1d840 <nrf_gpio_cfg.constprop.0+0x68>)
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   1d806:	eb02 0280 	add.w	r2, r2, r0, lsl #2
   1d80a:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
   1d80e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
   1d812:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   1d816:	f041 0102 	orr.w	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
   1d81a:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
}
   1d81e:	bd08      	pop	{r3, pc}
    return (mask & (1UL << pin_number)) ? true : false;
   1d820:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
   1d824:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1d828:	40c3      	lsrs	r3, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1d82a:	07db      	lsls	r3, r3, #31
   1d82c:	d5d9      	bpl.n	1d7e2 <nrf_gpio_cfg.constprop.0+0xa>
        case 1: return NRF_P1;
   1d82e:	4a05      	ldr	r2, [pc, #20]	; (1d844 <nrf_gpio_cfg.constprop.0+0x6c>)
   1d830:	e7e9      	b.n	1d806 <nrf_gpio_cfg.constprop.0+0x2e>
   1d832:	bf00      	nop
   1d834:	0002f454 	.word	0x0002f454
   1d838:	0002b549 	.word	0x0002b549
   1d83c:	0002f421 	.word	0x0002f421
   1d840:	40842500 	.word	0x40842500
   1d844:	40842800 	.word	0x40842800

0001d848 <nrf_qspi_cinstrdata_get.constprop.0>:
        default:
            break;
    }
}

NRF_STATIC_INLINE void nrf_qspi_cinstrdata_get(NRF_QSPI_Type const * p_reg,
   1d848:	b510      	push	{r4, lr}
                                               nrf_qspi_cinstr_len_t length,
                                               void *                p_rx_data)
{
    uint8_t *p_rx_data_8 = (uint8_t *) p_rx_data;

    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d84a:	4b0e      	ldr	r3, [pc, #56]	; (1d884 <nrf_qspi_cinstrdata_get.constprop.0+0x3c>)
    uint32_t reg0 = p_reg->CINSTRDAT0;
    switch (length)
   1d84c:	3802      	subs	r0, #2
    uint32_t reg1 = p_reg->CINSTRDAT1;
   1d84e:	f8d3 263c 	ldr.w	r2, [r3, #1596]	; 0x63c
    uint32_t reg0 = p_reg->CINSTRDAT0;
   1d852:	f8d3 3638 	ldr.w	r3, [r3, #1592]	; 0x638
    switch (length)
   1d856:	2807      	cmp	r0, #7
   1d858:	d813      	bhi.n	1d882 <nrf_qspi_cinstrdata_get.constprop.0+0x3a>
   1d85a:	e8df f000 	tbb	[pc, r0]
   1d85e:	0f11      	.short	0x0f11
   1d860:	080a0b0d 	.word	0x080a0b0d
   1d864:	0406      	.short	0x0406
    {
        case NRF_QSPI_CINSTR_LEN_9B:
            p_rx_data_8[7] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE7_Pos);
   1d866:	0e10      	lsrs	r0, r2, #24
   1d868:	71c8      	strb	r0, [r1, #7]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_8B:
            p_rx_data_8[6] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE6_Pos);
   1d86a:	0c10      	lsrs	r0, r2, #16
   1d86c:	7188      	strb	r0, [r1, #6]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_7B:
            p_rx_data_8[5] = (uint8_t)(reg1 >> QSPI_CINSTRDAT1_BYTE5_Pos);
   1d86e:	0a10      	lsrs	r0, r2, #8
   1d870:	7148      	strb	r0, [r1, #5]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_6B:
            p_rx_data_8[4] = (uint8_t)(reg1);
   1d872:	710a      	strb	r2, [r1, #4]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_5B:
            p_rx_data_8[3] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE3_Pos);
   1d874:	0e1a      	lsrs	r2, r3, #24
   1d876:	70ca      	strb	r2, [r1, #3]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_4B:
            p_rx_data_8[2] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE2_Pos);
   1d878:	0c1a      	lsrs	r2, r3, #16
   1d87a:	708a      	strb	r2, [r1, #2]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_3B:
            p_rx_data_8[1] = (uint8_t)(reg0 >> QSPI_CINSTRDAT0_BYTE1_Pos);
   1d87c:	0a1a      	lsrs	r2, r3, #8
   1d87e:	704a      	strb	r2, [r1, #1]
            /* FALLTHROUGH */
        case NRF_QSPI_CINSTR_LEN_2B:
            p_rx_data_8[0] = (uint8_t)(reg0);
   1d880:	700b      	strb	r3, [r1, #0]
            /* Send only opcode. Case to avoid compiler warnings. */
            break;
        default:
            break;
    }
}
   1d882:	bd10      	pop	{r4, pc}
   1d884:	4002b000 	.word	0x4002b000

0001d888 <nrf_qspi_cinstrdata_set.constprop.0>:
    switch (length)
   1d888:	3802      	subs	r0, #2
   1d88a:	2807      	cmp	r0, #7
   1d88c:	d81f      	bhi.n	1d8ce <nrf_qspi_cinstrdata_set.constprop.0+0x46>
   1d88e:	e8df f000 	tbb	[pc, r0]
   1d892:	2729      	.short	0x2729
   1d894:	21231125 	.word	0x21231125
   1d898:	041f      	.short	0x041f
            reg |= ((uint32_t)p_tx_data_8[7]) << QSPI_CINSTRDAT1_BYTE7_Pos;
   1d89a:	79cb      	ldrb	r3, [r1, #7]
   1d89c:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[6]) << QSPI_CINSTRDAT1_BYTE6_Pos;
   1d89e:	798a      	ldrb	r2, [r1, #6]
   1d8a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[5]) << QSPI_CINSTRDAT1_BYTE5_Pos;
   1d8a4:	794a      	ldrb	r2, [r1, #5]
   1d8a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[4]);
   1d8aa:	790a      	ldrb	r2, [r1, #4]
   1d8ac:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT1 = reg;
   1d8ae:	4a0e      	ldr	r2, [pc, #56]	; (1d8e8 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d8b0:	f8c2 363c 	str.w	r3, [r2, #1596]	; 0x63c
            reg |= ((uint32_t)p_tx_data_8[3]) << QSPI_CINSTRDAT0_BYTE3_Pos;
   1d8b4:	78cb      	ldrb	r3, [r1, #3]
   1d8b6:	061b      	lsls	r3, r3, #24
            reg |= ((uint32_t)p_tx_data_8[2]) << QSPI_CINSTRDAT0_BYTE2_Pos;
   1d8b8:	788a      	ldrb	r2, [r1, #2]
   1d8ba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
            reg |= ((uint32_t)p_tx_data_8[1]) << QSPI_CINSTRDAT0_BYTE1_Pos;
   1d8be:	784a      	ldrb	r2, [r1, #1]
   1d8c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
            reg |= ((uint32_t)p_tx_data_8[0]);
   1d8c4:	780a      	ldrb	r2, [r1, #0]
   1d8c6:	4313      	orrs	r3, r2
            p_reg->CINSTRDAT0 = reg;
   1d8c8:	4a07      	ldr	r2, [pc, #28]	; (1d8e8 <nrf_qspi_cinstrdata_set.constprop.0+0x60>)
   1d8ca:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
}
   1d8ce:	4770      	bx	lr
    switch (length)
   1d8d0:	2300      	movs	r3, #0
   1d8d2:	e7e4      	b.n	1d89e <nrf_qspi_cinstrdata_set.constprop.0+0x16>
   1d8d4:	2300      	movs	r3, #0
   1d8d6:	e7e5      	b.n	1d8a4 <nrf_qspi_cinstrdata_set.constprop.0+0x1c>
   1d8d8:	2300      	movs	r3, #0
   1d8da:	e7e6      	b.n	1d8aa <nrf_qspi_cinstrdata_set.constprop.0+0x22>
   1d8dc:	2300      	movs	r3, #0
   1d8de:	e7eb      	b.n	1d8b8 <nrf_qspi_cinstrdata_set.constprop.0+0x30>
   1d8e0:	2300      	movs	r3, #0
   1d8e2:	e7ec      	b.n	1d8be <nrf_qspi_cinstrdata_set.constprop.0+0x36>
   1d8e4:	2300      	movs	r3, #0
   1d8e6:	e7ed      	b.n	1d8c4 <nrf_qspi_cinstrdata_set.constprop.0+0x3c>
   1d8e8:	4002b000 	.word	0x4002b000

0001d8ec <nrfx_qspi_init>:
{
   1d8ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1d8ee:	460d      	mov	r5, r1
   1d8f0:	4616      	mov	r6, r2
    NRFX_ASSERT(p_config);
   1d8f2:	4604      	mov	r4, r0
   1d8f4:	b958      	cbnz	r0, 1d90e <nrfx_qspi_init+0x22>
   1d8f6:	496e      	ldr	r1, [pc, #440]	; (1dab0 <nrfx_qspi_init+0x1c4>)
   1d8f8:	486e      	ldr	r0, [pc, #440]	; (1dab4 <nrfx_qspi_init+0x1c8>)
   1d8fa:	f44f 7388 	mov.w	r3, #272	; 0x110
   1d8fe:	4a6e      	ldr	r2, [pc, #440]	; (1dab8 <nrfx_qspi_init+0x1cc>)
   1d900:	f007 f959 	bl	24bb6 <assert_print>
   1d904:	f44f 7188 	mov.w	r1, #272	; 0x110
   1d908:	486b      	ldr	r0, [pc, #428]	; (1dab8 <nrfx_qspi_init+0x1cc>)
   1d90a:	f007 f94d 	bl	24ba8 <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED)
   1d90e:	4f6b      	ldr	r7, [pc, #428]	; (1dabc <nrfx_qspi_init+0x1d0>)
   1d910:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
   1d914:	2b00      	cmp	r3, #0
   1d916:	f040 80c6 	bne.w	1daa6 <nrfx_qspi_init+0x1ba>
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
   1d91a:	7cc2      	ldrb	r2, [r0, #19]
   1d91c:	b112      	cbz	r2, 1d924 <nrfx_qspi_init+0x38>
   1d91e:	7d03      	ldrb	r3, [r0, #20]
   1d920:	2b00      	cmp	r3, #0
   1d922:	d170      	bne.n	1da06 <nrfx_qspi_init+0x11a>
    if ((p_config->pins.sck_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d924:	7920      	ldrb	r0, [r4, #4]
   1d926:	28ff      	cmp	r0, #255	; 0xff
   1d928:	f000 80bf 	beq.w	1daaa <nrfx_qspi_init+0x1be>
   1d92c:	7963      	ldrb	r3, [r4, #5]
   1d92e:	2bff      	cmp	r3, #255	; 0xff
   1d930:	f000 80bb 	beq.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d934:	79a3      	ldrb	r3, [r4, #6]
   1d936:	2bff      	cmp	r3, #255	; 0xff
   1d938:	f000 80b7 	beq.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.io1_pin == NRF_QSPI_PIN_NOT_CONNECTED))
   1d93c:	79e1      	ldrb	r1, [r4, #7]
        (p_config->pins.io0_pin == NRF_QSPI_PIN_NOT_CONNECTED) ||
   1d93e:	29ff      	cmp	r1, #255	; 0xff
   1d940:	f000 80b3 	beq.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1d944:	6863      	ldr	r3, [r4, #4]
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1d946:	f8df c178 	ldr.w	ip, [pc, #376]	; 1dac0 <nrfx_qspi_init+0x1d4>
        (p_config->pins.csn_pin != QSPI_CSN_DEDICATED) ||
   1d94a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    if ((p_config->pins.sck_pin != QSPI_SCK_DEDICATED) ||
   1d94e:	4563      	cmp	r3, ip
   1d950:	f040 80ab 	bne.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.io0_pin != QSPI_IO0_DEDICATED) ||
   1d954:	290e      	cmp	r1, #14
   1d956:	f040 80a8 	bne.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d95a:	7a23      	ldrb	r3, [r4, #8]
        (p_config->pins.io1_pin != QSPI_IO1_DEDICATED) ||
   1d95c:	2bff      	cmp	r3, #255	; 0xff
   1d95e:	d002      	beq.n	1d966 <nrfx_qspi_init+0x7a>
        (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d960:	2b0f      	cmp	r3, #15
   1d962:	f040 80a2 	bne.w	1daaa <nrfx_qspi_init+0x1be>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d966:	7a63      	ldrb	r3, [r4, #9]
         p_config->pins.io2_pin != QSPI_IO2_DEDICATED) ||
   1d968:	2bff      	cmp	r3, #255	; 0xff
   1d96a:	d002      	beq.n	1d972 <nrfx_qspi_init+0x86>
        (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED &&
   1d96c:	2b10      	cmp	r3, #16
   1d96e:	f040 809c 	bne.w	1daaa <nrfx_qspi_init+0x1be>
    if (!p_config->skip_gpio_cfg)
   1d972:	b9d2      	cbnz	r2, 1d9aa <nrfx_qspi_init+0xbe>
        QSPI_PIN_INIT(p_config->pins.sck_pin);
   1d974:	2103      	movs	r1, #3
   1d976:	f7ff ff2f 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.csn_pin);
   1d97a:	2103      	movs	r1, #3
   1d97c:	7960      	ldrb	r0, [r4, #5]
   1d97e:	f7ff ff2b 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io0_pin);
   1d982:	2103      	movs	r1, #3
   1d984:	79a0      	ldrb	r0, [r4, #6]
   1d986:	f7ff ff27 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
        QSPI_PIN_INIT(p_config->pins.io1_pin);
   1d98a:	79e0      	ldrb	r0, [r4, #7]
   1d98c:	2103      	movs	r1, #3
   1d98e:	f7ff ff23 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1d992:	7a20      	ldrb	r0, [r4, #8]
   1d994:	28ff      	cmp	r0, #255	; 0xff
   1d996:	d002      	beq.n	1d99e <nrfx_qspi_init+0xb2>
            QSPI_PIN_INIT(p_config->pins.io2_pin);
   1d998:	2103      	movs	r1, #3
   1d99a:	f7ff ff1d 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
        if (p_config->pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1d99e:	7a60      	ldrb	r0, [r4, #9]
   1d9a0:	28ff      	cmp	r0, #255	; 0xff
   1d9a2:	d002      	beq.n	1d9aa <nrfx_qspi_init+0xbe>
            QSPI_PIN_INIT(p_config->pins.io3_pin);
   1d9a4:	2103      	movs	r1, #3
   1d9a6:	f7ff ff17 	bl	1d7d8 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1d9aa:	7d23      	ldrb	r3, [r4, #20]
   1d9ac:	bb5b      	cbnz	r3, 1da06 <nrfx_qspi_init+0x11a>
    p_reg->PSEL.SCK = NRF_QSPI_PIN_VAL(p_pins->sck_pin);
   1d9ae:	7923      	ldrb	r3, [r4, #4]
   1d9b0:	2bff      	cmp	r3, #255	; 0xff
   1d9b2:	bf14      	ite	ne
   1d9b4:	461a      	movne	r2, r3
   1d9b6:	f04f 32ff 	moveq.w	r2, #4294967295
   1d9ba:	4b42      	ldr	r3, [pc, #264]	; (1dac4 <nrfx_qspi_init+0x1d8>)
   1d9bc:	f8c3 2524 	str.w	r2, [r3, #1316]	; 0x524
    p_reg->PSEL.CSN = NRF_QSPI_PIN_VAL(p_pins->csn_pin);
   1d9c0:	7962      	ldrb	r2, [r4, #5]
   1d9c2:	2aff      	cmp	r2, #255	; 0xff
   1d9c4:	bf08      	it	eq
   1d9c6:	f04f 32ff 	moveq.w	r2, #4294967295
   1d9ca:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
    p_reg->PSEL.IO0 = NRF_QSPI_PIN_VAL(p_pins->io0_pin);
   1d9ce:	79a2      	ldrb	r2, [r4, #6]
   1d9d0:	2aff      	cmp	r2, #255	; 0xff
   1d9d2:	bf08      	it	eq
   1d9d4:	f04f 32ff 	moveq.w	r2, #4294967295
   1d9d8:	f8c3 2530 	str.w	r2, [r3, #1328]	; 0x530
    p_reg->PSEL.IO1 = NRF_QSPI_PIN_VAL(p_pins->io1_pin);
   1d9dc:	79e2      	ldrb	r2, [r4, #7]
   1d9de:	2aff      	cmp	r2, #255	; 0xff
   1d9e0:	bf08      	it	eq
   1d9e2:	f04f 32ff 	moveq.w	r2, #4294967295
   1d9e6:	f8c3 2534 	str.w	r2, [r3, #1332]	; 0x534
    p_reg->PSEL.IO2 = NRF_QSPI_PIN_VAL(p_pins->io2_pin);
   1d9ea:	7a22      	ldrb	r2, [r4, #8]
   1d9ec:	2aff      	cmp	r2, #255	; 0xff
   1d9ee:	bf08      	it	eq
   1d9f0:	f04f 32ff 	moveq.w	r2, #4294967295
   1d9f4:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->PSEL.IO3 = NRF_QSPI_PIN_VAL(p_pins->io3_pin);
   1d9f8:	7a62      	ldrb	r2, [r4, #9]
   1d9fa:	2aff      	cmp	r2, #255	; 0xff
   1d9fc:	bf08      	it	eq
   1d9fe:	f04f 32ff 	moveq.w	r2, #4294967295
   1da02:	f8c3 253c 	str.w	r2, [r3, #1340]	; 0x53c
    nrf_qspi_xip_offset_set(NRF_QSPI, p_config->xip_offset);
   1da06:	6823      	ldr	r3, [r4, #0]
    p_reg->XIPOFFSET = xip_offset;
   1da08:	4a2e      	ldr	r2, [pc, #184]	; (1dac4 <nrfx_qspi_init+0x1d8>)
   1da0a:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1da0e:	7b23      	ldrb	r3, [r4, #12]
    config |= ((uint32_t)p_config->writeoc)    << QSPI_IFCONFIG0_WRITEOC_Pos;
   1da10:	7ae0      	ldrb	r0, [r4, #11]
    uint32_t config = p_config->readoc;
   1da12:	7aa1      	ldrb	r1, [r4, #10]
    config |= ((uint32_t)p_config->addrmode)   << QSPI_IFCONFIG0_ADDRMODE_Pos;
   1da14:	019b      	lsls	r3, r3, #6
   1da16:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
   1da1a:	430b      	orrs	r3, r1
    config |= (p_config->dpmconfig ? 1U : 0U ) << QSPI_IFCONFIG0_DPMENABLE_Pos;
   1da1c:	7b61      	ldrb	r1, [r4, #13]
   1da1e:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
    p_reg->IFCONFIG0 = config;
   1da22:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
    if (p_config->phy_if.sck_freq == NRF_QSPI_FREQ_DIV1)
   1da26:	7c61      	ldrb	r1, [r4, #17]
    return p_reg->IFCONFIG0;
   1da28:	f8d2 3544 	ldr.w	r3, [r2, #1348]	; 0x544
   1da2c:	bbb1      	cbnz	r1, 1da9c <nrfx_qspi_init+0x1b0>
        regval |= ((1 << 16) | (1 << 17));
   1da2e:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    p_reg->IFCONFIG0 = regval;
   1da32:	f8c2 3544 	str.w	r3, [r2, #1348]	; 0x544
}
#endif

NRF_STATIC_INLINE void nrf_qspi_iftiming_set(NRF_QSPI_Type * p_reg, uint8_t rxdelay)
{
    p_reg->IFTIMING = ((uint32_t)rxdelay << QSPI_IFTIMING_RXDELAY_Pos) & QSPI_IFTIMING_RXDELAY_Msk;
   1da36:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   1da3a:	f8c2 3640 	str.w	r3, [r2, #1600]	; 0x640
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1da3e:	f8d2 1600 	ldr.w	r1, [r2, #1536]	; 0x600
    config |= p_config->sck_delay;
   1da42:	7ba3      	ldrb	r3, [r4, #14]
    uint32_t config = p_reg->IFCONFIG1 & 0x00FFFF00;
   1da44:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   1da48:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
    config |= p_config->sck_delay;
   1da4c:	430b      	orrs	r3, r1
    config |= (p_config->dpmen ? 1U : 0U)      << QSPI_IFCONFIG1_DPMEN_Pos;
   1da4e:	7be1      	ldrb	r1, [r4, #15]
   1da50:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    config |= ((uint32_t)(p_config->spi_mode)) << QSPI_IFCONFIG1_SPIMODE_Pos;
   1da54:	7c21      	ldrb	r1, [r4, #16]
   1da56:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
    config |= ((uint32_t)(p_config->sck_freq)) << QSPI_IFCONFIG1_SCKFREQ_Pos;
   1da5a:	7c61      	ldrb	r1, [r4, #17]
   1da5c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
    p_reg->IFCONFIG1 = config;
   1da60:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1da64:	7ce3      	ldrb	r3, [r4, #19]
    m_cb.p_context = p_context;
   1da66:	e9c7 5600 	strd	r5, r6, [r7]
    m_cb.skip_gpio_cfg = p_config->skip_gpio_cfg;
   1da6a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    p_reg->INTENCLR = mask;
   1da6e:	2301      	movs	r3, #1
   1da70:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
    if (handler)
   1da74:	b115      	cbz	r5, 1da7c <nrfx_qspi_init+0x190>
        NRFX_IRQ_ENABLE(QSPI_IRQn);
   1da76:	202b      	movs	r0, #43	; 0x2b
   1da78:	f7f2 fab0 	bl	ffdc <arch_irq_enable>
    m_cb.p_buffer_primary = NULL;
   1da7c:	2100      	movs	r1, #0
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1da7e:	2201      	movs	r2, #1
    m_cb.p_buffer_secondary = NULL;
   1da80:	e9c7 1102 	strd	r1, r1, [r7, #8]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Enabled << QSPI_ENABLE_ENABLE_Pos);
   1da84:	4b0f      	ldr	r3, [pc, #60]	; (1dac4 <nrfx_qspi_init+0x1d8>)
    m_cb.state = NRFX_QSPI_STATE_IDLE;
   1da86:	f887 2030 	strb.w	r2, [r7, #48]	; 0x30
   1da8a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1da8e:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1da92:	601a      	str	r2, [r3, #0]
}
   1da94:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    return qspi_ready_wait();
   1da98:	f7ff be74 	b.w	1d784 <qspi_ready_wait>
        regval &= ~(1 << 17);
   1da9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
        regval |=  (1 << 16);
   1daa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   1daa4:	e7c5      	b.n	1da32 <nrfx_qspi_init+0x146>
        return NRFX_ERROR_INVALID_STATE;
   1daa6:	4808      	ldr	r0, [pc, #32]	; (1dac8 <nrfx_qspi_init+0x1dc>)
}
   1daa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return NRFX_ERROR_INVALID_PARAM;
   1daaa:	4808      	ldr	r0, [pc, #32]	; (1dacc <nrfx_qspi_init+0x1e0>)
   1daac:	e7fc      	b.n	1daa8 <nrfx_qspi_init+0x1bc>
   1daae:	bf00      	nop
   1dab0:	0002fe23 	.word	0x0002fe23
   1dab4:	0002b549 	.word	0x0002b549
   1dab8:	0002ff12 	.word	0x0002ff12
   1dabc:	20021344 	.word	0x20021344
   1dac0:	000d1211 	.word	0x000d1211
   1dac4:	4002b000 	.word	0x4002b000
   1dac8:	0bad0005 	.word	0x0bad0005
   1dacc:	0bad0004 	.word	0x0bad0004

0001dad0 <nrfx_qspi_cinstr_xfer>:
{
   1dad0:	b570      	push	{r4, r5, r6, lr}
   1dad2:	4614      	mov	r4, r2
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dad4:	4a26      	ldr	r2, [pc, #152]	; (1db70 <nrfx_qspi_cinstr_xfer+0xa0>)
{
   1dad6:	4605      	mov	r5, r0
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dad8:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
   1dadc:	b95a      	cbnz	r2, 1daf6 <nrfx_qspi_cinstr_xfer+0x26>
   1dade:	4925      	ldr	r1, [pc, #148]	; (1db74 <nrfx_qspi_cinstr_xfer+0xa4>)
   1dae0:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   1dae4:	4a24      	ldr	r2, [pc, #144]	; (1db78 <nrfx_qspi_cinstr_xfer+0xa8>)
   1dae6:	4825      	ldr	r0, [pc, #148]	; (1db7c <nrfx_qspi_cinstr_xfer+0xac>)
   1dae8:	f007 f865 	bl	24bb6 <assert_print>
   1daec:	f44f 71a7 	mov.w	r1, #334	; 0x14e
        NRFX_ASSERT(p_config->wipwait);
   1daf0:	4821      	ldr	r0, [pc, #132]	; (1db78 <nrfx_qspi_cinstr_xfer+0xa8>)
   1daf2:	f007 f859 	bl	24ba8 <assert_post_action>
    if (m_cb.state != NRFX_QSPI_STATE_IDLE)
   1daf6:	2a01      	cmp	r2, #1
   1daf8:	d137      	bne.n	1db6a <nrfx_qspi_cinstr_xfer+0x9a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dafa:	2200      	movs	r2, #0
   1dafc:	4e20      	ldr	r6, [pc, #128]	; (1db80 <nrfx_qspi_cinstr_xfer+0xb0>)
   1dafe:	f8c6 2100 	str.w	r2, [r6, #256]	; 0x100
    if (p_tx_buffer)
   1db02:	b111      	cbz	r1, 1db0a <nrfx_qspi_cinstr_xfer+0x3a>
        nrf_qspi_cinstrdata_set(NRF_QSPI, p_config->length, p_tx_buffer);
   1db04:	7840      	ldrb	r0, [r0, #1]
   1db06:	f7ff febf 	bl	1d888 <nrf_qspi_cinstrdata_set.constprop.0>
    p_reg->INTENCLR = mask;
   1db0a:	2301      	movs	r3, #1
   1db0c:	f8c6 3308 	str.w	r3, [r6, #776]	; 0x308
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1db10:	78ab      	ldrb	r3, [r5, #2]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1db12:	786a      	ldrb	r2, [r5, #1]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1db14:	031b      	lsls	r3, r3, #12
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1db16:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1db1a:	782a      	ldrb	r2, [r5, #0]
                         ((uint32_t)p_config->length    << QSPI_CINSTRCONF_LENGTH_Pos) |
   1db1c:	4313      	orrs	r3, r2
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1db1e:	78ea      	ldrb	r2, [r5, #3]
                         ((uint32_t)p_config->io2_level << QSPI_CINSTRCONF_LIO2_Pos) |
   1db20:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1db24:	792a      	ldrb	r2, [r5, #4]
                         ((uint32_t)p_config->io3_level << QSPI_CINSTRCONF_LIO3_Pos) |
   1db26:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
                         ((uint32_t)p_config->wren      << QSPI_CINSTRCONF_WREN_Pos));
   1db2a:	796a      	ldrb	r2, [r5, #5]
                         ((uint32_t)p_config->wipwait   << QSPI_CINSTRCONF_WIPWAIT_Pos) |
   1db2c:	ea43 33c2 	orr.w	r3, r3, r2, lsl #15
    p_reg->CINSTRCONF = (((uint32_t)p_config->opcode    << QSPI_CINSTRCONF_OPCODE_Pos) |
   1db30:	f8c6 3634 	str.w	r3, [r6, #1588]	; 0x634
    if (qspi_ready_wait() == NRFX_ERROR_TIMEOUT)
   1db34:	f7ff fe26 	bl	1d784 <qspi_ready_wait>
   1db38:	4b12      	ldr	r3, [pc, #72]	; (1db84 <nrfx_qspi_cinstr_xfer+0xb4>)
   1db3a:	4298      	cmp	r0, r3
   1db3c:	d10b      	bne.n	1db56 <nrfx_qspi_cinstr_xfer+0x86>
        NRFX_ASSERT(p_config->wipwait);
   1db3e:	792b      	ldrb	r3, [r5, #4]
   1db40:	b993      	cbnz	r3, 1db68 <nrfx_qspi_cinstr_xfer+0x98>
   1db42:	4911      	ldr	r1, [pc, #68]	; (1db88 <nrfx_qspi_cinstr_xfer+0xb8>)
   1db44:	f240 136b 	movw	r3, #363	; 0x16b
   1db48:	4a0b      	ldr	r2, [pc, #44]	; (1db78 <nrfx_qspi_cinstr_xfer+0xa8>)
   1db4a:	480c      	ldr	r0, [pc, #48]	; (1db7c <nrfx_qspi_cinstr_xfer+0xac>)
   1db4c:	f007 f833 	bl	24bb6 <assert_print>
   1db50:	f240 116b 	movw	r1, #363	; 0x16b
   1db54:	e7cc      	b.n	1daf0 <nrfx_qspi_cinstr_xfer+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1db56:	2300      	movs	r3, #0
   1db58:	f8c6 3100 	str.w	r3, [r6, #256]	; 0x100
    if (p_rx_buffer)
   1db5c:	b11c      	cbz	r4, 1db66 <nrfx_qspi_cinstr_xfer+0x96>
        nrf_qspi_cinstrdata_get(NRF_QSPI, p_config->length, p_rx_buffer);
   1db5e:	4621      	mov	r1, r4
   1db60:	7868      	ldrb	r0, [r5, #1]
   1db62:	f7ff fe71 	bl	1d848 <nrf_qspi_cinstrdata_get.constprop.0>
    return NRFX_SUCCESS;
   1db66:	4809      	ldr	r0, [pc, #36]	; (1db8c <nrfx_qspi_cinstr_xfer+0xbc>)
}
   1db68:	bd70      	pop	{r4, r5, r6, pc}
        return NRFX_ERROR_BUSY;
   1db6a:	4809      	ldr	r0, [pc, #36]	; (1db90 <nrfx_qspi_cinstr_xfer+0xc0>)
   1db6c:	e7fc      	b.n	1db68 <nrfx_qspi_cinstr_xfer+0x98>
   1db6e:	bf00      	nop
   1db70:	20021344 	.word	0x20021344
   1db74:	0002ff4e 	.word	0x0002ff4e
   1db78:	0002ff12 	.word	0x0002ff12
   1db7c:	0002b549 	.word	0x0002b549
   1db80:	4002b000 	.word	0x4002b000
   1db84:	0bad0007 	.word	0x0bad0007
   1db88:	0002ff92 	.word	0x0002ff92
   1db8c:	0bad0000 	.word	0x0bad0000
   1db90:	0bad000b 	.word	0x0bad000b

0001db94 <nrfx_qspi_mem_busy_check>:
{
   1db94:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    uint8_t status_value = 0;
   1db96:	2300      	movs	r3, #0
    nrf_qspi_cinstr_conf_t const config = {
   1db98:	4a0c      	ldr	r2, [pc, #48]	; (1dbcc <nrfx_qspi_mem_busy_check+0x38>)
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1db9a:	a802      	add	r0, sp, #8
    nrf_qspi_cinstr_conf_t const config = {
   1db9c:	9202      	str	r2, [sp, #8]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1db9e:	f10d 0207 	add.w	r2, sp, #7
   1dba2:	4611      	mov	r1, r2
    uint8_t status_value = 0;
   1dba4:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_qspi_cinstr_conf_t const config = {
   1dba8:	f8ad 300c 	strh.w	r3, [sp, #12]
    ret_code = nrfx_qspi_cinstr_xfer(&config, &status_value, &status_value);
   1dbac:	f7ff ff90 	bl	1dad0 <nrfx_qspi_cinstr_xfer>
    if (ret_code != NRFX_SUCCESS)
   1dbb0:	4b07      	ldr	r3, [pc, #28]	; (1dbd0 <nrfx_qspi_mem_busy_check+0x3c>)
   1dbb2:	4298      	cmp	r0, r3
   1dbb4:	d106      	bne.n	1dbc4 <nrfx_qspi_mem_busy_check+0x30>
    if ((status_value & QSPI_MEM_STATUSREG_WIP_Pos) != 0x00)
   1dbb6:	f89d 3007 	ldrb.w	r3, [sp, #7]
        return NRFX_ERROR_BUSY;
   1dbba:	f013 0f01 	tst.w	r3, #1
   1dbbe:	4b05      	ldr	r3, [pc, #20]	; (1dbd4 <nrfx_qspi_mem_busy_check+0x40>)
   1dbc0:	bf18      	it	ne
   1dbc2:	4618      	movne	r0, r3
}
   1dbc4:	b005      	add	sp, #20
   1dbc6:	f85d fb04 	ldr.w	pc, [sp], #4
   1dbca:	bf00      	nop
   1dbcc:	01000205 	.word	0x01000205
   1dbd0:	0bad0000 	.word	0x0bad0000
   1dbd4:	0bad000b 	.word	0x0bad000b

0001dbd8 <nrfx_qspi_uninit>:
{
   1dbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dbdc:	4e29      	ldr	r6, [pc, #164]	; (1dc84 <nrfx_qspi_uninit+0xac>)
   1dbde:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
   1dbe2:	b95b      	cbnz	r3, 1dbfc <nrfx_qspi_uninit+0x24>
   1dbe4:	4928      	ldr	r1, [pc, #160]	; (1dc88 <nrfx_qspi_uninit+0xb0>)
   1dbe6:	4829      	ldr	r0, [pc, #164]	; (1dc8c <nrfx_qspi_uninit+0xb4>)
   1dbe8:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
   1dbec:	4a28      	ldr	r2, [pc, #160]	; (1dc90 <nrfx_qspi_uninit+0xb8>)
   1dbee:	f006 ffe2 	bl	24bb6 <assert_print>
   1dbf2:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
   1dbf6:	4826      	ldr	r0, [pc, #152]	; (1dc90 <nrfx_qspi_uninit+0xb8>)
   1dbf8:	f006 ffd6 	bl	24ba8 <assert_post_action>
    NRFX_IRQ_DISABLE(QSPI_IRQn);
   1dbfc:	202b      	movs	r0, #43	; 0x2b
   1dbfe:	f7f2 f9fb 	bl	fff8 <arch_irq_disable>
    return (bool)((p_reg->CINSTRCONF & (QSPI_CINSTRCONF_LFEN_Msk | QSPI_CINSTRCONF_LFSTOP_Msk))
   1dc02:	4b24      	ldr	r3, [pc, #144]	; (1dc94 <nrfx_qspi_uninit+0xbc>)
   1dc04:	f8d3 2634 	ldr.w	r2, [r3, #1588]	; 0x634
   1dc08:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
    if (nrf_qspi_cinstr_long_transfer_is_ongoing(NRF_QSPI))
   1dc0c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
    p_reg->CINSTRCONF = mask;
   1dc10:	bf04      	itt	eq
   1dc12:	4a21      	ldreq	r2, [pc, #132]	; (1dc98 <nrfx_qspi_uninit+0xc0>)
   1dc14:	f8c3 2634 	streq.w	r2, [r3, #1588]	; 0x634
    p_reg->INTENCLR = mask;
   1dc18:	2201      	movs	r2, #1
   1dc1a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1dc1e:	611a      	str	r2, [r3, #16]
    p_reg->ENABLE = (QSPI_ENABLE_ENABLE_Disabled << QSPI_ENABLE_ENABLE_Pos);
   1dc20:	2200      	movs	r2, #0
   1dc22:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dc26:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    if (!m_cb.skip_gpio_cfg)
   1dc2a:	f896 2031 	ldrb.w	r2, [r6, #49]	; 0x31
   1dc2e:	bb22      	cbnz	r2, 1dc7a <nrfx_qspi_uninit+0xa2>
    p_pins->sck_pin = (uint8_t)p_reg->PSEL.SCK;
   1dc30:	f8d3 0524 	ldr.w	r0, [r3, #1316]	; 0x524
    p_pins->csn_pin = (uint8_t)p_reg->PSEL.CSN;
   1dc34:	f8d3 9528 	ldr.w	r9, [r3, #1320]	; 0x528
    nrf_gpio_cfg_default(pins.sck_pin);
   1dc38:	b2c0      	uxtb	r0, r0
    p_pins->io0_pin = (uint8_t)p_reg->PSEL.IO0;
   1dc3a:	f8d3 8530 	ldr.w	r8, [r3, #1328]	; 0x530
    p_pins->io1_pin = (uint8_t)p_reg->PSEL.IO1;
   1dc3e:	f8d3 7534 	ldr.w	r7, [r3, #1332]	; 0x534
    p_pins->io2_pin = (uint8_t)p_reg->PSEL.IO2;
   1dc42:	f8d3 5538 	ldr.w	r5, [r3, #1336]	; 0x538
    p_pins->io3_pin = (uint8_t)p_reg->PSEL.IO3;
   1dc46:	f8d3 453c 	ldr.w	r4, [r3, #1340]	; 0x53c
   1dc4a:	f00a fd9c 	bl	28786 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.csn_pin);
   1dc4e:	fa5f f089 	uxtb.w	r0, r9
   1dc52:	f00a fd98 	bl	28786 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io0_pin);
   1dc56:	fa5f f088 	uxtb.w	r0, r8
   1dc5a:	f00a fd94 	bl	28786 <nrf_gpio_cfg_default>
    nrf_gpio_cfg_default(pins.io1_pin);
   1dc5e:	b2f8      	uxtb	r0, r7
   1dc60:	f00a fd91 	bl	28786 <nrf_gpio_cfg_default>
    if (pins.io2_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dc64:	b2e8      	uxtb	r0, r5
   1dc66:	28ff      	cmp	r0, #255	; 0xff
   1dc68:	b2e4      	uxtb	r4, r4
   1dc6a:	d001      	beq.n	1dc70 <nrfx_qspi_uninit+0x98>
        nrf_gpio_cfg_default(pins.io2_pin);
   1dc6c:	f00a fd8b 	bl	28786 <nrf_gpio_cfg_default>
    if (pins.io3_pin != NRF_QSPI_PIN_NOT_CONNECTED)
   1dc70:	2cff      	cmp	r4, #255	; 0xff
   1dc72:	d002      	beq.n	1dc7a <nrfx_qspi_uninit+0xa2>
        nrf_gpio_cfg_default(pins.io3_pin);
   1dc74:	4620      	mov	r0, r4
   1dc76:	f00a fd86 	bl	28786 <nrf_gpio_cfg_default>
    m_cb.state = NRFX_QSPI_STATE_UNINITIALIZED;
   1dc7a:	2300      	movs	r3, #0
   1dc7c:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
}
   1dc80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1dc84:	20021344 	.word	0x20021344
   1dc88:	0002ff4e 	.word	0x0002ff4e
   1dc8c:	0002b549 	.word	0x0002b549
   1dc90:	0002ff12 	.word	0x0002ff12
   1dc94:	4002b000 	.word	0x4002b000
   1dc98:	00030100 	.word	0x00030100

0001dc9c <nrfx_qspi_erase>:
{
   1dc9c:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_cb.state != NRFX_QSPI_STATE_UNINITIALIZED);
   1dc9e:	4a1a      	ldr	r2, [pc, #104]	; (1dd08 <nrfx_qspi_erase+0x6c>)
   1dca0:	f892 3030 	ldrb.w	r3, [r2, #48]	; 0x30
   1dca4:	b95b      	cbnz	r3, 1dcbe <nrfx_qspi_erase+0x22>
   1dca6:	4919      	ldr	r1, [pc, #100]	; (1dd0c <nrfx_qspi_erase+0x70>)
   1dca8:	4819      	ldr	r0, [pc, #100]	; (1dd10 <nrfx_qspi_erase+0x74>)
   1dcaa:	f44f 730a 	mov.w	r3, #552	; 0x228
   1dcae:	4a19      	ldr	r2, [pc, #100]	; (1dd14 <nrfx_qspi_erase+0x78>)
   1dcb0:	f006 ff81 	bl	24bb6 <assert_print>
   1dcb4:	f44f 710a 	mov.w	r1, #552	; 0x228
   1dcb8:	4816      	ldr	r0, [pc, #88]	; (1dd14 <nrfx_qspi_erase+0x78>)
   1dcba:	f006 ff75 	bl	24ba8 <assert_post_action>
    if (!nrfx_is_word_aligned((void const *)start_address))
   1dcbe:	078c      	lsls	r4, r1, #30
   1dcc0:	d11e      	bne.n	1dd00 <nrfx_qspi_erase+0x64>
    if (m_cb.handler && m_cb.state != NRFX_QSPI_STATE_IDLE)
   1dcc2:	6814      	ldr	r4, [r2, #0]
   1dcc4:	b10c      	cbz	r4, 1dcca <nrfx_qspi_erase+0x2e>
   1dcc6:	2b01      	cmp	r3, #1
   1dcc8:	d11c      	bne.n	1dd04 <nrfx_qspi_erase+0x68>
    m_cb.state = NRFX_QSPI_STATE_ERASE;
   1dcca:	2304      	movs	r3, #4
   1dccc:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
    p_reg->ERASE.PTR = erase_addr;
   1dcd0:	4b11      	ldr	r3, [pc, #68]	; (1dd18 <nrfx_qspi_erase+0x7c>)
   1dcd2:	f8c3 151c 	str.w	r1, [r3, #1308]	; 0x51c
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dcd6:	2100      	movs	r1, #0
    p_reg->ERASE.LEN = len;
   1dcd8:	f8c3 0520 	str.w	r0, [r3, #1312]	; 0x520
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dcdc:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1dce0:	2101      	movs	r1, #1
   1dce2:	60d9      	str	r1, [r3, #12]
    if (!m_cb.handler)
   1dce4:	6810      	ldr	r0, [r2, #0]
   1dce6:	b940      	cbnz	r0, 1dcfa <nrfx_qspi_erase+0x5e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1dce8:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
        while (!nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1dcec:	2900      	cmp	r1, #0
   1dcee:	d0fb      	beq.n	1dce8 <nrfx_qspi_erase+0x4c>
        m_cb.state = NRFX_QSPI_STATE_IDLE;
   1dcf0:	2301      	movs	r3, #1
   1dcf2:	f882 3030 	strb.w	r3, [r2, #48]	; 0x30
        return NRFX_ERROR_BUSY;
   1dcf6:	4809      	ldr	r0, [pc, #36]	; (1dd1c <nrfx_qspi_erase+0x80>)
}
   1dcf8:	bd10      	pop	{r4, pc}
    p_reg->INTENSET = mask;
   1dcfa:	f8c3 1304 	str.w	r1, [r3, #772]	; 0x304
}
   1dcfe:	e7fa      	b.n	1dcf6 <nrfx_qspi_erase+0x5a>
        return NRFX_ERROR_INVALID_ADDR;
   1dd00:	4807      	ldr	r0, [pc, #28]	; (1dd20 <nrfx_qspi_erase+0x84>)
   1dd02:	e7f9      	b.n	1dcf8 <nrfx_qspi_erase+0x5c>
        return NRFX_ERROR_BUSY;
   1dd04:	4807      	ldr	r0, [pc, #28]	; (1dd24 <nrfx_qspi_erase+0x88>)
   1dd06:	e7f7      	b.n	1dcf8 <nrfx_qspi_erase+0x5c>
   1dd08:	20021344 	.word	0x20021344
   1dd0c:	0002ff4e 	.word	0x0002ff4e
   1dd10:	0002b549 	.word	0x0002b549
   1dd14:	0002ff12 	.word	0x0002ff12
   1dd18:	4002b000 	.word	0x4002b000
   1dd1c:	0bad0000 	.word	0x0bad0000
   1dd20:	0bad000a 	.word	0x0bad000a
   1dd24:	0bad000b 	.word	0x0bad000b

0001dd28 <nrfx_qspi_irq_handler>:
            break;
    }
}

void nrfx_qspi_irq_handler(void)
{
   1dd28:	b510      	push	{r4, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1dd2a:	4b17      	ldr	r3, [pc, #92]	; (1dd88 <nrfx_qspi_irq_handler+0x60>)
   1dd2c:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    // Catch Event ready interrupts
    if (nrf_qspi_event_check(NRF_QSPI, NRF_QSPI_EVENT_READY))
   1dd30:	b1e2      	cbz	r2, 1dd6c <nrfx_qspi_irq_handler+0x44>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1dd32:	2200      	movs	r2, #0
    switch (m_cb.state)
   1dd34:	4c15      	ldr	r4, [pc, #84]	; (1dd8c <nrfx_qspi_irq_handler+0x64>)
   1dd36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   1dd3a:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
   1dd3e:	2a03      	cmp	r2, #3
   1dd40:	d015      	beq.n	1dd6e <nrfx_qspi_irq_handler+0x46>
   1dd42:	2a04      	cmp	r2, #4
   1dd44:	d015      	beq.n	1dd72 <nrfx_qspi_irq_handler+0x4a>
   1dd46:	2a02      	cmp	r2, #2
   1dd48:	d104      	bne.n	1dd54 <nrfx_qspi_irq_handler+0x2c>
            p_event->type = NRFX_QSPI_EVENT_WRITE_DONE;
   1dd4a:	2301      	movs	r3, #1
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1dd4c:	f884 3020 	strb.w	r3, [r4, #32]
            qspi_event_xfer_handle(&p_event->data.xfer);
   1dd50:	f7ff fd2e 	bl	1d7b0 <qspi_event_xfer_handle.constprop.0>
    {
        nrf_qspi_event_clear(NRF_QSPI, NRF_QSPI_EVENT_READY);

        qspi_extended_event_process(&m_cb.evt_ext);
        if (!m_cb.p_buffer_primary)
   1dd54:	68a3      	ldr	r3, [r4, #8]
   1dd56:	b913      	cbnz	r3, 1dd5e <nrfx_qspi_irq_handler+0x36>
        {
            m_cb.state = NRFX_QSPI_STATE_IDLE;
   1dd58:	2301      	movs	r3, #1
   1dd5a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
        }

        m_cb.handler(NRFX_QSPI_EVENT_DONE, m_cb.p_context);
   1dd5e:	e9d4 3100 	ldrd	r3, r1, [r4]
   1dd62:	2000      	movs	r0, #0
   1dd64:	4798      	blx	r3
        m_cb.evt_ext.type = NRFX_QSPI_EVENT_NONE;
   1dd66:	2300      	movs	r3, #0
   1dd68:	f884 3020 	strb.w	r3, [r4, #32]
    }
}
   1dd6c:	bd10      	pop	{r4, pc}
            p_event->type = NRFX_QSPI_EVENT_READ_DONE;
   1dd6e:	2302      	movs	r3, #2
   1dd70:	e7ec      	b.n	1dd4c <nrfx_qspi_irq_handler+0x24>
            p_event->type = NRFX_QSPI_EVENT_ERASE_DONE;
   1dd72:	2203      	movs	r2, #3
   1dd74:	f884 2020 	strb.w	r2, [r4, #32]
    return p_reg->ERASE.PTR;
   1dd78:	f8d3 251c 	ldr.w	r2, [r3, #1308]	; 0x51c
    p_erase->addr = nrf_qspi_erase_ptr_get(NRF_QSPI);
   1dd7c:	6262      	str	r2, [r4, #36]	; 0x24
    return (nrf_qspi_erase_len_t)p_reg->ERASE.LEN;
   1dd7e:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
   1dd82:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
}
   1dd86:	e7e5      	b.n	1dd54 <nrfx_qspi_irq_handler+0x2c>
   1dd88:	4002b000 	.word	0x4002b000
   1dd8c:	20021344 	.word	0x20021344

0001dd90 <nrf_gpio_pin_port_decode>:
{
   1dd90:	b508      	push	{r3, lr}
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dd92:	6803      	ldr	r3, [r0, #0]
    switch (port)
   1dd94:	095a      	lsrs	r2, r3, #5
   1dd96:	d00d      	beq.n	1ddb4 <nrf_gpio_pin_port_decode+0x24>
   1dd98:	2a01      	cmp	r2, #1
   1dd9a:	d013      	beq.n	1ddc4 <nrf_gpio_pin_port_decode+0x34>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1dd9c:	490e      	ldr	r1, [pc, #56]	; (1ddd8 <nrf_gpio_pin_port_decode+0x48>)
   1dd9e:	480f      	ldr	r0, [pc, #60]	; (1dddc <nrf_gpio_pin_port_decode+0x4c>)
   1dda0:	f240 2347 	movw	r3, #583	; 0x247
   1dda4:	4a0e      	ldr	r2, [pc, #56]	; (1dde0 <nrf_gpio_pin_port_decode+0x50>)
   1dda6:	f006 ff06 	bl	24bb6 <assert_print>
   1ddaa:	f240 2147 	movw	r1, #583	; 0x247
   1ddae:	480c      	ldr	r0, [pc, #48]	; (1dde0 <nrf_gpio_pin_port_decode+0x50>)
   1ddb0:	f006 fefa 	bl	24ba8 <assert_post_action>
    return (mask & (1UL << pin_number)) ? true : false;
   1ddb4:	f04f 32ff 	mov.w	r2, #4294967295
   1ddb8:	fa22 f303 	lsr.w	r3, r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1ddbc:	07d9      	lsls	r1, r3, #31
   1ddbe:	d5ed      	bpl.n	1dd9c <nrf_gpio_pin_port_decode+0xc>
        case 0: return NRF_P0;
   1ddc0:	4808      	ldr	r0, [pc, #32]	; (1dde4 <nrf_gpio_pin_port_decode+0x54>)
   1ddc2:	e008      	b.n	1ddd6 <nrf_gpio_pin_port_decode+0x46>
    return (mask & (1UL << pin_number)) ? true : false;
   1ddc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
   1ddc8:	f003 031f 	and.w	r3, r3, #31
    return (mask & (1UL << pin_number)) ? true : false;
   1ddcc:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
   1ddce:	07d2      	lsls	r2, r2, #31
   1ddd0:	d5e4      	bpl.n	1dd9c <nrf_gpio_pin_port_decode+0xc>
    *p_pin = pin_number & 0x1F;
   1ddd2:	6003      	str	r3, [r0, #0]
        case 1: return NRF_P1;
   1ddd4:	4804      	ldr	r0, [pc, #16]	; (1dde8 <nrf_gpio_pin_port_decode+0x58>)
}
   1ddd6:	bd08      	pop	{r3, pc}
   1ddd8:	0002f454 	.word	0x0002f454
   1dddc:	0002b549 	.word	0x0002b549
   1dde0:	0002f421 	.word	0x0002f421
   1dde4:	40842500 	.word	0x40842500
   1dde8:	40842800 	.word	0x40842800

0001ddec <nrfx_spim_init>:

nrfx_err_t nrfx_spim_init(nrfx_spim_t const *        p_instance,
                          nrfx_spim_config_t const * p_config,
                          nrfx_spim_evt_handler_t    handler,
                          void *                     p_context)
{
   1ddec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1ddf0:	4680      	mov	r8, r0
    NRFX_ASSERT(p_config);
   1ddf2:	460c      	mov	r4, r1
   1ddf4:	b959      	cbnz	r1, 1de0e <nrfx_spim_init+0x22>
   1ddf6:	498d      	ldr	r1, [pc, #564]	; (1e02c <nrfx_spim_init+0x240>)
   1ddf8:	488d      	ldr	r0, [pc, #564]	; (1e030 <nrfx_spim_init+0x244>)
   1ddfa:	f44f 73bf 	mov.w	r3, #382	; 0x17e
   1ddfe:	4a8d      	ldr	r2, [pc, #564]	; (1e034 <nrfx_spim_init+0x248>)
   1de00:	f006 fed9 	bl	24bb6 <assert_print>
   1de04:	f44f 71bf 	mov.w	r1, #382	; 0x17e
   1de08:	488a      	ldr	r0, [pc, #552]	; (1e034 <nrfx_spim_init+0x248>)
   1de0a:	f006 fecd 	bl	24ba8 <assert_post_action>
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1de0e:	7907      	ldrb	r7, [r0, #4]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
    nrfx_err_t err_code;

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
   1de10:	4d89      	ldr	r5, [pc, #548]	; (1e038 <nrfx_spim_init+0x24c>)
   1de12:	eb05 1147 	add.w	r1, r5, r7, lsl #5
   1de16:	7f09      	ldrb	r1, [r1, #28]
   1de18:	2900      	cmp	r1, #0
   1de1a:	f040 8100 	bne.w	1e01e <nrfx_spim_init+0x232>
        return err_code;
    }

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Check if SPIM instance supports the extended features.
    if (
   1de1e:	2f00      	cmp	r7, #0
   1de20:	f040 80ff 	bne.w	1e022 <nrfx_spim_init+0x236>
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1de24:	f8d0 9000 	ldr.w	r9, [r0]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1de28:	68a0      	ldr	r0, [r4, #8]
        ((p_config->use_hw_ss) &&
         !SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx)) ||
        ((p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED) &&
   1de2a:	7be6      	ldrb	r6, [r4, #15]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1de2c:	f1b0 6f20 	cmp.w	r0, #167772160	; 0xa000000

#if NRF_SPIM_HAS_32_MHZ_FREQ && defined(NRF5340_XXAA_APPLICATION)
    // Check if dedicated SPIM pins are used, unless both GPIO configuration
    // and pin selection are to be skipped (pin numbers may be not specified
    // in such case).
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1de30:	7ce1      	ldrb	r1, [r4, #19]
        (!SPIM_SUPPORTED_FREQ_VALIDATE(p_instance->drv_inst_idx, p_config->frequency)) ||
   1de32:	d027      	beq.n	1de84 <nrfx_spim_init+0x98>
   1de34:	f1b0 5fa0 	cmp.w	r0, #335544320	; 0x14000000
   1de38:	d124      	bne.n	1de84 <nrfx_spim_init+0x98>
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1de3a:	b119      	cbz	r1, 1de44 <nrfx_spim_init+0x58>
   1de3c:	7d20      	ldrb	r0, [r4, #20]
   1de3e:	2800      	cmp	r0, #0
   1de40:	f040 80d5 	bne.w	1dfee <nrfx_spim_init+0x202>
   1de44:	487d      	ldr	r0, [pc, #500]	; (1e03c <nrfx_spim_init+0x250>)
   1de46:	4581      	cmp	r9, r0
   1de48:	d11c      	bne.n	1de84 <nrfx_spim_init+0x98>
            SPIM_MISO_DEDICATED = NRF_GPIO_PIN_MAP(0, 10),
            SPIM_CSN_DEDICATED  = NRF_GPIO_PIN_MAP(0, 11),
            SPIM_DCX_DEDICATED  = NRF_GPIO_PIN_MAP(0, 12),
        };

        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1de4a:	7820      	ldrb	r0, [r4, #0]
   1de4c:	28ff      	cmp	r0, #255	; 0xff
   1de4e:	d002      	beq.n	1de56 <nrfx_spim_init+0x6a>
   1de50:	2808      	cmp	r0, #8
   1de52:	f040 80e8 	bne.w	1e026 <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1de56:	78e0      	ldrb	r0, [r4, #3]
        if (!SPIM_DEDICATED_PIN_VALIDATE(p_config->sck_pin, SPIM_SCK_DEDICATED) ||
   1de58:	28ff      	cmp	r0, #255	; 0xff
   1de5a:	d002      	beq.n	1de62 <nrfx_spim_init+0x76>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->ss_pin,  SPIM_CSN_DEDICATED) ||
   1de5c:	280b      	cmp	r0, #11
   1de5e:	f040 80e2 	bne.w	1e026 <nrfx_spim_init+0x23a>
   1de62:	2eff      	cmp	r6, #255	; 0xff
   1de64:	d002      	beq.n	1de6c <nrfx_spim_init+0x80>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1de66:	2e0c      	cmp	r6, #12
   1de68:	f040 80dd 	bne.w	1e026 <nrfx_spim_init+0x23a>
#endif
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1de6c:	7860      	ldrb	r0, [r4, #1]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->dcx_pin, SPIM_DCX_DEDICATED) ||
   1de6e:	28ff      	cmp	r0, #255	; 0xff
   1de70:	d002      	beq.n	1de78 <nrfx_spim_init+0x8c>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1de72:	2809      	cmp	r0, #9
   1de74:	f040 80d7 	bne.w	1e026 <nrfx_spim_init+0x23a>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1de78:	78a0      	ldrb	r0, [r4, #2]
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->mosi_pin, SPIM_MOSI_DEDICATED) ||
   1de7a:	28ff      	cmp	r0, #255	; 0xff
   1de7c:	d002      	beq.n	1de84 <nrfx_spim_init+0x98>
            !SPIM_DEDICATED_PIN_VALIDATE(p_config->miso_pin, SPIM_MISO_DEDICATED))
   1de7e:	280a      	cmp	r0, #10
   1de80:	f040 80d1 	bne.w	1e026 <nrfx_spim_init+0x23a>
        return err_code;
    }
#endif // NRFX_CHECK(NRFX_PRS_ENABLED)

    p_cb->handler = handler;
    p_cb->p_context = p_context;
   1de84:	e9c5 2300 	strd	r2, r3, [r5]

    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
   1de88:	7fab      	ldrb	r3, [r5, #30]
   1de8a:	f361 0300 	bfi	r3, r1, #0, #1
   1de8e:	77ab      	strb	r3, [r5, #30]
    p_cb->ss_active_high = p_config->ss_active_high;
   1de90:	7922      	ldrb	r2, [r4, #4]
   1de92:	b2db      	uxtb	r3, r3
   1de94:	f362 0341 	bfi	r3, r2, #1, #1
   1de98:	77ab      	strb	r3, [r5, #30]
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    p_cb->use_hw_ss = p_config->use_hw_ss;
   1de9a:	7c62      	ldrb	r2, [r4, #17]
   1de9c:	b2db      	uxtb	r3, r3
   1de9e:	f362 0382 	bfi	r3, r2, #2, #1
   1dea2:	77ab      	strb	r3, [r5, #30]
#endif
    p_cb->ss_pin = p_config->ss_pin;
   1dea4:	78e3      	ldrb	r3, [r4, #3]
   1dea6:	77eb      	strb	r3, [r5, #31]
    if (!p_config->skip_gpio_cfg)
   1dea8:	7ce3      	ldrb	r3, [r4, #19]
    NRF_SPIM_Type * p_spim = (NRF_SPIM_Type *)p_instance->p_reg;
   1deaa:	f8d8 6000 	ldr.w	r6, [r8]
    if (!p_config->skip_gpio_cfg)
   1deae:	2b00      	cmp	r3, #0
   1deb0:	d142      	bne.n	1df38 <nrfx_spim_init+0x14c>
                    : NRF_GPIO_PIN_S0S1;
   1deb2:	68a3      	ldr	r3, [r4, #8]
        nrf_gpio_pin_write(p_config->sck_pin,
   1deb4:	7820      	ldrb	r0, [r4, #0]
                    : NRF_GPIO_PIN_S0S1;
   1deb6:	f1b3 5fa0 	cmp.w	r3, #335544320	; 0x14000000
    if (value == 0)
   1deba:	7b23      	ldrb	r3, [r4, #12]
   1debc:	bf08      	it	eq
   1debe:	2703      	moveq	r7, #3
   1dec0:	2b01      	cmp	r3, #1
   1dec2:	f200 8096 	bhi.w	1dff2 <nrfx_spim_init+0x206>
        nrf_gpio_pin_clear(pin_number);
   1dec6:	f00a fc6b 	bl	287a0 <nrf_gpio_pin_clear>
        nrf_gpio_cfg(p_config->sck_pin,
   1deca:	2300      	movs	r3, #0
   1decc:	9700      	str	r7, [sp, #0]
   1dece:	7820      	ldrb	r0, [r4, #0]
   1ded0:	461a      	mov	r2, r3
   1ded2:	2101      	movs	r1, #1
   1ded4:	f00a fc8c 	bl	287f0 <nrf_gpio_cfg.constprop.0>
        if (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1ded8:	7860      	ldrb	r0, [r4, #1]
   1deda:	28ff      	cmp	r0, #255	; 0xff
   1dedc:	d008      	beq.n	1def0 <nrfx_spim_init+0x104>
   1dede:	f00a fc5f 	bl	287a0 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->mosi_pin,
   1dee2:	2201      	movs	r2, #1
   1dee4:	9700      	str	r7, [sp, #0]
   1dee6:	2300      	movs	r3, #0
   1dee8:	4611      	mov	r1, r2
   1deea:	7860      	ldrb	r0, [r4, #1]
   1deec:	f00a fc80 	bl	287f0 <nrf_gpio_cfg.constprop.0>
        if (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1def0:	78a0      	ldrb	r0, [r4, #2]
   1def2:	28ff      	cmp	r0, #255	; 0xff
   1def4:	d005      	beq.n	1df02 <nrfx_spim_init+0x116>
            nrf_gpio_cfg(p_config->miso_pin,
   1def6:	2200      	movs	r2, #0
   1def8:	9700      	str	r7, [sp, #0]
   1defa:	4611      	mov	r1, r2
   1defc:	7ba3      	ldrb	r3, [r4, #14]
   1defe:	f00a fc77 	bl	287f0 <nrf_gpio_cfg.constprop.0>
        if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1df02:	78e0      	ldrb	r0, [r4, #3]
   1df04:	28ff      	cmp	r0, #255	; 0xff
   1df06:	d00b      	beq.n	1df20 <nrfx_spim_init+0x134>
    if (value == 0)
   1df08:	7923      	ldrb	r3, [r4, #4]
   1df0a:	2b00      	cmp	r3, #0
   1df0c:	d074      	beq.n	1dff8 <nrfx_spim_init+0x20c>
        nrf_gpio_pin_clear(pin_number);
   1df0e:	f00a fc47 	bl	287a0 <nrf_gpio_pin_clear>
            nrf_gpio_cfg(p_config->ss_pin,
   1df12:	2201      	movs	r2, #1
   1df14:	9700      	str	r7, [sp, #0]
   1df16:	2300      	movs	r3, #0
   1df18:	4611      	mov	r1, r2
   1df1a:	78e0      	ldrb	r0, [r4, #3]
   1df1c:	f00a fc68 	bl	287f0 <nrf_gpio_cfg.constprop.0>
        if (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1df20:	7be0      	ldrb	r0, [r4, #15]
   1df22:	28ff      	cmp	r0, #255	; 0xff
   1df24:	d008      	beq.n	1df38 <nrfx_spim_init+0x14c>
        nrf_gpio_pin_set(pin_number);
   1df26:	f00a fc47 	bl	287b8 <nrf_gpio_pin_set>
            nrf_gpio_cfg(p_config->dcx_pin,
   1df2a:	2201      	movs	r2, #1
   1df2c:	9700      	str	r7, [sp, #0]
   1df2e:	2300      	movs	r3, #0
   1df30:	4611      	mov	r1, r2
   1df32:	7be0      	ldrb	r0, [r4, #15]
   1df34:	f00a fc5c 	bl	287f0 <nrf_gpio_cfg.constprop.0>
    if (!p_config->skip_psel_cfg)
   1df38:	7d23      	ldrb	r3, [r4, #20]
   1df3a:	bb6b      	cbnz	r3, 1df98 <nrfx_spim_init+0x1ac>
        uint32_t mosi_pin = (p_config->mosi_pin != NRFX_SPIM_PIN_NOT_USED)
   1df3c:	7863      	ldrb	r3, [r4, #1]
        nrf_spim_pins_set(p_spim, p_config->sck_pin, mosi_pin, miso_pin);
   1df3e:	7821      	ldrb	r1, [r4, #0]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1df40:	2bff      	cmp	r3, #255	; 0xff
   1df42:	bf18      	it	ne
   1df44:	461a      	movne	r2, r3
        uint32_t miso_pin = (p_config->miso_pin != NRFX_SPIM_PIN_NOT_USED)
   1df46:	78a3      	ldrb	r3, [r4, #2]
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1df48:	bf08      	it	eq
   1df4a:	f04f 32ff 	moveq.w	r2, #4294967295
                            : NRF_SPIM_PIN_NOT_CONNECTED;
   1df4e:	2bff      	cmp	r3, #255	; 0xff
   1df50:	bf08      	it	eq
   1df52:	f04f 33ff 	moveq.w	r3, #4294967295
NRF_STATIC_INLINE void nrf_spim_pins_set(NRF_SPIM_Type * p_reg,
                                         uint32_t        sck_pin,
                                         uint32_t        mosi_pin,
                                         uint32_t        miso_pin)
{
    p_reg->PSEL.SCK  = sck_pin;
   1df56:	f8c6 1508 	str.w	r1, [r6, #1288]	; 0x508
    p_reg->PSEL.MOSI = mosi_pin;
   1df5a:	f8c6 250c 	str.w	r2, [r6, #1292]	; 0x50c
    p_reg->PSEL.MISO = miso_pin;
   1df5e:	f8c6 3510 	str.w	r3, [r6, #1296]	; 0x510
        if (SPIM_HW_CSN_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1df62:	f898 3004 	ldrb.w	r3, [r8, #4]
   1df66:	b9bb      	cbnz	r3, 1df98 <nrfx_spim_init+0x1ac>
            if (p_config->ss_pin != NRFX_SPIM_PIN_NOT_USED &&
   1df68:	78e3      	ldrb	r3, [r4, #3]
   1df6a:	2bff      	cmp	r3, #255	; 0xff
   1df6c:	d047      	beq.n	1dffe <nrfx_spim_init+0x212>
   1df6e:	7c62      	ldrb	r2, [r4, #17]
   1df70:	2a00      	cmp	r2, #0
   1df72:	d044      	beq.n	1dffe <nrfx_spim_init+0x212>
                                    (p_config->ss_active_high == true
   1df74:	7921      	ldrb	r1, [r4, #4]
                nrf_spim_csn_configure(p_spim,
   1df76:	7ca2      	ldrb	r2, [r4, #18]
NRF_STATIC_INLINE void nrf_spim_csn_configure(NRF_SPIM_Type *    p_reg,
                                              uint32_t           pin,
                                              nrf_spim_csn_pol_t polarity,
                                              uint32_t           duration)
{
    p_reg->PSEL.CSN = pin;
   1df78:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1df7c:	f8c6 1568 	str.w	r1, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1df80:	f8c6 2564 	str.w	r2, [r6, #1380]	; 0x564
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1df84:	f898 3004 	ldrb.w	r3, [r8, #4]
   1df88:	b933      	cbnz	r3, 1df98 <nrfx_spim_init+0x1ac>
            uint32_t dcx_pin = (p_config->dcx_pin != NRFX_SPIM_PIN_NOT_USED)
   1df8a:	7be3      	ldrb	r3, [r4, #15]
                               : NRF_SPIM_PIN_NOT_CONNECTED;
   1df8c:	2bff      	cmp	r3, #255	; 0xff
   1df8e:	bf08      	it	eq
   1df90:	f04f 33ff 	moveq.w	r3, #4294967295

#if NRF_SPIM_DCX_PRESENT
NRF_STATIC_INLINE void nrf_spim_dcx_pin_set(NRF_SPIM_Type * p_reg,
                                            uint32_t        dcx_pin)
{
    p_reg->PSELDCX = dcx_pin;
   1df94:	f8c6 356c 	str.w	r3, [r6, #1388]	; 0x56c

    configure_pins(p_instance, p_config);

#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
    // Change rx delay
    nrf_spim_iftiming_set(p_spim, p_config->rx_delay);
   1df98:	7c23      	ldrb	r3, [r4, #16]

#if NRF_SPIM_RXDELAY_PRESENT
NRF_STATIC_INLINE void nrf_spim_iftiming_set(NRF_SPIM_Type * p_reg,
                                             uint32_t        rxdelay)
{
    p_reg->IFTIMING.RXDELAY = rxdelay;
   1df9a:	f8c9 3560 	str.w	r3, [r9, #1376]	; 0x560
#endif // defined(SPIM_STALLSTAT_TX_Msk)

NRF_STATIC_INLINE void nrf_spim_frequency_set(NRF_SPIM_Type *      p_reg,
                                              nrf_spim_frequency_t frequency)
{
    p_reg->FREQUENCY = (uint32_t)frequency;
   1df9e:	68a3      	ldr	r3, [r4, #8]
   1dfa0:	f8c9 3524 	str.w	r3, [r9, #1316]	; 0x524
NRF_STATIC_INLINE void nrf_spim_configure(NRF_SPIM_Type *      p_reg,
                                          nrf_spim_mode_t      spi_mode,
                                          nrf_spim_bit_order_t spi_bit_order)
{
    uint32_t config = (spi_bit_order == NRF_SPIM_BIT_ORDER_MSB_FIRST ?
        SPIM_CONFIG_ORDER_MsbFirst : SPIM_CONFIG_ORDER_LsbFirst);
   1dfa4:	7b63      	ldrb	r3, [r4, #13]
#endif

    nrf_spim_frequency_set(p_spim, p_config->frequency);
    nrf_spim_configure(p_spim, p_config->mode, p_config->bit_order);
   1dfa6:	7b22      	ldrb	r2, [r4, #12]
   1dfa8:	3b00      	subs	r3, #0
   1dfaa:	bf18      	it	ne
   1dfac:	2301      	movne	r3, #1
    switch (spi_mode)
   1dfae:	2a02      	cmp	r2, #2
   1dfb0:	d02f      	beq.n	1e012 <nrfx_spim_init+0x226>
   1dfb2:	2a03      	cmp	r2, #3
   1dfb4:	d030      	beq.n	1e018 <nrfx_spim_init+0x22c>
   1dfb6:	2a01      	cmp	r2, #1
   1dfb8:	d101      	bne.n	1dfbe <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Leading    << SPIM_CONFIG_CPHA_Pos);
        break;

    case NRF_SPIM_MODE_1:
        config |= (SPIM_CONFIG_CPOL_ActiveHigh << SPIM_CONFIG_CPOL_Pos) |
   1dfba:	f043 0302 	orr.w	r3, r3, #2
    case NRF_SPIM_MODE_3:
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
                  (SPIM_CONFIG_CPHA_Trailing   << SPIM_CONFIG_CPHA_Pos);
        break;
    }
    p_reg->CONFIG = config;
   1dfbe:	f8c9 3554 	str.w	r3, [r9, #1364]	; 0x554
}

NRF_STATIC_INLINE void nrf_spim_orc_set(NRF_SPIM_Type * p_reg,
                                        uint8_t         orc)
{
    p_reg->ORC = orc;
   1dfc2:	79a3      	ldrb	r3, [r4, #6]
   1dfc4:	f8c9 35c0 	str.w	r3, [r9, #1472]	; 0x5c0
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Enabled << SPIM_ENABLE_ENABLE_Pos);
   1dfc8:	2307      	movs	r3, #7
   1dfca:	f8c9 3500 	str.w	r3, [r9, #1280]	; 0x500

    nrf_spim_orc_set(p_spim, p_config->orc);

    nrf_spim_enable(p_spim);

    if (p_cb->handler)
   1dfce:	682b      	ldr	r3, [r5, #0]
   1dfd0:	b12b      	cbz	r3, 1dfde <nrfx_spim_init+0x1f2>
    return ((((uint32_t)p_object) & 0x3u) == 0u);
}

NRF_STATIC_INLINE IRQn_Type nrfx_get_irq_number(void const * p_reg)
{
    return (IRQn_Type)NRFX_IRQ_NUMBER_GET(p_reg);
   1dfd2:	f8d8 0000 	ldr.w	r0, [r8]
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_reg),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_reg));
   1dfd6:	f340 3007 	sbfx	r0, r0, #12, #8
   1dfda:	f7f1 ffff 	bl	ffdc <arch_irq_enable>
    }

    p_cb->transfer_in_progress = false;
   1dfde:	2300      	movs	r3, #0
   1dfe0:	776b      	strb	r3, [r5, #29]
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1dfe2:	2301      	movs	r3, #1

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
   1dfe4:	4816      	ldr	r0, [pc, #88]	; (1e040 <nrfx_spim_init+0x254>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
   1dfe6:	772b      	strb	r3, [r5, #28]
}
   1dfe8:	b003      	add	sp, #12
   1dfea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (!(p_config->skip_gpio_cfg && p_config->skip_psel_cfg) &&
   1dfee:	4601      	mov	r1, r0
   1dff0:	e748      	b.n	1de84 <nrfx_spim_init+0x98>
   1dff2:	f00a fbe1 	bl	287b8 <nrf_gpio_pin_set>
   1dff6:	e768      	b.n	1deca <nrfx_spim_init+0xde>
   1dff8:	f00a fbde 	bl	287b8 <nrf_gpio_pin_set>
   1dffc:	e789      	b.n	1df12 <nrfx_spim_init+0x126>
    p_reg->PSEL.CSN = pin;
   1dffe:	f04f 33ff 	mov.w	r3, #4294967295
   1e002:	f8c6 3514 	str.w	r3, [r6, #1300]	; 0x514
    p_reg->CSNPOL = polarity;
   1e006:	2300      	movs	r3, #0
   1e008:	f8c6 3568 	str.w	r3, [r6, #1384]	; 0x568
    p_reg->IFTIMING.CSNDUR = duration;
   1e00c:	f8c6 3564 	str.w	r3, [r6, #1380]	; 0x564
}
   1e010:	e7b8      	b.n	1df84 <nrfx_spim_init+0x198>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1e012:	f043 0304 	orr.w	r3, r3, #4
        break;
   1e016:	e7d2      	b.n	1dfbe <nrfx_spim_init+0x1d2>
        config |= (SPIM_CONFIG_CPOL_ActiveLow  << SPIM_CONFIG_CPOL_Pos) |
   1e018:	f043 0306 	orr.w	r3, r3, #6
        break;
   1e01c:	e7cf      	b.n	1dfbe <nrfx_spim_init+0x1d2>
        return err_code;
   1e01e:	4809      	ldr	r0, [pc, #36]	; (1e044 <nrfx_spim_init+0x258>)
   1e020:	e7e2      	b.n	1dfe8 <nrfx_spim_init+0x1fc>
        return err_code;
   1e022:	4809      	ldr	r0, [pc, #36]	; (1e048 <nrfx_spim_init+0x25c>)
   1e024:	e7e0      	b.n	1dfe8 <nrfx_spim_init+0x1fc>
            return err_code;
   1e026:	4809      	ldr	r0, [pc, #36]	; (1e04c <nrfx_spim_init+0x260>)
   1e028:	e7de      	b.n	1dfe8 <nrfx_spim_init+0x1fc>
   1e02a:	bf00      	nop
   1e02c:	0002fe23 	.word	0x0002fe23
   1e030:	0002b549 	.word	0x0002b549
   1e034:	0002ffa4 	.word	0x0002ffa4
   1e038:	20021378 	.word	0x20021378
   1e03c:	4000a000 	.word	0x4000a000
   1e040:	0bad0000 	.word	0x0bad0000
   1e044:	0bad0005 	.word	0x0bad0005
   1e048:	0bad0003 	.word	0x0bad0003
   1e04c:	0bad0004 	.word	0x0bad0004

0001e050 <nrfx_spim_uninit>:

    nrf_gpio_cfg_default(pin);
}

void nrfx_spim_uninit(nrfx_spim_t const * p_instance)
{
   1e050:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e054:	4d2e      	ldr	r5, [pc, #184]	; (1e110 <nrfx_spim_uninit+0xc0>)
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e056:	f890 8004 	ldrb.w	r8, [r0, #4]
{
   1e05a:	4607      	mov	r7, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e05c:	ea4f 1648 	mov.w	r6, r8, lsl #5
   1e060:	eb05 1848 	add.w	r8, r5, r8, lsl #5
   1e064:	f898 301c 	ldrb.w	r3, [r8, #28]
   1e068:	b95b      	cbnz	r3, 1e082 <nrfx_spim_uninit+0x32>
   1e06a:	492a      	ldr	r1, [pc, #168]	; (1e114 <nrfx_spim_uninit+0xc4>)
   1e06c:	482a      	ldr	r0, [pc, #168]	; (1e118 <nrfx_spim_uninit+0xc8>)
   1e06e:	f240 230f 	movw	r3, #527	; 0x20f
   1e072:	4a2a      	ldr	r2, [pc, #168]	; (1e11c <nrfx_spim_uninit+0xcc>)
   1e074:	f006 fd9f 	bl	24bb6 <assert_print>
   1e078:	f240 210f 	movw	r1, #527	; 0x20f
   1e07c:	4827      	ldr	r0, [pc, #156]	; (1e11c <nrfx_spim_uninit+0xcc>)
   1e07e:	f006 fd93 	bl	24ba8 <assert_post_action>
    NRF_SPIM_Type * p_spim = p_instance->p_reg;

    if (p_cb->handler)
   1e082:	59ab      	ldr	r3, [r5, r6]
    NRF_SPIM_Type * p_spim = p_instance->p_reg;
   1e084:	6804      	ldr	r4, [r0, #0]
    if (p_cb->handler)
   1e086:	b1cb      	cbz	r3, 1e0bc <nrfx_spim_uninit+0x6c>
    {
        NRFX_IRQ_DISABLE(nrfx_get_irq_number(p_instance->p_reg));
   1e088:	f344 3007 	sbfx	r0, r4, #12, #8
   1e08c:	f7f1 ffb4 	bl	fff8 <arch_irq_disable>
    p_reg->INTENCLR = mask;
   1e090:	4b23      	ldr	r3, [pc, #140]	; (1e120 <nrfx_spim_uninit+0xd0>)
   1e092:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
        nrf_spim_int_disable(p_spim, NRF_SPIM_ALL_INTS_MASK);
        if (p_cb->transfer_in_progress)
   1e096:	f898 301d 	ldrb.w	r3, [r8, #29]
   1e09a:	b17b      	cbz	r3, 1e0bc <nrfx_spim_uninit+0x6c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1e09c:	2301      	movs	r3, #1
   1e09e:	f04f 0864 	mov.w	r8, #100	; 0x64
   1e0a2:	6163      	str	r3, [r4, #20]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e0a4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    NRFX_WAIT_FOR(nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_STOPPED), 100, 1, stopped);
   1e0a8:	b92b      	cbnz	r3, 1e0b6 <nrfx_spim_uninit+0x66>
   1e0aa:	2001      	movs	r0, #1
   1e0ac:	f00a fae8 	bl	28680 <nrfx_busy_wait>
   1e0b0:	f1b8 0801 	subs.w	r8, r8, #1
   1e0b4:	d1f6      	bne.n	1e0a4 <nrfx_spim_uninit+0x54>
    p_cb->transfer_in_progress = false;
   1e0b6:	2200      	movs	r2, #0
   1e0b8:	19ab      	adds	r3, r5, r6
   1e0ba:	775a      	strb	r2, [r3, #29]
    p_reg->ENABLE = (SPIM_ENABLE_ENABLE_Disabled << SPIM_ENABLE_ENABLE_Pos);
   1e0bc:	2300      	movs	r3, #0
   1e0be:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
        }
    }

    nrf_spim_disable(p_spim);

    if (!p_cb->skip_gpio_cfg)
   1e0c2:	19ab      	adds	r3, r5, r6
   1e0c4:	7f9b      	ldrb	r3, [r3, #30]
   1e0c6:	07db      	lsls	r3, r3, #31
   1e0c8:	d41b      	bmi.n	1e102 <nrfx_spim_uninit+0xb2>
    return p_reg->PSEL.SCK;
   1e0ca:	f8d4 0508 	ldr.w	r0, [r4, #1288]	; 0x508
    {
        spim_pin_uninit(nrf_spim_sck_pin_get(p_spim));
   1e0ce:	f00a fbae 	bl	2882e <spim_pin_uninit>
    return p_reg->PSEL.MISO;
   1e0d2:	f8d4 0510 	ldr.w	r0, [r4, #1296]	; 0x510
        spim_pin_uninit(nrf_spim_miso_pin_get(p_spim));
   1e0d6:	f00a fbaa 	bl	2882e <spim_pin_uninit>
    return p_reg->PSEL.MOSI;
   1e0da:	f8d4 050c 	ldr.w	r0, [r4, #1292]	; 0x50c
        spim_pin_uninit(nrf_spim_mosi_pin_get(p_spim));
   1e0de:	f00a fba6 	bl	2882e <spim_pin_uninit>
#if NRFX_CHECK(NRFX_SPIM_EXTENDED_ENABLED)
        if (SPIM_DCX_PRESENT_VALIDATE(p_instance->drv_inst_idx))
   1e0e2:	793b      	ldrb	r3, [r7, #4]
   1e0e4:	b91b      	cbnz	r3, 1e0ee <nrfx_spim_uninit+0x9e>
    return p_reg->PSELDCX;
   1e0e6:	f8d4 056c 	ldr.w	r0, [r4, #1388]	; 0x56c
        {
            spim_pin_uninit(nrf_spim_dcx_pin_get(p_spim));
   1e0ea:	f00a fba0 	bl	2882e <spim_pin_uninit>
        }
#endif
        if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   1e0ee:	19ab      	adds	r3, r5, r6
   1e0f0:	7fd8      	ldrb	r0, [r3, #31]
   1e0f2:	28ff      	cmp	r0, #255	; 0xff
   1e0f4:	d005      	beq.n	1e102 <nrfx_spim_uninit+0xb2>
    nrf_gpio_cfg(
   1e0f6:	2300      	movs	r3, #0
   1e0f8:	2201      	movs	r2, #1
   1e0fa:	4619      	mov	r1, r3
   1e0fc:	9300      	str	r3, [sp, #0]
   1e0fe:	f00a fb77 	bl	287f0 <nrf_gpio_cfg.constprop.0>

#if NRFX_CHECK(NRFX_PRS_ENABLED)
    nrfx_prs_release(p_instance->p_reg);
#endif

    p_cb->state = NRFX_DRV_STATE_UNINITIALIZED;
   1e102:	2300      	movs	r3, #0
   1e104:	4435      	add	r5, r6
   1e106:	772b      	strb	r3, [r5, #28]
}
   1e108:	b002      	add	sp, #8
   1e10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e10e:	bf00      	nop
   1e110:	20021378 	.word	0x20021378
   1e114:	0002ffe0 	.word	0x0002ffe0
   1e118:	0002b549 	.word	0x0002b549
   1e11c:	0002ffa4 	.word	0x0002ffa4
   1e120:	00080152 	.word	0x00080152

0001e124 <nrfx_spim_xfer>:
}

nrfx_err_t nrfx_spim_xfer(nrfx_spim_t const *           p_instance,
                          nrfx_spim_xfer_desc_t const * p_xfer_desc,
                          uint32_t                      flags)
{
   1e124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e128:	4e60      	ldr	r6, [pc, #384]	; (1e2ac <nrfx_spim_xfer+0x188>)
   1e12a:	7903      	ldrb	r3, [r0, #4]
{
   1e12c:	4615      	mov	r5, r2
    spim_control_block_t * p_cb = &m_cb[p_instance->drv_inst_idx];
   1e12e:	eb06 1843 	add.w	r8, r6, r3, lsl #5
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e132:	f898 201c 	ldrb.w	r2, [r8, #28]
{
   1e136:	4607      	mov	r7, r0
   1e138:	460c      	mov	r4, r1
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
   1e13a:	b95a      	cbnz	r2, 1e154 <nrfx_spim_xfer+0x30>
   1e13c:	495c      	ldr	r1, [pc, #368]	; (1e2b0 <nrfx_spim_xfer+0x18c>)
   1e13e:	f240 23de 	movw	r3, #734	; 0x2de
   1e142:	4a5c      	ldr	r2, [pc, #368]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e144:	485c      	ldr	r0, [pc, #368]	; (1e2b8 <nrfx_spim_xfer+0x194>)
   1e146:	f006 fd36 	bl	24bb6 <assert_print>
   1e14a:	f240 21de 	movw	r1, #734	; 0x2de
    NRFX_ASSERT(p_xfer_desc->p_tx_buffer != NULL || p_xfer_desc->tx_length == 0);
   1e14e:	4859      	ldr	r0, [pc, #356]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e150:	f006 fd2a 	bl	24ba8 <assert_post_action>
   1e154:	680a      	ldr	r2, [r1, #0]
   1e156:	b95a      	cbnz	r2, 1e170 <nrfx_spim_xfer+0x4c>
   1e158:	684a      	ldr	r2, [r1, #4]
   1e15a:	b14a      	cbz	r2, 1e170 <nrfx_spim_xfer+0x4c>
   1e15c:	4957      	ldr	r1, [pc, #348]	; (1e2bc <nrfx_spim_xfer+0x198>)
   1e15e:	f240 23df 	movw	r3, #735	; 0x2df
   1e162:	4a54      	ldr	r2, [pc, #336]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e164:	4854      	ldr	r0, [pc, #336]	; (1e2b8 <nrfx_spim_xfer+0x194>)
   1e166:	f006 fd26 	bl	24bb6 <assert_print>
   1e16a:	f240 21df 	movw	r1, #735	; 0x2df
   1e16e:	e7ee      	b.n	1e14e <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(p_xfer_desc->p_rx_buffer != NULL || p_xfer_desc->rx_length == 0);
   1e170:	68a2      	ldr	r2, [r4, #8]
   1e172:	b96a      	cbnz	r2, 1e190 <nrfx_spim_xfer+0x6c>
   1e174:	68e2      	ldr	r2, [r4, #12]
   1e176:	2a00      	cmp	r2, #0
   1e178:	f000 8094 	beq.w	1e2a4 <nrfx_spim_xfer+0x180>
   1e17c:	4950      	ldr	r1, [pc, #320]	; (1e2c0 <nrfx_spim_xfer+0x19c>)
   1e17e:	f44f 7338 	mov.w	r3, #736	; 0x2e0
   1e182:	4a4c      	ldr	r2, [pc, #304]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e184:	484c      	ldr	r0, [pc, #304]	; (1e2b8 <nrfx_spim_xfer+0x194>)
   1e186:	f006 fd16 	bl	24bb6 <assert_print>
   1e18a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
   1e18e:	e7de      	b.n	1e14e <nrfx_spim_xfer+0x2a>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1e190:	b93b      	cbnz	r3, 1e1a2 <nrfx_spim_xfer+0x7e>
   1e192:	68e3      	ldr	r3, [r4, #12]
   1e194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1e198:	d203      	bcs.n	1e1a2 <nrfx_spim_xfer+0x7e>
   1e19a:	6863      	ldr	r3, [r4, #4]
   1e19c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   1e1a0:	d309      	bcc.n	1e1b6 <nrfx_spim_xfer+0x92>
   1e1a2:	4948      	ldr	r1, [pc, #288]	; (1e2c4 <nrfx_spim_xfer+0x1a0>)
   1e1a4:	f240 23e1 	movw	r3, #737	; 0x2e1
   1e1a8:	4a42      	ldr	r2, [pc, #264]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e1aa:	4843      	ldr	r0, [pc, #268]	; (1e2b8 <nrfx_spim_xfer+0x194>)
   1e1ac:	f006 fd03 	bl	24bb6 <assert_print>
   1e1b0:	f240 21e1 	movw	r1, #737	; 0x2e1
   1e1b4:	e7cb      	b.n	1e14e <nrfx_spim_xfer+0x2a>
                                     p_xfer_desc->rx_length,
                                     p_xfer_desc->tx_length));
    NRFX_ASSERT(!(flags & NRFX_SPIM_FLAG_HOLD_XFER) ||
   1e1b6:	f015 0908 	ands.w	r9, r5, #8
   1e1ba:	d00f      	beq.n	1e1dc <nrfx_spim_xfer+0xb8>
   1e1bc:	7fb3      	ldrb	r3, [r6, #30]
   1e1be:	075b      	lsls	r3, r3, #29
   1e1c0:	d40c      	bmi.n	1e1dc <nrfx_spim_xfer+0xb8>
   1e1c2:	7ff3      	ldrb	r3, [r6, #31]
   1e1c4:	2bff      	cmp	r3, #255	; 0xff
   1e1c6:	d009      	beq.n	1e1dc <nrfx_spim_xfer+0xb8>
   1e1c8:	493f      	ldr	r1, [pc, #252]	; (1e2c8 <nrfx_spim_xfer+0x1a4>)
   1e1ca:	f44f 7339 	mov.w	r3, #740	; 0x2e4
   1e1ce:	4a39      	ldr	r2, [pc, #228]	; (1e2b4 <nrfx_spim_xfer+0x190>)
   1e1d0:	4839      	ldr	r0, [pc, #228]	; (1e2b8 <nrfx_spim_xfer+0x194>)
   1e1d2:	f006 fcf0 	bl	24bb6 <assert_print>
   1e1d6:	f44f 7139 	mov.w	r1, #740	; 0x2e4
   1e1da:	e7b8      	b.n	1e14e <nrfx_spim_xfer+0x2a>
#endif
                (p_cb->ss_pin == NRFX_SPIM_PIN_NOT_USED));

    nrfx_err_t err_code = NRFX_SUCCESS;

    if (p_cb->transfer_in_progress)
   1e1dc:	7f73      	ldrb	r3, [r6, #29]
   1e1de:	2b00      	cmp	r3, #0
   1e1e0:	d15e      	bne.n	1e2a0 <nrfx_spim_xfer+0x17c>
                         NRFX_LOG_ERROR_STRING_GET(err_code));
        return err_code;
    }
    else
    {
        if (p_cb->handler && !(flags & (NRFX_SPIM_FLAG_REPEATED_XFER |
   1e1e2:	6833      	ldr	r3, [r6, #0]
   1e1e4:	b123      	cbz	r3, 1e1f0 <nrfx_spim_xfer+0xcc>
   1e1e6:	f015 0f14 	tst.w	r5, #20
                                        NRFX_SPIM_FLAG_NO_XFER_EVT_HANDLER)))
        {
            p_cb->transfer_in_progress = true;
   1e1ea:	bf04      	itt	eq
   1e1ec:	2301      	moveq	r3, #1
   1e1ee:	7773      	strbeq	r3, [r6, #29]
        }
    }

    p_cb->evt.xfer_desc = *p_xfer_desc;
   1e1f0:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 1e2cc <nrfx_spim_xfer+0x1a8>
   1e1f4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   1e1f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    set_ss_pin_state(p_cb, true);
   1e1fc:	2101      	movs	r1, #1
   1e1fe:	4640      	mov	r0, r8
   1e200:	f00a fae6 	bl	287d0 <set_ss_pin_state>
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e204:	6821      	ldr	r1, [r4, #0]

    return spim_xfer(p_instance->p_reg, p_cb,  p_xfer_desc, flags);
   1e206:	683b      	ldr	r3, [r7, #0]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e208:	b121      	cbz	r1, 1e214 <nrfx_spim_xfer+0xf0>
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
   1e20a:	f001 4260 	and.w	r2, r1, #3758096384	; 0xe0000000
   1e20e:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e212:	d106      	bne.n	1e222 <nrfx_spim_xfer+0xfe>
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e214:	68a2      	ldr	r2, [r4, #8]
    if ((p_xfer_desc->p_tx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_tx_buffer)) ||
   1e216:	b14a      	cbz	r2, 1e22c <nrfx_spim_xfer+0x108>
   1e218:	f002 4260 	and.w	r2, r2, #3758096384	; 0xe0000000
        (p_xfer_desc->p_rx_buffer != NULL && !nrfx_is_in_ram(p_xfer_desc->p_rx_buffer)))
   1e21c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
   1e220:	d004      	beq.n	1e22c <nrfx_spim_xfer+0x108>
        p_cb->transfer_in_progress = false;
   1e222:	2300      	movs	r3, #0
        return err_code;
   1e224:	482a      	ldr	r0, [pc, #168]	; (1e2d0 <nrfx_spim_xfer+0x1ac>)
        p_cb->transfer_in_progress = false;
   1e226:	7773      	strb	r3, [r6, #29]
}
   1e228:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    nrf_spim_tx_buffer_set(p_spim, p_xfer_desc->p_tx_buffer, p_xfer_desc->tx_length);
   1e22c:	6862      	ldr	r2, [r4, #4]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   1e22e:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   1e232:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   1e236:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
   1e23a:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   1e23e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e242:	2200      	movs	r2, #0
   1e244:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
   1e248:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (NRFX_SPIM_FLAG_TX_POSTINC & flags)
   1e24c:	f015 0201 	ands.w	r2, r5, #1
}


NRF_STATIC_INLINE void nrf_spim_tx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_ArrayList << SPIM_TXD_LIST_LIST_Pos;
   1e250:	bf18      	it	ne
   1e252:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_tx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->TXD.LIST = SPIM_TXD_LIST_LIST_Disabled << SPIM_TXD_LIST_LIST_Pos;
   1e254:	f8c3 2550 	str.w	r2, [r3, #1360]	; 0x550
    if (NRFX_SPIM_FLAG_RX_POSTINC & flags)
   1e258:	f015 0202 	ands.w	r2, r5, #2
}

NRF_STATIC_INLINE void nrf_spim_rx_list_enable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_ArrayList << SPIM_RXD_LIST_LIST_Pos;
   1e25c:	bf18      	it	ne
   1e25e:	2201      	movne	r2, #1
}

NRF_STATIC_INLINE void nrf_spim_rx_list_disable(NRF_SPIM_Type * p_reg)
{
    p_reg->RXD.LIST = SPIM_RXD_LIST_LIST_Disabled << SPIM_RXD_LIST_LIST_Pos;
   1e260:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    if (!p_cb->handler)
   1e264:	6832      	ldr	r2, [r6, #0]
    if (!(flags & NRFX_SPIM_FLAG_HOLD_XFER))
   1e266:	f1b9 0f00 	cmp.w	r9, #0
   1e26a:	d006      	beq.n	1e27a <nrfx_spim_xfer+0x156>
    if (!p_cb->handler)
   1e26c:	b96a      	cbnz	r2, 1e28a <nrfx_spim_xfer+0x166>
        set_ss_pin_state(p_cb, false);
   1e26e:	2100      	movs	r1, #0
   1e270:	4640      	mov	r0, r8
   1e272:	f00a faad 	bl	287d0 <set_ss_pin_state>
    return err_code;
   1e276:	4817      	ldr	r0, [pc, #92]	; (1e2d4 <nrfx_spim_xfer+0x1b0>)
   1e278:	e7d6      	b.n	1e228 <nrfx_spim_xfer+0x104>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   1e27a:	2101      	movs	r1, #1
   1e27c:	6119      	str	r1, [r3, #16]
    if (!p_cb->handler)
   1e27e:	b922      	cbnz	r2, 1e28a <nrfx_spim_xfer+0x166>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e280:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
            while (!nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e284:	2a00      	cmp	r2, #0
   1e286:	d0fb      	beq.n	1e280 <nrfx_spim_xfer+0x15c>
   1e288:	e7f1      	b.n	1e26e <nrfx_spim_xfer+0x14a>
    if (!enable)
   1e28a:	f015 0f04 	tst.w	r5, #4
   1e28e:	f04f 0240 	mov.w	r2, #64	; 0x40
   1e292:	d002      	beq.n	1e29a <nrfx_spim_xfer+0x176>
    p_reg->INTENCLR = mask;
   1e294:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
}
   1e298:	e7ed      	b.n	1e276 <nrfx_spim_xfer+0x152>
    p_reg->INTENSET = mask;
   1e29a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   1e29e:	e7ea      	b.n	1e276 <nrfx_spim_xfer+0x152>
        return err_code;
   1e2a0:	480d      	ldr	r0, [pc, #52]	; (1e2d8 <nrfx_spim_xfer+0x1b4>)
   1e2a2:	e7c1      	b.n	1e228 <nrfx_spim_xfer+0x104>
    NRFX_ASSERT(SPIM_LENGTH_VALIDATE(p_instance->drv_inst_idx,
   1e2a4:	2b00      	cmp	r3, #0
   1e2a6:	f43f af78 	beq.w	1e19a <nrfx_spim_xfer+0x76>
   1e2aa:	e77a      	b.n	1e1a2 <nrfx_spim_xfer+0x7e>
   1e2ac:	20021378 	.word	0x20021378
   1e2b0:	0002ffe0 	.word	0x0002ffe0
   1e2b4:	0002ffa4 	.word	0x0002ffa4
   1e2b8:	0002b549 	.word	0x0002b549
   1e2bc:	0003000c 	.word	0x0003000c
   1e2c0:	00030053 	.word	0x00030053
   1e2c4:	0003009a 	.word	0x0003009a
   1e2c8:	0003013e 	.word	0x0003013e
   1e2cc:	20021384 	.word	0x20021384
   1e2d0:	0bad000a 	.word	0x0bad000a
   1e2d4:	0bad0000 	.word	0x0bad0000
   1e2d8:	0bad000b 	.word	0x0bad000b

0001e2dc <nrfx_spim_4_irq_handler>:
}
#endif

#if NRFX_CHECK(NRFX_SPIM4_ENABLED)
void nrfx_spim_4_irq_handler(void)
{
   1e2dc:	b570      	push	{r4, r5, r6, lr}
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   1e2de:	4b13      	ldr	r3, [pc, #76]	; (1e32c <nrfx_spim_4_irq_handler+0x50>)
   1e2e0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    if (nrf_spim_event_check(p_spim, NRF_SPIM_EVENT_END))
   1e2e4:	b302      	cbz	r2, 1e328 <nrfx_spim_4_irq_handler+0x4c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   1e2e6:	2500      	movs	r5, #0
        NRFX_ASSERT(p_cb->handler);
   1e2e8:	4c11      	ldr	r4, [pc, #68]	; (1e330 <nrfx_spim_4_irq_handler+0x54>)
   1e2ea:	f8c3 5118 	str.w	r5, [r3, #280]	; 0x118
   1e2ee:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
   1e2f2:	6823      	ldr	r3, [r4, #0]
   1e2f4:	b95b      	cbnz	r3, 1e30e <nrfx_spim_4_irq_handler+0x32>
   1e2f6:	490f      	ldr	r1, [pc, #60]	; (1e334 <nrfx_spim_4_irq_handler+0x58>)
   1e2f8:	480f      	ldr	r0, [pc, #60]	; (1e338 <nrfx_spim_4_irq_handler+0x5c>)
   1e2fa:	f240 333b 	movw	r3, #827	; 0x33b
   1e2fe:	4a0f      	ldr	r2, [pc, #60]	; (1e33c <nrfx_spim_4_irq_handler+0x60>)
   1e300:	f006 fc59 	bl	24bb6 <assert_print>
   1e304:	f240 313b 	movw	r1, #827	; 0x33b
   1e308:	480c      	ldr	r0, [pc, #48]	; (1e33c <nrfx_spim_4_irq_handler+0x60>)
   1e30a:	f006 fc4d 	bl	24ba8 <assert_post_action>
    set_ss_pin_state(p_cb, false);
   1e30e:	4629      	mov	r1, r5
   1e310:	4620      	mov	r0, r4
   1e312:	f00a fa5d 	bl	287d0 <set_ss_pin_state>
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e316:	e9d4 3100 	ldrd	r3, r1, [r4]
    p_cb->transfer_in_progress = false;
   1e31a:	7765      	strb	r5, [r4, #29]
    p_cb->evt.type = NRFX_SPIM_EVENT_DONE;
   1e31c:	7225      	strb	r5, [r4, #8]
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e31e:	f104 0008 	add.w	r0, r4, #8
    irq_handler(NRF_SPIM4, &m_cb[NRFX_SPIM4_INST_IDX]);
}
   1e322:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    p_cb->handler(&p_cb->evt, p_cb->p_context);
   1e326:	4718      	bx	r3
}
   1e328:	bd70      	pop	{r4, r5, r6, pc}
   1e32a:	bf00      	nop
   1e32c:	4000a000 	.word	0x4000a000
   1e330:	20021378 	.word	0x20021378
   1e334:	00030181 	.word	0x00030181
   1e338:	0002b549 	.word	0x0002b549
   1e33c:	0002ffa4 	.word	0x0002ffa4

0001e340 <metal_generic_dev_open>:
	return 0;
}

int metal_generic_dev_open(struct metal_bus *bus, const char *dev_name,
			   struct metal_device **device)
{
   1e340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e344:	460e      	mov	r6, r1
   1e346:	4617      	mov	r7, r2
	struct metal_list *node;
	struct metal_device *dev;

	(void)bus;

	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e348:	4d0c      	ldr	r5, [pc, #48]	; (1e37c <metal_generic_dev_open+0x3c>)
   1e34a:	f855 4f18 	ldr.w	r4, [r5, #24]!
   1e34e:	42ac      	cmp	r4, r5
   1e350:	d103      	bne.n	1e35a <metal_generic_dev_open+0x1a>
			return metal_generic_dev_sys_open(dev);
		}
	}

	return -ENODEV;
}
   1e352:	f06f 0012 	mvn.w	r0, #18
   1e356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (strcmp(dev->name, dev_name) == 0) {
   1e35a:	4631      	mov	r1, r6
   1e35c:	f854 0c44 	ldr.w	r0, [r4, #-68]
		dev = metal_container_of(node, struct metal_device, node);
   1e360:	f1a4 0844 	sub.w	r8, r4, #68	; 0x44
		if (strcmp(dev->name, dev_name) == 0) {
   1e364:	f7ea fff2 	bl	934c <strcmp>
   1e368:	b930      	cbnz	r0, 1e378 <metal_generic_dev_open+0x38>
			*device = dev;
   1e36a:	f8c7 8000 	str.w	r8, [r7]
			return metal_generic_dev_sys_open(dev);
   1e36e:	4640      	mov	r0, r8
}
   1e370:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			return metal_generic_dev_sys_open(dev);
   1e374:	f00a bb60 	b.w	28a38 <metal_generic_dev_sys_open>
	metal_list_for_each(&_metal.common.generic_device_list, node) {
   1e378:	6824      	ldr	r4, [r4, #0]
   1e37a:	e7e8      	b.n	1e34e <metal_generic_dev_open+0xe>
   1e37c:	20021398 	.word	0x20021398

0001e380 <metal_bus_unregister>:
{
   1e380:	b510      	push	{r4, lr}
	return list->next == list;
}

static inline void metal_list_del(struct metal_list *node)
{
	node->next->prev = node->prev;
   1e382:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   1e386:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   1e388:	6a41      	ldr	r1, [r0, #36]	; 0x24
	metal_list_del(&bus->node);
   1e38a:	f100 0324 	add.w	r3, r0, #36	; 0x24
   1e38e:	6011      	str	r1, [r2, #0]
	node->prev = node;
	node->next = node;
   1e390:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	if (bus->ops.bus_close)
   1e394:	6843      	ldr	r3, [r0, #4]
{
   1e396:	4604      	mov	r4, r0
	if (bus->ops.bus_close)
   1e398:	b103      	cbz	r3, 1e39c <metal_bus_unregister+0x1c>
		bus->ops.bus_close(bus);
   1e39a:	4798      	blx	r3
	metal_log(METAL_LOG_DEBUG, "unregistered %s bus\n", bus->name);
   1e39c:	4b05      	ldr	r3, [pc, #20]	; (1e3b4 <metal_bus_unregister+0x34>)
   1e39e:	781a      	ldrb	r2, [r3, #0]
   1e3a0:	2a06      	cmp	r2, #6
   1e3a2:	d905      	bls.n	1e3b0 <metal_bus_unregister+0x30>
   1e3a4:	685b      	ldr	r3, [r3, #4]
   1e3a6:	b11b      	cbz	r3, 1e3b0 <metal_bus_unregister+0x30>
   1e3a8:	2007      	movs	r0, #7
   1e3aa:	6822      	ldr	r2, [r4, #0]
   1e3ac:	4902      	ldr	r1, [pc, #8]	; (1e3b8 <metal_bus_unregister+0x38>)
   1e3ae:	4798      	blx	r3
}
   1e3b0:	2000      	movs	r0, #0
   1e3b2:	bd10      	pop	{r4, pc}
   1e3b4:	20021398 	.word	0x20021398
   1e3b8:	000301a4 	.word	0x000301a4

0001e3bc <metal_bus_find>:
{
   1e3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1e3c0:	4607      	mov	r7, r0
   1e3c2:	460d      	mov	r5, r1
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e3c4:	4e0b      	ldr	r6, [pc, #44]	; (1e3f4 <metal_bus_find+0x38>)
   1e3c6:	f856 4f08 	ldr.w	r4, [r6, #8]!
   1e3ca:	42b4      	cmp	r4, r6
   1e3cc:	d102      	bne.n	1e3d4 <metal_bus_find+0x18>
	return -ENOENT;
   1e3ce:	f06f 0001 	mvn.w	r0, #1
   1e3d2:	e00a      	b.n	1e3ea <metal_bus_find+0x2e>
		if (strcmp(bus->name, name) == 0 && result) {
   1e3d4:	4639      	mov	r1, r7
   1e3d6:	f854 0c24 	ldr.w	r0, [r4, #-36]
		bus = metal_container_of(node, struct metal_bus, node);
   1e3da:	f1a4 0824 	sub.w	r8, r4, #36	; 0x24
		if (strcmp(bus->name, name) == 0 && result) {
   1e3de:	f7ea ffb5 	bl	934c <strcmp>
   1e3e2:	b920      	cbnz	r0, 1e3ee <metal_bus_find+0x32>
   1e3e4:	b11d      	cbz	r5, 1e3ee <metal_bus_find+0x32>
			*result = bus;
   1e3e6:	f8c5 8000 	str.w	r8, [r5]
}
   1e3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	metal_list_for_each(&_metal.common.bus_list, node) {
   1e3ee:	6824      	ldr	r4, [r4, #0]
   1e3f0:	e7eb      	b.n	1e3ca <metal_bus_find+0xe>
   1e3f2:	bf00      	nop
   1e3f4:	20021398 	.word	0x20021398

0001e3f8 <metal_bus_register>:
{
   1e3f8:	b510      	push	{r4, lr}
	if (!bus || !bus->name || !strlen(bus->name))
   1e3fa:	4604      	mov	r4, r0
   1e3fc:	b910      	cbnz	r0, 1e404 <metal_bus_register+0xc>
		return -EINVAL;
   1e3fe:	f06f 0015 	mvn.w	r0, #21
}
   1e402:	bd10      	pop	{r4, pc}
	if (!bus || !bus->name || !strlen(bus->name))
   1e404:	6800      	ldr	r0, [r0, #0]
   1e406:	2800      	cmp	r0, #0
   1e408:	d0f9      	beq.n	1e3fe <metal_bus_register+0x6>
   1e40a:	f7ea ffa9 	bl	9360 <strlen>
   1e40e:	2800      	cmp	r0, #0
   1e410:	d0f5      	beq.n	1e3fe <metal_bus_register+0x6>
	if (metal_bus_find(bus->name, NULL) == 0)
   1e412:	2100      	movs	r1, #0
   1e414:	6820      	ldr	r0, [r4, #0]
   1e416:	f7ff ffd1 	bl	1e3bc <metal_bus_find>
   1e41a:	b1c8      	cbz	r0, 1e450 <metal_bus_register+0x58>
	metal_list_init(&bus->devices);
   1e41c:	f104 031c 	add.w	r3, r4, #28
	list->next = list;
   1e420:	e9c4 3307 	strd	r3, r3, [r4, #28]
	new_node->prev = node->prev;
   1e424:	4b0c      	ldr	r3, [pc, #48]	; (1e458 <metal_bus_register+0x60>)
	metal_list_add_tail(&_metal.common.bus_list, &bus->node);
   1e426:	f104 0224 	add.w	r2, r4, #36	; 0x24
   1e42a:	68d9      	ldr	r1, [r3, #12]
	new_node->next = node;
   1e42c:	f103 0008 	add.w	r0, r3, #8
	new_node->next->prev = new_node;
   1e430:	60da      	str	r2, [r3, #12]
	new_node->prev = node->prev;
   1e432:	62a1      	str	r1, [r4, #40]	; 0x28
	new_node->next = node;
   1e434:	6260      	str	r0, [r4, #36]	; 0x24
	new_node->prev->next = new_node;
   1e436:	600a      	str	r2, [r1, #0]
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e438:	781a      	ldrb	r2, [r3, #0]
   1e43a:	2a06      	cmp	r2, #6
   1e43c:	d901      	bls.n	1e442 <metal_bus_register+0x4a>
   1e43e:	685b      	ldr	r3, [r3, #4]
   1e440:	b90b      	cbnz	r3, 1e446 <metal_bus_register+0x4e>
	return 0;
   1e442:	2000      	movs	r0, #0
   1e444:	e7dd      	b.n	1e402 <metal_bus_register+0xa>
	metal_log(METAL_LOG_DEBUG, "registered %s bus\n", bus->name);
   1e446:	2007      	movs	r0, #7
   1e448:	6822      	ldr	r2, [r4, #0]
   1e44a:	4904      	ldr	r1, [pc, #16]	; (1e45c <metal_bus_register+0x64>)
   1e44c:	4798      	blx	r3
   1e44e:	e7f8      	b.n	1e442 <metal_bus_register+0x4a>
		return -EEXIST;
   1e450:	f06f 0010 	mvn.w	r0, #16
   1e454:	e7d5      	b.n	1e402 <metal_bus_register+0xa>
   1e456:	bf00      	nop
   1e458:	20021398 	.word	0x20021398
   1e45c:	000301a6 	.word	0x000301a6

0001e460 <metal_device_close>:
	metal_assert(device && device->bus);
   1e460:	4601      	mov	r1, r0
{
   1e462:	b510      	push	{r4, lr}
	metal_assert(device && device->bus);
   1e464:	b108      	cbz	r0, 1e46a <metal_device_close+0xa>
   1e466:	6840      	ldr	r0, [r0, #4]
   1e468:	b948      	cbnz	r0, 1e47e <metal_device_close+0x1e>
   1e46a:	4908      	ldr	r1, [pc, #32]	; (1e48c <metal_device_close+0x2c>)
   1e46c:	4808      	ldr	r0, [pc, #32]	; (1e490 <metal_device_close+0x30>)
   1e46e:	2351      	movs	r3, #81	; 0x51
   1e470:	4a08      	ldr	r2, [pc, #32]	; (1e494 <metal_device_close+0x34>)
   1e472:	f006 fba0 	bl	24bb6 <assert_print>
   1e476:	2151      	movs	r1, #81	; 0x51
   1e478:	4806      	ldr	r0, [pc, #24]	; (1e494 <metal_device_close+0x34>)
   1e47a:	f006 fb95 	bl	24ba8 <assert_post_action>
	if (device->bus->ops.dev_close)
   1e47e:	68c3      	ldr	r3, [r0, #12]
   1e480:	b113      	cbz	r3, 1e488 <metal_device_close+0x28>
}
   1e482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->bus->ops.dev_close(device->bus, device);
   1e486:	4718      	bx	r3
}
   1e488:	bd10      	pop	{r4, pc}
   1e48a:	bf00      	nop
   1e48c:	000301f0 	.word	0x000301f0
   1e490:	0002b549 	.word	0x0002b549
   1e494:	000301b9 	.word	0x000301b9

0001e498 <metal_register_generic_device>:
{
   1e498:	b510      	push	{r4, lr}
   1e49a:	4604      	mov	r4, r0
	if (!device->name || !strlen(device->name) ||
   1e49c:	6800      	ldr	r0, [r0, #0]
   1e49e:	b910      	cbnz	r0, 1e4a6 <metal_register_generic_device+0xe>
		return -EINVAL;
   1e4a0:	f06f 0015 	mvn.w	r0, #21
}
   1e4a4:	bd10      	pop	{r4, pc}
	if (!device->name || !strlen(device->name) ||
   1e4a6:	f7ea ff5b 	bl	9360 <strlen>
   1e4aa:	2800      	cmp	r0, #0
   1e4ac:	d0f8      	beq.n	1e4a0 <metal_register_generic_device+0x8>
   1e4ae:	68a3      	ldr	r3, [r4, #8]
   1e4b0:	2b01      	cmp	r3, #1
   1e4b2:	d8f5      	bhi.n	1e4a0 <metal_register_generic_device+0x8>
	device->bus = &metal_generic_bus;
   1e4b4:	4b06      	ldr	r3, [pc, #24]	; (1e4d0 <metal_register_generic_device+0x38>)
	metal_list_add_tail(&_metal.common.generic_device_list,
   1e4b6:	f104 0144 	add.w	r1, r4, #68	; 0x44
	device->bus = &metal_generic_bus;
   1e4ba:	6063      	str	r3, [r4, #4]
	new_node->prev = node->prev;
   1e4bc:	4b05      	ldr	r3, [pc, #20]	; (1e4d4 <metal_register_generic_device+0x3c>)
   1e4be:	69da      	ldr	r2, [r3, #28]
	new_node->next = node;
   1e4c0:	f103 0018 	add.w	r0, r3, #24
   1e4c4:	6460      	str	r0, [r4, #68]	; 0x44
	new_node->prev = node->prev;
   1e4c6:	64a2      	str	r2, [r4, #72]	; 0x48
	new_node->next->prev = new_node;
   1e4c8:	61d9      	str	r1, [r3, #28]
	return 0;
   1e4ca:	2000      	movs	r0, #0
	new_node->prev->next = new_node;
   1e4cc:	6011      	str	r1, [r2, #0]
}
   1e4ce:	e7e9      	b.n	1e4a4 <metal_register_generic_device+0xc>
   1e4d0:	20008708 	.word	0x20008708
   1e4d4:	20021398 	.word	0x20021398

0001e4d8 <metal_init>:

int metal_init(const struct metal_init_params *params)
{
	int error = 0;

	memset(&_metal, 0, sizeof(_metal));
   1e4d8:	4b0e      	ldr	r3, [pc, #56]	; (1e514 <metal_init+0x3c>)
{
   1e4da:	b510      	push	{r4, lr}
   1e4dc:	4604      	mov	r4, r0
	memset(&_metal, 0, sizeof(_metal));
   1e4de:	2220      	movs	r2, #32
   1e4e0:	2100      	movs	r1, #0
   1e4e2:	4618      	mov	r0, r3
   1e4e4:	f00b f907 	bl	296f6 <memset>

	_metal.common.log_handler   = params->log_handler;
   1e4e8:	6822      	ldr	r2, [r4, #0]
   1e4ea:	6042      	str	r2, [r0, #4]
	_metal.common.log_level     = params->log_level;
   1e4ec:	4602      	mov	r2, r0
   1e4ee:	7921      	ldrb	r1, [r4, #4]
   1e4f0:	f802 1b08 	strb.w	r1, [r2], #8
	list->next = list;
   1e4f4:	e9c0 2202 	strd	r2, r2, [r0, #8]
	list->prev = list;
   1e4f8:	f100 0210 	add.w	r2, r0, #16
	list->next = list;
   1e4fc:	e9c0 2204 	strd	r2, r2, [r0, #16]
	list->prev = list;
   1e500:	f100 0218 	add.w	r2, r0, #24
	list->next = list;
   1e504:	e9c0 2206 	strd	r2, r2, [r0, #24]

	metal_list_init(&_metal.common.bus_list);
	metal_list_init(&_metal.common.generic_shmem_list);
	metal_list_init(&_metal.common.generic_device_list);

	error = metal_sys_init(params);
   1e508:	4620      	mov	r0, r4
	if (error)
		return error;

	return error;
}
   1e50a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	error = metal_sys_init(params);
   1e50e:	f000 b80f 	b.w	1e530 <metal_sys_init>
   1e512:	bf00      	nop
   1e514:	20021398 	.word	0x20021398

0001e518 <metal_finish>:

void metal_finish(void)
{
   1e518:	b508      	push	{r3, lr}
	metal_sys_finish();
   1e51a:	f000 f811 	bl	1e540 <metal_sys_finish>
	memset(&_metal, 0, sizeof(_metal));
}
   1e51e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	memset(&_metal, 0, sizeof(_metal));
   1e522:	2220      	movs	r2, #32
   1e524:	2100      	movs	r1, #0
   1e526:	4801      	ldr	r0, [pc, #4]	; (1e52c <metal_finish+0x14>)
   1e528:	f00b b8e5 	b.w	296f6 <memset>
   1e52c:	20021398 	.word	0x20021398

0001e530 <metal_sys_init>:
#include <metal/utilities.h>

struct metal_state _metal;

int metal_sys_init(const struct metal_init_params *params)
{
   1e530:	b508      	push	{r3, lr}
	metal_bus_register(&metal_generic_bus);
   1e532:	4802      	ldr	r0, [pc, #8]	; (1e53c <metal_sys_init+0xc>)
   1e534:	f7ff ff60 	bl	1e3f8 <metal_bus_register>
	return 0;
}
   1e538:	2000      	movs	r0, #0
   1e53a:	bd08      	pop	{r3, pc}
   1e53c:	20008708 	.word	0x20008708

0001e540 <metal_sys_finish>:

void metal_sys_finish(void)
{
	metal_bus_unregister(&metal_generic_bus);
   1e540:	4801      	ldr	r0, [pc, #4]	; (1e548 <metal_sys_finish+0x8>)
   1e542:	f7ff bf1d 	b.w	1e380 <metal_bus_unregister>
   1e546:	bf00      	nop
   1e548:	20008708 	.word	0x20008708

0001e54c <metal_zephyr_log_handler>:
	"metal: debug:     ",
};

void metal_zephyr_log_handler(enum metal_log_level level,
			      const char *format, ...)
{
   1e54c:	b40e      	push	{r1, r2, r3}
	va_list args;

	if (level <= METAL_LOG_EMERGENCY || level > METAL_LOG_DEBUG)
   1e54e:	1e43      	subs	r3, r0, #1
		level = METAL_LOG_EMERGENCY;
   1e550:	2b06      	cmp	r3, #6
{
   1e552:	b533      	push	{r0, r1, r4, r5, lr}
		level = METAL_LOG_EMERGENCY;
   1e554:	bf88      	it	hi
   1e556:	2000      	movhi	r0, #0
	printk("%s", level_strs[level]);
   1e558:	4b09      	ldr	r3, [pc, #36]	; (1e580 <metal_zephyr_log_handler+0x34>)
{
   1e55a:	ac05      	add	r4, sp, #20
   1e55c:	f854 5b04 	ldr.w	r5, [r4], #4
	printk("%s", level_strs[level]);
   1e560:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
   1e564:	4807      	ldr	r0, [pc, #28]	; (1e584 <metal_zephyr_log_handler+0x38>)
   1e566:	f006 f964 	bl	24832 <printk>

	va_start(args, format);
	vprintk(format, args);
   1e56a:	4621      	mov	r1, r4
   1e56c:	4628      	mov	r0, r5
	va_start(args, format);
   1e56e:	9401      	str	r4, [sp, #4]
	vprintk(format, args);
   1e570:	f7ee fad2 	bl	cb18 <vprintk>
	va_end(args);
}
   1e574:	b002      	add	sp, #8
   1e576:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1e57a:	b003      	add	sp, #12
   1e57c:	4770      	bx	lr
   1e57e:	bf00      	nop
   1e580:	0002b404 	.word	0x0002b404
   1e584:	0002b714 	.word	0x0002b714

0001e588 <virtio_create_virtqueues>:
}

int virtio_create_virtqueues(struct virtio_device *vdev, unsigned int flags,
			     unsigned int nvqs, const char *names[],
			     vq_callback callbacks[])
{
   1e588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e58c:	469a      	mov	sl, r3
	unsigned int num_vrings, i;
	int ret;
	(void)flags;

	num_vrings = vdev->vrings_num;
	if (nvqs > num_vrings)
   1e58e:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
   1e590:	4606      	mov	r6, r0
	if (nvqs > num_vrings)
   1e592:	4293      	cmp	r3, r2
{
   1e594:	4617      	mov	r7, r2
   1e596:	b087      	sub	sp, #28
	if (nvqs > num_vrings)
   1e598:	d341      	bcc.n	1e61e <virtio_create_virtqueues+0x96>
		return ERROR_VQUEUE_INVLD_PARAM;
	/* Initialize virtqueue for each vring */
	for (i = 0; i < nvqs; i++) {
   1e59a:	2500      	movs	r5, #0
		vring_info = &vdev->vrings_info[i];
   1e59c:	f04f 0b18 	mov.w	fp, #24
	for (i = 0; i < nvqs; i++) {
   1e5a0:	42bd      	cmp	r5, r7
   1e5a2:	d103      	bne.n	1e5ac <virtio_create_virtqueues+0x24>
				       callbacks[i], vdev->func->notify,
				       vring_info->vq);
		if (ret)
			return ret;
	}
	return 0;
   1e5a4:	2000      	movs	r0, #0
}
   1e5a6:	b007      	add	sp, #28
   1e5a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		vring_info = &vdev->vrings_info[i];
   1e5ac:	fb0b f805 	mul.w	r8, fp, r5
   1e5b0:	f8d6 902c 	ldr.w	r9, [r6, #44]	; 0x2c
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e5b4:	69b2      	ldr	r2, [r6, #24]
		vring_info = &vdev->vrings_info[i];
   1e5b6:	eb09 0408 	add.w	r4, r9, r8
		vring_alloc = &vring_info->info;
   1e5ba:	1d23      	adds	r3, r4, #4
   1e5bc:	9305      	str	r3, [sp, #20]
		if (vdev->role == VIRTIO_DEV_DRIVER) {
   1e5be:	b9ca      	cbnz	r2, 1e5f4 <virtio_create_virtqueues+0x6c>
			struct metal_io_region *io = vring_info->io;
   1e5c0:	6960      	ldr	r0, [r4, #20]
 * @return	METAL_BAD_OFFSET if out of range, or offset.
 */
static inline unsigned long
metal_io_virt_to_offset(struct metal_io_region *io, void *virt)
{
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e5c2:	6861      	ldr	r1, [r4, #4]
   1e5c4:	6803      	ldr	r3, [r0, #0]
			metal_io_block_set(io, offset, 0,
   1e5c6:	f8b4 c00c 	ldrh.w	ip, [r4, #12]
   1e5ca:	1ac9      	subs	r1, r1, r3
						      vring_alloc->align));
   1e5cc:	68a3      	ldr	r3, [r4, #8]
	size += sizeof(struct vring_avail) + (num * sizeof(uint16_t)) +
   1e5ce:	f10c 0e03 	add.w	lr, ip, #3
	size = (size + align - 1) & ~(align - 1);
   1e5d2:	1e5c      	subs	r4, r3, #1
   1e5d4:	eb04 140c 	add.w	r4, r4, ip, lsl #4
   1e5d8:	425b      	negs	r3, r3
   1e5da:	eb04 044e 	add.w	r4, r4, lr, lsl #1
   1e5de:	401c      	ands	r4, r3
	size += sizeof(struct vring_used) +
   1e5e0:	eb04 03cc 	add.w	r3, r4, ip, lsl #3
			metal_io_block_set(io, offset, 0,
   1e5e4:	6884      	ldr	r4, [r0, #8]
   1e5e6:	3306      	adds	r3, #6
   1e5e8:	42a1      	cmp	r1, r4
   1e5ea:	bf28      	it	cs
   1e5ec:	f04f 31ff 	movcs.w	r1, #4294967295
   1e5f0:	f00a f9ee 	bl	289d0 <metal_io_block_set>
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e5f4:	f859 3008 	ldr.w	r3, [r9, r8]
   1e5f8:	4630      	mov	r0, r6
   1e5fa:	9302      	str	r3, [sp, #8]
				       callbacks[i], vdev->func->notify,
   1e5fc:	6a33      	ldr	r3, [r6, #32]
		ret = virtqueue_create(vdev, i, names[i], vring_alloc,
   1e5fe:	b2a9      	uxth	r1, r5
   1e600:	6a1b      	ldr	r3, [r3, #32]
   1e602:	9301      	str	r3, [sp, #4]
   1e604:	9b10      	ldr	r3, [sp, #64]	; 0x40
   1e606:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
   1e60a:	9300      	str	r3, [sp, #0]
   1e60c:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
   1e610:	9b05      	ldr	r3, [sp, #20]
   1e612:	f00a fa56 	bl	28ac2 <virtqueue_create>
		if (ret)
   1e616:	2800      	cmp	r0, #0
   1e618:	d1c5      	bne.n	1e5a6 <virtio_create_virtqueues+0x1e>
	for (i = 0; i < nvqs; i++) {
   1e61a:	3501      	adds	r5, #1
   1e61c:	e7c0      	b.n	1e5a0 <virtio_create_virtqueues+0x18>
		return ERROR_VQUEUE_INVLD_PARAM;
   1e61e:	4801      	ldr	r0, [pc, #4]	; (1e624 <virtio_create_virtqueues+0x9c>)
   1e620:	e7c1      	b.n	1e5a6 <virtio_create_virtqueues+0x1e>
   1e622:	bf00      	nop
   1e624:	fffff440 	.word	0xfffff440

0001e628 <virtqueue_free>:
 *
 * @param vq        - Pointer to VirtIO queue control block
 *
 */
void virtqueue_free(struct virtqueue *vq)
{
   1e628:	b510      	push	{r4, lr}
	if (vq) {
   1e62a:	4604      	mov	r4, r0
   1e62c:	b190      	cbz	r0, 1e654 <virtqueue_free+0x2c>
		if (vq->vq_free_cnt != vq->vq_nentries) {
   1e62e:	8c82      	ldrh	r2, [r0, #36]	; 0x24
   1e630:	8943      	ldrh	r3, [r0, #10]
   1e632:	429a      	cmp	r2, r3
   1e634:	d009      	beq.n	1e64a <virtqueue_free+0x22>
			metal_log(METAL_LOG_WARNING,
   1e636:	4b08      	ldr	r3, [pc, #32]	; (1e658 <virtqueue_free+0x30>)
   1e638:	781a      	ldrb	r2, [r3, #0]
   1e63a:	2a03      	cmp	r2, #3
   1e63c:	d905      	bls.n	1e64a <virtqueue_free+0x22>
   1e63e:	685b      	ldr	r3, [r3, #4]
   1e640:	b11b      	cbz	r3, 1e64a <virtqueue_free+0x22>
   1e642:	6842      	ldr	r2, [r0, #4]
   1e644:	4905      	ldr	r1, [pc, #20]	; (1e65c <virtqueue_free+0x34>)
   1e646:	2004      	movs	r0, #4
   1e648:	4798      	blx	r3
	return k_malloc(size);
}

static inline void metal_free_memory(void *ptr)
{
	k_free(ptr);
   1e64a:	4620      	mov	r0, r4
				  vq->vq_name);
		}

		metal_free_memory(vq);
	}
}
   1e64c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   1e650:	f00a bffb 	b.w	2964a <k_free>
   1e654:	bd10      	pop	{r4, pc}
   1e656:	bf00      	nop
   1e658:	20021398 	.word	0x20021398
   1e65c:	0003029e 	.word	0x0003029e

0001e660 <virtqueue_add_consumed_buffer>:
 *
 * @return                       - Function status
 */
int virtqueue_add_consumed_buffer(struct virtqueue *vq, uint16_t head_idx,
				  uint32_t len)
{
   1e660:	b530      	push	{r4, r5, lr}
	struct vring_used_elem *used_desc = NULL;
	uint16_t used_idx;

	if (head_idx >= vq->vq_nentries) {
   1e662:	8944      	ldrh	r4, [r0, #10]
   1e664:	428c      	cmp	r4, r1
   1e666:	d912      	bls.n	1e68e <virtqueue_add_consumed_buffer+0x2e>
	}

	VQUEUE_BUSY(vq);

	/* CACHE: used is never written by driver, so it's safe to directly access it */
	used_idx = vq->vq_ring.used->idx & (vq->vq_nentries - 1);
   1e668:	6a03      	ldr	r3, [r0, #32]
   1e66a:	3c01      	subs	r4, #1
   1e66c:	885d      	ldrh	r5, [r3, #2]
   1e66e:	402c      	ands	r4, r5
   1e670:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
	used_desc = &vq->vq_ring.used->ring[used_idx];
	used_desc->id = head_idx;
   1e674:	6059      	str	r1, [r3, #4]
	used_desc->len = len;
   1e676:	609a      	str	r2, [r3, #8]

	/* We still need to flush it because this is read by driver */
	VRING_FLUSH(vq->vq_ring.used->ring[used_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   1e678:	f3bf 8f5b 	dmb	ish

	vq->vq_ring.used->idx++;
   1e67c:	6a02      	ldr	r2, [r0, #32]
   1e67e:	8853      	ldrh	r3, [r2, #2]
   1e680:	3301      	adds	r3, #1
   1e682:	8053      	strh	r3, [r2, #2]

	/* Used.idx is read by driver, so we need to flush it */
	VRING_FLUSH(vq->vq_ring.used->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   1e684:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
   1e686:	3301      	adds	r3, #1
   1e688:	84c3      	strh	r3, [r0, #38]	; 0x26

	VQUEUE_IDLE(vq);

	return VQUEUE_SUCCESS;
   1e68a:	2000      	movs	r0, #0
}
   1e68c:	bd30      	pop	{r4, r5, pc}
		return ERROR_VRING_NO_BUFF;
   1e68e:	4801      	ldr	r0, [pc, #4]	; (1e694 <virtqueue_add_consumed_buffer+0x34>)
   1e690:	e7fc      	b.n	1e68c <virtqueue_add_consumed_buffer+0x2c>
   1e692:	bf00      	nop
   1e694:	fffff441 	.word	0xfffff441

0001e698 <rpmsg_send_offchannel_raw>:
 *
 */
int rpmsg_send_offchannel_raw(struct rpmsg_endpoint *ept, uint32_t src,
			      uint32_t dst, const void *data, int len,
			      int wait)
{
   1e698:	b470      	push	{r4, r5, r6}
   1e69a:	9e03      	ldr	r6, [sp, #12]
   1e69c:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e69e:	b158      	cbz	r0, 1e6b8 <rpmsg_send_offchannel_raw+0x20>
   1e6a0:	6a00      	ldr	r0, [r0, #32]
   1e6a2:	b148      	cbz	r0, 1e6b8 <rpmsg_send_offchannel_raw+0x20>
   1e6a4:	b143      	cbz	r3, 1e6b8 <rpmsg_send_offchannel_raw+0x20>
   1e6a6:	3401      	adds	r4, #1
   1e6a8:	d006      	beq.n	1e6b8 <rpmsg_send_offchannel_raw+0x20>
   1e6aa:	2e00      	cmp	r6, #0
   1e6ac:	db04      	blt.n	1e6b8 <rpmsg_send_offchannel_raw+0x20>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_raw)
   1e6ae:	6f84      	ldr	r4, [r0, #120]	; 0x78
   1e6b0:	b114      	cbz	r4, 1e6b8 <rpmsg_send_offchannel_raw+0x20>
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e6b2:	46a4      	mov	ip, r4
						     len, wait);

	return RPMSG_ERR_PARAM;
}
   1e6b4:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_raw(rdev, src, dst, data,
   1e6b6:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e6b8:	4801      	ldr	r0, [pc, #4]	; (1e6c0 <rpmsg_send_offchannel_raw+0x28>)
}
   1e6ba:	bc70      	pop	{r4, r5, r6}
   1e6bc:	4770      	bx	lr
   1e6be:	bf00      	nop
   1e6c0:	fffff82d 	.word	0xfffff82d

0001e6c4 <rpmsg_send_offchannel_nocopy>:
	return NULL;
}

int rpmsg_send_offchannel_nocopy(struct rpmsg_endpoint *ept, uint32_t src,
				 uint32_t dst, const void *data, int len)
{
   1e6c4:	b470      	push	{r4, r5, r6}
   1e6c6:	9e03      	ldr	r6, [sp, #12]
   1e6c8:	4614      	mov	r4, r2
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev || !data || dst == RPMSG_ADDR_ANY || len < 0)
   1e6ca:	b160      	cbz	r0, 1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
   1e6cc:	6a00      	ldr	r0, [r0, #32]
   1e6ce:	b150      	cbz	r0, 1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
   1e6d0:	b14b      	cbz	r3, 1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
   1e6d2:	3401      	adds	r4, #1
   1e6d4:	d007      	beq.n	1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
   1e6d6:	2e00      	cmp	r6, #0
   1e6d8:	db05      	blt.n	1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
		return RPMSG_ERR_PARAM;

	rdev = ept->rdev;

	if (rdev->ops.send_offchannel_nocopy)
   1e6da:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
   1e6de:	b114      	cbz	r4, 1e6e6 <rpmsg_send_offchannel_nocopy+0x22>
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e6e0:	46a4      	mov	ip, r4
							data, len);

	return RPMSG_ERR_PARAM;
}
   1e6e2:	bc70      	pop	{r4, r5, r6}
		return rdev->ops.send_offchannel_nocopy(rdev, src, dst,
   1e6e4:	4760      	bx	ip
		return RPMSG_ERR_PARAM;
   1e6e6:	4801      	ldr	r0, [pc, #4]	; (1e6ec <rpmsg_send_offchannel_nocopy+0x28>)
}
   1e6e8:	bc70      	pop	{r4, r5, r6}
   1e6ea:	4770      	bx	lr
   1e6ec:	fffff82d 	.word	0xfffff82d

0001e6f0 <rpmsg_register_endpoint>:
			     struct rpmsg_endpoint *ept,
			     const char *name,
			     uint32_t src, uint32_t dest,
			     rpmsg_ept_cb cb,
			     rpmsg_ns_unbind_cb ns_unbind_cb)
{
   1e6f0:	b570      	push	{r4, r5, r6, lr}
   1e6f2:	460c      	mov	r4, r1
   1e6f4:	4611      	mov	r1, r2
   1e6f6:	4605      	mov	r5, r0
   1e6f8:	461e      	mov	r6, r3
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   1e6fa:	4b0c      	ldr	r3, [pc, #48]	; (1e72c <rpmsg_register_endpoint+0x3c>)
   1e6fc:	2220      	movs	r2, #32
   1e6fe:	2900      	cmp	r1, #0
   1e700:	bf08      	it	eq
   1e702:	4619      	moveq	r1, r3
   1e704:	4620      	mov	r0, r4
   1e706:	f00b f938 	bl	2997a <strncpy>
	strncpy(ept->name, name ? name : "", sizeof(ept->name));
	ept->addr = src;
	ept->dest_addr = dest;
   1e70a:	9b04      	ldr	r3, [sp, #16]
	ept->addr = src;
   1e70c:	6266      	str	r6, [r4, #36]	; 0x24
	ept->dest_addr = dest;
   1e70e:	62a3      	str	r3, [r4, #40]	; 0x28
	ept->cb = cb;
   1e710:	9b05      	ldr	r3, [sp, #20]
	ept->ns_unbind_cb = ns_unbind_cb;
	ept->rdev = rdev;
   1e712:	6225      	str	r5, [r4, #32]
	ept->cb = cb;
   1e714:	62e3      	str	r3, [r4, #44]	; 0x2c
	ept->ns_unbind_cb = ns_unbind_cb;
   1e716:	9b06      	ldr	r3, [sp, #24]
   1e718:	6323      	str	r3, [r4, #48]	; 0x30
	new_node->prev = node->prev;
   1e71a:	686a      	ldr	r2, [r5, #4]
	metal_list_add_tail(&rdev->endpoints, &ept->node);
   1e71c:	f104 0334 	add.w	r3, r4, #52	; 0x34
	new_node->next = node;
   1e720:	e9c4 520d 	strd	r5, r2, [r4, #52]	; 0x34
	new_node->next->prev = new_node;
   1e724:	606b      	str	r3, [r5, #4]
	new_node->prev->next = new_node;
   1e726:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   1e728:	6013      	str	r3, [r2, #0]
}
   1e72a:	bd70      	pop	{r4, r5, r6, pc}
   1e72c:	0002f10c 	.word	0x0002f10c

0001e730 <rpmsg_create_ept>:

int rpmsg_create_ept(struct rpmsg_endpoint *ept, struct rpmsg_device *rdev,
		     const char *name, uint32_t src, uint32_t dest,
		     rpmsg_ept_cb cb, rpmsg_ns_unbind_cb unbind_cb)
{
   1e730:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1e734:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
   1e738:	460d      	mov	r5, r1
   1e73a:	4692      	mov	sl, r2
   1e73c:	461f      	mov	r7, r3
	int status = RPMSG_SUCCESS;
	uint32_t addr = src;

	if (!ept || !rdev || !cb)
   1e73e:	4606      	mov	r6, r0
   1e740:	2800      	cmp	r0, #0
   1e742:	d06c      	beq.n	1e81e <rpmsg_create_ept+0xee>
   1e744:	2900      	cmp	r1, #0
   1e746:	d06a      	beq.n	1e81e <rpmsg_create_ept+0xee>
   1e748:	f1b9 0f00 	cmp.w	r9, #0
   1e74c:	d067      	beq.n	1e81e <rpmsg_create_ept+0xee>
		return RPMSG_ERR_PARAM;

	metal_mutex_acquire(&rdev->lock);
   1e74e:	f101 0858 	add.w	r8, r1, #88	; 0x58
 * @brief	Acquire a mutex
 * @param[in]	mutex	Mutex to mutex.
 */
static inline void metal_mutex_acquire(metal_mutex_t *mutex)
{
	__metal_mutex_acquire(mutex);
   1e752:	4640      	mov	r0, r8
   1e754:	f00a fb1e 	bl	28d94 <__metal_mutex_acquire>
	if (src == RPMSG_ADDR_ANY) {
   1e758:	1c78      	adds	r0, r7, #1
   1e75a:	d140      	bne.n	1e7de <rpmsg_create_ept+0xae>
		addr = rpmsg_get_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE);
   1e75c:	6cac      	ldr	r4, [r5, #72]	; 0x48
   1e75e:	f105 0348 	add.w	r3, r5, #72	; 0x48
			    unsigned int max)
{
	unsigned int bit;

	for (bit = start;
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e762:	f014 0401 	ands.w	r4, r4, #1
   1e766:	d00b      	beq.n	1e780 <rpmsg_create_ept+0x50>
	for (bit = start;
   1e768:	2400      	movs	r4, #0
	     bit++)
   1e76a:	3401      	adds	r4, #1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e76c:	2c80      	cmp	r4, #128	; 0x80
   1e76e:	d054      	beq.n	1e81a <rpmsg_create_ept+0xea>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e770:	0962      	lsrs	r2, r4, #5
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e772:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
   1e776:	f004 011f 	and.w	r1, r4, #31
   1e77a:	40ca      	lsrs	r2, r1
	     bit < max && !metal_bitmap_is_bit_clear(bitmap, bit);
   1e77c:	07d1      	lsls	r1, r2, #31
   1e77e:	d4f4      	bmi.n	1e76a <rpmsg_create_ept+0x3a>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e780:	2101      	movs	r1, #1
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e782:	0960      	lsrs	r0, r4, #5
   1e784:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
		addr = RPMSG_RESERVED_ADDRESSES + nextbit;
   1e788:	f504 6780 	add.w	r7, r4, #1024	; 0x400
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e78c:	f004 041f 	and.w	r4, r4, #31
   1e790:	40a1      	lsls	r1, r4
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e792:	430a      	orrs	r2, r1
   1e794:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
		 * 1.Trust the author of predefined service
		 * 2.Simplify the tracking implementation
		 */
	}

	rpmsg_register_endpoint(rdev, ept, name, addr, dest, cb, unbind_cb);
   1e798:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1e79a:	4652      	mov	r2, sl
   1e79c:	e9cd 9301 	strd	r9, r3, [sp, #4]
   1e7a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1e7a2:	4631      	mov	r1, r6
   1e7a4:	9300      	str	r3, [sp, #0]
   1e7a6:	4628      	mov	r0, r5
   1e7a8:	463b      	mov	r3, r7
   1e7aa:	f7ff ffa1 	bl	1e6f0 <rpmsg_register_endpoint>
	z_impl_k_sem_give(sem);
   1e7ae:	4640      	mov	r0, r8
   1e7b0:	f001 fa9c 	bl	1fcec <z_impl_k_sem_give>
	metal_mutex_release(&rdev->lock);

	/* Send NS announcement to remote processor */
	if (ept->name[0] && rdev->support_ns &&
   1e7b4:	7834      	ldrb	r4, [r6, #0]
   1e7b6:	b174      	cbz	r4, 1e7d6 <rpmsg_create_ept+0xa6>
   1e7b8:	f895 4090 	ldrb.w	r4, [r5, #144]	; 0x90
   1e7bc:	b15c      	cbz	r4, 1e7d6 <rpmsg_create_ept+0xa6>
   1e7be:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   1e7c0:	3301      	adds	r3, #1
   1e7c2:	d12e      	bne.n	1e822 <rpmsg_create_ept+0xf2>
	    ept->dest_addr == RPMSG_ADDR_ANY)
		status = rpmsg_send_ns_message(ept, RPMSG_NS_CREATE);
   1e7c4:	2100      	movs	r1, #0
   1e7c6:	4630      	mov	r0, r6
   1e7c8:	f00a fb13 	bl	28df2 <rpmsg_send_ns_message>

	if (status)
   1e7cc:	4604      	mov	r4, r0
   1e7ce:	b110      	cbz	r0, 1e7d6 <rpmsg_create_ept+0xa6>
		rpmsg_unregister_endpoint(ept);
   1e7d0:	4630      	mov	r0, r6
   1e7d2:	f00a fae5 	bl	28da0 <rpmsg_unregister_endpoint>
	return status;

ret_status:
	metal_mutex_release(&rdev->lock);
	return status;
}
   1e7d6:	4620      	mov	r0, r4
   1e7d8:	b004      	add	sp, #16
   1e7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (src >= RPMSG_RESERVED_ADDRESSES) {
   1e7de:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   1e7e2:	d3d9      	bcc.n	1e798 <rpmsg_create_ept+0x68>
	addr -= RPMSG_RESERVED_ADDRESSES;
   1e7e4:	f5a7 6380 	sub.w	r3, r7, #1024	; 0x400
	if (addr >= 0 && addr < size)
   1e7e8:	2b7f      	cmp	r3, #127	; 0x7f
		status = rpmsg_is_address_set(rdev->bitmap,
   1e7ea:	f105 0148 	add.w	r1, r5, #72	; 0x48
	if (addr >= 0 && addr < size)
   1e7ee:	d80f      	bhi.n	1e810 <rpmsg_create_ept+0xe0>
	return ((bitmap[bit / METAL_BITS_PER_ULONG] &
   1e7f0:	0958      	lsrs	r0, r3, #5
   1e7f2:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1))) == 0) ? 0 : 1;
   1e7f6:	f003 031f 	and.w	r3, r3, #31
   1e7fa:	fa24 f203 	lsr.w	r2, r4, r3
		if (!status) {
   1e7fe:	07d2      	lsls	r2, r2, #31
   1e800:	d40b      	bmi.n	1e81a <rpmsg_create_ept+0xea>
		metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   1e802:	2201      	movs	r2, #1
   1e804:	fa02 f303 	lsl.w	r3, r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] |=
   1e808:	4323      	orrs	r3, r4
   1e80a:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
}
   1e80e:	e7c3      	b.n	1e798 <rpmsg_create_ept+0x68>
   1e810:	4c05      	ldr	r4, [pc, #20]	; (1e828 <rpmsg_create_ept+0xf8>)
   1e812:	4640      	mov	r0, r8
   1e814:	f001 fa6a 	bl	1fcec <z_impl_k_sem_give>
}
   1e818:	e7dd      	b.n	1e7d6 <rpmsg_create_ept+0xa6>
			status = RPMSG_ERR_ADDR;
   1e81a:	4c04      	ldr	r4, [pc, #16]	; (1e82c <rpmsg_create_ept+0xfc>)
   1e81c:	e7f9      	b.n	1e812 <rpmsg_create_ept+0xe2>
		return RPMSG_ERR_PARAM;
   1e81e:	4c02      	ldr	r4, [pc, #8]	; (1e828 <rpmsg_create_ept+0xf8>)
   1e820:	e7d9      	b.n	1e7d6 <rpmsg_create_ept+0xa6>
   1e822:	2400      	movs	r4, #0
   1e824:	e7d7      	b.n	1e7d6 <rpmsg_create_ept+0xa6>
   1e826:	bf00      	nop
   1e828:	fffff82d 	.word	0xfffff82d
   1e82c:	fffff829 	.word	0xfffff829

0001e830 <rpmsg_virtio_send_offchannel_nocopy>:
}

static int rpmsg_virtio_send_offchannel_nocopy(struct rpmsg_device *rdev,
					       uint32_t src, uint32_t dst,
					       const void *data, int len)
{
   1e830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int status;

	/* Get the associated remote device for channel. */
	rvdev = metal_container_of(rdev, struct rpmsg_virtio_device, rdev);

	hdr = RPMSG_LOCATE_HDR(data);
   1e834:	f1a3 0810 	sub.w	r8, r3, #16
	/* The reserved field contains buffer index */
	idx = hdr->reserved;
   1e838:	f853 7c08 	ldr.w	r7, [r3, #-8]

	/* Initialize RPMSG header. */
	rp_hdr.dst = dst;
	rp_hdr.src = src;
	rp_hdr.len = len;
	rp_hdr.reserved = 0;
   1e83c:	2300      	movs	r3, #0
{
   1e83e:	b088      	sub	sp, #32
	rp_hdr.reserved = 0;
   1e840:	9306      	str	r3, [sp, #24]
	rp_hdr.flags = 0;
   1e842:	f8ad 301e 	strh.w	r3, [sp, #30]

	/* Copy data to rpmsg buffer. */
	io = rvdev->shbuf_io;
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e846:	2310      	movs	r3, #16
	rp_hdr.src = src;
   1e848:	e9cd 1204 	strd	r1, r2, [sp, #16]
{
   1e84c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1e84e:	4604      	mov	r4, r0
	io = rvdev->shbuf_io;
   1e850:	f8d0 00ac 	ldr.w	r0, [r0, #172]	; 0xac
	rp_hdr.len = len;
   1e854:	f8ad 501c 	strh.w	r5, [sp, #28]
   1e858:	6801      	ldr	r1, [r0, #0]

	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1e85a:	6886      	ldr	r6, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   1e85c:	eba8 0101 	sub.w	r1, r8, r1
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, hdr),
   1e860:	42b1      	cmp	r1, r6
   1e862:	bf28      	it	cs
   1e864:	f04f 31ff 	movcs.w	r1, #4294967295
   1e868:	eb0d 0203 	add.w	r2, sp, r3
   1e86c:	f00a f876 	bl	2895c <metal_io_block_write>
				      &rp_hdr, sizeof(rp_hdr));
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e870:	2810      	cmp	r0, #16
	idx = hdr->reserved;
   1e872:	b2bf      	uxth	r7, r7
	RPMSG_ASSERT(status == sizeof(rp_hdr), "failed to write header\r\n");
   1e874:	d00b      	beq.n	1e88e <rpmsg_virtio_send_offchannel_nocopy+0x5e>
   1e876:	4924      	ldr	r1, [pc, #144]	; (1e908 <rpmsg_virtio_send_offchannel_nocopy+0xd8>)
   1e878:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
   1e87c:	4a23      	ldr	r2, [pc, #140]	; (1e90c <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e87e:	4824      	ldr	r0, [pc, #144]	; (1e910 <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e880:	f006 f999 	bl	24bb6 <assert_print>
   1e884:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
#endif /*!VIRTIO_DEVICE_ONLY*/
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);

	/* Enqueue buffer on virtqueue. */
	status = rpmsg_virtio_enqueue_buffer(rvdev, hdr, buff_len, idx);
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e888:	4820      	ldr	r0, [pc, #128]	; (1e90c <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e88a:	f006 f98d 	bl	24ba8 <assert_post_action>
	metal_mutex_acquire(&rdev->lock);
   1e88e:	f104 0658 	add.w	r6, r4, #88	; 0x58
   1e892:	4630      	mov	r0, r6
   1e894:	f00a fb3d 	bl	28f12 <__metal_mutex_acquire>
}

static inline unsigned int
rpmsg_virtio_get_role(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->role;
   1e898:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (rpmsg_virtio_get_role(rvdev) == RPMSG_HOST)
   1e89c:	699b      	ldr	r3, [r3, #24]
   1e89e:	b9d3      	cbnz	r3, 1e8d6 <rpmsg_virtio_send_offchannel_nocopy+0xa6>
		buff_len = rvdev->config.h2r_buf_size;
   1e8a0:	f8d4 2094 	ldr.w	r2, [r4, #148]	; 0x94
   1e8a4:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e8a8:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e8ac:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1e8ae:	b9cb      	cbnz	r3, 1e8e4 <rpmsg_virtio_send_offchannel_nocopy+0xb4>
		vqbuf.len = len;
   1e8b0:	e9cd 8202 	strd	r8, r2, [sp, #8]
		return virtqueue_add_buffer(rvdev->svq, &vqbuf, 1, 0, buffer);
   1e8b4:	f8cd 8000 	str.w	r8, [sp]
   1e8b8:	2201      	movs	r2, #1
   1e8ba:	a902      	add	r1, sp, #8
   1e8bc:	f00a f92e 	bl	28b1c <virtqueue_add_buffer>
	RPMSG_ASSERT(status == VQUEUE_SUCCESS, "failed to enqueue buffer\r\n");
   1e8c0:	b1b0      	cbz	r0, 1e8f0 <rpmsg_virtio_send_offchannel_nocopy+0xc0>
   1e8c2:	4914      	ldr	r1, [pc, #80]	; (1e914 <rpmsg_virtio_send_offchannel_nocopy+0xe4>)
   1e8c4:	f240 13b9 	movw	r3, #441	; 0x1b9
   1e8c8:	4a10      	ldr	r2, [pc, #64]	; (1e90c <rpmsg_virtio_send_offchannel_nocopy+0xdc>)
   1e8ca:	4811      	ldr	r0, [pc, #68]	; (1e910 <rpmsg_virtio_send_offchannel_nocopy+0xe0>)
   1e8cc:	f006 f973 	bl	24bb6 <assert_print>
   1e8d0:	f240 11b9 	movw	r1, #441	; 0x1b9
   1e8d4:	e7d8      	b.n	1e888 <rpmsg_virtio_send_offchannel_nocopy+0x58>
		buff_len = virtqueue_get_buffer_length(rvdev->svq, idx);
   1e8d6:	4639      	mov	r1, r7
   1e8d8:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e8dc:	f00a f9b4 	bl	28c48 <virtqueue_get_buffer_length>
   1e8e0:	4602      	mov	r2, r0
   1e8e2:	e7df      	b.n	1e8a4 <rpmsg_virtio_send_offchannel_nocopy+0x74>
	if (role == RPMSG_REMOTE) {
   1e8e4:	2b01      	cmp	r3, #1
   1e8e6:	d103      	bne.n	1e8f0 <rpmsg_virtio_send_offchannel_nocopy+0xc0>
		return virtqueue_add_consumed_buffer(rvdev->svq, idx, len);
   1e8e8:	4639      	mov	r1, r7
   1e8ea:	f7ff feb9 	bl	1e660 <virtqueue_add_consumed_buffer>
   1e8ee:	e7e7      	b.n	1e8c0 <rpmsg_virtio_send_offchannel_nocopy+0x90>
	/* Let the other side know that there is a job to process. */
	virtqueue_kick(rvdev->svq);
   1e8f0:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1e8f4:	f00a f9ff 	bl	28cf6 <virtqueue_kick>
	k_sem_take(m, K_FOREVER);
}

static inline void __metal_mutex_release(metal_mutex_t *m)
{
	k_sem_give(m);
   1e8f8:	4630      	mov	r0, r6
   1e8fa:	f00a fb08 	bl	28f0e <k_sem_give>

	metal_mutex_release(&rdev->lock);

	return len;
}
   1e8fe:	4628      	mov	r0, r5
   1e900:	b008      	add	sp, #32
   1e902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e906:	bf00      	nop
   1e908:	00030303 	.word	0x00030303
   1e90c:	000302c0 	.word	0x000302c0
   1e910:	0002b549 	.word	0x0002b549
   1e914:	0003031c 	.word	0x0003031c

0001e918 <rpmsg_virtio_rx_callback>:
 *
 * @param vq - pointer to virtqueue on which messages is received
 *
 */
static void rpmsg_virtio_rx_callback(struct virtqueue *vq)
{
   1e918:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	struct virtio_device *vdev = vq->vq_dev;
	struct rpmsg_virtio_device *rvdev = vdev->priv;
   1e91c:	6803      	ldr	r3, [r0, #0]
   1e91e:	6a5f      	ldr	r7, [r3, #36]	; 0x24
	struct rpmsg_hdr *rp_hdr;
	uint32_t len;
	uint16_t idx;
	int status;

	metal_mutex_acquire(&rdev->lock);
   1e920:	f107 0658 	add.w	r6, r7, #88	; 0x58
   1e924:	4630      	mov	r0, r6
   1e926:	f00a faf4 	bl	28f12 <__metal_mutex_acquire>

	/* Process the received data from remote node */
	rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1e92a:	4638      	mov	r0, r7
   1e92c:	f10d 020a 	add.w	r2, sp, #10
   1e930:	a903      	add	r1, sp, #12
   1e932:	f00a fb61 	bl	28ff8 <rpmsg_virtio_get_rx_buffer>
   1e936:	4604      	mov	r4, r0
   1e938:	4630      	mov	r0, r6
   1e93a:	f00a fae8 	bl	28f0e <k_sem_give>

	metal_mutex_release(&rdev->lock);

	while (rp_hdr) {
   1e93e:	2c00      	cmp	r4, #0
   1e940:	d04f      	beq.n	1e9e2 <rpmsg_virtio_rx_callback+0xca>
		rp_hdr->reserved = idx;
   1e942:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1e946:	4630      	mov	r0, r6
   1e948:	60a3      	str	r3, [r4, #8]
   1e94a:	f00a fae2 	bl	28f12 <__metal_mutex_acquire>
			     rpmsg_ns_unbind_cb ns_unbind_cb);

static inline struct rpmsg_endpoint *
rpmsg_get_ept_from_addr(struct rpmsg_device *rdev, uint32_t addr)
{
	return rpmsg_get_endpoint(rdev, NULL, addr, RPMSG_ADDR_ANY);
   1e94e:	f04f 33ff 	mov.w	r3, #4294967295
   1e952:	2100      	movs	r1, #0
   1e954:	4638      	mov	r0, r7
   1e956:	6862      	ldr	r2, [r4, #4]
   1e958:	f00a fa7f 	bl	28e5a <rpmsg_get_endpoint>
   1e95c:	4605      	mov	r5, r0
   1e95e:	4630      	mov	r0, r6
   1e960:	f00a fad5 	bl	28f0e <k_sem_give>
		/* Get the channel node from the remote device channels list. */
		metal_mutex_acquire(&rdev->lock);
		ept = rpmsg_get_ept_from_addr(rdev, rp_hdr->dst);
		metal_mutex_release(&rdev->lock);

		if (ept) {
   1e964:	b1ed      	cbz	r5, 1e9a2 <rpmsg_virtio_rx_callback+0x8a>
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1e966:	6aab      	ldr	r3, [r5, #40]	; 0x28
				 * First message received from the remote side,
				 * update channel destination address
				 */
				ept->dest_addr = rp_hdr->src;
			}
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e968:	6be9      	ldr	r1, [r5, #60]	; 0x3c
			if (ept->dest_addr == RPMSG_ADDR_ANY) {
   1e96a:	3301      	adds	r3, #1
				ept->dest_addr = rp_hdr->src;
   1e96c:	bf08      	it	eq
   1e96e:	6823      	ldreq	r3, [r4, #0]
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e970:	4628      	mov	r0, r5
				ept->dest_addr = rp_hdr->src;
   1e972:	bf08      	it	eq
   1e974:	62ab      	streq	r3, [r5, #40]	; 0x28
			status = ept->cb(ept, RPMSG_LOCATE_DATA(rp_hdr),
   1e976:	6823      	ldr	r3, [r4, #0]
   1e978:	89a2      	ldrh	r2, [r4, #12]
   1e97a:	9100      	str	r1, [sp, #0]
   1e97c:	f8d5 802c 	ldr.w	r8, [r5, #44]	; 0x2c
   1e980:	f104 0110 	add.w	r1, r4, #16
   1e984:	47c0      	blx	r8
					 rp_hdr->len, rp_hdr->src, ept->priv);

			RPMSG_ASSERT(status >= 0,
   1e986:	2800      	cmp	r0, #0
   1e988:	da0b      	bge.n	1e9a2 <rpmsg_virtio_rx_callback+0x8a>
   1e98a:	4917      	ldr	r1, [pc, #92]	; (1e9e8 <rpmsg_virtio_rx_callback+0xd0>)
   1e98c:	4817      	ldr	r0, [pc, #92]	; (1e9ec <rpmsg_virtio_rx_callback+0xd4>)
   1e98e:	f240 2343 	movw	r3, #579	; 0x243
   1e992:	4a17      	ldr	r2, [pc, #92]	; (1e9f0 <rpmsg_virtio_rx_callback+0xd8>)
   1e994:	f006 f90f 	bl	24bb6 <assert_print>
   1e998:	f240 2143 	movw	r1, #579	; 0x243
   1e99c:	4814      	ldr	r0, [pc, #80]	; (1e9f0 <rpmsg_virtio_rx_callback+0xd8>)
   1e99e:	f006 f903 	bl	24ba8 <assert_post_action>
   1e9a2:	4630      	mov	r0, r6
   1e9a4:	f00a fab5 	bl	28f12 <__metal_mutex_acquire>
		}

		metal_mutex_acquire(&rdev->lock);

		/* Check whether callback wants to hold buffer */
		if (!(rp_hdr->reserved & RPMSG_BUF_HELD)) {
   1e9a8:	68a3      	ldr	r3, [r4, #8]
   1e9aa:	2b00      	cmp	r3, #0
   1e9ac:	db06      	blt.n	1e9bc <rpmsg_virtio_rx_callback+0xa4>
			/* No, return used buffers. */
			rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   1e9ae:	4621      	mov	r1, r4
   1e9b0:	4638      	mov	r0, r7
   1e9b2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
   1e9b6:	9a03      	ldr	r2, [sp, #12]
   1e9b8:	f00a fb35 	bl	29026 <rpmsg_virtio_return_buffer>
		}

		rp_hdr = rpmsg_virtio_get_rx_buffer(rvdev, &len, &idx);
   1e9bc:	4638      	mov	r0, r7
   1e9be:	f10d 020a 	add.w	r2, sp, #10
   1e9c2:	a903      	add	r1, sp, #12
   1e9c4:	f00a fb18 	bl	28ff8 <rpmsg_virtio_get_rx_buffer>
		if (!rp_hdr) {
   1e9c8:	4604      	mov	r4, r0
   1e9ca:	b118      	cbz	r0, 1e9d4 <rpmsg_virtio_rx_callback+0xbc>
   1e9cc:	4630      	mov	r0, r6
   1e9ce:	f00a fa9e 	bl	28f0e <k_sem_give>
	while (rp_hdr) {
   1e9d2:	e7b6      	b.n	1e942 <rpmsg_virtio_rx_callback+0x2a>
			/* tell peer we return some rx buffer */
			virtqueue_kick(rvdev->rvq);
   1e9d4:	f8d7 00a4 	ldr.w	r0, [r7, #164]	; 0xa4
   1e9d8:	f00a f98d 	bl	28cf6 <virtqueue_kick>
   1e9dc:	4630      	mov	r0, r6
   1e9de:	f00a fa96 	bl	28f0e <k_sem_give>
		}
		metal_mutex_release(&rdev->lock);
	}
}
   1e9e2:	b004      	add	sp, #16
   1e9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1e9e8:	00030328 	.word	0x00030328
   1e9ec:	0002b549 	.word	0x0002b549
   1e9f0:	000302c0 	.word	0x000302c0

0001e9f4 <rpmsg_virtio_send_offchannel_raw>:
{
   1e9f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1e9f8:	b085      	sub	sp, #20
   1e9fa:	460f      	mov	r7, r1
   1e9fc:	4690      	mov	r8, r2
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1e9fe:	a903      	add	r1, sp, #12
   1ea00:	9a0d      	ldr	r2, [sp, #52]	; 0x34
{
   1ea02:	4606      	mov	r6, r0
   1ea04:	4699      	mov	r9, r3
	buffer = rpmsg_virtio_get_tx_payload_buffer(rdev, &buff_len, wait);
   1ea06:	f00a fb59 	bl	290bc <rpmsg_virtio_get_tx_payload_buffer>
	if (!buffer)
   1ea0a:	4604      	mov	r4, r0
   1ea0c:	b350      	cbz	r0, 1ea64 <rpmsg_virtio_send_offchannel_raw+0x70>
	if (len > (int)buff_len)
   1ea0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1ea10:	9b03      	ldr	r3, [sp, #12]
	io = rvdev->shbuf_io;
   1ea12:	f8d6 00ac 	ldr.w	r0, [r6, #172]	; 0xac
   1ea16:	429d      	cmp	r5, r3
   1ea18:	bfa8      	it	ge
   1ea1a:	461d      	movge	r5, r3
   1ea1c:	6801      	ldr	r1, [r0, #0]
	status = metal_io_block_write(io, metal_io_virt_to_offset(io, buffer),
   1ea1e:	f8d0 c008 	ldr.w	ip, [r0, #8]
   1ea22:	1a61      	subs	r1, r4, r1
   1ea24:	4561      	cmp	r1, ip
   1ea26:	bf28      	it	cs
   1ea28:	f04f 31ff 	movcs.w	r1, #4294967295
   1ea2c:	462b      	mov	r3, r5
   1ea2e:	464a      	mov	r2, r9
   1ea30:	f009 ff94 	bl	2895c <metal_io_block_write>
	RPMSG_ASSERT(status == len, "failed to write buffer\r\n");
   1ea34:	4285      	cmp	r5, r0
   1ea36:	d00b      	beq.n	1ea50 <rpmsg_virtio_send_offchannel_raw+0x5c>
   1ea38:	490b      	ldr	r1, [pc, #44]	; (1ea68 <rpmsg_virtio_send_offchannel_raw+0x74>)
   1ea3a:	480c      	ldr	r0, [pc, #48]	; (1ea6c <rpmsg_virtio_send_offchannel_raw+0x78>)
   1ea3c:	f240 2303 	movw	r3, #515	; 0x203
   1ea40:	4a0b      	ldr	r2, [pc, #44]	; (1ea70 <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1ea42:	f006 f8b8 	bl	24bb6 <assert_print>
   1ea46:	f240 2103 	movw	r1, #515	; 0x203
   1ea4a:	4809      	ldr	r0, [pc, #36]	; (1ea70 <rpmsg_virtio_send_offchannel_raw+0x7c>)
   1ea4c:	f006 f8ac 	bl	24ba8 <assert_post_action>
	return rpmsg_virtio_send_offchannel_nocopy(rdev, src, dst, buffer, len);
   1ea50:	4623      	mov	r3, r4
   1ea52:	4642      	mov	r2, r8
   1ea54:	4639      	mov	r1, r7
   1ea56:	4630      	mov	r0, r6
   1ea58:	9500      	str	r5, [sp, #0]
   1ea5a:	f7ff fee9 	bl	1e830 <rpmsg_virtio_send_offchannel_nocopy>
}
   1ea5e:	b005      	add	sp, #20
   1ea60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return RPMSG_ERR_NO_BUFF;
   1ea64:	4803      	ldr	r0, [pc, #12]	; (1ea74 <rpmsg_virtio_send_offchannel_raw+0x80>)
   1ea66:	e7fa      	b.n	1ea5e <rpmsg_virtio_send_offchannel_raw+0x6a>
   1ea68:	00030334 	.word	0x00030334
   1ea6c:	0002b549 	.word	0x0002b549
   1ea70:	000302c0 	.word	0x000302c0
   1ea74:	fffff82e 	.word	0xfffff82e

0001ea78 <rpmsg_virtio_get_buffer_size>:

	return RPMSG_SUCCESS;
}

int rpmsg_virtio_get_buffer_size(struct rpmsg_device *rdev)
{
   1ea78:	b538      	push	{r3, r4, r5, lr}
	int size;
	struct rpmsg_virtio_device *rvdev;

	if (!rdev)
   1ea7a:	4604      	mov	r4, r0
   1ea7c:	b1e0      	cbz	r0, 1eab8 <rpmsg_virtio_get_buffer_size+0x40>
		return RPMSG_ERR_PARAM;
	metal_mutex_acquire(&rdev->lock);
   1ea7e:	f100 0558 	add.w	r5, r0, #88	; 0x58
   1ea82:	4628      	mov	r0, r5
   1ea84:	f00a fa45 	bl	28f12 <__metal_mutex_acquire>
   1ea88:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1ea8c:	699b      	ldr	r3, [r3, #24]
	if (role == RPMSG_HOST) {
   1ea8e:	b953      	cbnz	r3, 1eaa6 <rpmsg_virtio_get_buffer_size+0x2e>
		length = rvdev->config.h2r_buf_size - sizeof(struct rpmsg_hdr);
   1ea90:	f8d4 4094 	ldr.w	r4, [r4, #148]	; 0x94
   1ea94:	3c10      	subs	r4, #16
	if (length <= 0) {
   1ea96:	2c00      	cmp	r4, #0
   1ea98:	dc00      	bgt.n	1ea9c <rpmsg_virtio_get_buffer_size+0x24>
		length = RPMSG_ERR_NO_BUFF;
   1ea9a:	4c08      	ldr	r4, [pc, #32]	; (1eabc <rpmsg_virtio_get_buffer_size+0x44>)
   1ea9c:	4628      	mov	r0, r5
   1ea9e:	f00a fa36 	bl	28f0e <k_sem_give>
	rvdev = (struct rpmsg_virtio_device *)rdev;
	size = _rpmsg_virtio_get_buffer_size(rvdev);
	metal_mutex_release(&rdev->lock);
	return size;
}
   1eaa2:	4620      	mov	r0, r4
   1eaa4:	bd38      	pop	{r3, r4, r5, pc}
	if (role == RPMSG_REMOTE) {
   1eaa6:	2b01      	cmp	r3, #1
   1eaa8:	d1f7      	bne.n	1ea9a <rpmsg_virtio_get_buffer_size+0x22>
		    (int)virtqueue_get_desc_size(rvdev->svq) -
   1eaaa:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1eaae:	f00a f959 	bl	28d64 <virtqueue_get_desc_size>
   1eab2:	f1a0 0410 	sub.w	r4, r0, #16
   1eab6:	e7ee      	b.n	1ea96 <rpmsg_virtio_get_buffer_size+0x1e>
		return RPMSG_ERR_PARAM;
   1eab8:	4c01      	ldr	r4, [pc, #4]	; (1eac0 <rpmsg_virtio_get_buffer_size+0x48>)
   1eaba:	e7f2      	b.n	1eaa2 <rpmsg_virtio_get_buffer_size+0x2a>
   1eabc:	fffff82e 	.word	0xfffff82e
   1eac0:	fffff82d 	.word	0xfffff82d

0001eac4 <rpmsg_init_vdev_with_config>:
				struct virtio_device *vdev,
				rpmsg_ns_bind_cb ns_bind_cb,
				struct metal_io_region *shm_io,
				struct rpmsg_virtio_shm_pool *shpool,
				const struct rpmsg_virtio_config *config)
{
   1eac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1eac8:	b08a      	sub	sp, #40	; 0x28
   1eaca:	460d      	mov	r5, r1
   1eacc:	e9dd 9712 	ldrd	r9, r7, [sp, #72]	; 0x48
   1ead0:	4690      	mov	r8, r2
   1ead2:	461e      	mov	r6, r3
	const char *vq_names[RPMSG_NUM_VRINGS];
	vq_callback callback[RPMSG_NUM_VRINGS];
	int status;
	unsigned int i, role;

	if (!rvdev || !vdev || !shm_io)
   1ead4:	4604      	mov	r4, r0
   1ead6:	b920      	cbnz	r0, 1eae2 <rpmsg_init_vdev_with_config+0x1e>
		return RPMSG_ERR_PARAM;
   1ead8:	4f81      	ldr	r7, [pc, #516]	; (1ece0 <rpmsg_init_vdev_with_config+0x21c>)
	if (role == RPMSG_HOST)
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
#endif /*!VIRTIO_DEVICE_ONLY*/

	return status;
}
   1eada:	4638      	mov	r0, r7
   1eadc:	b00a      	add	sp, #40	; 0x28
   1eade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!rvdev || !vdev || !shm_io)
   1eae2:	2900      	cmp	r1, #0
   1eae4:	d0f8      	beq.n	1ead8 <rpmsg_init_vdev_with_config+0x14>
   1eae6:	2b00      	cmp	r3, #0
   1eae8:	d0f6      	beq.n	1ead8 <rpmsg_init_vdev_with_config+0x14>
__ssp_bos_icheck3(memset, void *, int)
   1eaea:	2294      	movs	r2, #148	; 0x94
   1eaec:	2100      	movs	r1, #0
   1eaee:	f00a fe02 	bl	296f6 <memset>
	return z_impl_k_sem_init(sem, initial_count, limit);
   1eaf2:	2201      	movs	r2, #1
   1eaf4:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1eaf8:	4611      	mov	r1, r2
   1eafa:	f00a fc0e 	bl	2931a <z_impl_k_sem_init>
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1eafe:	4b79      	ldr	r3, [pc, #484]	; (1ece4 <rpmsg_init_vdev_with_config+0x220>)
	rvdev->vdev = vdev;
   1eb00:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	rdev->ns_bind_cb = ns_bind_cb;
   1eb04:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	vdev->priv = rvdev;
   1eb08:	626c      	str	r4, [r5, #36]	; 0x24
	rdev->ops.send_offchannel_raw = rpmsg_virtio_send_offchannel_raw;
   1eb0a:	67a3      	str	r3, [r4, #120]	; 0x78
	rdev->ops.hold_rx_buffer = rpmsg_virtio_hold_rx_buffer;
   1eb0c:	4b76      	ldr	r3, [pc, #472]	; (1ece8 <rpmsg_init_vdev_with_config+0x224>)
   1eb0e:	67e3      	str	r3, [r4, #124]	; 0x7c
	rdev->ops.release_rx_buffer = rpmsg_virtio_release_rx_buffer;
   1eb10:	4b76      	ldr	r3, [pc, #472]	; (1ecec <rpmsg_init_vdev_with_config+0x228>)
   1eb12:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	rdev->ops.get_tx_payload_buffer = rpmsg_virtio_get_tx_payload_buffer;
   1eb16:	4b76      	ldr	r3, [pc, #472]	; (1ecf0 <rpmsg_init_vdev_with_config+0x22c>)
   1eb18:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	rdev->ops.send_offchannel_nocopy = rpmsg_virtio_send_offchannel_nocopy;
   1eb1c:	4b75      	ldr	r3, [pc, #468]	; (1ecf4 <rpmsg_init_vdev_with_config+0x230>)
   1eb1e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	rdev->ops.release_tx_buffer = rpmsg_virtio_release_tx_buffer;
   1eb22:	4b75      	ldr	r3, [pc, #468]	; (1ecf8 <rpmsg_init_vdev_with_config+0x234>)
   1eb24:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
   1eb28:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
   1eb2c:	f8d3 8018 	ldr.w	r8, [r3, #24]
	if (role == RPMSG_HOST) {
   1eb30:	f1b8 0f00 	cmp.w	r8, #0
   1eb34:	d16e      	bne.n	1ec14 <rpmsg_init_vdev_with_config+0x150>
		if (config == NULL) {
   1eb36:	2f00      	cmp	r7, #0
   1eb38:	d0ce      	beq.n	1ead8 <rpmsg_init_vdev_with_config+0x14>
		rvdev->config = *config;
   1eb3a:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
   1eb3e:	f104 0394 	add.w	r3, r4, #148	; 0x94
   1eb42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1eb46:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
}

static inline uint32_t
rpmsg_virtio_get_features(struct rpmsg_virtio_device *rvdev)
{
	return rvdev->vdev->func->get_features(rvdev->vdev);
   1eb4a:	6a03      	ldr	r3, [r0, #32]
   1eb4c:	689b      	ldr	r3, [r3, #8]
   1eb4e:	4798      	blx	r3
   1eb50:	2300      	movs	r3, #0
   1eb52:	6128      	str	r0, [r5, #16]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1eb54:	f000 0001 	and.w	r0, r0, #1
	vdev->features = rpmsg_virtio_get_features(rvdev);
   1eb58:	616b      	str	r3, [r5, #20]
	rdev->support_ns = !!(vdev->features & (1 << VIRTIO_RPMSG_F_NS));
   1eb5a:	f884 0090 	strb.w	r0, [r4, #144]	; 0x90
	if (role == RPMSG_HOST) {
   1eb5e:	f1b8 0f00 	cmp.w	r8, #0
   1eb62:	d16d      	bne.n	1ec40 <rpmsg_init_vdev_with_config+0x17c>
		rvdev->shpool = config->split_shpool ? shpool + 1 : shpool;
   1eb64:	7a3b      	ldrb	r3, [r7, #8]
   1eb66:	2b00      	cmp	r3, #0
   1eb68:	d068      	beq.n	1ec3c <rpmsg_init_vdev_with_config+0x178>
   1eb6a:	f109 030c 	add.w	r3, r9, #12
   1eb6e:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
		if (!shpool)
   1eb72:	f1b9 0f00 	cmp.w	r9, #0
   1eb76:	d0af      	beq.n	1ead8 <rpmsg_init_vdev_with_config+0x14>
		if (!shpool->size || !rvdev->shpool->size)
   1eb78:	f8d9 2008 	ldr.w	r2, [r9, #8]
   1eb7c:	2a00      	cmp	r2, #0
   1eb7e:	f000 80ad 	beq.w	1ecdc <rpmsg_init_vdev_with_config+0x218>
   1eb82:	689b      	ldr	r3, [r3, #8]
   1eb84:	2b00      	cmp	r3, #0
   1eb86:	f000 80a9 	beq.w	1ecdc <rpmsg_init_vdev_with_config+0x218>
		vq_names[0] = "rx_vq";
   1eb8a:	4b5c      	ldr	r3, [pc, #368]	; (1ecfc <rpmsg_init_vdev_with_config+0x238>)
   1eb8c:	9304      	str	r3, [sp, #16]
		vq_names[1] = "tx_vq";
   1eb8e:	4b5c      	ldr	r3, [pc, #368]	; (1ed00 <rpmsg_init_vdev_with_config+0x23c>)
   1eb90:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_rx_callback;
   1eb92:	4b5c      	ldr	r3, [pc, #368]	; (1ed04 <rpmsg_init_vdev_with_config+0x240>)
   1eb94:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_tx_callback;
   1eb96:	4b5c      	ldr	r3, [pc, #368]	; (1ed08 <rpmsg_init_vdev_with_config+0x244>)
   1eb98:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[0].vq;
   1eb9a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1eb9c:	681b      	ldr	r3, [r3, #0]
   1eb9e:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[1].vq;
   1eba2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1eba4:	699b      	ldr	r3, [r3, #24]
		rvdev->svq  = vdev->vrings_info[0].vq;
   1eba6:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	metal_list_init(&rvdev->reclaimer);
   1ebaa:	f104 03b4 	add.w	r3, r4, #180	; 0xb4
	list->next = list;
   1ebae:	e9c4 332d 	strd	r3, r3, [r4, #180]	; 0xb4
rpmsg_virtio_create_virtqueues(struct rpmsg_virtio_device *rvdev,
			       int flags, unsigned int nvqs,
			       const char *names[],
			       vq_callback *callbacks)
{
	return virtio_create_virtqueues(rvdev->vdev, flags, nvqs, names,
   1ebb2:	ab06      	add	r3, sp, #24
	rvdev->shbuf_io = shm_io;
   1ebb4:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
   1ebb8:	9300      	str	r3, [sp, #0]
   1ebba:	2202      	movs	r2, #2
   1ebbc:	2100      	movs	r1, #0
   1ebbe:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
   1ebc2:	ab04      	add	r3, sp, #16
   1ebc4:	f7ff fce0 	bl	1e588 <virtio_create_virtqueues>
	if (status != RPMSG_SUCCESS)
   1ebc8:	4607      	mov	r7, r0
   1ebca:	2800      	cmp	r0, #0
   1ebcc:	d185      	bne.n	1eada <rpmsg_init_vdev_with_config+0x16>
	virtqueue_disable_cb(rvdev->svq);
   1ebce:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
   1ebd2:	f00a f862 	bl	28c9a <virtqueue_disable_cb>
		vq = vdev->vrings_info[i].vq;
   1ebd6:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ebd8:	681b      	ldr	r3, [r3, #0]
		vq->shm_io = shm_io;
   1ebda:	629e      	str	r6, [r3, #40]	; 0x28
		vq = vdev->vrings_info[i].vq;
   1ebdc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ebde:	699b      	ldr	r3, [r3, #24]
		vq->shm_io = shm_io;
   1ebe0:	629e      	str	r6, [r3, #40]	; 0x28
	if (role == RPMSG_HOST) {
   1ebe2:	f1b8 0f00 	cmp.w	r8, #0
   1ebe6:	d161      	bne.n	1ecac <rpmsg_init_vdev_with_config+0x1e8>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ebe8:	46c2      	mov	sl, r8
		vqbuf.len = rvdev->config.r2h_buf_size;
   1ebea:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1ebee:	9309      	str	r3, [sp, #36]	; 0x24
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1ebf0:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
   1ebf4:	895b      	ldrh	r3, [r3, #10]
   1ebf6:	4553      	cmp	r3, sl
   1ebf8:	d834      	bhi.n	1ec64 <rpmsg_init_vdev_with_config+0x1a0>
	if (rdev->support_ns) {
   1ebfa:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1ebfe:	e9c4 4400 	strd	r4, r4, [r4]
   1ec02:	2b00      	cmp	r3, #0
   1ec04:	d159      	bne.n	1ecba <rpmsg_init_vdev_with_config+0x1f6>
		rpmsg_virtio_set_status(rvdev, VIRTIO_CONFIG_STATUS_DRIVER_OK);
   1ec06:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ec0a:	2104      	movs	r1, #4
   1ec0c:	6a03      	ldr	r3, [r0, #32]
   1ec0e:	685b      	ldr	r3, [r3, #4]
   1ec10:	4798      	blx	r3
}
   1ec12:	e762      	b.n	1eada <rpmsg_init_vdev_with_config+0x16>
	if (role == RPMSG_REMOTE) {
   1ec14:	f1b8 0f01 	cmp.w	r8, #1
   1ec18:	d195      	bne.n	1eb46 <rpmsg_init_vdev_with_config+0x82>
		status = rpmsg_virtio_get_status(rvdev);
   1ec1a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	return rvdev->vdev->func->get_status(rvdev->vdev);
   1ec1e:	6a03      	ldr	r3, [r0, #32]
   1ec20:	681b      	ldr	r3, [r3, #0]
   1ec22:	4798      	blx	r3
		if (status & VIRTIO_CONFIG_STATUS_NEEDS_RESET) {
   1ec24:	0642      	lsls	r2, r0, #25
   1ec26:	d506      	bpl.n	1ec36 <rpmsg_init_vdev_with_config+0x172>
			rpmsg_virtio_set_status(rvdev, 0);
   1ec28:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
	rvdev->vdev->func->set_status(rvdev->vdev, status);
   1ec2c:	2100      	movs	r1, #0
   1ec2e:	6a03      	ldr	r3, [r0, #32]
   1ec30:	685b      	ldr	r3, [r3, #4]
   1ec32:	4798      	blx	r3
}
   1ec34:	e7f1      	b.n	1ec1a <rpmsg_init_vdev_with_config+0x156>
		} else if (status & VIRTIO_CONFIG_STATUS_DRIVER_OK) {
   1ec36:	0743      	lsls	r3, r0, #29
   1ec38:	d5ef      	bpl.n	1ec1a <rpmsg_init_vdev_with_config+0x156>
   1ec3a:	e784      	b.n	1eb46 <rpmsg_init_vdev_with_config+0x82>
   1ec3c:	464b      	mov	r3, r9
   1ec3e:	e796      	b.n	1eb6e <rpmsg_init_vdev_with_config+0xaa>
	if (role == RPMSG_REMOTE) {
   1ec40:	f1b8 0f01 	cmp.w	r8, #1
   1ec44:	d1b1      	bne.n	1ebaa <rpmsg_init_vdev_with_config+0xe6>
		vq_names[0] = "tx_vq";
   1ec46:	4b2e      	ldr	r3, [pc, #184]	; (1ed00 <rpmsg_init_vdev_with_config+0x23c>)
   1ec48:	9304      	str	r3, [sp, #16]
		vq_names[1] = "rx_vq";
   1ec4a:	4b2c      	ldr	r3, [pc, #176]	; (1ecfc <rpmsg_init_vdev_with_config+0x238>)
   1ec4c:	9305      	str	r3, [sp, #20]
		callback[0] = rpmsg_virtio_tx_callback;
   1ec4e:	4b2e      	ldr	r3, [pc, #184]	; (1ed08 <rpmsg_init_vdev_with_config+0x244>)
   1ec50:	9306      	str	r3, [sp, #24]
		callback[1] = rpmsg_virtio_rx_callback;
   1ec52:	4b2c      	ldr	r3, [pc, #176]	; (1ed04 <rpmsg_init_vdev_with_config+0x240>)
   1ec54:	9307      	str	r3, [sp, #28]
		rvdev->rvq  = vdev->vrings_info[1].vq;
   1ec56:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ec58:	699b      	ldr	r3, [r3, #24]
   1ec5a:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		rvdev->svq  = vdev->vrings_info[0].vq;
   1ec5e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
   1ec60:	681b      	ldr	r3, [r3, #0]
   1ec62:	e7a0      	b.n	1eba6 <rpmsg_init_vdev_with_config+0xe2>
			buffer = rpmsg_virtio_shm_pool_get_buffer(shpool,
   1ec64:	4648      	mov	r0, r9
   1ec66:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
   1ec6a:	f00a fa18 	bl	2909e <rpmsg_virtio_shm_pool_get_buffer>
			if (!buffer) {
   1ec6e:	4605      	mov	r5, r0
   1ec70:	b1c8      	cbz	r0, 1eca6 <rpmsg_init_vdev_with_config+0x1e2>
   1ec72:	6831      	ldr	r1, [r6, #0]
			vqbuf.buf = buffer;
   1ec74:	9008      	str	r0, [sp, #32]
   1ec76:	1a41      	subs	r1, r0, r1
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   1ec78:	68b0      	ldr	r0, [r6, #8]
			metal_io_block_set(shm_io,
   1ec7a:	2200      	movs	r2, #0
   1ec7c:	4281      	cmp	r1, r0
   1ec7e:	bf28      	it	cs
   1ec80:	f04f 31ff 	movcs.w	r1, #4294967295
   1ec84:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
   1ec88:	4630      	mov	r0, r6
   1ec8a:	f009 fea1 	bl	289d0 <metal_io_block_set>
				virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1,
   1ec8e:	9500      	str	r5, [sp, #0]
   1ec90:	2301      	movs	r3, #1
   1ec92:	2200      	movs	r2, #0
   1ec94:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   1ec98:	a908      	add	r1, sp, #32
   1ec9a:	f009 ff3f 	bl	28b1c <virtqueue_add_buffer>
			if (status != RPMSG_SUCCESS) {
   1ec9e:	b918      	cbnz	r0, 1eca8 <rpmsg_init_vdev_with_config+0x1e4>
		for (idx = 0; idx < rvdev->rvq->vq_nentries; idx++) {
   1eca0:	f10a 0a01 	add.w	sl, sl, #1
   1eca4:	e7a4      	b.n	1ebf0 <rpmsg_init_vdev_with_config+0x12c>
				return RPMSG_ERR_NO_BUFF;
   1eca6:	4819      	ldr	r0, [pc, #100]	; (1ed0c <rpmsg_init_vdev_with_config+0x248>)
   1eca8:	4607      	mov	r7, r0
   1ecaa:	e716      	b.n	1eada <rpmsg_init_vdev_with_config+0x16>
	if (rdev->support_ns) {
   1ecac:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
   1ecb0:	e9c4 4400 	strd	r4, r4, [r4]
   1ecb4:	2b00      	cmp	r3, #0
   1ecb6:	f43f af10 	beq.w	1eada <rpmsg_init_vdev_with_config+0x16>
		rpmsg_register_endpoint(rdev, &rdev->ns_ept, "NS",
   1ecba:	2300      	movs	r3, #0
   1ecbc:	9302      	str	r3, [sp, #8]
   1ecbe:	4b14      	ldr	r3, [pc, #80]	; (1ed10 <rpmsg_init_vdev_with_config+0x24c>)
   1ecc0:	4620      	mov	r0, r4
   1ecc2:	9301      	str	r3, [sp, #4]
   1ecc4:	2335      	movs	r3, #53	; 0x35
   1ecc6:	4a13      	ldr	r2, [pc, #76]	; (1ed14 <rpmsg_init_vdev_with_config+0x250>)
   1ecc8:	9300      	str	r3, [sp, #0]
   1ecca:	f104 0108 	add.w	r1, r4, #8
   1ecce:	f7ff fd0f 	bl	1e6f0 <rpmsg_register_endpoint>
	if (role == RPMSG_HOST)
   1ecd2:	f1b8 0f00 	cmp.w	r8, #0
   1ecd6:	f47f af00 	bne.w	1eada <rpmsg_init_vdev_with_config+0x16>
   1ecda:	e794      	b.n	1ec06 <rpmsg_init_vdev_with_config+0x142>
			return RPMSG_ERR_NO_BUFF;
   1ecdc:	4f0b      	ldr	r7, [pc, #44]	; (1ed0c <rpmsg_init_vdev_with_config+0x248>)
   1ecde:	e6fc      	b.n	1eada <rpmsg_init_vdev_with_config+0x16>
   1ece0:	fffff82d 	.word	0xfffff82d
   1ece4:	0001e9f5 	.word	0x0001e9f5
   1ece8:	00028eff 	.word	0x00028eff
   1ecec:	0002905f 	.word	0x0002905f
   1ecf0:	000290bd 	.word	0x000290bd
   1ecf4:	0001e831 	.word	0x0001e831
   1ecf8:	00028f1f 	.word	0x00028f1f
   1ecfc:	00030342 	.word	0x00030342
   1ed00:	00030348 	.word	0x00030348
   1ed04:	0001e919 	.word	0x0001e919
   1ed08:	00028f0d 	.word	0x00028f0d
   1ed0c:	fffff82e 	.word	0xfffff82e
   1ed10:	00028f61 	.word	0x00028f61
   1ed14:	0003034e 	.word	0x0003034e

0001ed18 <rpmsg_init_vdev>:
{
   1ed18:	b5f0      	push	{r4, r5, r6, r7, lr}
   1ed1a:	4605      	mov	r5, r0
   1ed1c:	460e      	mov	r6, r1
   1ed1e:	4617      	mov	r7, r2
   1ed20:	b087      	sub	sp, #28
			   shpool, RPMSG_VIRTIO_DEFAULT_CONFIG);
   1ed22:	4a07      	ldr	r2, [pc, #28]	; (1ed40 <rpmsg_init_vdev+0x28>)
   1ed24:	ac03      	add	r4, sp, #12
   1ed26:	ca07      	ldmia	r2, {r0, r1, r2}
   1ed28:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	return rpmsg_init_vdev_with_config(rvdev, vdev, ns_bind_cb, shm_io,
   1ed2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1ed2e:	4631      	mov	r1, r6
   1ed30:	9200      	str	r2, [sp, #0]
   1ed32:	4628      	mov	r0, r5
   1ed34:	463a      	mov	r2, r7
   1ed36:	9401      	str	r4, [sp, #4]
   1ed38:	f7ff fec4 	bl	1eac4 <rpmsg_init_vdev_with_config>
}
   1ed3c:	b007      	add	sp, #28
   1ed3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1ed40:	0002a6f8 	.word	0x0002a6f8

0001ed44 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1ed44:	2203      	movs	r2, #3
   1ed46:	4b11      	ldr	r3, [pc, #68]	; (1ed8c <_DoInit+0x48>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
   1ed48:	4911      	ldr	r1, [pc, #68]	; (1ed90 <_DoInit+0x4c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
   1ed4a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
   1ed4c:	615a      	str	r2, [r3, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1ed4e:	4a11      	ldr	r2, [pc, #68]	; (1ed94 <_DoInit+0x50>)
  p->aUp[0].sName         = "Terminal";
   1ed50:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
   1ed52:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
   1ed54:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1ed58:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
   1ed5a:	2200      	movs	r2, #0
   1ed5c:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
   1ed5e:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ed60:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
   1ed62:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
   1ed64:	490c      	ldr	r1, [pc, #48]	; (1ed98 <_DoInit+0x54>)
   1ed66:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
   1ed68:	2110      	movs	r1, #16
   1ed6a:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
   1ed6c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
   1ed6e:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
   1ed70:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
   1ed72:	4a0a      	ldr	r2, [pc, #40]	; (1ed9c <_DoInit+0x58>)
   1ed74:	6812      	ldr	r2, [r2, #0]
   1ed76:	f8c3 2007 	str.w	r2, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
   1ed7a:	4a09      	ldr	r2, [pc, #36]	; (1eda0 <_DoInit+0x5c>)
   1ed7c:	6810      	ldr	r0, [r2, #0]
   1ed7e:	8892      	ldrh	r2, [r2, #4]
   1ed80:	6018      	str	r0, [r3, #0]
   1ed82:	809a      	strh	r2, [r3, #4]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
   1ed84:	2220      	movs	r2, #32
   1ed86:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
   1ed88:	4770      	bx	lr
   1ed8a:	bf00      	nop
   1ed8c:	200213b8 	.word	0x200213b8
   1ed90:	00030351 	.word	0x00030351
   1ed94:	20021dee 	.word	0x20021dee
   1ed98:	20021dde 	.word	0x20021dde
   1ed9c:	0003035a 	.word	0x0003035a
   1eda0:	0003035e 	.word	0x0003035e

0001eda4 <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1eda4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
   1eda8:	f04f 0b18 	mov.w	fp, #24
   1edac:	4f20      	ldr	r7, [pc, #128]	; (1ee30 <SEGGER_RTT_WriteSkipNoLock+0x8c>)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1edae:	4614      	mov	r4, r2
  RdOff = pRing->RdOff;
   1edb0:	fb0b 7200 	mla	r2, fp, r0, r7
   1edb4:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
   1edb6:	6a55      	ldr	r5, [r2, #36]	; 0x24
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1edb8:	4606      	mov	r6, r0
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1edba:	42ab      	cmp	r3, r5
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
   1edbc:	4688      	mov	r8, r1
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
   1edbe:	d831      	bhi.n	1ee24 <SEGGER_RTT_WriteSkipNoLock+0x80>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
   1edc0:	f8d2 a020 	ldr.w	sl, [r2, #32]
   1edc4:	ebaa 0905 	sub.w	r9, sl, r5
   1edc8:	f109 32ff 	add.w	r2, r9, #4294967295
    if (Avail >= NumBytes) {                            // Case 1)?
   1edcc:	4294      	cmp	r4, r2
   1edce:	d811      	bhi.n	1edf4 <SEGGER_RTT_WriteSkipNoLock+0x50>
CopyStraight:
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1edd0:	2318      	movs	r3, #24
   1edd2:	fb06 3303 	mla	r3, r6, r3, r3
   1edd6:	443b      	add	r3, r7
   1edd8:	6858      	ldr	r0, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1edda:	4622      	mov	r2, r4
   1eddc:	4641      	mov	r1, r8
   1edde:	4428      	add	r0, r5
   1ede0:	f00a fc4f 	bl	29682 <memcpy>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
   1ede4:	442c      	add	r4, r5
      if (NumBytes) {
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
        memcpy((void*)pDst, pData + Rem, NumBytes);
      }
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = NumBytes;
   1ede6:	2318      	movs	r3, #24
      return 1;
   1ede8:	2001      	movs	r0, #1
      pRing->WrOff = NumBytes;
   1edea:	fb03 7306 	mla	r3, r3, r6, r7
   1edee:	625c      	str	r4, [r3, #36]	; 0x24
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
}
   1edf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Avail += RdOff;                                     // Space incl. wrap-around
   1edf4:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
   1edf6:	429c      	cmp	r4, r3
   1edf8:	d818      	bhi.n	1ee2c <SEGGER_RTT_WriteSkipNoLock+0x88>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
   1edfa:	fb00 bb0b 	mla	fp, r0, fp, fp
   1edfe:	44bb      	add	fp, r7
   1ee00:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ee04:	464a      	mov	r2, r9
   1ee06:	4428      	add	r0, r5
   1ee08:	442c      	add	r4, r5
   1ee0a:	f00a fc3a 	bl	29682 <memcpy>
      if (NumBytes) {
   1ee0e:	ebb4 040a 	subs.w	r4, r4, sl
   1ee12:	d0e8      	beq.n	1ede6 <SEGGER_RTT_WriteSkipNoLock+0x42>
   1ee14:	4622      	mov	r2, r4
   1ee16:	f8db 0004 	ldr.w	r0, [fp, #4]
   1ee1a:	eb08 0109 	add.w	r1, r8, r9
   1ee1e:	f00a fc30 	bl	29682 <memcpy>
      return 1;
   1ee22:	e7e0      	b.n	1ede6 <SEGGER_RTT_WriteSkipNoLock+0x42>
    Avail = RdOff - WrOff - 1u;
   1ee24:	3b01      	subs	r3, #1
   1ee26:	1b5b      	subs	r3, r3, r5
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
   1ee28:	42a3      	cmp	r3, r4
   1ee2a:	d2d1      	bcs.n	1edd0 <SEGGER_RTT_WriteSkipNoLock+0x2c>
  return 0;     // No space in buffer
   1ee2c:	2000      	movs	r0, #0
   1ee2e:	e7df      	b.n	1edf0 <SEGGER_RTT_WriteSkipNoLock+0x4c>
   1ee30:	200213b8 	.word	0x200213b8

0001ee34 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
   1ee34:	2218      	movs	r2, #24
   1ee36:	4b03      	ldr	r3, [pc, #12]	; (1ee44 <SEGGER_RTT_HasDataUp+0x10>)
   1ee38:	fb02 3300 	mla	r3, r2, r0, r3
   1ee3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return pRing->WrOff - v;
   1ee3e:	6a58      	ldr	r0, [r3, #36]	; 0x24
}
   1ee40:	1a80      	subs	r0, r0, r2
   1ee42:	4770      	bx	lr
   1ee44:	200213b8 	.word	0x200213b8

0001ee48 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   1ee48:	4b01      	ldr	r3, [pc, #4]	; (1ee50 <z_impl_z_errno+0x8>)
   1ee4a:	6898      	ldr	r0, [r3, #8]
}
   1ee4c:	3064      	adds	r0, #100	; 0x64
   1ee4e:	4770      	bx	lr
   1ee50:	20021460 	.word	0x20021460

0001ee54 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
   1ee54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1ee58:	4605      	mov	r5, r0
   1ee5a:	b086      	sub	sp, #24
   1ee5c:	460f      	mov	r7, r1
	__asm__ volatile(
   1ee5e:	f04f 0320 	mov.w	r3, #32
   1ee62:	f3ef 8811 	mrs	r8, BASEPRI
   1ee66:	f383 8812 	msr	BASEPRI_MAX, r3
   1ee6a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
   1ee6e:	f002 fe65 	bl	21b3c <z_impl_z_current_get>
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
   1ee72:	2400      	movs	r4, #0
   1ee74:	2d04      	cmp	r5, #4
   1ee76:	bf96      	itet	ls
   1ee78:	4b28      	ldrls	r3, [pc, #160]	; (1ef1c <z_fatal_error+0xc8>)
   1ee7a:	4b29      	ldrhi	r3, [pc, #164]	; (1ef20 <z_fatal_error+0xcc>)
   1ee7c:	f853 3025 	ldrls.w	r3, [r3, r5, lsl #2]
   1ee80:	4606      	mov	r6, r0
   1ee82:	e9cd 3404 	strd	r3, r4, [sp, #16]
   1ee86:	4b27      	ldr	r3, [pc, #156]	; (1ef24 <z_fatal_error+0xd0>)
   1ee88:	2201      	movs	r2, #1
   1ee8a:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1ee8e:	4620      	mov	r0, r4
   1ee90:	4623      	mov	r3, r4
   1ee92:	4925      	ldr	r1, [pc, #148]	; (1ef28 <z_fatal_error+0xd4>)
   1ee94:	9503      	str	r5, [sp, #12]
   1ee96:	9400      	str	r4, [sp, #0]
   1ee98:	f00a f9bc 	bl	29214 <z_log_msg_runtime_create.constprop.0>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
   1ee9c:	b16f      	cbz	r7, 1eeba <z_fatal_error+0x66>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
   1ee9e:	69fb      	ldr	r3, [r7, #28]
   1eea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
   1eea4:	b14b      	cbz	r3, 1eeba <z_fatal_error+0x66>
		LOG_ERR("Fault during interrupt handling\n");
   1eea6:	4b21      	ldr	r3, [pc, #132]	; (1ef2c <z_fatal_error+0xd8>)
   1eea8:	2201      	movs	r2, #1
   1eeaa:	e9cd 4301 	strd	r4, r3, [sp, #4]
   1eeae:	4620      	mov	r0, r4
   1eeb0:	4623      	mov	r3, r4
   1eeb2:	491d      	ldr	r1, [pc, #116]	; (1ef28 <z_fatal_error+0xd4>)
   1eeb4:	9400      	str	r4, [sp, #0]
   1eeb6:	f00a f9ad 	bl	29214 <z_log_msg_runtime_create.constprop.0>
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
   1eeba:	b12e      	cbz	r6, 1eec8 <z_fatal_error+0x74>
   1eebc:	4630      	mov	r0, r6
   1eebe:	f00a f9e4 	bl	2928a <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
   1eec2:	b108      	cbz	r0, 1eec8 <z_fatal_error+0x74>
   1eec4:	7803      	ldrb	r3, [r0, #0]
   1eec6:	b903      	cbnz	r3, 1eeca <z_fatal_error+0x76>
		thread_name = "unknown";
   1eec8:	4819      	ldr	r0, [pc, #100]	; (1ef30 <z_fatal_error+0xdc>)
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
   1eeca:	4b1a      	ldr	r3, [pc, #104]	; (1ef34 <z_fatal_error+0xe0>)
   1eecc:	2201      	movs	r2, #1
   1eece:	9302      	str	r3, [sp, #8]
   1eed0:	2300      	movs	r3, #0
   1eed2:	e9cd 6003 	strd	r6, r0, [sp, #12]
   1eed6:	e9cd 3300 	strd	r3, r3, [sp]
   1eeda:	4618      	mov	r0, r3
   1eedc:	4912      	ldr	r1, [pc, #72]	; (1ef28 <z_fatal_error+0xd4>)
   1eede:	f00a f999 	bl	29214 <z_log_msg_runtime_create.constprop.0>

#ifndef CONFIG_XTENSA
	coredump(reason, esf, thread);
#endif

	k_sys_fatal_error_handler(reason, esf);
   1eee2:	4639      	mov	r1, r7
   1eee4:	4628      	mov	r0, r5
   1eee6:	f7fd fb7d 	bl	1c5e4 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
   1eeea:	2d04      	cmp	r5, #4
   1eeec:	d10c      	bne.n	1ef08 <z_fatal_error+0xb4>
   1eeee:	4912      	ldr	r1, [pc, #72]	; (1ef38 <z_fatal_error+0xe4>)
   1eef0:	2393      	movs	r3, #147	; 0x93
   1eef2:	4a12      	ldr	r2, [pc, #72]	; (1ef3c <z_fatal_error+0xe8>)
   1eef4:	4812      	ldr	r0, [pc, #72]	; (1ef40 <z_fatal_error+0xec>)
   1eef6:	f005 fe5e 	bl	24bb6 <assert_print>
   1eefa:	4812      	ldr	r0, [pc, #72]	; (1ef44 <z_fatal_error+0xf0>)
   1eefc:	f005 fe5b 	bl	24bb6 <assert_print>
   1ef00:	2193      	movs	r1, #147	; 0x93
   1ef02:	480e      	ldr	r0, [pc, #56]	; (1ef3c <z_fatal_error+0xe8>)
   1ef04:	f005 fe50 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   1ef08:	f388 8811 	msr	BASEPRI, r8
   1ef0c:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
   1ef10:	4630      	mov	r0, r6
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
   1ef12:	b006      	add	sp, #24
   1ef14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   1ef18:	f7f1 bd4a 	b.w	109b0 <z_impl_k_thread_abort>
   1ef1c:	0002b428 	.word	0x0002b428
   1ef20:	00030365 	.word	0x00030365
   1ef24:	0003037b 	.word	0x0003037b
   1ef28:	0002a660 	.word	0x0002a660
   1ef2c:	000303a3 	.word	0x000303a3
   1ef30:	00030373 	.word	0x00030373
   1ef34:	000303c4 	.word	0x000303c4
   1ef38:	000303fe 	.word	0x000303fe
   1ef3c:	000303dc 	.word	0x000303dc
   1ef40:	0002b549 	.word	0x0002b549
   1ef44:	0003041b 	.word	0x0003041b

0001ef48 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1ef48:	4b0f      	ldr	r3, [pc, #60]	; (1ef88 <z_sys_init_run_level+0x40>)
{
   1ef4a:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1ef4c:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
   1ef50:	3001      	adds	r0, #1
   1ef52:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
   1ef56:	42a6      	cmp	r6, r4
   1ef58:	d800      	bhi.n	1ef5c <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
   1ef5a:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
   1ef5c:	e9d4 3500 	ldrd	r3, r5, [r4]
   1ef60:	4628      	mov	r0, r5
   1ef62:	4798      	blx	r3
		if (dev != NULL) {
   1ef64:	b16d      	cbz	r5, 1ef82 <z_sys_init_run_level+0x3a>
			if (rc != 0) {
   1ef66:	b138      	cbz	r0, 1ef78 <z_sys_init_run_level+0x30>
				if (rc < 0) {
   1ef68:	2800      	cmp	r0, #0
   1ef6a:	bfb8      	it	lt
   1ef6c:	4240      	neglt	r0, r0
				if (rc > UINT8_MAX) {
   1ef6e:	28ff      	cmp	r0, #255	; 0xff
   1ef70:	bfa8      	it	ge
   1ef72:	20ff      	movge	r0, #255	; 0xff
				dev->state->init_res = rc;
   1ef74:	68eb      	ldr	r3, [r5, #12]
   1ef76:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
   1ef78:	68ea      	ldr	r2, [r5, #12]
   1ef7a:	7853      	ldrb	r3, [r2, #1]
   1ef7c:	f043 0301 	orr.w	r3, r3, #1
   1ef80:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
   1ef82:	3408      	adds	r4, #8
   1ef84:	e7e7      	b.n	1ef56 <z_sys_init_run_level+0xe>
   1ef86:	bf00      	nop
   1ef88:	0002b43c 	.word	0x0002b43c

0001ef8c <bg_thread_main>:
	 * may perform memory management tasks (except for z_phys_map() which
	 * is allowed at any time)
	 */
	z_mem_manage_init();
#endif /* CONFIG_MMU */
	z_sys_post_kernel = true;
   1ef8c:	2201      	movs	r2, #1
{
   1ef8e:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
   1ef90:	4b09      	ldr	r3, [pc, #36]	; (1efb8 <bg_thread_main+0x2c>)

	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1ef92:	2003      	movs	r0, #3
	z_sys_post_kernel = true;
   1ef94:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(INIT_LEVEL_POST_KERNEL);
   1ef96:	f7ff ffd7 	bl	1ef48 <z_sys_init_run_level>
#if CONFIG_STACK_POINTER_RANDOM
	z_stack_adjust_initialized = 1;
#endif
	boot_banner();
   1ef9a:	f003 fed7 	bl	22d4c <boot_banner>
	void z_cpp_init_static(void);
	z_cpp_init_static();
#endif

	/* Final init level before app starts */
	z_sys_init_run_level(INIT_LEVEL_APPLICATION);
   1ef9e:	2004      	movs	r0, #4
   1efa0:	f7ff ffd2 	bl	1ef48 <z_sys_init_run_level>

	z_init_static_threads();
   1efa4:	f000 fb66 	bl	1f674 <z_init_static_threads>
	extern int main(void);
#else
	extern void main(void);
#endif

	(void)main();
   1efa8:	f7ec fc98 	bl	b8dc <main>

	/* Mark nonessential since main() has no more work to do */
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
   1efac:	4a03      	ldr	r2, [pc, #12]	; (1efbc <bg_thread_main+0x30>)
   1efae:	7b13      	ldrb	r3, [r2, #12]
   1efb0:	f023 0301 	bic.w	r3, r3, #1
   1efb4:	7313      	strb	r3, [r2, #12]

#ifdef CONFIG_COVERAGE_DUMP
	/* Dump coverage data once the main() has exited. */
	gcov_coverage_dump();
#endif
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
   1efb6:	bd08      	pop	{r3, pc}
   1efb8:	200221ee 	.word	0x200221ee
   1efbc:	20009bf0 	.word	0x20009bf0

0001efc0 <z_bss_zero>:
{
   1efc0:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
   1efc2:	4803      	ldr	r0, [pc, #12]	; (1efd0 <z_bss_zero+0x10>)
   1efc4:	4a03      	ldr	r2, [pc, #12]	; (1efd4 <z_bss_zero+0x14>)
   1efc6:	2100      	movs	r1, #0
   1efc8:	1a12      	subs	r2, r2, r0
   1efca:	f00a f933 	bl	29234 <z_early_memset>
}
   1efce:	bd08      	pop	{r3, pc}
   1efd0:	20008d58 	.word	0x20008d58
   1efd4:	200221f0 	.word	0x200221f0

0001efd8 <z_init_cpu>:

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
	struct k_thread *thread = &z_idle_threads[i];
   1efd8:	2388      	movs	r3, #136	; 0x88
	thread->base.is_idle = 1U;
#endif
}

void z_init_cpu(int id)
{
   1efda:	b570      	push	{r4, r5, r6, lr}
	struct k_thread *thread = &z_idle_threads[i];
   1efdc:	4e13      	ldr	r6, [pc, #76]	; (1f02c <z_init_cpu+0x54>)
	z_setup_new_thread(thread, stack,
   1efde:	2201      	movs	r2, #1
	struct k_thread *thread = &z_idle_threads[i];
   1efe0:	fb03 6600 	mla	r6, r3, r0, r6
	z_setup_new_thread(thread, stack,
   1efe4:	2300      	movs	r3, #0
{
   1efe6:	b086      	sub	sp, #24
	z_setup_new_thread(thread, stack,
   1efe8:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1efec:	220f      	movs	r2, #15
   1efee:	9301      	str	r3, [sp, #4]
   1eff0:	e9cd 3202 	strd	r3, r2, [sp, #8]
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1eff4:	2318      	movs	r3, #24
	z_setup_new_thread(thread, stack,
   1eff6:	f44f 72a0 	mov.w	r2, #320	; 0x140
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1effa:	4d0d      	ldr	r5, [pc, #52]	; (1f030 <z_init_cpu+0x58>)
	z_setup_new_thread(thread, stack,
   1effc:	490d      	ldr	r1, [pc, #52]	; (1f034 <z_init_cpu+0x5c>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
   1effe:	fb03 5500 	mla	r5, r3, r0, r5
{
   1f002:	4604      	mov	r4, r0
	z_setup_new_thread(thread, stack,
   1f004:	fb02 1100 	mla	r1, r2, r0, r1
   1f008:	4b0b      	ldr	r3, [pc, #44]	; (1f038 <z_init_cpu+0x60>)
   1f00a:	4630      	mov	r0, r6
   1f00c:	9500      	str	r5, [sp, #0]
   1f00e:	f000 fa97 	bl	1f540 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
   1f012:	7b73      	ldrb	r3, [r6, #13]
	init_idle_thread(id);
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
	_kernel.cpus[id].id = id;
   1f014:	752c      	strb	r4, [r5, #20]
   1f016:	f023 0304 	bic.w	r3, r3, #4
   1f01a:	7373      	strb	r3, [r6, #13]
	_kernel.cpus[id].irq_stack =
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
   1f01c:	4b07      	ldr	r3, [pc, #28]	; (1f03c <z_init_cpu+0x64>)
   1f01e:	3401      	adds	r4, #1
   1f020:	eb03 23c4 	add.w	r3, r3, r4, lsl #11
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
   1f024:	60ee      	str	r6, [r5, #12]
	_kernel.cpus[id].irq_stack =
   1f026:	606b      	str	r3, [r5, #4]
		 K_KERNEL_STACK_SIZEOF(z_interrupt_stacks[id]));
#ifdef CONFIG_SCHED_THREAD_USAGE_ALL
	_kernel.cpus[id].usage.track_usage =
		CONFIG_SCHED_THREAD_USAGE_AUTO_ENABLE;
#endif
}
   1f028:	b006      	add	sp, #24
   1f02a:	bd70      	pop	{r4, r5, r6, pc}
   1f02c:	20009b68 	.word	0x20009b68
   1f030:	20021460 	.word	0x20021460
   1f034:	20032b10 	.word	0x20032b10
   1f038:	0001f7c5 	.word	0x0001f7c5
   1f03c:	20032310 	.word	0x20032310

0001f040 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
   1f040:	b580      	push	{r7, lr}
	/* gcov hook needed to get the coverage report.*/
	gcov_static_init();

	/* initialize early init calls */
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1f042:	2000      	movs	r0, #0
{
   1f044:	b0a8      	sub	sp, #160	; 0xa0
	z_sys_init_run_level(INIT_LEVEL_EARLY);
   1f046:	f7ff ff7f 	bl	1ef48 <z_sys_init_run_level>
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
		(uint32_t)(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[0])) +
   1f04a:	4b2f      	ldr	r3, [pc, #188]	; (1f108 <z_cstart+0xc8>)
	uint32_t msp =
   1f04c:	f503 6200 	add.w	r2, r3, #2048	; 0x800
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
   1f050:	f382 8808 	msr	MSP, r2
#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
  // without main extensions, the non-secure MSPLIM is RAZ/WI
  (void)MainStackPtrLimit;
#else
  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
   1f054:	f383 880a 	msr	MSPLIM, r3
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   1f058:	2400      	movs	r4, #0
   1f05a:	23e0      	movs	r3, #224	; 0xe0
   1f05c:	4d2b      	ldr	r5, [pc, #172]	; (1f10c <z_cstart+0xcc>)

#ifdef CONFIG_TIMESLICE_PER_THREAD
	dummy_thread->base.slice_ticks = 0;
#endif

	_current_cpu->current = dummy_thread;
   1f05e:	4e2c      	ldr	r6, [pc, #176]	; (1f110 <z_cstart+0xd0>)
   1f060:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
   1f064:	77ec      	strb	r4, [r5, #31]
   1f066:	762c      	strb	r4, [r5, #24]
   1f068:	766c      	strb	r4, [r5, #25]
   1f06a:	76ac      	strb	r4, [r5, #26]
   1f06c:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
   1f070:	6a6b      	ldr	r3, [r5, #36]	; 0x24
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f072:	4f28      	ldr	r7, [pc, #160]	; (1f114 <z_cstart+0xd4>)
   1f074:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
   1f078:	626b      	str	r3, [r5, #36]	; 0x24
   1f07a:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
   1f07e:	f7f1 fbfb 	bl	10878 <z_arm_fault_init>
	z_arm_cpu_idle_init();
   1f082:	f7f0 ff3d 	bl	ff00 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
   1f086:	f04f 33ff 	mov.w	r3, #4294967295
   1f08a:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
   1f08c:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
   1f08e:	f7f1 fe5d 	bl	10d4c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
   1f092:	f7f1 fca3 	bl	109dc <z_arm_configure_static_mpu_regions>

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
   1f096:	f7ef f801 	bl	e09c <log_core_init>
	dummy_thread->base.user_options = K_ESSENTIAL;
   1f09a:	f240 1301 	movw	r3, #257	; 0x101
	k_thread_system_pool_assign(dummy_thread);
   1f09e:	ad06      	add	r5, sp, #24
   1f0a0:	4628      	mov	r0, r5
	dummy_thread->base.user_options = K_ESSENTIAL;
   1f0a2:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	dummy_thread->stack_info.size = 0U;
   1f0a6:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	k_thread_system_pool_assign(dummy_thread);
   1f0aa:	f003 fe31 	bl	22d10 <k_thread_system_pool_assign>
	_current_cpu->current = dummy_thread;
   1f0ae:	60b5      	str	r5, [r6, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
   1f0b0:	f00a f8a4 	bl	291fc <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_1);
   1f0b4:	2001      	movs	r0, #1
   1f0b6:	f7ff ff47 	bl	1ef48 <z_sys_init_run_level>
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1f0ba:	2002      	movs	r0, #2
	_kernel.ready_q.cache = &z_main_thread;
   1f0bc:	4d16      	ldr	r5, [pc, #88]	; (1f118 <z_cstart+0xd8>)
	z_sys_init_run_level(INIT_LEVEL_PRE_KERNEL_2);
   1f0be:	f7ff ff43 	bl	1ef48 <z_sys_init_run_level>
	z_sched_init();
   1f0c2:	f002 fbc1 	bl	21848 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f0c6:	4b15      	ldr	r3, [pc, #84]	; (1f11c <z_cstart+0xdc>)
	_kernel.ready_q.cache = &z_main_thread;
   1f0c8:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
   1f0ca:	9305      	str	r3, [sp, #20]
   1f0cc:	2301      	movs	r3, #1
   1f0ce:	4914      	ldr	r1, [pc, #80]	; (1f120 <z_cstart+0xe0>)
   1f0d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
   1f0d4:	e9cd 4303 	strd	r4, r3, [sp, #12]
   1f0d8:	4628      	mov	r0, r5
   1f0da:	463b      	mov	r3, r7
   1f0dc:	e9cd 4401 	strd	r4, r4, [sp, #4]
   1f0e0:	9400      	str	r4, [sp, #0]
   1f0e2:	f000 fa2d 	bl	1f540 <z_setup_new_thread>
   1f0e6:	4606      	mov	r6, r0
   1f0e8:	7b6a      	ldrb	r2, [r5, #13]
	z_ready_thread(&z_main_thread);
   1f0ea:	4628      	mov	r0, r5
   1f0ec:	f022 0204 	bic.w	r2, r2, #4
   1f0f0:	736a      	strb	r2, [r5, #13]
   1f0f2:	f001 fd81 	bl	20bf8 <z_ready_thread>
	z_init_cpu(0);
   1f0f6:	4620      	mov	r0, r4
   1f0f8:	f7ff ff6e 	bl	1efd8 <z_init_cpu>
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
   1f0fc:	463a      	mov	r2, r7
   1f0fe:	4631      	mov	r1, r6
   1f100:	4628      	mov	r0, r5
   1f102:	f7f1 f867 	bl	101d4 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
   1f106:	bf00      	nop
   1f108:	20032310 	.word	0x20032310
   1f10c:	e000ed00 	.word	0xe000ed00
   1f110:	20021460 	.word	0x20021460
   1f114:	0001ef8d 	.word	0x0001ef8d
   1f118:	20009bf0 	.word	0x20009bf0
   1f11c:	0003049a 	.word	0x0003049a
   1f120:	20032c50 	.word	0x20032c50

0001f124 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
   1f124:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1f126:	4c0d      	ldr	r4, [pc, #52]	; (1f15c <statics_init+0x38>)
   1f128:	4d0d      	ldr	r5, [pc, #52]	; (1f160 <statics_init+0x3c>)
   1f12a:	42ac      	cmp	r4, r5
   1f12c:	d913      	bls.n	1f156 <statics_init+0x32>
   1f12e:	490d      	ldr	r1, [pc, #52]	; (1f164 <statics_init+0x40>)
   1f130:	2318      	movs	r3, #24
   1f132:	4a0d      	ldr	r2, [pc, #52]	; (1f168 <statics_init+0x44>)
   1f134:	480d      	ldr	r0, [pc, #52]	; (1f16c <statics_init+0x48>)
   1f136:	f005 fd3e 	bl	24bb6 <assert_print>
   1f13a:	480d      	ldr	r0, [pc, #52]	; (1f170 <statics_init+0x4c>)
   1f13c:	f005 fd3b 	bl	24bb6 <assert_print>
   1f140:	2118      	movs	r1, #24
   1f142:	4809      	ldr	r0, [pc, #36]	; (1f168 <statics_init+0x44>)
   1f144:	f005 fd30 	bl	24ba8 <assert_post_action>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
   1f148:	4620      	mov	r0, r4
   1f14a:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
   1f14e:	f00a f875 	bl	2923c <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
   1f152:	3418      	adds	r4, #24
   1f154:	e7e9      	b.n	1f12a <statics_init+0x6>
   1f156:	d3f7      	bcc.n	1f148 <statics_init+0x24>
		}
	}
	return 0;
}
   1f158:	2000      	movs	r0, #0
   1f15a:	bd38      	pop	{r3, r4, r5, pc}
   1f15c:	20008a68 	.word	0x20008a68
   1f160:	20008a80 	.word	0x20008a80
   1f164:	000304c4 	.word	0x000304c4
   1f168:	000304a2 	.word	0x000304a2
   1f16c:	0002b549 	.word	0x0002b549
   1f170:	0002c5d5 	.word	0x0002c5d5

0001f174 <k_heap_aligned_alloc>:
SYS_INIT_NAMED(statics_init_post, statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
   1f174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f178:	b085      	sub	sp, #20
   1f17a:	e9dd 9b0e 	ldrd	r9, fp, [sp, #56]	; 0x38
   1f17e:	4680      	mov	r8, r0
   1f180:	9103      	str	r1, [sp, #12]
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f182:	4648      	mov	r0, r9
   1f184:	4659      	mov	r1, fp
{
   1f186:	4692      	mov	sl, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f188:	f00a f976 	bl	29478 <sys_clock_timeout_end_calc>
	void *ret = NULL;

	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1f18c:	f1bb 3fff 	cmp.w	fp, #4294967295
   1f190:	bf08      	it	eq
   1f192:	f1b9 3fff 	cmpeq.w	r9, #4294967295
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
   1f196:	4606      	mov	r6, r0
   1f198:	460f      	mov	r7, r1
	end = K_TIMEOUT_EQ(timeout, K_FOREVER) ? INT64_MAX : end;
   1f19a:	bf04      	itt	eq
   1f19c:	f04f 36ff 	moveq.w	r6, #4294967295
   1f1a0:	f06f 4700 	mvneq.w	r7, #2147483648	; 0x80000000

	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1f1a4:	f108 0414 	add.w	r4, r8, #20
	__asm__ volatile(
   1f1a8:	f04f 0320 	mov.w	r3, #32
   1f1ac:	f3ef 8511 	mrs	r5, BASEPRI
   1f1b0:	f383 8812 	msr	BASEPRI_MAX, r3
   1f1b4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f1b8:	4620      	mov	r0, r4
   1f1ba:	f000 fadf 	bl	1f77c <z_spin_lock_valid>
   1f1be:	b960      	cbnz	r0, 1f1da <k_heap_aligned_alloc+0x66>
   1f1c0:	2394      	movs	r3, #148	; 0x94
   1f1c2:	4a33      	ldr	r2, [pc, #204]	; (1f290 <k_heap_aligned_alloc+0x11c>)
   1f1c4:	4933      	ldr	r1, [pc, #204]	; (1f294 <k_heap_aligned_alloc+0x120>)
   1f1c6:	4834      	ldr	r0, [pc, #208]	; (1f298 <k_heap_aligned_alloc+0x124>)
   1f1c8:	f005 fcf5 	bl	24bb6 <assert_print>
   1f1cc:	4621      	mov	r1, r4
   1f1ce:	4833      	ldr	r0, [pc, #204]	; (1f29c <k_heap_aligned_alloc+0x128>)
   1f1d0:	f005 fcf1 	bl	24bb6 <assert_print>
   1f1d4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f1d6:	482e      	ldr	r0, [pc, #184]	; (1f290 <k_heap_aligned_alloc+0x11c>)
   1f1d8:	e031      	b.n	1f23e <k_heap_aligned_alloc+0xca>
	z_spin_lock_set_owner(l);
   1f1da:	4620      	mov	r0, r4
   1f1dc:	f000 faea 	bl	1f7b4 <z_spin_lock_set_owner>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   1f1e0:	f3ef 8305 	mrs	r3, IPSR

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f1e4:	b113      	cbz	r3, 1f1ec <k_heap_aligned_alloc+0x78>
   1f1e6:	ea5b 0909 	orrs.w	r9, fp, r9
   1f1ea:	d11d      	bne.n	1f228 <k_heap_aligned_alloc+0xb4>
			/**
			 * @todo	Trace attempt to avoid empty trace segments
			 */
		}

		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f1ec:	f108 0b0c 	add.w	fp, r8, #12
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
   1f1f0:	4652      	mov	r2, sl
   1f1f2:	4640      	mov	r0, r8
   1f1f4:	9903      	ldr	r1, [sp, #12]
   1f1f6:	f7ed fcf9 	bl	cbec <sys_heap_aligned_alloc>
   1f1fa:	4681      	mov	r9, r0
		now = sys_clock_tick_get();
   1f1fc:	f003 f88c 	bl	22318 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
   1f200:	f1b9 0f00 	cmp.w	r9, #0
   1f204:	d01d      	beq.n	1f242 <k_heap_aligned_alloc+0xce>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f206:	4620      	mov	r0, r4
   1f208:	f000 fac6 	bl	1f798 <z_spin_unlock_valid>
   1f20c:	2800      	cmp	r0, #0
   1f20e:	d137      	bne.n	1f280 <k_heap_aligned_alloc+0x10c>
   1f210:	23c2      	movs	r3, #194	; 0xc2
   1f212:	4a1f      	ldr	r2, [pc, #124]	; (1f290 <k_heap_aligned_alloc+0x11c>)
   1f214:	4922      	ldr	r1, [pc, #136]	; (1f2a0 <k_heap_aligned_alloc+0x12c>)
   1f216:	4820      	ldr	r0, [pc, #128]	; (1f298 <k_heap_aligned_alloc+0x124>)
   1f218:	f005 fccd 	bl	24bb6 <assert_print>
   1f21c:	4621      	mov	r1, r4
   1f21e:	4821      	ldr	r0, [pc, #132]	; (1f2a4 <k_heap_aligned_alloc+0x130>)
   1f220:	f005 fcc9 	bl	24bb6 <assert_print>
   1f224:	21c2      	movs	r1, #194	; 0xc2
   1f226:	e7d6      	b.n	1f1d6 <k_heap_aligned_alloc+0x62>
	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
   1f228:	491f      	ldr	r1, [pc, #124]	; (1f2a8 <k_heap_aligned_alloc+0x134>)
   1f22a:	234c      	movs	r3, #76	; 0x4c
   1f22c:	4a1f      	ldr	r2, [pc, #124]	; (1f2ac <k_heap_aligned_alloc+0x138>)
   1f22e:	481a      	ldr	r0, [pc, #104]	; (1f298 <k_heap_aligned_alloc+0x124>)
   1f230:	f005 fcc1 	bl	24bb6 <assert_print>
   1f234:	481e      	ldr	r0, [pc, #120]	; (1f2b0 <k_heap_aligned_alloc+0x13c>)
   1f236:	f005 fcbe 	bl	24bb6 <assert_print>
   1f23a:	214c      	movs	r1, #76	; 0x4c
   1f23c:	481b      	ldr	r0, [pc, #108]	; (1f2ac <k_heap_aligned_alloc+0x138>)
   1f23e:	f005 fcb3 	bl	24ba8 <assert_post_action>
		    (ret != NULL) || ((end - now) <= 0)) {
   1f242:	1a30      	subs	r0, r6, r0
   1f244:	eb67 0101 	sbc.w	r1, r7, r1
   1f248:	2801      	cmp	r0, #1
   1f24a:	f171 0300 	sbcs.w	r3, r1, #0
   1f24e:	dbda      	blt.n	1f206 <k_heap_aligned_alloc+0x92>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
   1f250:	e9cd 0100 	strd	r0, r1, [sp]
   1f254:	465a      	mov	r2, fp
   1f256:	4629      	mov	r1, r5
   1f258:	4620      	mov	r0, r4
   1f25a:	f002 f827 	bl	212ac <z_pend_curr>
   1f25e:	f04f 0320 	mov.w	r3, #32
   1f262:	f3ef 8511 	mrs	r5, BASEPRI
   1f266:	f383 8812 	msr	BASEPRI_MAX, r3
   1f26a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f26e:	4620      	mov	r0, r4
   1f270:	f000 fa84 	bl	1f77c <z_spin_lock_valid>
   1f274:	2800      	cmp	r0, #0
   1f276:	d0a3      	beq.n	1f1c0 <k_heap_aligned_alloc+0x4c>
	z_spin_lock_set_owner(l);
   1f278:	4620      	mov	r0, r4
   1f27a:	f000 fa9b 	bl	1f7b4 <z_spin_lock_set_owner>
	return k;
   1f27e:	e7b7      	b.n	1f1f0 <k_heap_aligned_alloc+0x7c>
	__asm__ volatile(
   1f280:	f385 8811 	msr	BASEPRI, r5
   1f284:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
   1f288:	4648      	mov	r0, r9
   1f28a:	b005      	add	sp, #20
   1f28c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f290:	0002c304 	.word	0x0002c304
   1f294:	0002c35d 	.word	0x0002c35d
   1f298:	0002b549 	.word	0x0002b549
   1f29c:	0002c372 	.word	0x0002c372
   1f2a0:	0002c331 	.word	0x0002c331
   1f2a4:	0002c348 	.word	0x0002c348
   1f2a8:	000304da 	.word	0x000304da
   1f2ac:	000304a2 	.word	0x000304a2
   1f2b0:	0002f10a 	.word	0x0002f10a

0001f2b4 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
   1f2b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1f2b6:	4605      	mov	r5, r0
   1f2b8:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&h->lock);
   1f2ba:	f100 0414 	add.w	r4, r0, #20
	__asm__ volatile(
   1f2be:	f04f 0320 	mov.w	r3, #32
   1f2c2:	f3ef 8711 	mrs	r7, BASEPRI
   1f2c6:	f383 8812 	msr	BASEPRI_MAX, r3
   1f2ca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f2ce:	4620      	mov	r0, r4
   1f2d0:	f000 fa54 	bl	1f77c <z_spin_lock_valid>
   1f2d4:	b968      	cbnz	r0, 1f2f2 <k_heap_free+0x3e>
   1f2d6:	2394      	movs	r3, #148	; 0x94
   1f2d8:	4a19      	ldr	r2, [pc, #100]	; (1f340 <k_heap_free+0x8c>)
   1f2da:	491a      	ldr	r1, [pc, #104]	; (1f344 <k_heap_free+0x90>)
   1f2dc:	481a      	ldr	r0, [pc, #104]	; (1f348 <k_heap_free+0x94>)
   1f2de:	f005 fc6a 	bl	24bb6 <assert_print>
   1f2e2:	4621      	mov	r1, r4
   1f2e4:	4819      	ldr	r0, [pc, #100]	; (1f34c <k_heap_free+0x98>)
   1f2e6:	f005 fc66 	bl	24bb6 <assert_print>
   1f2ea:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f2ec:	4814      	ldr	r0, [pc, #80]	; (1f340 <k_heap_free+0x8c>)
   1f2ee:	f005 fc5b 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f2f2:	4620      	mov	r0, r4
   1f2f4:	f000 fa5e 	bl	1f7b4 <z_spin_lock_set_owner>

	sys_heap_free(&h->heap, mem);
   1f2f8:	4628      	mov	r0, r5
   1f2fa:	4631      	mov	r1, r6
   1f2fc:	f7ed fc30 	bl	cb60 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
   1f300:	f105 000c 	add.w	r0, r5, #12
   1f304:	f00a f89e 	bl	29444 <z_unpend_all>
   1f308:	b128      	cbz	r0, 1f316 <k_heap_free+0x62>
		z_reschedule(&h->lock, key);
   1f30a:	4639      	mov	r1, r7
   1f30c:	4620      	mov	r0, r4
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
   1f30e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		z_reschedule(&h->lock, key);
   1f312:	f001 bcfd 	b.w	20d10 <z_reschedule>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f316:	4620      	mov	r0, r4
   1f318:	f000 fa3e 	bl	1f798 <z_spin_unlock_valid>
   1f31c:	b958      	cbnz	r0, 1f336 <k_heap_free+0x82>
   1f31e:	23c2      	movs	r3, #194	; 0xc2
   1f320:	4a07      	ldr	r2, [pc, #28]	; (1f340 <k_heap_free+0x8c>)
   1f322:	490b      	ldr	r1, [pc, #44]	; (1f350 <k_heap_free+0x9c>)
   1f324:	4808      	ldr	r0, [pc, #32]	; (1f348 <k_heap_free+0x94>)
   1f326:	f005 fc46 	bl	24bb6 <assert_print>
   1f32a:	4621      	mov	r1, r4
   1f32c:	4809      	ldr	r0, [pc, #36]	; (1f354 <k_heap_free+0xa0>)
   1f32e:	f005 fc42 	bl	24bb6 <assert_print>
   1f332:	21c2      	movs	r1, #194	; 0xc2
   1f334:	e7da      	b.n	1f2ec <k_heap_free+0x38>
	__asm__ volatile(
   1f336:	f387 8811 	msr	BASEPRI, r7
   1f33a:	f3bf 8f6f 	isb	sy
}
   1f33e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1f340:	0002c304 	.word	0x0002c304
   1f344:	0002c35d 	.word	0x0002c35d
   1f348:	0002b549 	.word	0x0002b549
   1f34c:	0002c372 	.word	0x0002c372
   1f350:	0002c331 	.word	0x0002c331
   1f354:	0002c348 	.word	0x0002c348

0001f358 <init_mem_slab_module>:
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
	int rc = 0;
   1f358:	2000      	movs	r0, #0
{
   1f35a:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f35c:	4c0c      	ldr	r4, [pc, #48]	; (1f390 <init_mem_slab_module+0x38>)
   1f35e:	4d0d      	ldr	r5, [pc, #52]	; (1f394 <init_mem_slab_module+0x3c>)
   1f360:	42ac      	cmp	r4, r5
   1f362:	d913      	bls.n	1f38c <init_mem_slab_module+0x34>
   1f364:	490c      	ldr	r1, [pc, #48]	; (1f398 <init_mem_slab_module+0x40>)
   1f366:	233d      	movs	r3, #61	; 0x3d
   1f368:	4a0c      	ldr	r2, [pc, #48]	; (1f39c <init_mem_slab_module+0x44>)
   1f36a:	480d      	ldr	r0, [pc, #52]	; (1f3a0 <init_mem_slab_module+0x48>)
   1f36c:	f005 fc23 	bl	24bb6 <assert_print>
   1f370:	480c      	ldr	r0, [pc, #48]	; (1f3a4 <init_mem_slab_module+0x4c>)
   1f372:	f005 fc20 	bl	24bb6 <assert_print>
   1f376:	213d      	movs	r1, #61	; 0x3d
   1f378:	4808      	ldr	r0, [pc, #32]	; (1f39c <init_mem_slab_module+0x44>)
   1f37a:	f005 fc15 	bl	24ba8 <assert_post_action>
		rc = create_free_list(slab);
   1f37e:	4620      	mov	r0, r4
   1f380:	f009 ff64 	bl	2924c <create_free_list>
		if (rc < 0) {
   1f384:	2800      	cmp	r0, #0
   1f386:	db02      	blt.n	1f38e <init_mem_slab_module+0x36>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
   1f388:	3420      	adds	r4, #32
   1f38a:	e7e9      	b.n	1f360 <init_mem_slab_module+0x8>
   1f38c:	d3f7      	bcc.n	1f37e <init_mem_slab_module+0x26>
		z_object_init(slab);
	}

out:
	return rc;
}
   1f38e:	bd38      	pop	{r3, r4, r5, pc}
   1f390:	20008a08 	.word	0x20008a08
   1f394:	20008a68 	.word	0x20008a68
   1f398:	00030545 	.word	0x00030545
   1f39c:	00030520 	.word	0x00030520
   1f3a0:	0002b549 	.word	0x0002b549
   1f3a4:	0002c5d5 	.word	0x0002c5d5

0001f3a8 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
   1f3a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1f3ac:	4604      	mov	r4, r0
   1f3ae:	460e      	mov	r6, r1
   1f3b0:	4690      	mov	r8, r2
   1f3b2:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f3b4:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f3b8:	f04f 0320 	mov.w	r3, #32
   1f3bc:	f3ef 8911 	mrs	r9, BASEPRI
   1f3c0:	f383 8812 	msr	BASEPRI_MAX, r3
   1f3c4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f3c8:	4628      	mov	r0, r5
   1f3ca:	f000 f9d7 	bl	1f77c <z_spin_lock_valid>
   1f3ce:	b968      	cbnz	r0, 1f3ec <k_mem_slab_alloc+0x44>
   1f3d0:	2394      	movs	r3, #148	; 0x94
   1f3d2:	4a23      	ldr	r2, [pc, #140]	; (1f460 <k_mem_slab_alloc+0xb8>)
   1f3d4:	4923      	ldr	r1, [pc, #140]	; (1f464 <k_mem_slab_alloc+0xbc>)
   1f3d6:	4824      	ldr	r0, [pc, #144]	; (1f468 <k_mem_slab_alloc+0xc0>)
   1f3d8:	f005 fbed 	bl	24bb6 <assert_print>
   1f3dc:	4629      	mov	r1, r5
   1f3de:	4823      	ldr	r0, [pc, #140]	; (1f46c <k_mem_slab_alloc+0xc4>)
   1f3e0:	f005 fbe9 	bl	24bb6 <assert_print>
   1f3e4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f3e6:	481e      	ldr	r0, [pc, #120]	; (1f460 <k_mem_slab_alloc+0xb8>)
   1f3e8:	f005 fbde 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f3ec:	4628      	mov	r0, r5
   1f3ee:	f000 f9e1 	bl	1f7b4 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
   1f3f2:	69a3      	ldr	r3, [r4, #24]
   1f3f4:	b1b3      	cbz	r3, 1f424 <k_mem_slab_alloc+0x7c>
		/* take a free block */
		*mem = slab->free_list;
   1f3f6:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
   1f3f8:	681b      	ldr	r3, [r3, #0]
   1f3fa:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
   1f3fc:	69e3      	ldr	r3, [r4, #28]
   1f3fe:	3301      	adds	r3, #1
   1f400:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
   1f402:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f404:	4628      	mov	r0, r5
   1f406:	f000 f9c7 	bl	1f798 <z_spin_unlock_valid>
   1f40a:	bb18      	cbnz	r0, 1f454 <k_mem_slab_alloc+0xac>
   1f40c:	23c2      	movs	r3, #194	; 0xc2
   1f40e:	4a14      	ldr	r2, [pc, #80]	; (1f460 <k_mem_slab_alloc+0xb8>)
   1f410:	4917      	ldr	r1, [pc, #92]	; (1f470 <k_mem_slab_alloc+0xc8>)
   1f412:	4815      	ldr	r0, [pc, #84]	; (1f468 <k_mem_slab_alloc+0xc0>)
   1f414:	f005 fbcf 	bl	24bb6 <assert_print>
   1f418:	4629      	mov	r1, r5
   1f41a:	4816      	ldr	r0, [pc, #88]	; (1f474 <k_mem_slab_alloc+0xcc>)
   1f41c:	f005 fbcb 	bl	24bb6 <assert_print>
   1f420:	21c2      	movs	r1, #194	; 0xc2
   1f422:	e7e0      	b.n	1f3e6 <k_mem_slab_alloc+0x3e>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
   1f424:	ea58 0207 	orrs.w	r2, r8, r7
   1f428:	d103      	bne.n	1f432 <k_mem_slab_alloc+0x8a>
		   !IS_ENABLED(CONFIG_MULTITHREADING)) {
		/* don't wait for a free block to become available */
		*mem = NULL;
		result = -ENOMEM;
   1f42a:	f06f 040b 	mvn.w	r4, #11
		*mem = NULL;
   1f42e:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
   1f430:	e7e8      	b.n	1f404 <k_mem_slab_alloc+0x5c>
	} else {
		SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_mem_slab, alloc, slab, timeout);

		/* wait for a free block or timeout */
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
   1f432:	4622      	mov	r2, r4
   1f434:	4649      	mov	r1, r9
   1f436:	4628      	mov	r0, r5
   1f438:	e9cd 8700 	strd	r8, r7, [sp]
   1f43c:	f001 ff36 	bl	212ac <z_pend_curr>
		if (result == 0) {
   1f440:	4604      	mov	r4, r0
   1f442:	b918      	cbnz	r0, 1f44c <k_mem_slab_alloc+0xa4>
			*mem = _current->base.swap_data;
   1f444:	4b0c      	ldr	r3, [pc, #48]	; (1f478 <k_mem_slab_alloc+0xd0>)
   1f446:	689b      	ldr	r3, [r3, #8]
   1f448:	695b      	ldr	r3, [r3, #20]
   1f44a:	6033      	str	r3, [r6, #0]
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
   1f44c:	4620      	mov	r0, r4
   1f44e:	b003      	add	sp, #12
   1f450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	__asm__ volatile(
   1f454:	f389 8811 	msr	BASEPRI, r9
   1f458:	f3bf 8f6f 	isb	sy
	return result;
   1f45c:	e7f6      	b.n	1f44c <k_mem_slab_alloc+0xa4>
   1f45e:	bf00      	nop
   1f460:	0002c304 	.word	0x0002c304
   1f464:	0002c35d 	.word	0x0002c35d
   1f468:	0002b549 	.word	0x0002b549
   1f46c:	0002c372 	.word	0x0002c372
   1f470:	0002c331 	.word	0x0002c331
   1f474:	0002c348 	.word	0x0002c348
   1f478:	20021460 	.word	0x20021460

0001f47c <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
   1f47c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   1f480:	4604      	mov	r4, r0
   1f482:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
   1f484:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1f488:	f04f 0320 	mov.w	r3, #32
   1f48c:	f3ef 8711 	mrs	r7, BASEPRI
   1f490:	f383 8812 	msr	BASEPRI_MAX, r3
   1f494:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f498:	4628      	mov	r0, r5
   1f49a:	f000 f96f 	bl	1f77c <z_spin_lock_valid>
   1f49e:	b968      	cbnz	r0, 1f4bc <k_mem_slab_free+0x40>
   1f4a0:	2394      	movs	r3, #148	; 0x94
   1f4a2:	4a21      	ldr	r2, [pc, #132]	; (1f528 <k_mem_slab_free+0xac>)
   1f4a4:	4921      	ldr	r1, [pc, #132]	; (1f52c <k_mem_slab_free+0xb0>)
   1f4a6:	4822      	ldr	r0, [pc, #136]	; (1f530 <k_mem_slab_free+0xb4>)
   1f4a8:	f005 fb85 	bl	24bb6 <assert_print>
   1f4ac:	4629      	mov	r1, r5
   1f4ae:	4821      	ldr	r0, [pc, #132]	; (1f534 <k_mem_slab_free+0xb8>)
   1f4b0:	f005 fb81 	bl	24bb6 <assert_print>
   1f4b4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f4b6:	481c      	ldr	r0, [pc, #112]	; (1f528 <k_mem_slab_free+0xac>)
   1f4b8:	f005 fb76 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1f4bc:	4628      	mov	r0, r5
   1f4be:	f000 f979 	bl	1f7b4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
   1f4c2:	f8d4 8018 	ldr.w	r8, [r4, #24]
   1f4c6:	f1b8 0f00 	cmp.w	r8, #0
   1f4ca:	d10f      	bne.n	1f4ec <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
   1f4cc:	4620      	mov	r0, r4
   1f4ce:	f002 f96b 	bl	217a8 <z_unpend_first_thread>

		if (pending_thread != NULL) {
   1f4d2:	b158      	cbz	r0, 1f4ec <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
   1f4d4:	6832      	ldr	r2, [r6, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
   1f4d6:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
   1f4da:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
   1f4dc:	f001 fb8c 	bl	20bf8 <z_ready_thread>
			z_reschedule(&slab->lock, key);
   1f4e0:	4639      	mov	r1, r7
   1f4e2:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
   1f4e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
   1f4e8:	f001 bc12 	b.w	20d10 <z_reschedule>
	**(char ***) mem = slab->free_list;
   1f4ec:	6833      	ldr	r3, [r6, #0]
   1f4ee:	69a2      	ldr	r2, [r4, #24]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f4f0:	4628      	mov	r0, r5
   1f4f2:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
   1f4f4:	6833      	ldr	r3, [r6, #0]
   1f4f6:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
   1f4f8:	69e3      	ldr	r3, [r4, #28]
   1f4fa:	3b01      	subs	r3, #1
   1f4fc:	61e3      	str	r3, [r4, #28]
   1f4fe:	f000 f94b 	bl	1f798 <z_spin_unlock_valid>
   1f502:	b958      	cbnz	r0, 1f51c <k_mem_slab_free+0xa0>
   1f504:	23c2      	movs	r3, #194	; 0xc2
   1f506:	4a08      	ldr	r2, [pc, #32]	; (1f528 <k_mem_slab_free+0xac>)
   1f508:	490b      	ldr	r1, [pc, #44]	; (1f538 <k_mem_slab_free+0xbc>)
   1f50a:	4809      	ldr	r0, [pc, #36]	; (1f530 <k_mem_slab_free+0xb4>)
   1f50c:	f005 fb53 	bl	24bb6 <assert_print>
   1f510:	4629      	mov	r1, r5
   1f512:	480a      	ldr	r0, [pc, #40]	; (1f53c <k_mem_slab_free+0xc0>)
   1f514:	f005 fb4f 	bl	24bb6 <assert_print>
   1f518:	21c2      	movs	r1, #194	; 0xc2
   1f51a:	e7cc      	b.n	1f4b6 <k_mem_slab_free+0x3a>
	__asm__ volatile(
   1f51c:	f387 8811 	msr	BASEPRI, r7
   1f520:	f3bf 8f6f 	isb	sy
}
   1f524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1f528:	0002c304 	.word	0x0002c304
   1f52c:	0002c35d 	.word	0x0002c35d
   1f530:	0002b549 	.word	0x0002b549
   1f534:	0002c372 	.word	0x0002c372
   1f538:	0002c331 	.word	0x0002c331
   1f53c:	0002c348 	.word	0x0002c348

0001f540 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
   1f540:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   1f542:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1f544:	4604      	mov	r4, r0
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
   1f546:	2e0f      	cmp	r6, #15
   1f548:	d12a      	bne.n	1f5a0 <z_setup_new_thread+0x60>
   1f54a:	4821      	ldr	r0, [pc, #132]	; (1f5d0 <z_setup_new_thread+0x90>)
   1f54c:	4283      	cmp	r3, r0
   1f54e:	d12b      	bne.n	1f5a8 <z_setup_new_thread+0x68>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
   1f550:	f104 0058 	add.w	r0, r4, #88	; 0x58
   1f554:	e9c4 0016 	strd	r0, r0, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
   1f558:	980c      	ldr	r0, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
   1f55a:	2500      	movs	r5, #0
	thread_base->user_options = (uint8_t)options;
   1f55c:	7320      	strb	r0, [r4, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   1f55e:	2004      	movs	r0, #4
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   1f560:	3207      	adds	r2, #7
   1f562:	f022 0207 	bic.w	r2, r2, #7
	new_thread->stack_info.size = stack_buf_size;
   1f566:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68

	thread_base->prio = priority;
   1f56a:	73a6      	strb	r6, [r4, #14]
	stack_ptr = (char *)stack + stack_obj_size;
   1f56c:	188e      	adds	r6, r1, r2
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f56e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	thread_base->thread_state = (uint8_t)initial_state;
   1f570:	7360      	strb	r0, [r4, #13]
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
   1f572:	e9c4 5506 	strd	r5, r5, [r4, #24]
	thread_base->pended_on = NULL;
   1f576:	60a5      	str	r5, [r4, #8]

	thread_base->sched_locked = 0U;
   1f578:	73e5      	strb	r5, [r4, #15]
	new_thread->stack_info.delta = delta;
   1f57a:	6725      	str	r5, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
   1f57c:	9202      	str	r2, [sp, #8]
   1f57e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1f580:	4620      	mov	r0, r4
   1f582:	9201      	str	r2, [sp, #4]
   1f584:	9a08      	ldr	r2, [sp, #32]
   1f586:	9200      	str	r2, [sp, #0]
   1f588:	4632      	mov	r2, r6
   1f58a:	f7f0 fe03 	bl	10194 <arch_new_thread>
	if (!_current) {
   1f58e:	4b11      	ldr	r3, [pc, #68]	; (1f5d4 <z_setup_new_thread+0x94>)
	new_thread->init_data = NULL;
   1f590:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
   1f592:	689b      	ldr	r3, [r3, #8]
   1f594:	b103      	cbz	r3, 1f598 <z_setup_new_thread+0x58>
	new_thread->resource_pool = _current->resource_pool;
   1f596:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
   1f598:	4630      	mov	r0, r6
   1f59a:	6763      	str	r3, [r4, #116]	; 0x74
   1f59c:	b004      	add	sp, #16
   1f59e:	bd70      	pop	{r4, r5, r6, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
   1f5a0:	f106 0010 	add.w	r0, r6, #16
   1f5a4:	281e      	cmp	r0, #30
   1f5a6:	d9d3      	bls.n	1f550 <z_setup_new_thread+0x10>
   1f5a8:	f44f 7306 	mov.w	r3, #536	; 0x218
   1f5ac:	4a0a      	ldr	r2, [pc, #40]	; (1f5d8 <z_setup_new_thread+0x98>)
   1f5ae:	490b      	ldr	r1, [pc, #44]	; (1f5dc <z_setup_new_thread+0x9c>)
   1f5b0:	480b      	ldr	r0, [pc, #44]	; (1f5e0 <z_setup_new_thread+0xa0>)
   1f5b2:	f005 fb00 	bl	24bb6 <assert_print>
   1f5b6:	4631      	mov	r1, r6
   1f5b8:	480a      	ldr	r0, [pc, #40]	; (1f5e4 <z_setup_new_thread+0xa4>)
   1f5ba:	f06f 030f 	mvn.w	r3, #15
   1f5be:	220e      	movs	r2, #14
   1f5c0:	f005 faf9 	bl	24bb6 <assert_print>
   1f5c4:	f44f 7106 	mov.w	r1, #536	; 0x218
   1f5c8:	4803      	ldr	r0, [pc, #12]	; (1f5d8 <z_setup_new_thread+0x98>)
   1f5ca:	f005 faed 	bl	24ba8 <assert_post_action>
   1f5ce:	bf00      	nop
   1f5d0:	0001f7c5 	.word	0x0001f7c5
   1f5d4:	20021460 	.word	0x20021460
   1f5d8:	00030562 	.word	0x00030562
   1f5dc:	00030585 	.word	0x00030585
   1f5e0:	0002b549 	.word	0x0002b549
   1f5e4:	00030605 	.word	0x00030605

0001f5e8 <z_impl_k_thread_create>:
{
   1f5e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   1f5ea:	b087      	sub	sp, #28
   1f5ec:	4604      	mov	r4, r0
   1f5ee:	e9dd 7612 	ldrd	r7, r6, [sp, #72]	; 0x48
   1f5f2:	f3ef 8505 	mrs	r5, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
   1f5f6:	b175      	cbz	r5, 1f616 <z_impl_k_thread_create+0x2e>
   1f5f8:	4919      	ldr	r1, [pc, #100]	; (1f660 <z_impl_k_thread_create+0x78>)
   1f5fa:	f240 2387 	movw	r3, #647	; 0x287
   1f5fe:	4a19      	ldr	r2, [pc, #100]	; (1f664 <z_impl_k_thread_create+0x7c>)
   1f600:	4819      	ldr	r0, [pc, #100]	; (1f668 <z_impl_k_thread_create+0x80>)
   1f602:	f005 fad8 	bl	24bb6 <assert_print>
   1f606:	4819      	ldr	r0, [pc, #100]	; (1f66c <z_impl_k_thread_create+0x84>)
   1f608:	f005 fad5 	bl	24bb6 <assert_print>
   1f60c:	f240 2187 	movw	r1, #647	; 0x287
   1f610:	4814      	ldr	r0, [pc, #80]	; (1f664 <z_impl_k_thread_create+0x7c>)
   1f612:	f005 fac9 	bl	24ba8 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
   1f616:	9505      	str	r5, [sp, #20]
   1f618:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1f61a:	9504      	str	r5, [sp, #16]
   1f61c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1f61e:	9503      	str	r5, [sp, #12]
   1f620:	9d0e      	ldr	r5, [sp, #56]	; 0x38
   1f622:	9502      	str	r5, [sp, #8]
   1f624:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   1f626:	9501      	str	r5, [sp, #4]
   1f628:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   1f62a:	9500      	str	r5, [sp, #0]
   1f62c:	f7ff ff88 	bl	1f540 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
   1f630:	f1b6 3fff 	cmp.w	r6, #4294967295
   1f634:	bf08      	it	eq
   1f636:	f1b7 3fff 	cmpeq.w	r7, #4294967295
   1f63a:	d005      	beq.n	1f648 <z_impl_k_thread_create+0x60>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f63c:	ea56 0307 	orrs.w	r3, r6, r7
   1f640:	d105      	bne.n	1f64e <z_impl_k_thread_create+0x66>
	z_sched_start(thread);
   1f642:	4620      	mov	r0, r4
   1f644:	f001 fba6 	bl	20d94 <z_sched_start>
}
   1f648:	4620      	mov	r0, r4
   1f64a:	b007      	add	sp, #28
   1f64c:	bdf0      	pop	{r4, r5, r6, r7, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   1f64e:	463a      	mov	r2, r7
   1f650:	4633      	mov	r3, r6
   1f652:	4907      	ldr	r1, [pc, #28]	; (1f670 <z_impl_k_thread_create+0x88>)
   1f654:	f104 0018 	add.w	r0, r4, #24
   1f658:	f002 fc16 	bl	21e88 <z_add_timeout>
   1f65c:	e7f4      	b.n	1f648 <z_impl_k_thread_create+0x60>
   1f65e:	bf00      	nop
   1f660:	00030636 	.word	0x00030636
   1f664:	00030562 	.word	0x00030562
   1f668:	0002b549 	.word	0x0002b549
   1f66c:	00030648 	.word	0x00030648
   1f670:	00021661 	.word	0x00021661

0001f674 <z_init_static_threads>:
{
   1f674:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1f678:	4c39      	ldr	r4, [pc, #228]	; (1f760 <z_init_static_threads+0xec>)
	_FOREACH_STATIC_THREAD(thread_data) {
   1f67a:	4d3a      	ldr	r5, [pc, #232]	; (1f764 <z_init_static_threads+0xf0>)
{
   1f67c:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
   1f67e:	42ac      	cmp	r4, r5
   1f680:	4626      	mov	r6, r4
   1f682:	d92a      	bls.n	1f6da <z_init_static_threads+0x66>
   1f684:	4938      	ldr	r1, [pc, #224]	; (1f768 <z_init_static_threads+0xf4>)
   1f686:	f240 23ee 	movw	r3, #750	; 0x2ee
   1f68a:	4a38      	ldr	r2, [pc, #224]	; (1f76c <z_init_static_threads+0xf8>)
   1f68c:	4838      	ldr	r0, [pc, #224]	; (1f770 <z_init_static_threads+0xfc>)
   1f68e:	f005 fa92 	bl	24bb6 <assert_print>
   1f692:	4838      	ldr	r0, [pc, #224]	; (1f774 <z_init_static_threads+0x100>)
   1f694:	f005 fa8f 	bl	24bb6 <assert_print>
   1f698:	f240 21ee 	movw	r1, #750	; 0x2ee
	_FOREACH_STATIC_THREAD(thread_data) {
   1f69c:	4833      	ldr	r0, [pc, #204]	; (1f76c <z_init_static_threads+0xf8>)
   1f69e:	f005 fa83 	bl	24ba8 <assert_post_action>
		z_setup_new_thread(
   1f6a2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   1f6a6:	9305      	str	r3, [sp, #20]
   1f6a8:	f854 3c10 	ldr.w	r3, [r4, #-16]
   1f6ac:	9304      	str	r3, [sp, #16]
   1f6ae:	f854 3c14 	ldr.w	r3, [r4, #-20]
   1f6b2:	9303      	str	r3, [sp, #12]
   1f6b4:	f854 3c18 	ldr.w	r3, [r4, #-24]
   1f6b8:	9302      	str	r3, [sp, #8]
   1f6ba:	f854 3c1c 	ldr.w	r3, [r4, #-28]
   1f6be:	9301      	str	r3, [sp, #4]
   1f6c0:	f854 3c20 	ldr.w	r3, [r4, #-32]
   1f6c4:	9300      	str	r3, [sp, #0]
   1f6c6:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
   1f6ca:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
   1f6ce:	f7ff ff37 	bl	1f540 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
   1f6d2:	f854 3c30 	ldr.w	r3, [r4, #-48]
   1f6d6:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
   1f6d8:	e7d1      	b.n	1f67e <z_init_static_threads+0xa>
   1f6da:	42ae      	cmp	r6, r5
   1f6dc:	f104 0430 	add.w	r4, r4, #48	; 0x30
   1f6e0:	d3df      	bcc.n	1f6a2 <z_init_static_threads+0x2e>
	k_sched_lock();
   1f6e2:	f001 fba9 	bl	20e38 <k_sched_lock>
   1f6e6:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   1f6ea:	f240 37e7 	movw	r7, #999	; 0x3e7
	_FOREACH_STATIC_THREAD(thread_data) {
   1f6ee:	4c1c      	ldr	r4, [pc, #112]	; (1f760 <z_init_static_threads+0xec>)
   1f6f0:	f8df 9084 	ldr.w	r9, [pc, #132]	; 1f778 <z_init_static_threads+0x104>
   1f6f4:	42ac      	cmp	r4, r5
   1f6f6:	d92c      	bls.n	1f752 <z_init_static_threads+0xde>
   1f6f8:	491b      	ldr	r1, [pc, #108]	; (1f768 <z_init_static_threads+0xf4>)
   1f6fa:	f240 330d 	movw	r3, #781	; 0x30d
   1f6fe:	4a1b      	ldr	r2, [pc, #108]	; (1f76c <z_init_static_threads+0xf8>)
   1f700:	481b      	ldr	r0, [pc, #108]	; (1f770 <z_init_static_threads+0xfc>)
   1f702:	f005 fa58 	bl	24bb6 <assert_print>
   1f706:	481b      	ldr	r0, [pc, #108]	; (1f774 <z_init_static_threads+0x100>)
   1f708:	f005 fa55 	bl	24bb6 <assert_print>
   1f70c:	f240 310d 	movw	r1, #781	; 0x30d
   1f710:	e7c4      	b.n	1f69c <z_init_static_threads+0x28>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
   1f712:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1f714:	1c5a      	adds	r2, r3, #1
   1f716:	d00d      	beq.n	1f734 <z_init_static_threads+0xc0>
   1f718:	2100      	movs	r1, #0
   1f71a:	4638      	mov	r0, r7
					    K_MSEC(thread_data->init_delay));
   1f71c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
   1f720:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f724:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
   1f728:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   1f72c:	d104      	bne.n	1f738 <z_init_static_threads+0xc4>
	z_sched_start(thread);
   1f72e:	4640      	mov	r0, r8
   1f730:	f001 fb30 	bl	20d94 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
   1f734:	3430      	adds	r4, #48	; 0x30
   1f736:	e7dd      	b.n	1f6f4 <z_init_static_threads+0x80>
   1f738:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   1f73c:	2300      	movs	r3, #0
   1f73e:	f7e9 fbd7 	bl	8ef0 <__aeabi_uldivmod>
   1f742:	4602      	mov	r2, r0
   1f744:	460b      	mov	r3, r1
   1f746:	f108 0018 	add.w	r0, r8, #24
   1f74a:	4649      	mov	r1, r9
   1f74c:	f002 fb9c 	bl	21e88 <z_add_timeout>
   1f750:	e7f0      	b.n	1f734 <z_init_static_threads+0xc0>
   1f752:	d3de      	bcc.n	1f712 <z_init_static_threads+0x9e>
}
   1f754:	b007      	add	sp, #28
   1f756:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
   1f75a:	f001 bbd9 	b.w	20f10 <k_sched_unlock>
   1f75e:	bf00      	nop
   1f760:	0002a348 	.word	0x0002a348
   1f764:	0002a498 	.word	0x0002a498
   1f768:	0003066d 	.word	0x0003066d
   1f76c:	00030562 	.word	0x00030562
   1f770:	0002b549 	.word	0x0002b549
   1f774:	0002c5d5 	.word	0x0002c5d5
   1f778:	00021661 	.word	0x00021661

0001f77c <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
   1f77c:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
   1f77e:	b138      	cbz	r0, 1f790 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
   1f780:	4b04      	ldr	r3, [pc, #16]	; (1f794 <z_spin_lock_valid+0x18>)
   1f782:	f000 0003 	and.w	r0, r0, #3
   1f786:	7d1b      	ldrb	r3, [r3, #20]
   1f788:	1ac0      	subs	r0, r0, r3
   1f78a:	bf18      	it	ne
   1f78c:	2001      	movne	r0, #1
   1f78e:	4770      	bx	lr
			return false;
		}
	}
	return true;
   1f790:	2001      	movs	r0, #1
}
   1f792:	4770      	bx	lr
   1f794:	20021460 	.word	0x20021460

0001f798 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f798:	4a05      	ldr	r2, [pc, #20]	; (1f7b0 <z_spin_unlock_valid+0x18>)
{
   1f79a:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
   1f79c:	7d11      	ldrb	r1, [r2, #20]
   1f79e:	6892      	ldr	r2, [r2, #8]
   1f7a0:	430a      	orrs	r2, r1
   1f7a2:	6801      	ldr	r1, [r0, #0]
   1f7a4:	2000      	movs	r0, #0
   1f7a6:	4291      	cmp	r1, r2
		return false;
	}
	l->thread_cpu = 0;
   1f7a8:	bf04      	itt	eq
   1f7aa:	6018      	streq	r0, [r3, #0]
	return true;
   1f7ac:	2001      	moveq	r0, #1
}
   1f7ae:	4770      	bx	lr
   1f7b0:	20021460 	.word	0x20021460

0001f7b4 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
   1f7b4:	4b02      	ldr	r3, [pc, #8]	; (1f7c0 <z_spin_lock_set_owner+0xc>)
   1f7b6:	7d1a      	ldrb	r2, [r3, #20]
   1f7b8:	689b      	ldr	r3, [r3, #8]
   1f7ba:	4313      	orrs	r3, r2
   1f7bc:	6003      	str	r3, [r0, #0]
}
   1f7be:	4770      	bx	lr
   1f7c0:	20021460 	.word	0x20021460

0001f7c4 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
   1f7c4:	b508      	push	{r3, lr}
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f7c6:	4c13      	ldr	r4, [pc, #76]	; (1f814 <idle+0x50>)
   1f7c8:	68a3      	ldr	r3, [r4, #8]
   1f7ca:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1f7ce:	2b00      	cmp	r3, #0
   1f7d0:	db10      	blt.n	1f7f4 <idle+0x30>
   1f7d2:	4d11      	ldr	r5, [pc, #68]	; (1f818 <idle+0x54>)
	__asm__ volatile(
   1f7d4:	f04f 0220 	mov.w	r2, #32
   1f7d8:	f3ef 8311 	mrs	r3, BASEPRI
   1f7dc:	f382 8812 	msr	BASEPRI_MAX, r2
   1f7e0:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
   1f7e4:	f002 fc62 	bl	220ac <z_get_next_timeout_expiry>
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f7e8:	782b      	ldrb	r3, [r5, #0]
		_kernel.idle = z_get_next_timeout_expiry();
   1f7ea:	61a0      	str	r0, [r4, #24]
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f7ec:	b963      	cbnz	r3, 1f808 <idle+0x44>
	arch_cpu_idle();
   1f7ee:	f7f0 fb8d 	bl	ff0c <arch_cpu_idle>
}
   1f7f2:	e7ef      	b.n	1f7d4 <idle+0x10>
	__ASSERT_NO_MSG(_current->base.prio >= 0);
   1f7f4:	4909      	ldr	r1, [pc, #36]	; (1f81c <idle+0x58>)
   1f7f6:	480a      	ldr	r0, [pc, #40]	; (1f820 <idle+0x5c>)
   1f7f8:	2327      	movs	r3, #39	; 0x27
   1f7fa:	4a0a      	ldr	r2, [pc, #40]	; (1f824 <idle+0x60>)
   1f7fc:	f005 f9db 	bl	24bb6 <assert_print>
   1f800:	2127      	movs	r1, #39	; 0x27
   1f802:	4808      	ldr	r0, [pc, #32]	; (1f824 <idle+0x60>)
   1f804:	f005 f9d0 	bl	24ba8 <assert_post_action>
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
   1f808:	f7f0 f8b8 	bl	f97c <pm_system_suspend>
   1f80c:	2800      	cmp	r0, #0
   1f80e:	d1e1      	bne.n	1f7d4 <idle+0x10>
   1f810:	e7ed      	b.n	1f7ee <idle+0x2a>
   1f812:	bf00      	nop
   1f814:	20021460 	.word	0x20021460
   1f818:	200221ee 	.word	0x200221ee
   1f81c:	000306bb 	.word	0x000306bb
   1f820:	0002b549 	.word	0x0002b549
   1f824:	0003069a 	.word	0x0003069a

0001f828 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
   1f828:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   1f82c:	4604      	mov	r4, r0
   1f82e:	4617      	mov	r7, r2
   1f830:	461e      	mov	r6, r3
   1f832:	f3ef 8505 	mrs	r5, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1f836:	b165      	cbz	r5, 1f852 <z_impl_k_mutex_lock+0x2a>
   1f838:	4958      	ldr	r1, [pc, #352]	; (1f99c <z_impl_k_mutex_lock+0x174>)
   1f83a:	2365      	movs	r3, #101	; 0x65
   1f83c:	4a58      	ldr	r2, [pc, #352]	; (1f9a0 <z_impl_k_mutex_lock+0x178>)
   1f83e:	4859      	ldr	r0, [pc, #356]	; (1f9a4 <z_impl_k_mutex_lock+0x17c>)
   1f840:	f005 f9b9 	bl	24bb6 <assert_print>
   1f844:	4858      	ldr	r0, [pc, #352]	; (1f9a8 <z_impl_k_mutex_lock+0x180>)
   1f846:	f005 f9b6 	bl	24bb6 <assert_print>
   1f84a:	2165      	movs	r1, #101	; 0x65
   1f84c:	4854      	ldr	r0, [pc, #336]	; (1f9a0 <z_impl_k_mutex_lock+0x178>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f84e:	f005 f9ab 	bl	24ba8 <assert_post_action>
   1f852:	f04f 0320 	mov.w	r3, #32
   1f856:	f3ef 8811 	mrs	r8, BASEPRI
   1f85a:	f383 8812 	msr	BASEPRI_MAX, r3
   1f85e:	f3bf 8f6f 	isb	sy
   1f862:	4852      	ldr	r0, [pc, #328]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f864:	f7ff ff8a 	bl	1f77c <z_spin_lock_valid>
   1f868:	b960      	cbnz	r0, 1f884 <z_impl_k_mutex_lock+0x5c>
   1f86a:	2394      	movs	r3, #148	; 0x94
   1f86c:	4a50      	ldr	r2, [pc, #320]	; (1f9b0 <z_impl_k_mutex_lock+0x188>)
   1f86e:	4951      	ldr	r1, [pc, #324]	; (1f9b4 <z_impl_k_mutex_lock+0x18c>)
   1f870:	484c      	ldr	r0, [pc, #304]	; (1f9a4 <z_impl_k_mutex_lock+0x17c>)
   1f872:	f005 f9a0 	bl	24bb6 <assert_print>
   1f876:	494d      	ldr	r1, [pc, #308]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f878:	484f      	ldr	r0, [pc, #316]	; (1f9b8 <z_impl_k_mutex_lock+0x190>)
   1f87a:	f005 f99c 	bl	24bb6 <assert_print>
   1f87e:	2194      	movs	r1, #148	; 0x94
   1f880:	484b      	ldr	r0, [pc, #300]	; (1f9b0 <z_impl_k_mutex_lock+0x188>)
   1f882:	e7e4      	b.n	1f84e <z_impl_k_mutex_lock+0x26>
	z_spin_lock_set_owner(l);
   1f884:	4849      	ldr	r0, [pc, #292]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f886:	f7ff ff95 	bl	1f7b4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
   1f88a:	68e3      	ldr	r3, [r4, #12]
   1f88c:	4a4b      	ldr	r2, [pc, #300]	; (1f9bc <z_impl_k_mutex_lock+0x194>)
   1f88e:	b19b      	cbz	r3, 1f8b8 <z_impl_k_mutex_lock+0x90>
   1f890:	68a0      	ldr	r0, [r4, #8]
   1f892:	6891      	ldr	r1, [r2, #8]
   1f894:	4288      	cmp	r0, r1
   1f896:	d027      	beq.n	1f8e8 <z_impl_k_mutex_lock+0xc0>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
   1f898:	ea57 0306 	orrs.w	r3, r7, r6
   1f89c:	d12c      	bne.n	1f8f8 <z_impl_k_mutex_lock+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f89e:	4843      	ldr	r0, [pc, #268]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f8a0:	f7ff ff7a 	bl	1f798 <z_spin_unlock_valid>
   1f8a4:	b1a0      	cbz	r0, 1f8d0 <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1f8a6:	f388 8811 	msr	BASEPRI, r8
   1f8aa:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
   1f8ae:	f06f 000f 	mvn.w	r0, #15
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
   1f8b2:	b002      	add	sp, #8
   1f8b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
   1f8b8:	6891      	ldr	r1, [r2, #8]
   1f8ba:	f991 100e 	ldrsb.w	r1, [r1, #14]
		mutex->lock_count++;
   1f8be:	3301      	adds	r3, #1
   1f8c0:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
   1f8c2:	6893      	ldr	r3, [r2, #8]
   1f8c4:	4839      	ldr	r0, [pc, #228]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
   1f8c6:	6121      	str	r1, [r4, #16]
		mutex->owner = _current;
   1f8c8:	60a3      	str	r3, [r4, #8]
   1f8ca:	f7ff ff65 	bl	1f798 <z_spin_unlock_valid>
   1f8ce:	b968      	cbnz	r0, 1f8ec <z_impl_k_mutex_lock+0xc4>
   1f8d0:	23c2      	movs	r3, #194	; 0xc2
   1f8d2:	4a37      	ldr	r2, [pc, #220]	; (1f9b0 <z_impl_k_mutex_lock+0x188>)
   1f8d4:	493a      	ldr	r1, [pc, #232]	; (1f9c0 <z_impl_k_mutex_lock+0x198>)
   1f8d6:	4833      	ldr	r0, [pc, #204]	; (1f9a4 <z_impl_k_mutex_lock+0x17c>)
   1f8d8:	f005 f96d 	bl	24bb6 <assert_print>
   1f8dc:	4933      	ldr	r1, [pc, #204]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f8de:	4839      	ldr	r0, [pc, #228]	; (1f9c4 <z_impl_k_mutex_lock+0x19c>)
   1f8e0:	f005 f969 	bl	24bb6 <assert_print>
   1f8e4:	21c2      	movs	r1, #194	; 0xc2
   1f8e6:	e7cb      	b.n	1f880 <z_impl_k_mutex_lock+0x58>
					_current->base.prio :
   1f8e8:	6921      	ldr	r1, [r4, #16]
   1f8ea:	e7e8      	b.n	1f8be <z_impl_k_mutex_lock+0x96>
   1f8ec:	f388 8811 	msr	BASEPRI, r8
   1f8f0:	f3bf 8f6f 	isb	sy
		return 0;
   1f8f4:	2000      	movs	r0, #0
   1f8f6:	e7dc      	b.n	1f8b2 <z_impl_k_mutex_lock+0x8a>
	new_prio = new_prio_for_inheritance(_current->base.prio,
   1f8f8:	f991 100e 	ldrsb.w	r1, [r1, #14]
   1f8fc:	f990 300e 	ldrsb.w	r3, [r0, #14]
	return prio >= CONFIG_PRIORITY_CEILING;
}

static inline int z_get_new_prio_with_ceiling(int prio)
{
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   1f900:	f06f 027e 	mvn.w	r2, #126	; 0x7e
   1f904:	4299      	cmp	r1, r3
   1f906:	bfa8      	it	ge
   1f908:	4619      	movge	r1, r3
   1f90a:	4291      	cmp	r1, r2
   1f90c:	bfb8      	it	lt
   1f90e:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
   1f910:	428b      	cmp	r3, r1
   1f912:	dd02      	ble.n	1f91a <z_impl_k_mutex_lock+0xf2>
		resched = adjust_owner_prio(mutex, new_prio);
   1f914:	f009 fcc4 	bl	292a0 <adjust_owner_prio.isra.0>
   1f918:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
   1f91a:	4622      	mov	r2, r4
   1f91c:	4641      	mov	r1, r8
   1f91e:	e9cd 7600 	strd	r7, r6, [sp]
   1f922:	4822      	ldr	r0, [pc, #136]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f924:	f001 fcc2 	bl	212ac <z_pend_curr>
	if (got_mutex == 0) {
   1f928:	2800      	cmp	r0, #0
   1f92a:	d0e3      	beq.n	1f8f4 <z_impl_k_mutex_lock+0xcc>
	__asm__ volatile(
   1f92c:	f04f 0320 	mov.w	r3, #32
   1f930:	f3ef 8611 	mrs	r6, BASEPRI
   1f934:	f383 8812 	msr	BASEPRI_MAX, r3
   1f938:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1f93c:	481b      	ldr	r0, [pc, #108]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f93e:	f7ff ff1d 	bl	1f77c <z_spin_lock_valid>
   1f942:	2800      	cmp	r0, #0
   1f944:	d091      	beq.n	1f86a <z_impl_k_mutex_lock+0x42>
	z_spin_lock_set_owner(l);
   1f946:	4819      	ldr	r0, [pc, #100]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f948:	f7ff ff34 	bl	1f7b4 <z_spin_lock_set_owner>
	if (likely(mutex->owner != NULL)) {
   1f94c:	68a0      	ldr	r0, [r4, #8]
   1f94e:	b1c0      	cbz	r0, 1f982 <z_impl_k_mutex_lock+0x15a>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
   1f950:	6823      	ldr	r3, [r4, #0]
			new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
   1f952:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1f954:	429c      	cmp	r4, r3
   1f956:	d00a      	beq.n	1f96e <z_impl_k_mutex_lock+0x146>
   1f958:	b14b      	cbz	r3, 1f96e <z_impl_k_mutex_lock+0x146>
   1f95a:	f993 300e 	ldrsb.w	r3, [r3, #14]
   1f95e:	4299      	cmp	r1, r3
   1f960:	bfa8      	it	ge
   1f962:	4619      	movge	r1, r3
   1f964:	f06f 037e 	mvn.w	r3, #126	; 0x7e
   1f968:	4299      	cmp	r1, r3
   1f96a:	bfb8      	it	lt
   1f96c:	4619      	movlt	r1, r3
		resched = adjust_owner_prio(mutex, new_prio) || resched;
   1f96e:	f009 fc97 	bl	292a0 <adjust_owner_prio.isra.0>
   1f972:	b130      	cbz	r0, 1f982 <z_impl_k_mutex_lock+0x15a>
		z_reschedule(&lock, key);
   1f974:	4631      	mov	r1, r6
   1f976:	480d      	ldr	r0, [pc, #52]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f978:	f001 f9ca 	bl	20d10 <z_reschedule>
	return -EAGAIN;
   1f97c:	f06f 000a 	mvn.w	r0, #10
   1f980:	e797      	b.n	1f8b2 <z_impl_k_mutex_lock+0x8a>
	if (resched) {
   1f982:	2d00      	cmp	r5, #0
   1f984:	d1f6      	bne.n	1f974 <z_impl_k_mutex_lock+0x14c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1f986:	4809      	ldr	r0, [pc, #36]	; (1f9ac <z_impl_k_mutex_lock+0x184>)
   1f988:	f7ff ff06 	bl	1f798 <z_spin_unlock_valid>
   1f98c:	2800      	cmp	r0, #0
   1f98e:	d09f      	beq.n	1f8d0 <z_impl_k_mutex_lock+0xa8>
	__asm__ volatile(
   1f990:	f386 8811 	msr	BASEPRI, r6
   1f994:	f3bf 8f6f 	isb	sy
   1f998:	e7f0      	b.n	1f97c <z_impl_k_mutex_lock+0x154>
   1f99a:	bf00      	nop
   1f99c:	00030636 	.word	0x00030636
   1f9a0:	000306e3 	.word	0x000306e3
   1f9a4:	0002b549 	.word	0x0002b549
   1f9a8:	00030705 	.word	0x00030705
   1f9ac:	20021488 	.word	0x20021488
   1f9b0:	0002c304 	.word	0x0002c304
   1f9b4:	0002c35d 	.word	0x0002c35d
   1f9b8:	0002c372 	.word	0x0002c372
   1f9bc:	20021460 	.word	0x20021460
   1f9c0:	0002c331 	.word	0x0002c331
   1f9c4:	0002c348 	.word	0x0002c348

0001f9c8 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
   1f9c8:	b570      	push	{r4, r5, r6, lr}
   1f9ca:	4604      	mov	r4, r0
   1f9cc:	f3ef 8605 	mrs	r6, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
   1f9d0:	b166      	cbz	r6, 1f9ec <z_impl_k_mutex_unlock+0x24>
   1f9d2:	4938      	ldr	r1, [pc, #224]	; (1fab4 <z_impl_k_mutex_unlock+0xec>)
   1f9d4:	23cd      	movs	r3, #205	; 0xcd
   1f9d6:	4a38      	ldr	r2, [pc, #224]	; (1fab8 <z_impl_k_mutex_unlock+0xf0>)
   1f9d8:	4838      	ldr	r0, [pc, #224]	; (1fabc <z_impl_k_mutex_unlock+0xf4>)
   1f9da:	f005 f8ec 	bl	24bb6 <assert_print>
   1f9de:	4838      	ldr	r0, [pc, #224]	; (1fac0 <z_impl_k_mutex_unlock+0xf8>)
   1f9e0:	f005 f8e9 	bl	24bb6 <assert_print>
   1f9e4:	21cd      	movs	r1, #205	; 0xcd
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1f9e6:	4834      	ldr	r0, [pc, #208]	; (1fab8 <z_impl_k_mutex_unlock+0xf0>)
   1f9e8:	f005 f8de 	bl	24ba8 <assert_post_action>
	CHECKIF(mutex->owner == NULL) {
   1f9ec:	6883      	ldr	r3, [r0, #8]
   1f9ee:	2b00      	cmp	r3, #0
   1f9f0:	d059      	beq.n	1faa6 <z_impl_k_mutex_unlock+0xde>
	CHECKIF(mutex->owner != _current) {
   1f9f2:	4a34      	ldr	r2, [pc, #208]	; (1fac4 <z_impl_k_mutex_unlock+0xfc>)
   1f9f4:	6892      	ldr	r2, [r2, #8]
   1f9f6:	4293      	cmp	r3, r2
   1f9f8:	d158      	bne.n	1faac <z_impl_k_mutex_unlock+0xe4>
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
   1f9fa:	68c3      	ldr	r3, [r0, #12]
   1f9fc:	b93b      	cbnz	r3, 1fa0e <z_impl_k_mutex_unlock+0x46>
   1f9fe:	4932      	ldr	r1, [pc, #200]	; (1fac8 <z_impl_k_mutex_unlock+0x100>)
   1fa00:	23e5      	movs	r3, #229	; 0xe5
   1fa02:	4a2d      	ldr	r2, [pc, #180]	; (1fab8 <z_impl_k_mutex_unlock+0xf0>)
   1fa04:	482d      	ldr	r0, [pc, #180]	; (1fabc <z_impl_k_mutex_unlock+0xf4>)
   1fa06:	f005 f8d6 	bl	24bb6 <assert_print>
   1fa0a:	21e5      	movs	r1, #229	; 0xe5
   1fa0c:	e7eb      	b.n	1f9e6 <z_impl_k_mutex_unlock+0x1e>

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
   1fa0e:	2b01      	cmp	r3, #1
   1fa10:	d003      	beq.n	1fa1a <z_impl_k_mutex_unlock+0x52>
		mutex->lock_count--;
   1fa12:	3b01      	subs	r3, #1
   1fa14:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	return 0;
   1fa16:	2000      	movs	r0, #0
}
   1fa18:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   1fa1a:	f04f 0320 	mov.w	r3, #32
   1fa1e:	f3ef 8511 	mrs	r5, BASEPRI
   1fa22:	f383 8812 	msr	BASEPRI_MAX, r3
   1fa26:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fa2a:	4828      	ldr	r0, [pc, #160]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa2c:	f7ff fea6 	bl	1f77c <z_spin_lock_valid>
   1fa30:	b960      	cbnz	r0, 1fa4c <z_impl_k_mutex_unlock+0x84>
   1fa32:	2394      	movs	r3, #148	; 0x94
   1fa34:	4a26      	ldr	r2, [pc, #152]	; (1fad0 <z_impl_k_mutex_unlock+0x108>)
   1fa36:	4927      	ldr	r1, [pc, #156]	; (1fad4 <z_impl_k_mutex_unlock+0x10c>)
   1fa38:	4820      	ldr	r0, [pc, #128]	; (1fabc <z_impl_k_mutex_unlock+0xf4>)
   1fa3a:	f005 f8bc 	bl	24bb6 <assert_print>
   1fa3e:	4923      	ldr	r1, [pc, #140]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa40:	4825      	ldr	r0, [pc, #148]	; (1fad8 <z_impl_k_mutex_unlock+0x110>)
   1fa42:	f005 f8b8 	bl	24bb6 <assert_print>
   1fa46:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fa48:	4821      	ldr	r0, [pc, #132]	; (1fad0 <z_impl_k_mutex_unlock+0x108>)
   1fa4a:	e7cd      	b.n	1f9e8 <z_impl_k_mutex_unlock+0x20>
	z_spin_lock_set_owner(l);
   1fa4c:	481f      	ldr	r0, [pc, #124]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa4e:	f7ff feb1 	bl	1f7b4 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
   1fa52:	6921      	ldr	r1, [r4, #16]
   1fa54:	68a0      	ldr	r0, [r4, #8]
   1fa56:	f009 fc23 	bl	292a0 <adjust_owner_prio.isra.0>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
   1fa5a:	4620      	mov	r0, r4
   1fa5c:	f001 fea4 	bl	217a8 <z_unpend_first_thread>
	mutex->owner = new_owner;
   1fa60:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
   1fa62:	b150      	cbz	r0, 1fa7a <z_impl_k_mutex_unlock+0xb2>
		mutex->owner_orig_prio = new_owner->base.prio;
   1fa64:	f990 200e 	ldrsb.w	r2, [r0, #14]
   1fa68:	6122      	str	r2, [r4, #16]
   1fa6a:	67c6      	str	r6, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
   1fa6c:	f001 f8c4 	bl	20bf8 <z_ready_thread>
		z_reschedule(&lock, key);
   1fa70:	4629      	mov	r1, r5
   1fa72:	4816      	ldr	r0, [pc, #88]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa74:	f001 f94c 	bl	20d10 <z_reschedule>
   1fa78:	e7cd      	b.n	1fa16 <z_impl_k_mutex_unlock+0x4e>
		mutex->lock_count = 0U;
   1fa7a:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fa7c:	4813      	ldr	r0, [pc, #76]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa7e:	f7ff fe8b 	bl	1f798 <z_spin_unlock_valid>
   1fa82:	b958      	cbnz	r0, 1fa9c <z_impl_k_mutex_unlock+0xd4>
   1fa84:	23c2      	movs	r3, #194	; 0xc2
   1fa86:	4a12      	ldr	r2, [pc, #72]	; (1fad0 <z_impl_k_mutex_unlock+0x108>)
   1fa88:	4914      	ldr	r1, [pc, #80]	; (1fadc <z_impl_k_mutex_unlock+0x114>)
   1fa8a:	480c      	ldr	r0, [pc, #48]	; (1fabc <z_impl_k_mutex_unlock+0xf4>)
   1fa8c:	f005 f893 	bl	24bb6 <assert_print>
   1fa90:	490e      	ldr	r1, [pc, #56]	; (1facc <z_impl_k_mutex_unlock+0x104>)
   1fa92:	4813      	ldr	r0, [pc, #76]	; (1fae0 <z_impl_k_mutex_unlock+0x118>)
   1fa94:	f005 f88f 	bl	24bb6 <assert_print>
   1fa98:	21c2      	movs	r1, #194	; 0xc2
   1fa9a:	e7d5      	b.n	1fa48 <z_impl_k_mutex_unlock+0x80>
	__asm__ volatile(
   1fa9c:	f385 8811 	msr	BASEPRI, r5
   1faa0:	f3bf 8f6f 	isb	sy
   1faa4:	e7b7      	b.n	1fa16 <z_impl_k_mutex_unlock+0x4e>
		return -EINVAL;
   1faa6:	f06f 0015 	mvn.w	r0, #21
   1faaa:	e7b5      	b.n	1fa18 <z_impl_k_mutex_unlock+0x50>
		return -EPERM;
   1faac:	f04f 30ff 	mov.w	r0, #4294967295
   1fab0:	e7b2      	b.n	1fa18 <z_impl_k_mutex_unlock+0x50>
   1fab2:	bf00      	nop
   1fab4:	00030636 	.word	0x00030636
   1fab8:	000306e3 	.word	0x000306e3
   1fabc:	0002b549 	.word	0x0002b549
   1fac0:	00030705 	.word	0x00030705
   1fac4:	20021460 	.word	0x20021460
   1fac8:	0003072a 	.word	0x0003072a
   1facc:	20021488 	.word	0x20021488
   1fad0:	0002c304 	.word	0x0002c304
   1fad4:	0002c35d 	.word	0x0002c35d
   1fad8:	0002c372 	.word	0x0002c372
   1fadc:	0002c331 	.word	0x0002c331
   1fae0:	0002c348 	.word	0x0002c348

0001fae4 <queue_insert>:
#include <syscalls/k_queue_cancel_wait_mrsh.c>
#endif

static int32_t queue_insert(struct k_queue *queue, void *prev, void *data,
			    bool alloc, bool is_append)
{
   1fae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1fae8:	4604      	mov	r4, r0
   1faea:	460e      	mov	r6, r1
   1faec:	4690      	mov	r8, r2
   1faee:	4699      	mov	r9, r3
   1faf0:	f89d a020 	ldrb.w	sl, [sp, #32]
	struct k_thread *first_pending_thread;
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1faf4:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1faf8:	f04f 0320 	mov.w	r3, #32
   1fafc:	f3ef 8711 	mrs	r7, BASEPRI
   1fb00:	f383 8812 	msr	BASEPRI_MAX, r3
   1fb04:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fb08:	4628      	mov	r0, r5
   1fb0a:	f7ff fe37 	bl	1f77c <z_spin_lock_valid>
   1fb0e:	b968      	cbnz	r0, 1fb2c <queue_insert+0x48>
   1fb10:	2394      	movs	r3, #148	; 0x94
   1fb12:	4a3b      	ldr	r2, [pc, #236]	; (1fc00 <queue_insert+0x11c>)
   1fb14:	493b      	ldr	r1, [pc, #236]	; (1fc04 <queue_insert+0x120>)
   1fb16:	483c      	ldr	r0, [pc, #240]	; (1fc08 <queue_insert+0x124>)
   1fb18:	f005 f84d 	bl	24bb6 <assert_print>
   1fb1c:	4629      	mov	r1, r5
   1fb1e:	483b      	ldr	r0, [pc, #236]	; (1fc0c <queue_insert+0x128>)
   1fb20:	f005 f849 	bl	24bb6 <assert_print>
   1fb24:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fb26:	4836      	ldr	r0, [pc, #216]	; (1fc00 <queue_insert+0x11c>)
   1fb28:	f005 f83e 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fb2c:	4628      	mov	r0, r5
   1fb2e:	f7ff fe41 	bl	1f7b4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, queue_insert, queue, alloc);

	if (is_append) {
   1fb32:	f1ba 0f00 	cmp.w	sl, #0
   1fb36:	d000      	beq.n	1fb3a <queue_insert+0x56>
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_sfnode_t *sys_sflist_peek_tail(sys_sflist_t *list)
{
	return list->tail;
   1fb38:	6866      	ldr	r6, [r4, #4]
		prev = sys_sflist_peek_tail(&queue->data_q);
	}
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
   1fb3a:	f104 000c 	add.w	r0, r4, #12
   1fb3e:	f001 fe33 	bl	217a8 <z_unpend_first_thread>

	if (first_pending_thread != NULL) {
   1fb42:	b158      	cbz	r0, 1fb5c <queue_insert+0x78>
   1fb44:	2300      	movs	r3, #0
   1fb46:	f8c0 8014 	str.w	r8, [r0, #20]
   1fb4a:	67c3      	str	r3, [r0, #124]	; 0x7c
	z_ready_thread(thread);
   1fb4c:	f001 f854 	bl	20bf8 <z_ready_thread>

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, queue_insert, queue, alloc, K_FOREVER);

	sys_sflist_insert(&queue->data_q, prev, data);
	handle_poll_events(queue, K_POLL_STATE_DATA_AVAILABLE);
	z_reschedule(&queue->lock, key);
   1fb50:	4628      	mov	r0, r5
   1fb52:	4639      	mov	r1, r7
   1fb54:	f001 f8dc 	bl	20d10 <z_reschedule>
		return 0;
   1fb58:	2000      	movs	r0, #0
   1fb5a:	e01c      	b.n	1fb96 <queue_insert+0xb2>
	if (alloc) {
   1fb5c:	f1b9 0f00 	cmp.w	r9, #0
   1fb60:	d02b      	beq.n	1fbba <queue_insert+0xd6>
	return z_thread_aligned_alloc(0, size);
   1fb62:	2108      	movs	r1, #8
   1fb64:	f003 f8da 	bl	22d1c <z_thread_aligned_alloc>
		if (anode == NULL) {
   1fb68:	b9b8      	cbnz	r0, 1fb9a <queue_insert+0xb6>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fb6a:	4628      	mov	r0, r5
   1fb6c:	f7ff fe14 	bl	1f798 <z_spin_unlock_valid>
   1fb70:	b958      	cbnz	r0, 1fb8a <queue_insert+0xa6>
   1fb72:	23c2      	movs	r3, #194	; 0xc2
   1fb74:	4a22      	ldr	r2, [pc, #136]	; (1fc00 <queue_insert+0x11c>)
   1fb76:	4926      	ldr	r1, [pc, #152]	; (1fc10 <queue_insert+0x12c>)
   1fb78:	4823      	ldr	r0, [pc, #140]	; (1fc08 <queue_insert+0x124>)
   1fb7a:	f005 f81c 	bl	24bb6 <assert_print>
   1fb7e:	4629      	mov	r1, r5
   1fb80:	4824      	ldr	r0, [pc, #144]	; (1fc14 <queue_insert+0x130>)
   1fb82:	f005 f818 	bl	24bb6 <assert_print>
   1fb86:	21c2      	movs	r1, #194	; 0xc2
   1fb88:	e7cd      	b.n	1fb26 <queue_insert+0x42>
	__asm__ volatile(
   1fb8a:	f387 8811 	msr	BASEPRI, r7
   1fb8e:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
   1fb92:	f06f 000b 	mvn.w	r0, #11

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, queue_insert, queue, alloc, 0);

	return 0;
}
   1fb96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param flags A value between 0 and 3 to set the flags value
 */
static inline void sys_sfnode_init(sys_sfnode_t *node, uint8_t flags)
{
	__ASSERT((flags & ~SYS_SFLIST_FLAGS_MASK) == 0UL, "flags too large");
	node->next_and_flags = flags;
   1fb9a:	2201      	movs	r2, #1
		anode->data = data;
   1fb9c:	f8c0 8004 	str.w	r8, [r0, #4]
   1fba0:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fba2:	6801      	ldr	r1, [r0, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fba4:	f001 0103 	and.w	r1, r1, #3
 */
static inline void sys_sflist_insert(sys_sflist_t *list,
				     sys_sfnode_t *prev,
				     sys_sfnode_t *node);

Z_GENLIST_INSERT(sflist, sfnode)
   1fba8:	b95e      	cbnz	r6, 1fbc2 <queue_insert+0xde>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fbaa:	6822      	ldr	r2, [r4, #0]
   1fbac:	430a      	orrs	r2, r1
   1fbae:	6002      	str	r2, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fbb0:	6862      	ldr	r2, [r4, #4]
	list->head = node;
   1fbb2:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
   1fbb4:	b96a      	cbnz	r2, 1fbd2 <queue_insert+0xee>
	list->tail = node;
   1fbb6:	6060      	str	r0, [r4, #4]
}
   1fbb8:	e00b      	b.n	1fbd2 <queue_insert+0xee>
}
   1fbba:	4640      	mov	r0, r8
	node->next_and_flags = flags;
   1fbbc:	f8c8 9000 	str.w	r9, [r8]
}
   1fbc0:	e7ef      	b.n	1fba2 <queue_insert+0xbe>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fbc2:	6832      	ldr	r2, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
   1fbc4:	2a03      	cmp	r2, #3
   1fbc6:	d810      	bhi.n	1fbea <queue_insert+0x106>
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fbc8:	6001      	str	r1, [r0, #0]
	return list->tail;
   1fbca:	6861      	ldr	r1, [r4, #4]
Z_GENLIST_APPEND(sflist, sfnode)
   1fbcc:	b939      	cbnz	r1, 1fbde <queue_insert+0xfa>
	list->head = node;
   1fbce:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
   1fbd2:	2104      	movs	r1, #4
   1fbd4:	f104 0014 	add.w	r0, r4, #20
   1fbd8:	f009 fd24 	bl	29624 <z_handle_obj_poll_events>
   1fbdc:	e7b8      	b.n	1fb50 <queue_insert+0x6c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fbde:	680a      	ldr	r2, [r1, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fbe0:	f002 0203 	and.w	r2, r2, #3
   1fbe4:	4302      	orrs	r2, r0
   1fbe6:	600a      	str	r2, [r1, #0]
   1fbe8:	e7e5      	b.n	1fbb6 <queue_insert+0xd2>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fbea:	f022 0203 	bic.w	r2, r2, #3
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fbee:	430a      	orrs	r2, r1
   1fbf0:	6002      	str	r2, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   1fbf2:	6832      	ldr	r2, [r6, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
   1fbf4:	f002 0203 	and.w	r2, r2, #3
   1fbf8:	ea40 0302 	orr.w	r3, r0, r2
   1fbfc:	6033      	str	r3, [r6, #0]
}
   1fbfe:	e7e8      	b.n	1fbd2 <queue_insert+0xee>
   1fc00:	0002c304 	.word	0x0002c304
   1fc04:	0002c35d 	.word	0x0002c35d
   1fc08:	0002b549 	.word	0x0002b549
   1fc0c:	0002c372 	.word	0x0002c372
   1fc10:	0002c331 	.word	0x0002c331
   1fc14:	0002c348 	.word	0x0002c348

0001fc18 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
   1fc18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1fc1c:	4606      	mov	r6, r0
   1fc1e:	4691      	mov	r9, r2
   1fc20:	461f      	mov	r7, r3
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
   1fc22:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
   1fc26:	f04f 0320 	mov.w	r3, #32
   1fc2a:	f3ef 8811 	mrs	r8, BASEPRI
   1fc2e:	f383 8812 	msr	BASEPRI_MAX, r3
   1fc32:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fc36:	4628      	mov	r0, r5
   1fc38:	f7ff fda0 	bl	1f77c <z_spin_lock_valid>
   1fc3c:	b968      	cbnz	r0, 1fc5a <z_impl_k_queue_get+0x42>
   1fc3e:	2394      	movs	r3, #148	; 0x94
   1fc40:	4a23      	ldr	r2, [pc, #140]	; (1fcd0 <z_impl_k_queue_get+0xb8>)
   1fc42:	4924      	ldr	r1, [pc, #144]	; (1fcd4 <z_impl_k_queue_get+0xbc>)
   1fc44:	4824      	ldr	r0, [pc, #144]	; (1fcd8 <z_impl_k_queue_get+0xc0>)
   1fc46:	f004 ffb6 	bl	24bb6 <assert_print>
   1fc4a:	4629      	mov	r1, r5
   1fc4c:	4823      	ldr	r0, [pc, #140]	; (1fcdc <z_impl_k_queue_get+0xc4>)
   1fc4e:	f004 ffb2 	bl	24bb6 <assert_print>
   1fc52:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fc54:	481e      	ldr	r0, [pc, #120]	; (1fcd0 <z_impl_k_queue_get+0xb8>)
   1fc56:	f004 ffa7 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fc5a:	4628      	mov	r0, r5
   1fc5c:	f7ff fdaa 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head;
   1fc60:	6834      	ldr	r4, [r6, #0]
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
   1fc62:	b1ec      	cbz	r4, 1fca0 <z_impl_k_queue_get+0x88>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fc64:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1fc66:	6872      	ldr	r2, [r6, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
   1fc68:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
   1fc6c:	4294      	cmp	r4, r2
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
   1fc6e:	4620      	mov	r0, r4
   1fc70:	f04f 0101 	mov.w	r1, #1
	list->head = node;
   1fc74:	6033      	str	r3, [r6, #0]
	list->tail = node;
   1fc76:	bf08      	it	eq
   1fc78:	6073      	streq	r3, [r6, #4]
   1fc7a:	f009 fb20 	bl	292be <z_queue_node_peek>
   1fc7e:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fc80:	4628      	mov	r0, r5
   1fc82:	f7ff fd89 	bl	1f798 <z_spin_unlock_valid>
   1fc86:	b9d8      	cbnz	r0, 1fcc0 <z_impl_k_queue_get+0xa8>
   1fc88:	23c2      	movs	r3, #194	; 0xc2
   1fc8a:	4a11      	ldr	r2, [pc, #68]	; (1fcd0 <z_impl_k_queue_get+0xb8>)
   1fc8c:	4914      	ldr	r1, [pc, #80]	; (1fce0 <z_impl_k_queue_get+0xc8>)
   1fc8e:	4812      	ldr	r0, [pc, #72]	; (1fcd8 <z_impl_k_queue_get+0xc0>)
   1fc90:	f004 ff91 	bl	24bb6 <assert_print>
   1fc94:	4629      	mov	r1, r5
   1fc96:	4813      	ldr	r0, [pc, #76]	; (1fce4 <z_impl_k_queue_get+0xcc>)
   1fc98:	f004 ff8d 	bl	24bb6 <assert_print>
   1fc9c:	21c2      	movs	r1, #194	; 0xc2
   1fc9e:	e7d9      	b.n	1fc54 <z_impl_k_queue_get+0x3c>
		return data;
	}

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, get, queue, timeout);

	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1fca0:	ea59 0307 	orrs.w	r3, r9, r7
   1fca4:	d0ec      	beq.n	1fc80 <z_impl_k_queue_get+0x68>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout, NULL);

		return NULL;
	}

	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
   1fca6:	4641      	mov	r1, r8
   1fca8:	4628      	mov	r0, r5
   1fcaa:	e9cd 9700 	strd	r9, r7, [sp]
   1fcae:	f106 020c 	add.w	r2, r6, #12
   1fcb2:	f001 fafb 	bl	212ac <z_pend_curr>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
   1fcb6:	b938      	cbnz	r0, 1fcc8 <z_impl_k_queue_get+0xb0>
   1fcb8:	4b0b      	ldr	r3, [pc, #44]	; (1fce8 <z_impl_k_queue_get+0xd0>)
   1fcba:	689b      	ldr	r3, [r3, #8]
   1fcbc:	695c      	ldr	r4, [r3, #20]
   1fcbe:	e003      	b.n	1fcc8 <z_impl_k_queue_get+0xb0>
	__asm__ volatile(
   1fcc0:	f388 8811 	msr	BASEPRI, r8
   1fcc4:	f3bf 8f6f 	isb	sy
}
   1fcc8:	4620      	mov	r0, r4
   1fcca:	b003      	add	sp, #12
   1fccc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1fcd0:	0002c304 	.word	0x0002c304
   1fcd4:	0002c35d 	.word	0x0002c35d
   1fcd8:	0002b549 	.word	0x0002b549
   1fcdc:	0002c372 	.word	0x0002c372
   1fce0:	0002c331 	.word	0x0002c331
   1fce4:	0002c348 	.word	0x0002c348
   1fce8:	20021460 	.word	0x20021460

0001fcec <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
   1fcec:	b538      	push	{r3, r4, r5, lr}
   1fcee:	4604      	mov	r4, r0
	__asm__ volatile(
   1fcf0:	f04f 0320 	mov.w	r3, #32
   1fcf4:	f3ef 8511 	mrs	r5, BASEPRI
   1fcf8:	f383 8812 	msr	BASEPRI_MAX, r3
   1fcfc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fd00:	4817      	ldr	r0, [pc, #92]	; (1fd60 <z_impl_k_sem_give+0x74>)
   1fd02:	f7ff fd3b 	bl	1f77c <z_spin_lock_valid>
   1fd06:	b968      	cbnz	r0, 1fd24 <z_impl_k_sem_give+0x38>
   1fd08:	2394      	movs	r3, #148	; 0x94
   1fd0a:	4a16      	ldr	r2, [pc, #88]	; (1fd64 <z_impl_k_sem_give+0x78>)
   1fd0c:	4916      	ldr	r1, [pc, #88]	; (1fd68 <z_impl_k_sem_give+0x7c>)
   1fd0e:	4817      	ldr	r0, [pc, #92]	; (1fd6c <z_impl_k_sem_give+0x80>)
   1fd10:	f004 ff51 	bl	24bb6 <assert_print>
   1fd14:	4912      	ldr	r1, [pc, #72]	; (1fd60 <z_impl_k_sem_give+0x74>)
   1fd16:	4816      	ldr	r0, [pc, #88]	; (1fd70 <z_impl_k_sem_give+0x84>)
   1fd18:	f004 ff4d 	bl	24bb6 <assert_print>
   1fd1c:	2194      	movs	r1, #148	; 0x94
   1fd1e:	4811      	ldr	r0, [pc, #68]	; (1fd64 <z_impl_k_sem_give+0x78>)
   1fd20:	f004 ff42 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fd24:	480e      	ldr	r0, [pc, #56]	; (1fd60 <z_impl_k_sem_give+0x74>)
   1fd26:	f7ff fd45 	bl	1f7b4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
   1fd2a:	4620      	mov	r0, r4
   1fd2c:	f001 fd3c 	bl	217a8 <z_unpend_first_thread>

	if (thread != NULL) {
   1fd30:	b148      	cbz	r0, 1fd46 <z_impl_k_sem_give+0x5a>
   1fd32:	2200      	movs	r2, #0
   1fd34:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
   1fd36:	f000 ff5f 	bl	20bf8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
   1fd3a:	4629      	mov	r1, r5

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
   1fd3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
   1fd40:	4807      	ldr	r0, [pc, #28]	; (1fd60 <z_impl_k_sem_give+0x74>)
   1fd42:	f000 bfe5 	b.w	20d10 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fd46:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   1fd4a:	429a      	cmp	r2, r3
   1fd4c:	bf18      	it	ne
   1fd4e:	3301      	addne	r3, #1
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fd50:	2102      	movs	r1, #2
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
   1fd52:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
   1fd54:	f104 0010 	add.w	r0, r4, #16
   1fd58:	f009 fc64 	bl	29624 <z_handle_obj_poll_events>
}
   1fd5c:	e7ed      	b.n	1fd3a <z_impl_k_sem_give+0x4e>
   1fd5e:	bf00      	nop
   1fd60:	2002148c 	.word	0x2002148c
   1fd64:	0002c304 	.word	0x0002c304
   1fd68:	0002c35d 	.word	0x0002c35d
   1fd6c:	0002b549 	.word	0x0002b549
   1fd70:	0002c372 	.word	0x0002c372

0001fd74 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
   1fd74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1fd76:	4604      	mov	r4, r0
   1fd78:	4616      	mov	r6, r2
   1fd7a:	461d      	mov	r5, r3
   1fd7c:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
   1fd80:	b17b      	cbz	r3, 1fda2 <z_impl_k_sem_take+0x2e>
   1fd82:	ea52 0305 	orrs.w	r3, r2, r5
   1fd86:	d00c      	beq.n	1fda2 <z_impl_k_sem_take+0x2e>
   1fd88:	492d      	ldr	r1, [pc, #180]	; (1fe40 <z_impl_k_sem_take+0xcc>)
   1fd8a:	2379      	movs	r3, #121	; 0x79
   1fd8c:	4a2d      	ldr	r2, [pc, #180]	; (1fe44 <z_impl_k_sem_take+0xd0>)
   1fd8e:	482e      	ldr	r0, [pc, #184]	; (1fe48 <z_impl_k_sem_take+0xd4>)
   1fd90:	f004 ff11 	bl	24bb6 <assert_print>
   1fd94:	482d      	ldr	r0, [pc, #180]	; (1fe4c <z_impl_k_sem_take+0xd8>)
   1fd96:	f004 ff0e 	bl	24bb6 <assert_print>
   1fd9a:	2179      	movs	r1, #121	; 0x79
   1fd9c:	4829      	ldr	r0, [pc, #164]	; (1fe44 <z_impl_k_sem_take+0xd0>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fd9e:	f004 ff03 	bl	24ba8 <assert_post_action>
   1fda2:	f04f 0320 	mov.w	r3, #32
   1fda6:	f3ef 8711 	mrs	r7, BASEPRI
   1fdaa:	f383 8812 	msr	BASEPRI_MAX, r3
   1fdae:	f3bf 8f6f 	isb	sy
   1fdb2:	4827      	ldr	r0, [pc, #156]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fdb4:	f7ff fce2 	bl	1f77c <z_spin_lock_valid>
   1fdb8:	b960      	cbnz	r0, 1fdd4 <z_impl_k_sem_take+0x60>
   1fdba:	2394      	movs	r3, #148	; 0x94
   1fdbc:	4a25      	ldr	r2, [pc, #148]	; (1fe54 <z_impl_k_sem_take+0xe0>)
   1fdbe:	4926      	ldr	r1, [pc, #152]	; (1fe58 <z_impl_k_sem_take+0xe4>)
   1fdc0:	4821      	ldr	r0, [pc, #132]	; (1fe48 <z_impl_k_sem_take+0xd4>)
   1fdc2:	f004 fef8 	bl	24bb6 <assert_print>
   1fdc6:	4922      	ldr	r1, [pc, #136]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fdc8:	4824      	ldr	r0, [pc, #144]	; (1fe5c <z_impl_k_sem_take+0xe8>)
   1fdca:	f004 fef4 	bl	24bb6 <assert_print>
   1fdce:	2194      	movs	r1, #148	; 0x94
   1fdd0:	4820      	ldr	r0, [pc, #128]	; (1fe54 <z_impl_k_sem_take+0xe0>)
   1fdd2:	e7e4      	b.n	1fd9e <z_impl_k_sem_take+0x2a>
	z_spin_lock_set_owner(l);
   1fdd4:	481e      	ldr	r0, [pc, #120]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fdd6:	f7ff fced 	bl	1f7b4 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
   1fdda:	68a3      	ldr	r3, [r4, #8]
   1fddc:	b1c3      	cbz	r3, 1fe10 <z_impl_k_sem_take+0x9c>
		sem->count--;
   1fdde:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fde0:	481b      	ldr	r0, [pc, #108]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fde2:	60a3      	str	r3, [r4, #8]
   1fde4:	f7ff fcd8 	bl	1f798 <z_spin_unlock_valid>
   1fde8:	b958      	cbnz	r0, 1fe02 <z_impl_k_sem_take+0x8e>
   1fdea:	23c2      	movs	r3, #194	; 0xc2
   1fdec:	4a19      	ldr	r2, [pc, #100]	; (1fe54 <z_impl_k_sem_take+0xe0>)
   1fdee:	491c      	ldr	r1, [pc, #112]	; (1fe60 <z_impl_k_sem_take+0xec>)
   1fdf0:	4815      	ldr	r0, [pc, #84]	; (1fe48 <z_impl_k_sem_take+0xd4>)
   1fdf2:	f004 fee0 	bl	24bb6 <assert_print>
   1fdf6:	4916      	ldr	r1, [pc, #88]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fdf8:	481a      	ldr	r0, [pc, #104]	; (1fe64 <z_impl_k_sem_take+0xf0>)
   1fdfa:	f004 fedc 	bl	24bb6 <assert_print>
   1fdfe:	21c2      	movs	r1, #194	; 0xc2
   1fe00:	e7e6      	b.n	1fdd0 <z_impl_k_sem_take+0x5c>
	__asm__ volatile(
   1fe02:	f387 8811 	msr	BASEPRI, r7
   1fe06:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
   1fe0a:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
   1fe0c:	b003      	add	sp, #12
   1fe0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   1fe10:	ea56 0305 	orrs.w	r3, r6, r5
   1fe14:	d10b      	bne.n	1fe2e <z_impl_k_sem_take+0xba>
   1fe16:	480e      	ldr	r0, [pc, #56]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fe18:	f7ff fcbe 	bl	1f798 <z_spin_unlock_valid>
   1fe1c:	2800      	cmp	r0, #0
   1fe1e:	d0e4      	beq.n	1fdea <z_impl_k_sem_take+0x76>
   1fe20:	f387 8811 	msr	BASEPRI, r7
   1fe24:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
   1fe28:	f06f 000f 	mvn.w	r0, #15
   1fe2c:	e7ee      	b.n	1fe0c <z_impl_k_sem_take+0x98>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
   1fe2e:	4622      	mov	r2, r4
   1fe30:	4639      	mov	r1, r7
   1fe32:	e9cd 6500 	strd	r6, r5, [sp]
   1fe36:	4806      	ldr	r0, [pc, #24]	; (1fe50 <z_impl_k_sem_take+0xdc>)
   1fe38:	f001 fa38 	bl	212ac <z_pend_curr>
	return ret;
   1fe3c:	e7e6      	b.n	1fe0c <z_impl_k_sem_take+0x98>
   1fe3e:	bf00      	nop
   1fe40:	00030761 	.word	0x00030761
   1fe44:	00030741 	.word	0x00030741
   1fe48:	0002b549 	.word	0x0002b549
   1fe4c:	0002f10a 	.word	0x0002f10a
   1fe50:	2002148c 	.word	0x2002148c
   1fe54:	0002c304 	.word	0x0002c304
   1fe58:	0002c35d 	.word	0x0002c35d
   1fe5c:	0002c372 	.word	0x0002c372
   1fe60:	0002c331 	.word	0x0002c331
   1fe64:	0002c348 	.word	0x0002c348

0001fe68 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
   1fe68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
   1fe6a:	2400      	movs	r4, #0
   1fe6c:	4b08      	ldr	r3, [pc, #32]	; (1fe90 <k_sys_work_q_init+0x28>)
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
   1fe6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
	struct k_work_queue_config cfg = {
   1fe72:	9302      	str	r3, [sp, #8]
	k_work_queue_start(&k_sys_work_q,
   1fe74:	ab02      	add	r3, sp, #8
   1fe76:	9300      	str	r3, [sp, #0]
   1fe78:	4906      	ldr	r1, [pc, #24]	; (1fe94 <k_sys_work_q_init+0x2c>)
   1fe7a:	f04f 33ff 	mov.w	r3, #4294967295
   1fe7e:	4806      	ldr	r0, [pc, #24]	; (1fe98 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
   1fe80:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
   1fe84:	f000 fac0 	bl	20408 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
   1fe88:	4620      	mov	r0, r4
   1fe8a:	b004      	add	sp, #16
   1fe8c:	bd10      	pop	{r4, pc}
   1fe8e:	bf00      	nop
   1fe90:	000307af 	.word	0x000307af
   1fe94:	20033050 	.word	0x20033050
   1fe98:	20009c78 	.word	0x20009c78

0001fe9c <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
   1fe9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fea0:	4604      	mov	r4, r0
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1fea2:	4e6e      	ldr	r6, [pc, #440]	; (2005c <work_queue_main+0x1c0>)
	return list->head;
   1fea4:	4f6e      	ldr	r7, [pc, #440]	; (20060 <work_queue_main+0x1c4>)
   1fea6:	b085      	sub	sp, #20
	__asm__ volatile(
   1fea8:	f04f 0320 	mov.w	r3, #32
   1feac:	f3ef 8811 	mrs	r8, BASEPRI
   1feb0:	f383 8812 	msr	BASEPRI_MAX, r3
   1feb4:	f3bf 8f6f 	isb	sy
   1feb8:	4630      	mov	r0, r6
   1feba:	f7ff fc5f 	bl	1f77c <z_spin_lock_valid>
   1febe:	b968      	cbnz	r0, 1fedc <work_queue_main+0x40>
   1fec0:	2394      	movs	r3, #148	; 0x94
   1fec2:	4a68      	ldr	r2, [pc, #416]	; (20064 <work_queue_main+0x1c8>)
   1fec4:	4968      	ldr	r1, [pc, #416]	; (20068 <work_queue_main+0x1cc>)
   1fec6:	4869      	ldr	r0, [pc, #420]	; (2006c <work_queue_main+0x1d0>)
   1fec8:	f004 fe75 	bl	24bb6 <assert_print>
   1fecc:	4963      	ldr	r1, [pc, #396]	; (2005c <work_queue_main+0x1c0>)
   1fece:	4868      	ldr	r0, [pc, #416]	; (20070 <work_queue_main+0x1d4>)
   1fed0:	f004 fe71 	bl	24bb6 <assert_print>
   1fed4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1fed6:	4863      	ldr	r0, [pc, #396]	; (20064 <work_queue_main+0x1c8>)
   1fed8:	f004 fe66 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   1fedc:	4630      	mov	r0, r6
   1fede:	f7ff fc69 	bl	1f7b4 <z_spin_lock_set_owner>
   1fee2:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
Z_GENLIST_GET(slist, snode)
   1fee6:	b9ad      	cbnz	r5, 1ff14 <work_queue_main+0x78>
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
   1fee8:	2102      	movs	r1, #2
   1feea:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
   1feee:	f009 fa24 	bl	2933a <flag_test_and_clear>
   1fef2:	2800      	cmp	r0, #0
   1fef4:	d135      	bne.n	1ff62 <work_queue_main+0xc6>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
   1fef6:	2300      	movs	r3, #0
   1fef8:	f04f 32ff 	mov.w	r2, #4294967295
   1fefc:	9302      	str	r3, [sp, #8]
   1fefe:	f04f 33ff 	mov.w	r3, #4294967295
   1ff02:	4641      	mov	r1, r8
   1ff04:	e9cd 2300 	strd	r2, r3, [sp]
   1ff08:	4630      	mov	r0, r6
   1ff0a:	f104 0290 	add.w	r2, r4, #144	; 0x90
   1ff0e:	f001 ff41 	bl	21d94 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
   1ff12:	e7c9      	b.n	1fea8 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1ff14:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
	return node->next;
   1ff18:	682b      	ldr	r3, [r5, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   1ff1a:	4295      	cmp	r5, r2
	list->tail = node;
   1ff1c:	bf08      	it	eq
   1ff1e:	f8c4 308c 	streq.w	r3, [r4, #140]	; 0x8c
	list->head = node;
   1ff22:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
	*flagp |= BIT(bit);
   1ff26:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1ff2a:	4630      	mov	r0, r6
   1ff2c:	f043 0302 	orr.w	r3, r3, #2
   1ff30:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	*flagp &= ~BIT(bit);
   1ff34:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
   1ff36:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
   1ff3a:	f023 0304 	bic.w	r3, r3, #4
   1ff3e:	f043 0301 	orr.w	r3, r3, #1
   1ff42:	60eb      	str	r3, [r5, #12]
   1ff44:	f7ff fc28 	bl	1f798 <z_spin_unlock_valid>
   1ff48:	b9a8      	cbnz	r0, 1ff76 <work_queue_main+0xda>
   1ff4a:	23c2      	movs	r3, #194	; 0xc2
   1ff4c:	4a45      	ldr	r2, [pc, #276]	; (20064 <work_queue_main+0x1c8>)
   1ff4e:	4949      	ldr	r1, [pc, #292]	; (20074 <work_queue_main+0x1d8>)
   1ff50:	4846      	ldr	r0, [pc, #280]	; (2006c <work_queue_main+0x1d0>)
   1ff52:	f004 fe30 	bl	24bb6 <assert_print>
   1ff56:	4941      	ldr	r1, [pc, #260]	; (2005c <work_queue_main+0x1c0>)
   1ff58:	4847      	ldr	r0, [pc, #284]	; (20078 <work_queue_main+0x1dc>)
   1ff5a:	f004 fe2c 	bl	24bb6 <assert_print>
   1ff5e:	21c2      	movs	r1, #194	; 0xc2
   1ff60:	e7b9      	b.n	1fed6 <work_queue_main+0x3a>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
   1ff62:	f104 0598 	add.w	r5, r4, #152	; 0x98
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
   1ff66:	2200      	movs	r2, #0
   1ff68:	2101      	movs	r1, #1
   1ff6a:	4628      	mov	r0, r5
   1ff6c:	f001 feb4 	bl	21cd8 <z_sched_wake>
   1ff70:	2800      	cmp	r0, #0
   1ff72:	d1f8      	bne.n	1ff66 <work_queue_main+0xca>
   1ff74:	e7bf      	b.n	1fef6 <work_queue_main+0x5a>
	__asm__ volatile(
   1ff76:	f388 8811 	msr	BASEPRI, r8
   1ff7a:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
   1ff7e:	f1b9 0f00 	cmp.w	r9, #0
   1ff82:	d10a      	bne.n	1ff9a <work_queue_main+0xfe>
   1ff84:	493d      	ldr	r1, [pc, #244]	; (2007c <work_queue_main+0x1e0>)
   1ff86:	4839      	ldr	r0, [pc, #228]	; (2006c <work_queue_main+0x1d0>)
   1ff88:	f240 239b 	movw	r3, #667	; 0x29b
   1ff8c:	4a3c      	ldr	r2, [pc, #240]	; (20080 <work_queue_main+0x1e4>)
   1ff8e:	f004 fe12 	bl	24bb6 <assert_print>
   1ff92:	f240 219b 	movw	r1, #667	; 0x29b
   1ff96:	483a      	ldr	r0, [pc, #232]	; (20080 <work_queue_main+0x1e4>)
   1ff98:	e79e      	b.n	1fed8 <work_queue_main+0x3c>
		handler(work);
   1ff9a:	4628      	mov	r0, r5
   1ff9c:	47c8      	blx	r9
	__asm__ volatile(
   1ff9e:	f04f 0320 	mov.w	r3, #32
   1ffa2:	f3ef 8a11 	mrs	sl, BASEPRI
   1ffa6:	f383 8812 	msr	BASEPRI_MAX, r3
   1ffaa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   1ffae:	4630      	mov	r0, r6
   1ffb0:	f7ff fbe4 	bl	1f77c <z_spin_lock_valid>
   1ffb4:	2800      	cmp	r0, #0
   1ffb6:	d083      	beq.n	1fec0 <work_queue_main+0x24>
	z_spin_lock_set_owner(l);
   1ffb8:	4630      	mov	r0, r6
   1ffba:	f7ff fbfb 	bl	1f7b4 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
   1ffbe:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1ffc0:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
   1ffc2:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   1ffc6:	d417      	bmi.n	1fff8 <work_queue_main+0x15c>
	*flagp &= ~BIT(bit);
   1ffc8:	60ea      	str	r2, [r5, #12]
   1ffca:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   1ffce:	4630      	mov	r0, r6
   1ffd0:	f023 0302 	bic.w	r3, r3, #2
   1ffd4:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	return (*flagp & BIT(bit)) != 0U;
   1ffd8:	f3c3 2500 	ubfx	r5, r3, #8, #1
   1ffdc:	f7ff fbdc 	bl	1f798 <z_spin_unlock_valid>
   1ffe0:	2800      	cmp	r0, #0
   1ffe2:	d0b2      	beq.n	1ff4a <work_queue_main+0xae>
	__asm__ volatile(
   1ffe4:	f38a 8811 	msr	BASEPRI, sl
   1ffe8:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
   1ffec:	2d00      	cmp	r5, #0
   1ffee:	f47f af5b 	bne.w	1fea8 <work_queue_main+0xc>
	z_impl_k_yield();
   1fff2:	f001 fc35 	bl	21860 <z_impl_k_yield>
}
   1fff6:	e757      	b.n	1fea8 <work_queue_main+0xc>
	return list->head;
   1fff8:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
   1fffa:	f023 0303 	bic.w	r3, r3, #3
   1fffe:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   20000:	2800      	cmp	r0, #0
   20002:	d0e2      	beq.n	1ffca <work_queue_main+0x12e>
	return node->next;
   20004:	f04f 0800 	mov.w	r8, #0
	parent->next = child;
   20008:	46c3      	mov	fp, r8
	return node->next;
   2000a:	f8d0 9000 	ldr.w	r9, [r0]
   2000e:	2800      	cmp	r0, #0
   20010:	d0db      	beq.n	1ffca <work_queue_main+0x12e>
		if (wc->work == work) {
   20012:	6843      	ldr	r3, [r0, #4]
			sys_slist_remove(&pending_cancels, prev, &wc->node);
   20014:	4602      	mov	r2, r0
		if (wc->work == work) {
   20016:	429d      	cmp	r5, r3
   20018:	d10d      	bne.n	20036 <work_queue_main+0x19a>
   2001a:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   2001c:	f1b8 0f00 	cmp.w	r8, #0
   20020:	d112      	bne.n	20048 <work_queue_main+0x1ac>
   20022:	687b      	ldr	r3, [r7, #4]
	list->head = node;
   20024:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
   20026:	4283      	cmp	r3, r0
   20028:	d100      	bne.n	2002c <work_queue_main+0x190>
	list->tail = node;
   2002a:	607a      	str	r2, [r7, #4]
	parent->next = child;
   2002c:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
   20030:	f7ff fe5c 	bl	1fcec <z_impl_k_sem_give>
}
   20034:	4642      	mov	r2, r8
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
   20036:	f1b9 0f00 	cmp.w	r9, #0
   2003a:	d00d      	beq.n	20058 <work_queue_main+0x1bc>
	return node->next;
   2003c:	f8d9 3000 	ldr.w	r3, [r9]
   20040:	4648      	mov	r0, r9
   20042:	4690      	mov	r8, r2
   20044:	4699      	mov	r9, r3
   20046:	e7e2      	b.n	2000e <work_queue_main+0x172>
	parent->next = child;
   20048:	f8c8 2000 	str.w	r2, [r8]
Z_GENLIST_REMOVE(slist, snode)
   2004c:	687b      	ldr	r3, [r7, #4]
   2004e:	4283      	cmp	r3, r0
	list->tail = node;
   20050:	bf08      	it	eq
   20052:	f8c7 8004 	streq.w	r8, [r7, #4]
}
   20056:	e7e9      	b.n	2002c <work_queue_main+0x190>
   20058:	464b      	mov	r3, r9
   2005a:	e7f1      	b.n	20040 <work_queue_main+0x1a4>
   2005c:	20021498 	.word	0x20021498
   20060:	20021490 	.word	0x20021490
   20064:	0002c304 	.word	0x0002c304
   20068:	0002c35d 	.word	0x0002c35d
   2006c:	0002b549 	.word	0x0002b549
   20070:	0002c372 	.word	0x0002c372
   20074:	0002c331 	.word	0x0002c331
   20078:	0002c348 	.word	0x0002c348
   2007c:	000307d9 	.word	0x000307d9
   20080:	000307b8 	.word	0x000307b8

00020084 <cancel_sync_locked>:
{
   20084:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   20086:	68c3      	ldr	r3, [r0, #12]
{
   20088:	4605      	mov	r5, r0
	return (*flagp & BIT(bit)) != 0U;
   2008a:	f3c3 0640 	ubfx	r6, r3, #1, #1
	if (ret) {
   2008e:	079b      	lsls	r3, r3, #30
{
   20090:	460c      	mov	r4, r1
	if (ret) {
   20092:	d50d      	bpl.n	200b0 <cancel_sync_locked+0x2c>
	return z_impl_k_sem_init(sem, initial_count, limit);
   20094:	2201      	movs	r2, #1
   20096:	2100      	movs	r1, #0
   20098:	f104 0008 	add.w	r0, r4, #8
   2009c:	f009 f93d 	bl	2931a <z_impl_k_sem_init>
	parent->next = child;
   200a0:	2300      	movs	r3, #0
   200a2:	6023      	str	r3, [r4, #0]
	return list->tail;
   200a4:	4b05      	ldr	r3, [pc, #20]	; (200bc <cancel_sync_locked+0x38>)
	canceler->work = work;
   200a6:	6065      	str	r5, [r4, #4]
   200a8:	685a      	ldr	r2, [r3, #4]
Z_GENLIST_APPEND(slist, snode)
   200aa:	b91a      	cbnz	r2, 200b4 <cancel_sync_locked+0x30>
	list->head = node;
   200ac:	e9c3 4400 	strd	r4, r4, [r3]
}
   200b0:	4630      	mov	r0, r6
   200b2:	bd70      	pop	{r4, r5, r6, pc}
	parent->next = child;
   200b4:	6014      	str	r4, [r2, #0]
	list->tail = node;
   200b6:	605c      	str	r4, [r3, #4]
}
   200b8:	e7fa      	b.n	200b0 <cancel_sync_locked+0x2c>
   200ba:	bf00      	nop
   200bc:	20021490 	.word	0x20021490

000200c0 <submit_to_queue_locked>:
{
   200c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return (*flagp & BIT(bit)) != 0U;
   200c2:	68c3      	ldr	r3, [r0, #12]
{
   200c4:	4604      	mov	r4, r0
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   200c6:	079a      	lsls	r2, r3, #30
{
   200c8:	460f      	mov	r7, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   200ca:	f3c3 0640 	ubfx	r6, r3, #1, #1
   200ce:	d439      	bmi.n	20144 <submit_to_queue_locked+0x84>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
   200d0:	075b      	lsls	r3, r3, #29
   200d2:	d425      	bmi.n	20120 <submit_to_queue_locked+0x60>
		if (*queuep == NULL) {
   200d4:	680b      	ldr	r3, [r1, #0]
   200d6:	b90b      	cbnz	r3, 200dc <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
   200d8:	6883      	ldr	r3, [r0, #8]
   200da:	600b      	str	r3, [r1, #0]
	return (*flagp & BIT(bit)) != 0U;
   200dc:	68e3      	ldr	r3, [r4, #12]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
   200de:	07dd      	lsls	r5, r3, #31
   200e0:	d521      	bpl.n	20126 <submit_to_queue_locked+0x66>
			__ASSERT_NO_MSG(work->queue != NULL);
   200e2:	68a3      	ldr	r3, [r4, #8]
   200e4:	b95b      	cbnz	r3, 200fe <submit_to_queue_locked+0x3e>
   200e6:	4928      	ldr	r1, [pc, #160]	; (20188 <submit_to_queue_locked+0xc8>)
   200e8:	4828      	ldr	r0, [pc, #160]	; (2018c <submit_to_queue_locked+0xcc>)
   200ea:	f44f 73a7 	mov.w	r3, #334	; 0x14e
   200ee:	4a28      	ldr	r2, [pc, #160]	; (20190 <submit_to_queue_locked+0xd0>)
   200f0:	f004 fd61 	bl	24bb6 <assert_print>
   200f4:	f44f 71a7 	mov.w	r1, #334	; 0x14e
   200f8:	4825      	ldr	r0, [pc, #148]	; (20190 <submit_to_queue_locked+0xd0>)
   200fa:	f004 fd55 	bl	24ba8 <assert_post_action>
			ret = 2;
   200fe:	2602      	movs	r6, #2
			*queuep = work->queue;
   20100:	603b      	str	r3, [r7, #0]
		int rc = queue_submit_locked(*queuep, work);
   20102:	683d      	ldr	r5, [r7, #0]
	if (queue == NULL) {
   20104:	2d00      	cmp	r5, #0
   20106:	d03c      	beq.n	20182 <submit_to_queue_locked+0xc2>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   20108:	4b22      	ldr	r3, [pc, #136]	; (20194 <submit_to_queue_locked+0xd4>)
   2010a:	689b      	ldr	r3, [r3, #8]
   2010c:	42ab      	cmp	r3, r5
   2010e:	d00c      	beq.n	2012a <submit_to_queue_locked+0x6a>
	return (*flagp & BIT(bit)) != 0U;
   20110:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20114:	07d8      	lsls	r0, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   20116:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   2011a:	d416      	bmi.n	2014a <submit_to_queue_locked+0x8a>
		ret = -EBUSY;
   2011c:	f06f 0612 	mvn.w	r6, #18
		*queuep = NULL;
   20120:	2300      	movs	r3, #0
   20122:	603b      	str	r3, [r7, #0]
	return ret;
   20124:	e027      	b.n	20176 <submit_to_queue_locked+0xb6>
		ret = 1;
   20126:	2601      	movs	r6, #1
   20128:	e7eb      	b.n	20102 <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
   2012a:	f009 f8a5 	bl	29278 <k_is_in_isr>
   2012e:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
   20132:	2800      	cmp	r0, #0
   20134:	d1ee      	bne.n	20114 <submit_to_queue_locked+0x54>
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   20136:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
   20138:	f3c3 02c0 	ubfx	r2, r3, #3, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
   2013c:	d5ee      	bpl.n	2011c <submit_to_queue_locked+0x5c>
	} else if (plugged && !draining) {
   2013e:	b152      	cbz	r2, 20156 <submit_to_queue_locked+0x96>
   20140:	075b      	lsls	r3, r3, #29
   20142:	d408      	bmi.n	20156 <submit_to_queue_locked+0x96>
		ret = -EBUSY;
   20144:	f06f 060f 	mvn.w	r6, #15
   20148:	e7ea      	b.n	20120 <submit_to_queue_locked+0x60>
	} else if (draining && !chained) {
   2014a:	2a00      	cmp	r2, #0
   2014c:	d1fa      	bne.n	20144 <submit_to_queue_locked+0x84>
	return (*flagp & BIT(bit)) != 0U;
   2014e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	} else if (plugged && !draining) {
   20152:	2b00      	cmp	r3, #0
   20154:	d1f6      	bne.n	20144 <submit_to_queue_locked+0x84>
	parent->next = child;
   20156:	2300      	movs	r3, #0
   20158:	6023      	str	r3, [r4, #0]
	return list->tail;
   2015a:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
Z_GENLIST_APPEND(slist, snode)
   2015e:	b963      	cbnz	r3, 2017a <submit_to_queue_locked+0xba>
	list->head = node;
   20160:	e9c5 4422 	strd	r4, r4, [r5, #136]	; 0x88
		(void)notify_queue_locked(queue);
   20164:	4628      	mov	r0, r5
   20166:	f009 f901 	bl	2936c <notify_queue_locked.isra.0>
	*flagp |= BIT(bit);
   2016a:	68e3      	ldr	r3, [r4, #12]
   2016c:	f043 0304 	orr.w	r3, r3, #4
   20170:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
   20172:	683b      	ldr	r3, [r7, #0]
   20174:	60a3      	str	r3, [r4, #8]
}
   20176:	4630      	mov	r0, r6
   20178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
   2017a:	601c      	str	r4, [r3, #0]
	list->tail = node;
   2017c:	f8c5 408c 	str.w	r4, [r5, #140]	; 0x8c
}
   20180:	e7f0      	b.n	20164 <submit_to_queue_locked+0xa4>
		return -EINVAL;
   20182:	f06f 0615 	mvn.w	r6, #21
   20186:	e7cb      	b.n	20120 <submit_to_queue_locked+0x60>
   20188:	000307f0 	.word	0x000307f0
   2018c:	0002b549 	.word	0x0002b549
   20190:	000307b8 	.word	0x000307b8
   20194:	20021460 	.word	0x20021460

00020198 <work_timeout>:
 * Invoked by timeout infrastructure.
 * Takes and releases work lock.
 * Conditionally reschedules.
 */
static void work_timeout(struct _timeout *to)
{
   20198:	b573      	push	{r0, r1, r4, r5, r6, lr}
   2019a:	4604      	mov	r4, r0
	__asm__ volatile(
   2019c:	f04f 0320 	mov.w	r3, #32
   201a0:	f3ef 8511 	mrs	r5, BASEPRI
   201a4:	f383 8812 	msr	BASEPRI_MAX, r3
   201a8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   201ac:	481c      	ldr	r0, [pc, #112]	; (20220 <work_timeout+0x88>)
   201ae:	f7ff fae5 	bl	1f77c <z_spin_lock_valid>
   201b2:	b968      	cbnz	r0, 201d0 <work_timeout+0x38>
   201b4:	2394      	movs	r3, #148	; 0x94
   201b6:	4a1b      	ldr	r2, [pc, #108]	; (20224 <work_timeout+0x8c>)
   201b8:	491b      	ldr	r1, [pc, #108]	; (20228 <work_timeout+0x90>)
   201ba:	481c      	ldr	r0, [pc, #112]	; (2022c <work_timeout+0x94>)
   201bc:	f004 fcfb 	bl	24bb6 <assert_print>
   201c0:	4917      	ldr	r1, [pc, #92]	; (20220 <work_timeout+0x88>)
   201c2:	481b      	ldr	r0, [pc, #108]	; (20230 <work_timeout+0x98>)
   201c4:	f004 fcf7 	bl	24bb6 <assert_print>
   201c8:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   201ca:	4816      	ldr	r0, [pc, #88]	; (20224 <work_timeout+0x8c>)
   201cc:	f004 fcec 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   201d0:	4813      	ldr	r0, [pc, #76]	; (20220 <work_timeout+0x88>)
   201d2:	f7ff faef 	bl	1f7b4 <z_spin_lock_set_owner>
	struct k_work_delayable *dw
		= CONTAINER_OF(to, struct k_work_delayable, timeout);
	struct k_work *wp = &dw->work;
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_work_q *queue = NULL;
   201d6:	2300      	movs	r3, #0
	 * notified of new work at the next reschedule point.
	 *
	 * If not successful there is no notification that the work has been
	 * abandoned.  Sorry.
	 */
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   201d8:	2103      	movs	r1, #3
   201da:	1f20      	subs	r0, r4, #4
	struct k_work_q *queue = NULL;
   201dc:	9301      	str	r3, [sp, #4]
	if (flag_test_and_clear(&wp->flags, K_WORK_DELAYED_BIT)) {
   201de:	f1a4 0610 	sub.w	r6, r4, #16
   201e2:	f009 f8aa 	bl	2933a <flag_test_and_clear>
   201e6:	b128      	cbz	r0, 201f4 <work_timeout+0x5c>
		queue = dw->queue;
   201e8:	69a3      	ldr	r3, [r4, #24]
		(void)submit_to_queue_locked(wp, &queue);
   201ea:	4630      	mov	r0, r6
   201ec:	a901      	add	r1, sp, #4
		queue = dw->queue;
   201ee:	9301      	str	r3, [sp, #4]
		(void)submit_to_queue_locked(wp, &queue);
   201f0:	f7ff ff66 	bl	200c0 <submit_to_queue_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   201f4:	480a      	ldr	r0, [pc, #40]	; (20220 <work_timeout+0x88>)
   201f6:	f7ff facf 	bl	1f798 <z_spin_unlock_valid>
   201fa:	b958      	cbnz	r0, 20214 <work_timeout+0x7c>
   201fc:	23c2      	movs	r3, #194	; 0xc2
   201fe:	4a09      	ldr	r2, [pc, #36]	; (20224 <work_timeout+0x8c>)
   20200:	490c      	ldr	r1, [pc, #48]	; (20234 <work_timeout+0x9c>)
   20202:	480a      	ldr	r0, [pc, #40]	; (2022c <work_timeout+0x94>)
   20204:	f004 fcd7 	bl	24bb6 <assert_print>
   20208:	4905      	ldr	r1, [pc, #20]	; (20220 <work_timeout+0x88>)
   2020a:	480b      	ldr	r0, [pc, #44]	; (20238 <work_timeout+0xa0>)
   2020c:	f004 fcd3 	bl	24bb6 <assert_print>
   20210:	21c2      	movs	r1, #194	; 0xc2
   20212:	e7da      	b.n	201ca <work_timeout+0x32>
	__asm__ volatile(
   20214:	f385 8811 	msr	BASEPRI, r5
   20218:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);
}
   2021c:	b002      	add	sp, #8
   2021e:	bd70      	pop	{r4, r5, r6, pc}
   20220:	20021498 	.word	0x20021498
   20224:	0002c304 	.word	0x0002c304
   20228:	0002c35d 	.word	0x0002c35d
   2022c:	0002b549 	.word	0x0002b549
   20230:	0002c372 	.word	0x0002c372
   20234:	0002c331 	.word	0x0002c331
   20238:	0002c348 	.word	0x0002c348

0002023c <k_work_init>:
{
   2023c:	b538      	push	{r3, r4, r5, lr}
   2023e:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(work != NULL);
   20240:	4604      	mov	r4, r0
   20242:	b948      	cbnz	r0, 20258 <k_work_init+0x1c>
   20244:	490c      	ldr	r1, [pc, #48]	; (20278 <k_work_init+0x3c>)
   20246:	2389      	movs	r3, #137	; 0x89
   20248:	4a0c      	ldr	r2, [pc, #48]	; (2027c <k_work_init+0x40>)
   2024a:	480d      	ldr	r0, [pc, #52]	; (20280 <k_work_init+0x44>)
   2024c:	f004 fcb3 	bl	24bb6 <assert_print>
   20250:	2189      	movs	r1, #137	; 0x89
	__ASSERT_NO_MSG(handler != NULL);
   20252:	480a      	ldr	r0, [pc, #40]	; (2027c <k_work_init+0x40>)
   20254:	f004 fca8 	bl	24ba8 <assert_post_action>
   20258:	b939      	cbnz	r1, 2026a <k_work_init+0x2e>
   2025a:	490a      	ldr	r1, [pc, #40]	; (20284 <k_work_init+0x48>)
   2025c:	238a      	movs	r3, #138	; 0x8a
   2025e:	4a07      	ldr	r2, [pc, #28]	; (2027c <k_work_init+0x40>)
   20260:	4807      	ldr	r0, [pc, #28]	; (20280 <k_work_init+0x44>)
   20262:	f004 fca8 	bl	24bb6 <assert_print>
   20266:	218a      	movs	r1, #138	; 0x8a
   20268:	e7f3      	b.n	20252 <k_work_init+0x16>
	*work = (struct k_work)Z_WORK_INITIALIZER(handler);
   2026a:	2210      	movs	r2, #16
   2026c:	2100      	movs	r1, #0
   2026e:	f009 fa42 	bl	296f6 <memset>
   20272:	6065      	str	r5, [r4, #4]
}
   20274:	bd38      	pop	{r3, r4, r5, pc}
   20276:	bf00      	nop
   20278:	0003088f 	.word	0x0003088f
   2027c:	000307b8 	.word	0x000307b8
   20280:	0002b549 	.word	0x0002b549
   20284:	000307d9 	.word	0x000307d9

00020288 <k_work_busy_get>:
{
   20288:	b538      	push	{r3, r4, r5, lr}
   2028a:	4604      	mov	r4, r0
	__asm__ volatile(
   2028c:	f04f 0320 	mov.w	r3, #32
   20290:	f3ef 8511 	mrs	r5, BASEPRI
   20294:	f383 8812 	msr	BASEPRI_MAX, r3
   20298:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2029c:	4816      	ldr	r0, [pc, #88]	; (202f8 <k_work_busy_get+0x70>)
   2029e:	f7ff fa6d 	bl	1f77c <z_spin_lock_valid>
   202a2:	b968      	cbnz	r0, 202c0 <k_work_busy_get+0x38>
   202a4:	2394      	movs	r3, #148	; 0x94
   202a6:	4a15      	ldr	r2, [pc, #84]	; (202fc <k_work_busy_get+0x74>)
   202a8:	4915      	ldr	r1, [pc, #84]	; (20300 <k_work_busy_get+0x78>)
   202aa:	4816      	ldr	r0, [pc, #88]	; (20304 <k_work_busy_get+0x7c>)
   202ac:	f004 fc83 	bl	24bb6 <assert_print>
   202b0:	4911      	ldr	r1, [pc, #68]	; (202f8 <k_work_busy_get+0x70>)
   202b2:	4815      	ldr	r0, [pc, #84]	; (20308 <k_work_busy_get+0x80>)
   202b4:	f004 fc7f 	bl	24bb6 <assert_print>
   202b8:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   202ba:	4810      	ldr	r0, [pc, #64]	; (202fc <k_work_busy_get+0x74>)
   202bc:	f004 fc74 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   202c0:	480d      	ldr	r0, [pc, #52]	; (202f8 <k_work_busy_get+0x70>)
   202c2:	f7ff fa77 	bl	1f7b4 <z_spin_lock_set_owner>
	return flags_get(&work->flags) & K_WORK_MASK;
   202c6:	68e4      	ldr	r4, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   202c8:	480b      	ldr	r0, [pc, #44]	; (202f8 <k_work_busy_get+0x70>)
   202ca:	f004 040f 	and.w	r4, r4, #15
   202ce:	f7ff fa63 	bl	1f798 <z_spin_unlock_valid>
   202d2:	b958      	cbnz	r0, 202ec <k_work_busy_get+0x64>
   202d4:	23c2      	movs	r3, #194	; 0xc2
   202d6:	4a09      	ldr	r2, [pc, #36]	; (202fc <k_work_busy_get+0x74>)
   202d8:	490c      	ldr	r1, [pc, #48]	; (2030c <k_work_busy_get+0x84>)
   202da:	480a      	ldr	r0, [pc, #40]	; (20304 <k_work_busy_get+0x7c>)
   202dc:	f004 fc6b 	bl	24bb6 <assert_print>
   202e0:	4905      	ldr	r1, [pc, #20]	; (202f8 <k_work_busy_get+0x70>)
   202e2:	480b      	ldr	r0, [pc, #44]	; (20310 <k_work_busy_get+0x88>)
   202e4:	f004 fc67 	bl	24bb6 <assert_print>
   202e8:	21c2      	movs	r1, #194	; 0xc2
   202ea:	e7e6      	b.n	202ba <k_work_busy_get+0x32>
	__asm__ volatile(
   202ec:	f385 8811 	msr	BASEPRI, r5
   202f0:	f3bf 8f6f 	isb	sy
}
   202f4:	4620      	mov	r0, r4
   202f6:	bd38      	pop	{r3, r4, r5, pc}
   202f8:	20021498 	.word	0x20021498
   202fc:	0002c304 	.word	0x0002c304
   20300:	0002c35d 	.word	0x0002c35d
   20304:	0002b549 	.word	0x0002b549
   20308:	0002c372 	.word	0x0002c372
   2030c:	0002c331 	.word	0x0002c331
   20310:	0002c348 	.word	0x0002c348

00020314 <z_work_submit_to_queue>:
{
   20314:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
   20316:	460c      	mov	r4, r1
{
   20318:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
   2031a:	b959      	cbnz	r1, 20334 <z_work_submit_to_queue+0x20>
   2031c:	4921      	ldr	r1, [pc, #132]	; (203a4 <z_work_submit_to_queue+0x90>)
   2031e:	4822      	ldr	r0, [pc, #136]	; (203a8 <z_work_submit_to_queue+0x94>)
   20320:	f44f 73ba 	mov.w	r3, #372	; 0x174
   20324:	4a21      	ldr	r2, [pc, #132]	; (203ac <z_work_submit_to_queue+0x98>)
   20326:	f004 fc46 	bl	24bb6 <assert_print>
   2032a:	f44f 71ba 	mov.w	r1, #372	; 0x174
   2032e:	481f      	ldr	r0, [pc, #124]	; (203ac <z_work_submit_to_queue+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20330:	f004 fc3a 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   20334:	f04f 0320 	mov.w	r3, #32
   20338:	f3ef 8511 	mrs	r5, BASEPRI
   2033c:	f383 8812 	msr	BASEPRI_MAX, r3
   20340:	f3bf 8f6f 	isb	sy
   20344:	481a      	ldr	r0, [pc, #104]	; (203b0 <z_work_submit_to_queue+0x9c>)
   20346:	f7ff fa19 	bl	1f77c <z_spin_lock_valid>
   2034a:	b960      	cbnz	r0, 20366 <z_work_submit_to_queue+0x52>
   2034c:	2394      	movs	r3, #148	; 0x94
   2034e:	4a19      	ldr	r2, [pc, #100]	; (203b4 <z_work_submit_to_queue+0xa0>)
   20350:	4919      	ldr	r1, [pc, #100]	; (203b8 <z_work_submit_to_queue+0xa4>)
   20352:	4815      	ldr	r0, [pc, #84]	; (203a8 <z_work_submit_to_queue+0x94>)
   20354:	f004 fc2f 	bl	24bb6 <assert_print>
   20358:	4915      	ldr	r1, [pc, #84]	; (203b0 <z_work_submit_to_queue+0x9c>)
   2035a:	4818      	ldr	r0, [pc, #96]	; (203bc <z_work_submit_to_queue+0xa8>)
   2035c:	f004 fc2b 	bl	24bb6 <assert_print>
   20360:	2194      	movs	r1, #148	; 0x94
   20362:	4814      	ldr	r0, [pc, #80]	; (203b4 <z_work_submit_to_queue+0xa0>)
   20364:	e7e4      	b.n	20330 <z_work_submit_to_queue+0x1c>
	z_spin_lock_set_owner(l);
   20366:	4812      	ldr	r0, [pc, #72]	; (203b0 <z_work_submit_to_queue+0x9c>)
   20368:	f7ff fa24 	bl	1f7b4 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
   2036c:	4620      	mov	r0, r4
   2036e:	a901      	add	r1, sp, #4
   20370:	f7ff fea6 	bl	200c0 <submit_to_queue_locked>
   20374:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20376:	480e      	ldr	r0, [pc, #56]	; (203b0 <z_work_submit_to_queue+0x9c>)
   20378:	f7ff fa0e 	bl	1f798 <z_spin_unlock_valid>
   2037c:	b958      	cbnz	r0, 20396 <z_work_submit_to_queue+0x82>
   2037e:	23c2      	movs	r3, #194	; 0xc2
   20380:	4a0c      	ldr	r2, [pc, #48]	; (203b4 <z_work_submit_to_queue+0xa0>)
   20382:	490f      	ldr	r1, [pc, #60]	; (203c0 <z_work_submit_to_queue+0xac>)
   20384:	4808      	ldr	r0, [pc, #32]	; (203a8 <z_work_submit_to_queue+0x94>)
   20386:	f004 fc16 	bl	24bb6 <assert_print>
   2038a:	4909      	ldr	r1, [pc, #36]	; (203b0 <z_work_submit_to_queue+0x9c>)
   2038c:	480d      	ldr	r0, [pc, #52]	; (203c4 <z_work_submit_to_queue+0xb0>)
   2038e:	f004 fc12 	bl	24bb6 <assert_print>
   20392:	21c2      	movs	r1, #194	; 0xc2
   20394:	e7e5      	b.n	20362 <z_work_submit_to_queue+0x4e>
	__asm__ volatile(
   20396:	f385 8811 	msr	BASEPRI, r5
   2039a:	f3bf 8f6f 	isb	sy
}
   2039e:	4620      	mov	r0, r4
   203a0:	b003      	add	sp, #12
   203a2:	bd30      	pop	{r4, r5, pc}
   203a4:	0003088f 	.word	0x0003088f
   203a8:	0002b549 	.word	0x0002b549
   203ac:	000307b8 	.word	0x000307b8
   203b0:	20021498 	.word	0x20021498
   203b4:	0002c304 	.word	0x0002c304
   203b8:	0002c35d 	.word	0x0002c35d
   203bc:	0002c372 	.word	0x0002c372
   203c0:	0002c331 	.word	0x0002c331
   203c4:	0002c348 	.word	0x0002c348

000203c8 <k_work_submit>:
{
   203c8:	4601      	mov	r1, r0
	int ret = k_work_submit_to_queue(&k_sys_work_q, work);
   203ca:	4801      	ldr	r0, [pc, #4]	; (203d0 <k_work_submit+0x8>)
   203cc:	f009 b808 	b.w	293e0 <k_work_submit_to_queue>
   203d0:	20009c78 	.word	0x20009c78

000203d4 <k_work_queue_init>:
{
   203d4:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(queue != NULL);
   203d6:	b958      	cbnz	r0, 203f0 <k_work_queue_init+0x1c>
   203d8:	4908      	ldr	r1, [pc, #32]	; (203fc <k_work_queue_init+0x28>)
   203da:	4809      	ldr	r0, [pc, #36]	; (20400 <k_work_queue_init+0x2c>)
   203dc:	f240 23b9 	movw	r3, #697	; 0x2b9
   203e0:	4a08      	ldr	r2, [pc, #32]	; (20404 <k_work_queue_init+0x30>)
   203e2:	f004 fbe8 	bl	24bb6 <assert_print>
   203e6:	f240 21b9 	movw	r1, #697	; 0x2b9
   203ea:	4806      	ldr	r0, [pc, #24]	; (20404 <k_work_queue_init+0x30>)
   203ec:	f004 fbdc 	bl	24ba8 <assert_post_action>
	*queue = (struct k_work_q) {
   203f0:	22a8      	movs	r2, #168	; 0xa8
   203f2:	2100      	movs	r1, #0
   203f4:	f009 f97f 	bl	296f6 <memset>
}
   203f8:	bd08      	pop	{r3, pc}
   203fa:	bf00      	nop
   203fc:	000307f6 	.word	0x000307f6
   20400:	0002b549 	.word	0x0002b549
   20404:	000307b8 	.word	0x000307b8

00020408 <k_work_queue_start>:
{
   20408:	b5f0      	push	{r4, r5, r6, r7, lr}
   2040a:	b089      	sub	sp, #36	; 0x24
	__ASSERT_NO_MSG(queue);
   2040c:	4604      	mov	r4, r0
{
   2040e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	__ASSERT_NO_MSG(queue);
   20410:	b958      	cbnz	r0, 2042a <k_work_queue_start+0x22>
   20412:	492b      	ldr	r1, [pc, #172]	; (204c0 <k_work_queue_start+0xb8>)
   20414:	f44f 7332 	mov.w	r3, #712	; 0x2c8
   20418:	4a2a      	ldr	r2, [pc, #168]	; (204c4 <k_work_queue_start+0xbc>)
   2041a:	482b      	ldr	r0, [pc, #172]	; (204c8 <k_work_queue_start+0xc0>)
   2041c:	f004 fbcb 	bl	24bb6 <assert_print>
   20420:	f44f 7132 	mov.w	r1, #712	; 0x2c8
	__ASSERT_NO_MSG(stack);
   20424:	4827      	ldr	r0, [pc, #156]	; (204c4 <k_work_queue_start+0xbc>)
   20426:	f004 fbbf 	bl	24ba8 <assert_post_action>
   2042a:	b949      	cbnz	r1, 20440 <k_work_queue_start+0x38>
   2042c:	4927      	ldr	r1, [pc, #156]	; (204cc <k_work_queue_start+0xc4>)
   2042e:	f240 23c9 	movw	r3, #713	; 0x2c9
   20432:	4a24      	ldr	r2, [pc, #144]	; (204c4 <k_work_queue_start+0xbc>)
   20434:	4824      	ldr	r0, [pc, #144]	; (204c8 <k_work_queue_start+0xc0>)
   20436:	f004 fbbe 	bl	24bb6 <assert_print>
   2043a:	f240 21c9 	movw	r1, #713	; 0x2c9
   2043e:	e7f1      	b.n	20424 <k_work_queue_start+0x1c>
	return (*flagp & BIT(bit)) != 0U;
   20440:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
   20444:	f010 0001 	ands.w	r0, r0, #1
   20448:	d009      	beq.n	2045e <k_work_queue_start+0x56>
   2044a:	4921      	ldr	r1, [pc, #132]	; (204d0 <k_work_queue_start+0xc8>)
   2044c:	f240 23ca 	movw	r3, #714	; 0x2ca
   20450:	4a1c      	ldr	r2, [pc, #112]	; (204c4 <k_work_queue_start+0xbc>)
   20452:	481d      	ldr	r0, [pc, #116]	; (204c8 <k_work_queue_start+0xc0>)
   20454:	f004 fbaf 	bl	24bb6 <assert_print>
   20458:	f240 21ca 	movw	r1, #714	; 0x2ca
   2045c:	e7e2      	b.n	20424 <k_work_queue_start+0x1c>
	list->tail = NULL;
   2045e:	e9c4 0022 	strd	r0, r0, [r4, #136]	; 0x88
   20462:	f104 0090 	add.w	r0, r4, #144	; 0x90
	list->tail = (sys_dnode_t *)list;
   20466:	e9c4 0024 	strd	r0, r0, [r4, #144]	; 0x90
   2046a:	f104 0098 	add.w	r0, r4, #152	; 0x98
   2046e:	e9c4 0026 	strd	r0, r0, [r4, #152]	; 0x98
	if ((cfg != NULL) && cfg->no_yield) {
   20472:	b31d      	cbz	r5, 204bc <k_work_queue_start+0xb4>
   20474:	7928      	ldrb	r0, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
   20476:	2800      	cmp	r0, #0
   20478:	f240 1001 	movw	r0, #257	; 0x101
   2047c:	bf08      	it	eq
   2047e:	2001      	moveq	r0, #1
	*flagp = flags;
   20480:	f8c4 00a0 	str.w	r0, [r4, #160]	; 0xa0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
   20484:	2000      	movs	r0, #0
   20486:	f04f 36ff 	mov.w	r6, #4294967295
   2048a:	f04f 37ff 	mov.w	r7, #4294967295
   2048e:	e9cd 3003 	strd	r3, r0, [sp, #12]
   20492:	e9cd 0001 	strd	r0, r0, [sp, #4]
   20496:	e9cd 6706 	strd	r6, r7, [sp, #24]
   2049a:	4620      	mov	r0, r4
   2049c:	4b0d      	ldr	r3, [pc, #52]	; (204d4 <k_work_queue_start+0xcc>)
   2049e:	9400      	str	r4, [sp, #0]
   204a0:	f7ff f8a2 	bl	1f5e8 <z_impl_k_thread_create>
	if ((cfg != NULL) && (cfg->name != NULL)) {
   204a4:	b125      	cbz	r5, 204b0 <k_work_queue_start+0xa8>
   204a6:	6829      	ldr	r1, [r5, #0]
   204a8:	b111      	cbz	r1, 204b0 <k_work_queue_start+0xa8>
	return z_impl_k_thread_name_set(thread, str);
   204aa:	4620      	mov	r0, r4
   204ac:	f008 feea 	bl	29284 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
   204b0:	4620      	mov	r0, r4
}
   204b2:	b009      	add	sp, #36	; 0x24
   204b4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   204b8:	f008 bee9 	b.w	2928e <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
   204bc:	2001      	movs	r0, #1
   204be:	e7df      	b.n	20480 <k_work_queue_start+0x78>
   204c0:	0003084e 	.word	0x0003084e
   204c4:	000307b8 	.word	0x000307b8
   204c8:	0002b549 	.word	0x0002b549
   204cc:	00030854 	.word	0x00030854
   204d0:	0003085a 	.word	0x0003085a
   204d4:	0001fe9d 	.word	0x0001fe9d

000204d8 <k_work_queue_drain>:
{
   204d8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   204da:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(queue);
   204dc:	4604      	mov	r4, r0
   204de:	b958      	cbnz	r0, 204f8 <k_work_queue_drain+0x20>
   204e0:	493a      	ldr	r1, [pc, #232]	; (205cc <k_work_queue_drain+0xf4>)
   204e2:	f240 23ed 	movw	r3, #749	; 0x2ed
   204e6:	4a3a      	ldr	r2, [pc, #232]	; (205d0 <k_work_queue_drain+0xf8>)
   204e8:	483a      	ldr	r0, [pc, #232]	; (205d4 <k_work_queue_drain+0xfc>)
   204ea:	f004 fb64 	bl	24bb6 <assert_print>
   204ee:	f240 21ed 	movw	r1, #749	; 0x2ed
	__ASSERT_NO_MSG(!k_is_in_isr());
   204f2:	4837      	ldr	r0, [pc, #220]	; (205d0 <k_work_queue_drain+0xf8>)
   204f4:	f004 fb58 	bl	24ba8 <assert_post_action>
   204f8:	f008 febe 	bl	29278 <k_is_in_isr>
   204fc:	b148      	cbz	r0, 20512 <k_work_queue_drain+0x3a>
   204fe:	4936      	ldr	r1, [pc, #216]	; (205d8 <k_work_queue_drain+0x100>)
   20500:	f240 23ee 	movw	r3, #750	; 0x2ee
   20504:	4a32      	ldr	r2, [pc, #200]	; (205d0 <k_work_queue_drain+0xf8>)
   20506:	4833      	ldr	r0, [pc, #204]	; (205d4 <k_work_queue_drain+0xfc>)
   20508:	f004 fb55 	bl	24bb6 <assert_print>
   2050c:	f240 21ee 	movw	r1, #750	; 0x2ee
   20510:	e7ef      	b.n	204f2 <k_work_queue_drain+0x1a>
	__asm__ volatile(
   20512:	f04f 0320 	mov.w	r3, #32
   20516:	f3ef 8611 	mrs	r6, BASEPRI
   2051a:	f383 8812 	msr	BASEPRI_MAX, r3
   2051e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20522:	482e      	ldr	r0, [pc, #184]	; (205dc <k_work_queue_drain+0x104>)
   20524:	f7ff f92a 	bl	1f77c <z_spin_lock_valid>
   20528:	b960      	cbnz	r0, 20544 <k_work_queue_drain+0x6c>
   2052a:	2394      	movs	r3, #148	; 0x94
   2052c:	4a2c      	ldr	r2, [pc, #176]	; (205e0 <k_work_queue_drain+0x108>)
   2052e:	492d      	ldr	r1, [pc, #180]	; (205e4 <k_work_queue_drain+0x10c>)
   20530:	4828      	ldr	r0, [pc, #160]	; (205d4 <k_work_queue_drain+0xfc>)
   20532:	f004 fb40 	bl	24bb6 <assert_print>
   20536:	4929      	ldr	r1, [pc, #164]	; (205dc <k_work_queue_drain+0x104>)
   20538:	482b      	ldr	r0, [pc, #172]	; (205e8 <k_work_queue_drain+0x110>)
   2053a:	f004 fb3c 	bl	24bb6 <assert_print>
   2053e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20540:	4827      	ldr	r0, [pc, #156]	; (205e0 <k_work_queue_drain+0x108>)
   20542:	e7d7      	b.n	204f4 <k_work_queue_drain+0x1c>
	z_spin_lock_set_owner(l);
   20544:	4825      	ldr	r0, [pc, #148]	; (205dc <k_work_queue_drain+0x104>)
   20546:	f7ff f935 	bl	1f7b4 <z_spin_lock_set_owner>
	return *flagp;
   2054a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	if (((flags_get(&queue->flags)
   2054e:	f013 0f06 	tst.w	r3, #6
   20552:	d11d      	bne.n	20590 <k_work_queue_drain+0xb8>
	    || plug
   20554:	b1b5      	cbz	r5, 20584 <k_work_queue_drain+0xac>
	*flagp |= BIT(bit);
   20556:	f043 030c 	orr.w	r3, r3, #12
   2055a:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		notify_queue_locked(queue);
   2055e:	4620      	mov	r0, r4
   20560:	f008 ff04 	bl	2936c <notify_queue_locked.isra.0>
		ret = z_sched_wait(&lock, key, &queue->drainq,
   20564:	2300      	movs	r3, #0
   20566:	f04f 32ff 	mov.w	r2, #4294967295
   2056a:	9302      	str	r3, [sp, #8]
   2056c:	f04f 33ff 	mov.w	r3, #4294967295
   20570:	4631      	mov	r1, r6
   20572:	e9cd 2300 	strd	r2, r3, [sp]
   20576:	4819      	ldr	r0, [pc, #100]	; (205dc <k_work_queue_drain+0x104>)
   20578:	f104 0298 	add.w	r2, r4, #152	; 0x98
   2057c:	f001 fc0a 	bl	21d94 <z_sched_wait>
}
   20580:	b004      	add	sp, #16
   20582:	bd70      	pop	{r4, r5, r6, pc}
	    || !sys_slist_is_empty(&queue->pending)) {
   20584:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
   20588:	b14d      	cbz	r5, 2059e <k_work_queue_drain+0xc6>
	*flagp |= BIT(bit);
   2058a:	f043 0304 	orr.w	r3, r3, #4
   2058e:	e7e4      	b.n	2055a <k_work_queue_drain+0x82>
   20590:	f043 0204 	orr.w	r2, r3, #4
   20594:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		if (plug) {
   20598:	2d00      	cmp	r5, #0
   2059a:	d0e0      	beq.n	2055e <k_work_queue_drain+0x86>
   2059c:	e7db      	b.n	20556 <k_work_queue_drain+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2059e:	480f      	ldr	r0, [pc, #60]	; (205dc <k_work_queue_drain+0x104>)
   205a0:	f7ff f8fa 	bl	1f798 <z_spin_unlock_valid>
   205a4:	b958      	cbnz	r0, 205be <k_work_queue_drain+0xe6>
   205a6:	23c2      	movs	r3, #194	; 0xc2
   205a8:	4a0d      	ldr	r2, [pc, #52]	; (205e0 <k_work_queue_drain+0x108>)
   205aa:	4910      	ldr	r1, [pc, #64]	; (205ec <k_work_queue_drain+0x114>)
   205ac:	4809      	ldr	r0, [pc, #36]	; (205d4 <k_work_queue_drain+0xfc>)
   205ae:	f004 fb02 	bl	24bb6 <assert_print>
   205b2:	490a      	ldr	r1, [pc, #40]	; (205dc <k_work_queue_drain+0x104>)
   205b4:	480e      	ldr	r0, [pc, #56]	; (205f0 <k_work_queue_drain+0x118>)
   205b6:	f004 fafe 	bl	24bb6 <assert_print>
   205ba:	21c2      	movs	r1, #194	; 0xc2
   205bc:	e7c0      	b.n	20540 <k_work_queue_drain+0x68>
	__asm__ volatile(
   205be:	f386 8811 	msr	BASEPRI, r6
   205c2:	f3bf 8f6f 	isb	sy
	int ret = 0;
   205c6:	4628      	mov	r0, r5
	return ret;
   205c8:	e7da      	b.n	20580 <k_work_queue_drain+0xa8>
   205ca:	bf00      	nop
   205cc:	0003084e 	.word	0x0003084e
   205d0:	000307b8 	.word	0x000307b8
   205d4:	0002b549 	.word	0x0002b549
   205d8:	0002e3b6 	.word	0x0002e3b6
   205dc:	20021498 	.word	0x20021498
   205e0:	0002c304 	.word	0x0002c304
   205e4:	0002c35d 	.word	0x0002c35d
   205e8:	0002c372 	.word	0x0002c372
   205ec:	0002c331 	.word	0x0002c331
   205f0:	0002c348 	.word	0x0002c348

000205f4 <k_work_init_delayable>:

void k_work_init_delayable(struct k_work_delayable *dwork,
			    k_work_handler_t handler)
{
   205f4:	b538      	push	{r3, r4, r5, lr}
   205f6:	460d      	mov	r5, r1
	__ASSERT_NO_MSG(dwork != NULL);
   205f8:	4604      	mov	r4, r0
   205fa:	b958      	cbnz	r0, 20614 <k_work_init_delayable+0x20>
   205fc:	490f      	ldr	r1, [pc, #60]	; (2063c <k_work_init_delayable+0x48>)
   205fe:	f44f 7350 	mov.w	r3, #832	; 0x340
   20602:	4a0f      	ldr	r2, [pc, #60]	; (20640 <k_work_init_delayable+0x4c>)
   20604:	480f      	ldr	r0, [pc, #60]	; (20644 <k_work_init_delayable+0x50>)
   20606:	f004 fad6 	bl	24bb6 <assert_print>
   2060a:	f44f 7150 	mov.w	r1, #832	; 0x340
	__ASSERT_NO_MSG(handler != NULL);
   2060e:	480c      	ldr	r0, [pc, #48]	; (20640 <k_work_init_delayable+0x4c>)
   20610:	f004 faca 	bl	24ba8 <assert_post_action>
   20614:	b949      	cbnz	r1, 2062a <k_work_init_delayable+0x36>
   20616:	490c      	ldr	r1, [pc, #48]	; (20648 <k_work_init_delayable+0x54>)
   20618:	f240 3341 	movw	r3, #833	; 0x341
   2061c:	4a08      	ldr	r2, [pc, #32]	; (20640 <k_work_init_delayable+0x4c>)
   2061e:	4809      	ldr	r0, [pc, #36]	; (20644 <k_work_init_delayable+0x50>)
   20620:	f004 fac9 	bl	24bb6 <assert_print>
   20624:	f240 3141 	movw	r1, #833	; 0x341
   20628:	e7f1      	b.n	2060e <k_work_init_delayable+0x1a>

	*dwork = (struct k_work_delayable){
   2062a:	2230      	movs	r2, #48	; 0x30
   2062c:	2100      	movs	r1, #0
   2062e:	f009 f862 	bl	296f6 <memset>
   20632:	f44f 7380 	mov.w	r3, #256	; 0x100
   20636:	6065      	str	r5, [r4, #4]
   20638:	60e3      	str	r3, [r4, #12]
		},
	};
	z_init_timeout(&dwork->timeout);

	SYS_PORT_TRACING_OBJ_INIT(k_work_delayable, dwork);
}
   2063a:	bd38      	pop	{r3, r4, r5, pc}
   2063c:	0003088e 	.word	0x0003088e
   20640:	000307b8 	.word	0x000307b8
   20644:	0002b549 	.word	0x0002b549
   20648:	000307d9 	.word	0x000307d9

0002064c <k_work_schedule_for_queue>:
}

int k_work_schedule_for_queue(struct k_work_q *queue,
			       struct k_work_delayable *dwork,
			       k_timeout_t delay)
{
   2064c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2064e:	4616      	mov	r6, r2
   20650:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   20652:	460c      	mov	r4, r1
{
   20654:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   20656:	b959      	cbnz	r1, 20670 <k_work_schedule_for_queue+0x24>
   20658:	492d      	ldr	r1, [pc, #180]	; (20710 <k_work_schedule_for_queue+0xc4>)
   2065a:	482e      	ldr	r0, [pc, #184]	; (20714 <k_work_schedule_for_queue+0xc8>)
   2065c:	f240 33b7 	movw	r3, #951	; 0x3b7
   20660:	4a2d      	ldr	r2, [pc, #180]	; (20718 <k_work_schedule_for_queue+0xcc>)
   20662:	f004 faa8 	bl	24bb6 <assert_print>
   20666:	f240 31b7 	movw	r1, #951	; 0x3b7
   2066a:	482b      	ldr	r0, [pc, #172]	; (20718 <k_work_schedule_for_queue+0xcc>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2066c:	f004 fa9c 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   20670:	f04f 0320 	mov.w	r3, #32
   20674:	f3ef 8711 	mrs	r7, BASEPRI
   20678:	f383 8812 	msr	BASEPRI_MAX, r3
   2067c:	f3bf 8f6f 	isb	sy
   20680:	4826      	ldr	r0, [pc, #152]	; (2071c <k_work_schedule_for_queue+0xd0>)
   20682:	f7ff f87b 	bl	1f77c <z_spin_lock_valid>
   20686:	b960      	cbnz	r0, 206a2 <k_work_schedule_for_queue+0x56>
   20688:	2394      	movs	r3, #148	; 0x94
   2068a:	4a25      	ldr	r2, [pc, #148]	; (20720 <k_work_schedule_for_queue+0xd4>)
   2068c:	4925      	ldr	r1, [pc, #148]	; (20724 <k_work_schedule_for_queue+0xd8>)
   2068e:	4821      	ldr	r0, [pc, #132]	; (20714 <k_work_schedule_for_queue+0xc8>)
   20690:	f004 fa91 	bl	24bb6 <assert_print>
   20694:	4921      	ldr	r1, [pc, #132]	; (2071c <k_work_schedule_for_queue+0xd0>)
   20696:	4824      	ldr	r0, [pc, #144]	; (20728 <k_work_schedule_for_queue+0xdc>)
   20698:	f004 fa8d 	bl	24bb6 <assert_print>
   2069c:	2194      	movs	r1, #148	; 0x94
   2069e:	4820      	ldr	r0, [pc, #128]	; (20720 <k_work_schedule_for_queue+0xd4>)
   206a0:	e7e4      	b.n	2066c <k_work_schedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   206a2:	481e      	ldr	r0, [pc, #120]	; (2071c <k_work_schedule_for_queue+0xd0>)
   206a4:	f7ff f886 	bl	1f7b4 <z_spin_lock_set_owner>
	return *flagp;
   206a8:	68e3      	ldr	r3, [r4, #12]
	struct k_work *work = &dwork->work;
	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Schedule the work item if it's idle or running. */
	if ((work_busy_get_locked(work) & ~K_WORK_RUNNING) == 0U) {
   206aa:	f013 0f0e 	tst.w	r3, #14
   206ae:	d125      	bne.n	206fc <k_work_schedule_for_queue+0xb0>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   206b0:	ea55 0206 	orrs.w	r2, r5, r6
   206b4:	d114      	bne.n	206e0 <k_work_schedule_for_queue+0x94>
		return submit_to_queue_locked(work, queuep);
   206b6:	4620      	mov	r0, r4
   206b8:	a901      	add	r1, sp, #4
   206ba:	f7ff fd01 	bl	200c0 <submit_to_queue_locked>
   206be:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   206c0:	4816      	ldr	r0, [pc, #88]	; (2071c <k_work_schedule_for_queue+0xd0>)
   206c2:	f7ff f869 	bl	1f798 <z_spin_unlock_valid>
   206c6:	b9d8      	cbnz	r0, 20700 <k_work_schedule_for_queue+0xb4>
   206c8:	23c2      	movs	r3, #194	; 0xc2
   206ca:	4a15      	ldr	r2, [pc, #84]	; (20720 <k_work_schedule_for_queue+0xd4>)
   206cc:	4917      	ldr	r1, [pc, #92]	; (2072c <k_work_schedule_for_queue+0xe0>)
   206ce:	4811      	ldr	r0, [pc, #68]	; (20714 <k_work_schedule_for_queue+0xc8>)
   206d0:	f004 fa71 	bl	24bb6 <assert_print>
   206d4:	4911      	ldr	r1, [pc, #68]	; (2071c <k_work_schedule_for_queue+0xd0>)
   206d6:	4816      	ldr	r0, [pc, #88]	; (20730 <k_work_schedule_for_queue+0xe4>)
   206d8:	f004 fa6d 	bl	24bb6 <assert_print>
   206dc:	21c2      	movs	r1, #194	; 0xc2
   206de:	e7de      	b.n	2069e <k_work_schedule_for_queue+0x52>
	*flagp |= BIT(bit);
   206e0:	f043 0308 	orr.w	r3, r3, #8
   206e4:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   206e6:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   206e8:	f104 0010 	add.w	r0, r4, #16
	dwork->queue = *queuep;
   206ec:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   206ee:	4632      	mov	r2, r6
   206f0:	462b      	mov	r3, r5
   206f2:	4910      	ldr	r1, [pc, #64]	; (20734 <k_work_schedule_for_queue+0xe8>)
   206f4:	f001 fbc8 	bl	21e88 <z_add_timeout>
	return ret;
   206f8:	2401      	movs	r4, #1
   206fa:	e7e1      	b.n	206c0 <k_work_schedule_for_queue+0x74>
	int ret = 0;
   206fc:	2400      	movs	r4, #0
   206fe:	e7df      	b.n	206c0 <k_work_schedule_for_queue+0x74>
	__asm__ volatile(
   20700:	f387 8811 	msr	BASEPRI, r7
   20704:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, schedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   20708:	4620      	mov	r0, r4
   2070a:	b003      	add	sp, #12
   2070c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2070e:	bf00      	nop
   20710:	0003088e 	.word	0x0003088e
   20714:	0002b549 	.word	0x0002b549
   20718:	000307b8 	.word	0x000307b8
   2071c:	20021498 	.word	0x20021498
   20720:	0002c304 	.word	0x0002c304
   20724:	0002c35d 	.word	0x0002c35d
   20728:	0002c372 	.word	0x0002c372
   2072c:	0002c331 	.word	0x0002c331
   20730:	0002c348 	.word	0x0002c348
   20734:	00020199 	.word	0x00020199

00020738 <k_work_schedule>:

int k_work_schedule(struct k_work_delayable *dwork,
				   k_timeout_t delay)
{
   20738:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, schedule, dwork, delay);

	int ret = k_work_schedule_for_queue(&k_sys_work_q, dwork, delay);
   2073a:	4801      	ldr	r0, [pc, #4]	; (20740 <k_work_schedule+0x8>)
   2073c:	f7ff bf86 	b.w	2064c <k_work_schedule_for_queue>
   20740:	20009c78 	.word	0x20009c78

00020744 <k_work_reschedule_for_queue>:
}

int k_work_reschedule_for_queue(struct k_work_q *queue,
				 struct k_work_delayable *dwork,
				 k_timeout_t delay)
{
   20744:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   20746:	4616      	mov	r6, r2
   20748:	461d      	mov	r5, r3
	__ASSERT_NO_MSG(dwork != NULL);
   2074a:	460c      	mov	r4, r1
{
   2074c:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(dwork != NULL);
   2074e:	b959      	cbnz	r1, 20768 <k_work_reschedule_for_queue+0x24>
   20750:	492c      	ldr	r1, [pc, #176]	; (20804 <k_work_reschedule_for_queue+0xc0>)
   20752:	482d      	ldr	r0, [pc, #180]	; (20808 <k_work_reschedule_for_queue+0xc4>)
   20754:	f240 33db 	movw	r3, #987	; 0x3db
   20758:	4a2c      	ldr	r2, [pc, #176]	; (2080c <k_work_reschedule_for_queue+0xc8>)
   2075a:	f004 fa2c 	bl	24bb6 <assert_print>
   2075e:	f240 31db 	movw	r1, #987	; 0x3db
   20762:	482a      	ldr	r0, [pc, #168]	; (2080c <k_work_reschedule_for_queue+0xc8>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20764:	f004 fa20 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   20768:	f04f 0320 	mov.w	r3, #32
   2076c:	f3ef 8711 	mrs	r7, BASEPRI
   20770:	f383 8812 	msr	BASEPRI_MAX, r3
   20774:	f3bf 8f6f 	isb	sy
   20778:	4825      	ldr	r0, [pc, #148]	; (20810 <k_work_reschedule_for_queue+0xcc>)
   2077a:	f7fe ffff 	bl	1f77c <z_spin_lock_valid>
   2077e:	b960      	cbnz	r0, 2079a <k_work_reschedule_for_queue+0x56>
   20780:	2394      	movs	r3, #148	; 0x94
   20782:	4a24      	ldr	r2, [pc, #144]	; (20814 <k_work_reschedule_for_queue+0xd0>)
   20784:	4924      	ldr	r1, [pc, #144]	; (20818 <k_work_reschedule_for_queue+0xd4>)
   20786:	4820      	ldr	r0, [pc, #128]	; (20808 <k_work_reschedule_for_queue+0xc4>)
   20788:	f004 fa15 	bl	24bb6 <assert_print>
   2078c:	4920      	ldr	r1, [pc, #128]	; (20810 <k_work_reschedule_for_queue+0xcc>)
   2078e:	4823      	ldr	r0, [pc, #140]	; (2081c <k_work_reschedule_for_queue+0xd8>)
   20790:	f004 fa11 	bl	24bb6 <assert_print>
   20794:	2194      	movs	r1, #148	; 0x94
   20796:	481f      	ldr	r0, [pc, #124]	; (20814 <k_work_reschedule_for_queue+0xd0>)
   20798:	e7e4      	b.n	20764 <k_work_reschedule_for_queue+0x20>
	z_spin_lock_set_owner(l);
   2079a:	481d      	ldr	r0, [pc, #116]	; (20810 <k_work_reschedule_for_queue+0xcc>)
   2079c:	f7ff f80a 	bl	1f7b4 <z_spin_lock_set_owner>

	int ret = 0;
	k_spinlock_key_t key = k_spin_lock(&lock);

	/* Remove any active scheduling. */
	(void)unschedule_locked(dwork);
   207a0:	4620      	mov	r0, r4
   207a2:	f008 fdd5 	bl	29350 <unschedule_locked>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
   207a6:	ea55 0306 	orrs.w	r3, r5, r6
   207aa:	d114      	bne.n	207d6 <k_work_reschedule_for_queue+0x92>
		return submit_to_queue_locked(work, queuep);
   207ac:	4620      	mov	r0, r4
   207ae:	a901      	add	r1, sp, #4
   207b0:	f7ff fc86 	bl	200c0 <submit_to_queue_locked>
   207b4:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   207b6:	4816      	ldr	r0, [pc, #88]	; (20810 <k_work_reschedule_for_queue+0xcc>)
   207b8:	f7fe ffee 	bl	1f798 <z_spin_unlock_valid>
   207bc:	b9d0      	cbnz	r0, 207f4 <k_work_reschedule_for_queue+0xb0>
   207be:	23c2      	movs	r3, #194	; 0xc2
   207c0:	4a14      	ldr	r2, [pc, #80]	; (20814 <k_work_reschedule_for_queue+0xd0>)
   207c2:	4917      	ldr	r1, [pc, #92]	; (20820 <k_work_reschedule_for_queue+0xdc>)
   207c4:	4810      	ldr	r0, [pc, #64]	; (20808 <k_work_reschedule_for_queue+0xc4>)
   207c6:	f004 f9f6 	bl	24bb6 <assert_print>
   207ca:	4911      	ldr	r1, [pc, #68]	; (20810 <k_work_reschedule_for_queue+0xcc>)
   207cc:	4815      	ldr	r0, [pc, #84]	; (20824 <k_work_reschedule_for_queue+0xe0>)
   207ce:	f004 f9f2 	bl	24bb6 <assert_print>
   207d2:	21c2      	movs	r1, #194	; 0xc2
   207d4:	e7df      	b.n	20796 <k_work_reschedule_for_queue+0x52>
	*flagp |= BIT(bit);
   207d6:	68e3      	ldr	r3, [r4, #12]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   207d8:	f104 0010 	add.w	r0, r4, #16
	*flagp |= BIT(bit);
   207dc:	f043 0308 	orr.w	r3, r3, #8
   207e0:	60e3      	str	r3, [r4, #12]
	dwork->queue = *queuep;
   207e2:	9b01      	ldr	r3, [sp, #4]
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   207e4:	4632      	mov	r2, r6
	dwork->queue = *queuep;
   207e6:	62a3      	str	r3, [r4, #40]	; 0x28
	z_add_timeout(&dwork->timeout, work_timeout, delay);
   207e8:	490f      	ldr	r1, [pc, #60]	; (20828 <k_work_reschedule_for_queue+0xe4>)
   207ea:	462b      	mov	r3, r5
   207ec:	f001 fb4c 	bl	21e88 <z_add_timeout>
	return ret;
   207f0:	2401      	movs	r4, #1
   207f2:	e7e0      	b.n	207b6 <k_work_reschedule_for_queue+0x72>
	__asm__ volatile(
   207f4:	f387 8811 	msr	BASEPRI, r7
   207f8:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, reschedule_for_queue, queue, dwork, delay, ret);

	return ret;
}
   207fc:	4620      	mov	r0, r4
   207fe:	b003      	add	sp, #12
   20800:	bdf0      	pop	{r4, r5, r6, r7, pc}
   20802:	bf00      	nop
   20804:	0003088e 	.word	0x0003088e
   20808:	0002b549 	.word	0x0002b549
   2080c:	000307b8 	.word	0x000307b8
   20810:	20021498 	.word	0x20021498
   20814:	0002c304 	.word	0x0002c304
   20818:	0002c35d 	.word	0x0002c35d
   2081c:	0002c372 	.word	0x0002c372
   20820:	0002c331 	.word	0x0002c331
   20824:	0002c348 	.word	0x0002c348
   20828:	00020199 	.word	0x00020199

0002082c <k_work_reschedule>:

int k_work_reschedule(struct k_work_delayable *dwork,
				     k_timeout_t delay)
{
   2082c:	4601      	mov	r1, r0
	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, reschedule, dwork, delay);

	int ret = k_work_reschedule_for_queue(&k_sys_work_q, dwork, delay);
   2082e:	4801      	ldr	r0, [pc, #4]	; (20834 <k_work_reschedule+0x8>)
   20830:	f7ff bf88 	b.w	20744 <k_work_reschedule_for_queue>
   20834:	20009c78 	.word	0x20009c78

00020838 <k_work_cancel_delayable>:

	return ret;
}

int k_work_cancel_delayable(struct k_work_delayable *dwork)
{
   20838:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(dwork != NULL);
   2083a:	4604      	mov	r4, r0
   2083c:	b958      	cbnz	r0, 20856 <k_work_cancel_delayable+0x1e>
   2083e:	4922      	ldr	r1, [pc, #136]	; (208c8 <k_work_cancel_delayable+0x90>)
   20840:	4822      	ldr	r0, [pc, #136]	; (208cc <k_work_cancel_delayable+0x94>)
   20842:	f240 33fd 	movw	r3, #1021	; 0x3fd
   20846:	4a22      	ldr	r2, [pc, #136]	; (208d0 <k_work_cancel_delayable+0x98>)
   20848:	f004 f9b5 	bl	24bb6 <assert_print>
   2084c:	f240 31fd 	movw	r1, #1021	; 0x3fd
   20850:	481f      	ldr	r0, [pc, #124]	; (208d0 <k_work_cancel_delayable+0x98>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20852:	f004 f9a9 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   20856:	f04f 0320 	mov.w	r3, #32
   2085a:	f3ef 8511 	mrs	r5, BASEPRI
   2085e:	f383 8812 	msr	BASEPRI_MAX, r3
   20862:	f3bf 8f6f 	isb	sy
   20866:	481b      	ldr	r0, [pc, #108]	; (208d4 <k_work_cancel_delayable+0x9c>)
   20868:	f7fe ff88 	bl	1f77c <z_spin_lock_valid>
   2086c:	b960      	cbnz	r0, 20888 <k_work_cancel_delayable+0x50>
   2086e:	2394      	movs	r3, #148	; 0x94
   20870:	4a19      	ldr	r2, [pc, #100]	; (208d8 <k_work_cancel_delayable+0xa0>)
   20872:	491a      	ldr	r1, [pc, #104]	; (208dc <k_work_cancel_delayable+0xa4>)
   20874:	4815      	ldr	r0, [pc, #84]	; (208cc <k_work_cancel_delayable+0x94>)
   20876:	f004 f99e 	bl	24bb6 <assert_print>
   2087a:	4916      	ldr	r1, [pc, #88]	; (208d4 <k_work_cancel_delayable+0x9c>)
   2087c:	4818      	ldr	r0, [pc, #96]	; (208e0 <k_work_cancel_delayable+0xa8>)
   2087e:	f004 f99a 	bl	24bb6 <assert_print>
   20882:	2194      	movs	r1, #148	; 0x94
   20884:	4814      	ldr	r0, [pc, #80]	; (208d8 <k_work_cancel_delayable+0xa0>)
   20886:	e7e4      	b.n	20852 <k_work_cancel_delayable+0x1a>
	z_spin_lock_set_owner(l);
   20888:	4812      	ldr	r0, [pc, #72]	; (208d4 <k_work_cancel_delayable+0x9c>)
   2088a:	f7fe ff93 	bl	1f7b4 <z_spin_lock_set_owner>
	(void)unschedule_locked(dwork);
   2088e:	4620      	mov	r0, r4
   20890:	f008 fd5e 	bl	29350 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   20894:	4620      	mov	r0, r4
   20896:	f008 fd70 	bl	2937a <cancel_async_locked>
   2089a:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2089c:	480d      	ldr	r0, [pc, #52]	; (208d4 <k_work_cancel_delayable+0x9c>)
   2089e:	f7fe ff7b 	bl	1f798 <z_spin_unlock_valid>
   208a2:	b958      	cbnz	r0, 208bc <k_work_cancel_delayable+0x84>
   208a4:	23c2      	movs	r3, #194	; 0xc2
   208a6:	4a0c      	ldr	r2, [pc, #48]	; (208d8 <k_work_cancel_delayable+0xa0>)
   208a8:	490e      	ldr	r1, [pc, #56]	; (208e4 <k_work_cancel_delayable+0xac>)
   208aa:	4808      	ldr	r0, [pc, #32]	; (208cc <k_work_cancel_delayable+0x94>)
   208ac:	f004 f983 	bl	24bb6 <assert_print>
   208b0:	4908      	ldr	r1, [pc, #32]	; (208d4 <k_work_cancel_delayable+0x9c>)
   208b2:	480d      	ldr	r0, [pc, #52]	; (208e8 <k_work_cancel_delayable+0xb0>)
   208b4:	f004 f97f 	bl	24bb6 <assert_print>
   208b8:	21c2      	movs	r1, #194	; 0xc2
   208ba:	e7e3      	b.n	20884 <k_work_cancel_delayable+0x4c>
	__asm__ volatile(
   208bc:	f385 8811 	msr	BASEPRI, r5
   208c0:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable, dwork, ret);

	return ret;
}
   208c4:	4620      	mov	r0, r4
   208c6:	bd38      	pop	{r3, r4, r5, pc}
   208c8:	0003088e 	.word	0x0003088e
   208cc:	0002b549 	.word	0x0002b549
   208d0:	000307b8 	.word	0x000307b8
   208d4:	20021498 	.word	0x20021498
   208d8:	0002c304 	.word	0x0002c304
   208dc:	0002c35d 	.word	0x0002c35d
   208e0:	0002c372 	.word	0x0002c372
   208e4:	0002c331 	.word	0x0002c331
   208e8:	0002c348 	.word	0x0002c348

000208ec <k_work_cancel_delayable_sync>:

bool k_work_cancel_delayable_sync(struct k_work_delayable *dwork,
				  struct k_work_sync *sync)
{
   208ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   208f0:	460e      	mov	r6, r1
	__ASSERT_NO_MSG(dwork != NULL);
   208f2:	4605      	mov	r5, r0
   208f4:	b958      	cbnz	r0, 2090e <k_work_cancel_delayable_sync+0x22>
   208f6:	493a      	ldr	r1, [pc, #232]	; (209e0 <k_work_cancel_delayable_sync+0xf4>)
   208f8:	f240 430e 	movw	r3, #1038	; 0x40e
   208fc:	4a39      	ldr	r2, [pc, #228]	; (209e4 <k_work_cancel_delayable_sync+0xf8>)
   208fe:	483a      	ldr	r0, [pc, #232]	; (209e8 <k_work_cancel_delayable_sync+0xfc>)
   20900:	f004 f959 	bl	24bb6 <assert_print>
   20904:	f240 410e 	movw	r1, #1038	; 0x40e
	__ASSERT_NO_MSG(sync != NULL);
   20908:	4836      	ldr	r0, [pc, #216]	; (209e4 <k_work_cancel_delayable_sync+0xf8>)
   2090a:	f004 f94d 	bl	24ba8 <assert_post_action>
   2090e:	b949      	cbnz	r1, 20924 <k_work_cancel_delayable_sync+0x38>
   20910:	4936      	ldr	r1, [pc, #216]	; (209ec <k_work_cancel_delayable_sync+0x100>)
   20912:	f240 430f 	movw	r3, #1039	; 0x40f
   20916:	4a33      	ldr	r2, [pc, #204]	; (209e4 <k_work_cancel_delayable_sync+0xf8>)
   20918:	4833      	ldr	r0, [pc, #204]	; (209e8 <k_work_cancel_delayable_sync+0xfc>)
   2091a:	f004 f94c 	bl	24bb6 <assert_print>
   2091e:	f240 410f 	movw	r1, #1039	; 0x40f
   20922:	e7f1      	b.n	20908 <k_work_cancel_delayable_sync+0x1c>
	__ASSERT_NO_MSG(!k_is_in_isr());
   20924:	f008 fca8 	bl	29278 <k_is_in_isr>
   20928:	4604      	mov	r4, r0
   2092a:	b148      	cbz	r0, 20940 <k_work_cancel_delayable_sync+0x54>
   2092c:	4930      	ldr	r1, [pc, #192]	; (209f0 <k_work_cancel_delayable_sync+0x104>)
   2092e:	f44f 6382 	mov.w	r3, #1040	; 0x410
   20932:	4a2c      	ldr	r2, [pc, #176]	; (209e4 <k_work_cancel_delayable_sync+0xf8>)
   20934:	482c      	ldr	r0, [pc, #176]	; (209e8 <k_work_cancel_delayable_sync+0xfc>)
   20936:	f004 f93e 	bl	24bb6 <assert_print>
   2093a:	f44f 6182 	mov.w	r1, #1040	; 0x410
   2093e:	e7e3      	b.n	20908 <k_work_cancel_delayable_sync+0x1c>
	__asm__ volatile(
   20940:	f04f 0320 	mov.w	r3, #32
   20944:	f3ef 8811 	mrs	r8, BASEPRI
   20948:	f383 8812 	msr	BASEPRI_MAX, r3
   2094c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20950:	4828      	ldr	r0, [pc, #160]	; (209f4 <k_work_cancel_delayable_sync+0x108>)
   20952:	f7fe ff13 	bl	1f77c <z_spin_lock_valid>
   20956:	b960      	cbnz	r0, 20972 <k_work_cancel_delayable_sync+0x86>
   20958:	2394      	movs	r3, #148	; 0x94
   2095a:	4a27      	ldr	r2, [pc, #156]	; (209f8 <k_work_cancel_delayable_sync+0x10c>)
   2095c:	4927      	ldr	r1, [pc, #156]	; (209fc <k_work_cancel_delayable_sync+0x110>)
   2095e:	4822      	ldr	r0, [pc, #136]	; (209e8 <k_work_cancel_delayable_sync+0xfc>)
   20960:	f004 f929 	bl	24bb6 <assert_print>
   20964:	4923      	ldr	r1, [pc, #140]	; (209f4 <k_work_cancel_delayable_sync+0x108>)
   20966:	4826      	ldr	r0, [pc, #152]	; (20a00 <k_work_cancel_delayable_sync+0x114>)
   20968:	f004 f925 	bl	24bb6 <assert_print>
   2096c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2096e:	4822      	ldr	r0, [pc, #136]	; (209f8 <k_work_cancel_delayable_sync+0x10c>)
   20970:	e7cb      	b.n	2090a <k_work_cancel_delayable_sync+0x1e>
	z_spin_lock_set_owner(l);
   20972:	4820      	ldr	r0, [pc, #128]	; (209f4 <k_work_cancel_delayable_sync+0x108>)
   20974:	f7fe ff1e 	bl	1f7b4 <z_spin_lock_set_owner>
	return *flagp;
   20978:	68eb      	ldr	r3, [r5, #12]
   2097a:	f003 030f 	and.w	r3, r3, #15

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_work, cancel_delayable_sync, dwork, sync);

	struct z_work_canceller *canceller = &sync->canceller;
	k_spinlock_key_t key = k_spin_lock(&lock);
	bool pending = (work_delayable_busy_get_locked(dwork) != 0U);
   2097e:	2b00      	cmp	r3, #0
   20980:	bf14      	ite	ne
   20982:	2701      	movne	r7, #1
   20984:	2700      	moveq	r7, #0
	bool need_wait = false;

	if (pending) {
   20986:	d00a      	beq.n	2099e <k_work_cancel_delayable_sync+0xb2>
	(void)unschedule_locked(dwork);
   20988:	4628      	mov	r0, r5
   2098a:	f008 fce1 	bl	29350 <unschedule_locked>
	return cancel_async_locked(&dwork->work);
   2098e:	4628      	mov	r0, r5
   20990:	f008 fcf3 	bl	2937a <cancel_async_locked>
		(void)cancel_delayable_async_locked(dwork);
		need_wait = cancel_sync_locked(&dwork->work, canceller);
   20994:	4631      	mov	r1, r6
   20996:	4628      	mov	r0, r5
   20998:	f7ff fb74 	bl	20084 <cancel_sync_locked>
   2099c:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2099e:	4815      	ldr	r0, [pc, #84]	; (209f4 <k_work_cancel_delayable_sync+0x108>)
   209a0:	f7fe fefa 	bl	1f798 <z_spin_unlock_valid>
   209a4:	b958      	cbnz	r0, 209be <k_work_cancel_delayable_sync+0xd2>
   209a6:	23c2      	movs	r3, #194	; 0xc2
   209a8:	4a13      	ldr	r2, [pc, #76]	; (209f8 <k_work_cancel_delayable_sync+0x10c>)
   209aa:	4916      	ldr	r1, [pc, #88]	; (20a04 <k_work_cancel_delayable_sync+0x118>)
   209ac:	480e      	ldr	r0, [pc, #56]	; (209e8 <k_work_cancel_delayable_sync+0xfc>)
   209ae:	f004 f902 	bl	24bb6 <assert_print>
   209b2:	4910      	ldr	r1, [pc, #64]	; (209f4 <k_work_cancel_delayable_sync+0x108>)
   209b4:	4814      	ldr	r0, [pc, #80]	; (20a08 <k_work_cancel_delayable_sync+0x11c>)
   209b6:	f004 f8fe 	bl	24bb6 <assert_print>
   209ba:	21c2      	movs	r1, #194	; 0xc2
   209bc:	e7d7      	b.n	2096e <k_work_cancel_delayable_sync+0x82>
	__asm__ volatile(
   209be:	f388 8811 	msr	BASEPRI, r8
   209c2:	f3bf 8f6f 	isb	sy
	}

	k_spin_unlock(&lock, key);

	if (need_wait) {
   209c6:	b13c      	cbz	r4, 209d8 <k_work_cancel_delayable_sync+0xec>
	return z_impl_k_sem_take(sem, timeout);
   209c8:	f04f 32ff 	mov.w	r2, #4294967295
   209cc:	f04f 33ff 	mov.w	r3, #4294967295
   209d0:	f106 0008 	add.w	r0, r6, #8
   209d4:	f7ff f9ce 	bl	1fd74 <z_impl_k_sem_take>
		k_sem_take(&canceller->sem, K_FOREVER);
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work, cancel_delayable_sync, dwork, sync, pending);
	return pending;
}
   209d8:	4638      	mov	r0, r7
   209da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   209de:	bf00      	nop
   209e0:	0003088e 	.word	0x0003088e
   209e4:	000307b8 	.word	0x000307b8
   209e8:	0002b549 	.word	0x0002b549
   209ec:	0003083a 	.word	0x0003083a
   209f0:	0002e3b6 	.word	0x0002e3b6
   209f4:	20021498 	.word	0x20021498
   209f8:	0002c304 	.word	0x0002c304
   209fc:	0002c35d 	.word	0x0002c35d
   20a00:	0002c372 	.word	0x0002c372
   20a04:	0002c331 	.word	0x0002c331
   20a08:	0002c348 	.word	0x0002c348

00020a0c <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(struct k_thread *curr)
{
   20a0c:	b538      	push	{r3, r4, r5, lr}
	int ret = slice_ticks;
   20a0e:	4d07      	ldr	r5, [pc, #28]	; (20a2c <z_reset_time_slice+0x20>)
   20a10:	682c      	ldr	r4, [r5, #0]
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time(curr) != 0) {
   20a12:	b154      	cbz	r4, 20a2a <z_reset_time_slice+0x1e>
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
   20a14:	f7fb fc90 	bl	1c338 <sys_clock_elapsed>
   20a18:	4b05      	ldr	r3, [pc, #20]	; (20a30 <z_reset_time_slice+0x24>)
   20a1a:	4404      	add	r4, r0
   20a1c:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
   20a1e:	6828      	ldr	r0, [r5, #0]
   20a20:	2100      	movs	r1, #0
	}
}
   20a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		z_set_timeout_expiry(slice_time(curr), false);
   20a26:	f001 bb87 	b.w	22138 <z_set_timeout_expiry>
}
   20a2a:	bd38      	pop	{r3, r4, r5, pc}
   20a2c:	200214a4 	.word	0x200214a4
   20a30:	20021460 	.word	0x20021460

00020a34 <update_cache>:
	}
#endif
}

static void update_cache(int preempt_ok)
{
   20a34:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
   20a36:	4d14      	ldr	r5, [pc, #80]	; (20a88 <update_cache+0x54>)
   20a38:	462b      	mov	r3, r5
   20a3a:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20a3e:	429c      	cmp	r4, r3
   20a40:	d000      	beq.n	20a44 <update_cache+0x10>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
   20a42:	b904      	cbnz	r4, 20a46 <update_cache+0x12>
   20a44:	68ec      	ldr	r4, [r5, #12]
	__ASSERT(_current != NULL, "");
   20a46:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
   20a48:	b9a8      	cbnz	r0, 20a76 <update_cache+0x42>
	__ASSERT(_current != NULL, "");
   20a4a:	b963      	cbnz	r3, 20a66 <update_cache+0x32>
   20a4c:	490f      	ldr	r1, [pc, #60]	; (20a8c <update_cache+0x58>)
   20a4e:	2389      	movs	r3, #137	; 0x89
   20a50:	4a0f      	ldr	r2, [pc, #60]	; (20a90 <update_cache+0x5c>)
   20a52:	4810      	ldr	r0, [pc, #64]	; (20a94 <update_cache+0x60>)
   20a54:	f004 f8af 	bl	24bb6 <assert_print>
   20a58:	480f      	ldr	r0, [pc, #60]	; (20a98 <update_cache+0x64>)
   20a5a:	f004 f8ac 	bl	24bb6 <assert_print>
   20a5e:	2189      	movs	r1, #137	; 0x89
   20a60:	480b      	ldr	r0, [pc, #44]	; (20a90 <update_cache+0x5c>)
   20a62:	f004 f8a1 	bl	24ba8 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
   20a66:	7b5a      	ldrb	r2, [r3, #13]
   20a68:	06d2      	lsls	r2, r2, #27
   20a6a:	d104      	bne.n	20a76 <update_cache+0x42>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
   20a6c:	69a2      	ldr	r2, [r4, #24]
   20a6e:	b912      	cbnz	r2, 20a76 <update_cache+0x42>
	if (is_preempt(_current) || is_metairq(thread)) {
   20a70:	89da      	ldrh	r2, [r3, #14]
   20a72:	2a7f      	cmp	r2, #127	; 0x7f
   20a74:	d805      	bhi.n	20a82 <update_cache+0x4e>
#ifndef CONFIG_SMP
	struct k_thread *thread = next_up();

	if (should_preempt(thread, preempt_ok)) {
#ifdef CONFIG_TIMESLICING
		if (thread != _current) {
   20a76:	429c      	cmp	r4, r3
   20a78:	d002      	beq.n	20a80 <update_cache+0x4c>
			z_reset_time_slice(thread);
   20a7a:	4620      	mov	r0, r4
   20a7c:	f7ff ffc6 	bl	20a0c <z_reset_time_slice>
		}
#endif
		update_metairq_preempt(thread);
		_kernel.ready_q.cache = thread;
   20a80:	4623      	mov	r3, r4
   20a82:	61eb      	str	r3, [r5, #28]
	 * thread because if the thread gets preempted for whatever
	 * reason the scheduler will make the same decision anyway.
	 */
	_current_cpu->swap_ok = preempt_ok;
#endif
}
   20a84:	bd38      	pop	{r3, r4, r5, pc}
   20a86:	bf00      	nop
   20a88:	20021460 	.word	0x20021460
   20a8c:	000308c5 	.word	0x000308c5
   20a90:	000308a3 	.word	0x000308a3
   20a94:	0002b549 	.word	0x0002b549
   20a98:	0002f10a 	.word	0x0002f10a

00020a9c <ready_thread>:
	}
#endif
}

static void ready_thread(struct k_thread *thread)
{
   20a9c:	b570      	push	{r4, r5, r6, lr}
#endif

	/* If thread is queued already, do not try and added it to the
	 * run queue again
	 */
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
   20a9e:	f990 300d 	ldrsb.w	r3, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
   20aa2:	7b42      	ldrb	r2, [r0, #13]
   20aa4:	2b00      	cmp	r3, #0
   20aa6:	db38      	blt.n	20b1a <ready_thread+0x7e>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   20aa8:	06d3      	lsls	r3, r2, #27
   20aaa:	d136      	bne.n	20b1a <ready_thread+0x7e>
	return node->next != NULL;
   20aac:	6983      	ldr	r3, [r0, #24]
   20aae:	2b00      	cmp	r3, #0
   20ab0:	d133      	bne.n	20b1a <ready_thread+0x7e>
	thread->base.thread_state |= _THREAD_QUEUED;
   20ab2:	f062 027f 	orn	r2, r2, #127	; 0x7f
   20ab6:	7342      	strb	r2, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   20ab8:	4a18      	ldr	r2, [pc, #96]	; (20b1c <ready_thread+0x80>)
   20aba:	4290      	cmp	r0, r2
   20abc:	d109      	bne.n	20ad2 <ready_thread+0x36>
   20abe:	4918      	ldr	r1, [pc, #96]	; (20b20 <ready_thread+0x84>)
   20ac0:	4818      	ldr	r0, [pc, #96]	; (20b24 <ready_thread+0x88>)
   20ac2:	23ba      	movs	r3, #186	; 0xba
   20ac4:	4a18      	ldr	r2, [pc, #96]	; (20b28 <ready_thread+0x8c>)
   20ac6:	f004 f876 	bl	24bb6 <assert_print>
   20aca:	21ba      	movs	r1, #186	; 0xba
   20acc:	4816      	ldr	r0, [pc, #88]	; (20b28 <ready_thread+0x8c>)
   20ace:	f004 f86b 	bl	24ba8 <assert_post_action>
	return list->head == list;
   20ad2:	4916      	ldr	r1, [pc, #88]	; (20b2c <ready_thread+0x90>)
   20ad4:	460a      	mov	r2, r1
   20ad6:	f852 4f20 	ldr.w	r4, [r2, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   20ada:	4294      	cmp	r4, r2
   20adc:	bf18      	it	ne
   20ade:	4623      	movne	r3, r4
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
   20ae0:	6a4c      	ldr	r4, [r1, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   20ae2:	b923      	cbnz	r3, 20aee <ready_thread+0x52>
static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;

	node->next = list;
	node->prev = tail;
   20ae4:	e9c0 2400 	strd	r2, r4, [r0]

	tail->next = node;
   20ae8:	6020      	str	r0, [r4, #0]
	list->tail = node;
   20aea:	6248      	str	r0, [r1, #36]	; 0x24
}
   20aec:	e00c      	b.n	20b08 <ready_thread+0x6c>
	int32_t b1 = thread_1->base.prio;
   20aee:	f990 500e 	ldrsb.w	r5, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   20af2:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   20af6:	42b5      	cmp	r5, r6
   20af8:	d00b      	beq.n	20b12 <ready_thread+0x76>
		if (z_sched_prio_cmp(thread, t) > 0) {
   20afa:	42ae      	cmp	r6, r5
   20afc:	dd09      	ble.n	20b12 <ready_thread+0x76>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
   20afe:	685a      	ldr	r2, [r3, #4]

	node->prev = prev;
	node->next = successor;
   20b00:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
   20b04:	6010      	str	r0, [r2, #0]
	successor->prev = node;
   20b06:	6058      	str	r0, [r3, #4]
		SYS_PORT_TRACING_OBJ_FUNC(k_thread, sched_ready, thread);

		queue_thread(thread);
		update_cache(0);
   20b08:	2000      	movs	r0, #0
		flag_ipi();
	}
}
   20b0a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
   20b0e:	f7ff bf91 	b.w	20a34 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   20b12:	42a3      	cmp	r3, r4
   20b14:	d0e6      	beq.n	20ae4 <ready_thread+0x48>
   20b16:	681b      	ldr	r3, [r3, #0]
   20b18:	e7e3      	b.n	20ae2 <ready_thread+0x46>
}
   20b1a:	bd70      	pop	{r4, r5, r6, pc}
   20b1c:	20009b68 	.word	0x20009b68
   20b20:	000308ec 	.word	0x000308ec
   20b24:	0002b549 	.word	0x0002b549
   20b28:	000308a3 	.word	0x000308a3
   20b2c:	20021460 	.word	0x20021460

00020b30 <k_sched_time_slice_set>:
{
   20b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   20b32:	4604      	mov	r4, r0
   20b34:	460d      	mov	r5, r1
	__asm__ volatile(
   20b36:	f04f 0320 	mov.w	r3, #32
   20b3a:	f3ef 8711 	mrs	r7, BASEPRI
   20b3e:	f383 8812 	msr	BASEPRI_MAX, r3
   20b42:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20b46:	4822      	ldr	r0, [pc, #136]	; (20bd0 <k_sched_time_slice_set+0xa0>)
   20b48:	f7fe fe18 	bl	1f77c <z_spin_lock_valid>
   20b4c:	b968      	cbnz	r0, 20b6a <k_sched_time_slice_set+0x3a>
   20b4e:	2394      	movs	r3, #148	; 0x94
   20b50:	4a20      	ldr	r2, [pc, #128]	; (20bd4 <k_sched_time_slice_set+0xa4>)
   20b52:	4921      	ldr	r1, [pc, #132]	; (20bd8 <k_sched_time_slice_set+0xa8>)
   20b54:	4821      	ldr	r0, [pc, #132]	; (20bdc <k_sched_time_slice_set+0xac>)
   20b56:	f004 f82e 	bl	24bb6 <assert_print>
   20b5a:	491d      	ldr	r1, [pc, #116]	; (20bd0 <k_sched_time_slice_set+0xa0>)
   20b5c:	4820      	ldr	r0, [pc, #128]	; (20be0 <k_sched_time_slice_set+0xb0>)
   20b5e:	f004 f82a 	bl	24bb6 <assert_print>
   20b62:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20b64:	481b      	ldr	r0, [pc, #108]	; (20bd4 <k_sched_time_slice_set+0xa4>)
   20b66:	f004 f81f 	bl	24ba8 <assert_post_action>
			return (uint32_t)((t * to_hz + off) / from_hz);
   20b6a:	2600      	movs	r6, #0
	z_spin_lock_set_owner(l);
   20b6c:	4818      	ldr	r0, [pc, #96]	; (20bd0 <k_sched_time_slice_set+0xa0>)
   20b6e:	f7fe fe21 	bl	1f7b4 <z_spin_lock_set_owner>
   20b72:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
   20b76:	f240 30e7 	movw	r0, #999	; 0x3e7
   20b7a:	4631      	mov	r1, r6
   20b7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   20b80:	2300      	movs	r3, #0
   20b82:	fbe4 010c 	umlal	r0, r1, r4, ip
   20b86:	f7e8 f9b3 	bl	8ef0 <__aeabi_uldivmod>
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
   20b8a:	42b4      	cmp	r4, r6
   20b8c:	dd02      	ble.n	20b94 <k_sched_time_slice_set+0x64>
			slice_ticks = MAX(2, slice_ticks);
   20b8e:	2802      	cmp	r0, #2
   20b90:	bfb8      	it	lt
   20b92:	2002      	movlt	r0, #2
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   20b94:	4a13      	ldr	r2, [pc, #76]	; (20be4 <k_sched_time_slice_set+0xb4>)
		_current_cpu->slice_ticks = 0;
   20b96:	4b14      	ldr	r3, [pc, #80]	; (20be8 <k_sched_time_slice_set+0xb8>)
		slice_ticks = k_ms_to_ticks_ceil32(slice);
   20b98:	6010      	str	r0, [r2, #0]
		slice_max_prio = prio;
   20b9a:	4a14      	ldr	r2, [pc, #80]	; (20bec <k_sched_time_slice_set+0xbc>)
		z_reset_time_slice(_current);
   20b9c:	6898      	ldr	r0, [r3, #8]
		_current_cpu->slice_ticks = 0;
   20b9e:	611e      	str	r6, [r3, #16]
		slice_max_prio = prio;
   20ba0:	6015      	str	r5, [r2, #0]
		z_reset_time_slice(_current);
   20ba2:	f7ff ff33 	bl	20a0c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20ba6:	480a      	ldr	r0, [pc, #40]	; (20bd0 <k_sched_time_slice_set+0xa0>)
   20ba8:	f7fe fdf6 	bl	1f798 <z_spin_unlock_valid>
   20bac:	b958      	cbnz	r0, 20bc6 <k_sched_time_slice_set+0x96>
   20bae:	23c2      	movs	r3, #194	; 0xc2
   20bb0:	4a08      	ldr	r2, [pc, #32]	; (20bd4 <k_sched_time_slice_set+0xa4>)
   20bb2:	490f      	ldr	r1, [pc, #60]	; (20bf0 <k_sched_time_slice_set+0xc0>)
   20bb4:	4809      	ldr	r0, [pc, #36]	; (20bdc <k_sched_time_slice_set+0xac>)
   20bb6:	f003 fffe 	bl	24bb6 <assert_print>
   20bba:	4905      	ldr	r1, [pc, #20]	; (20bd0 <k_sched_time_slice_set+0xa0>)
   20bbc:	480d      	ldr	r0, [pc, #52]	; (20bf4 <k_sched_time_slice_set+0xc4>)
   20bbe:	f003 fffa 	bl	24bb6 <assert_print>
   20bc2:	21c2      	movs	r1, #194	; 0xc2
   20bc4:	e7ce      	b.n	20b64 <k_sched_time_slice_set+0x34>
	__asm__ volatile(
   20bc6:	f387 8811 	msr	BASEPRI, r7
   20bca:	f3bf 8f6f 	isb	sy
}
   20bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   20bd0:	200214a8 	.word	0x200214a8
   20bd4:	0002c304 	.word	0x0002c304
   20bd8:	0002c35d 	.word	0x0002c35d
   20bdc:	0002b549 	.word	0x0002b549
   20be0:	0002c372 	.word	0x0002c372
   20be4:	200214a4 	.word	0x200214a4
   20be8:	20021460 	.word	0x20021460
   20bec:	200214a0 	.word	0x200214a0
   20bf0:	0002c331 	.word	0x0002c331
   20bf4:	0002c348 	.word	0x0002c348

00020bf8 <z_ready_thread>:

void z_ready_thread(struct k_thread *thread)
{
   20bf8:	b538      	push	{r3, r4, r5, lr}
   20bfa:	4604      	mov	r4, r0
	__asm__ volatile(
   20bfc:	f04f 0320 	mov.w	r3, #32
   20c00:	f3ef 8511 	mrs	r5, BASEPRI
   20c04:	f383 8812 	msr	BASEPRI_MAX, r3
   20c08:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20c0c:	4816      	ldr	r0, [pc, #88]	; (20c68 <z_ready_thread+0x70>)
   20c0e:	f7fe fdb5 	bl	1f77c <z_spin_lock_valid>
   20c12:	b968      	cbnz	r0, 20c30 <z_ready_thread+0x38>
   20c14:	2394      	movs	r3, #148	; 0x94
   20c16:	4a15      	ldr	r2, [pc, #84]	; (20c6c <z_ready_thread+0x74>)
   20c18:	4915      	ldr	r1, [pc, #84]	; (20c70 <z_ready_thread+0x78>)
   20c1a:	4816      	ldr	r0, [pc, #88]	; (20c74 <z_ready_thread+0x7c>)
   20c1c:	f003 ffcb 	bl	24bb6 <assert_print>
   20c20:	4911      	ldr	r1, [pc, #68]	; (20c68 <z_ready_thread+0x70>)
   20c22:	4815      	ldr	r0, [pc, #84]	; (20c78 <z_ready_thread+0x80>)
   20c24:	f003 ffc7 	bl	24bb6 <assert_print>
   20c28:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20c2a:	4810      	ldr	r0, [pc, #64]	; (20c6c <z_ready_thread+0x74>)
   20c2c:	f003 ffbc 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20c30:	480d      	ldr	r0, [pc, #52]	; (20c68 <z_ready_thread+0x70>)
   20c32:	f7fe fdbf 	bl	1f7b4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		if (!thread_active_elsewhere(thread)) {
			ready_thread(thread);
   20c36:	4620      	mov	r0, r4
   20c38:	f7ff ff30 	bl	20a9c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20c3c:	480a      	ldr	r0, [pc, #40]	; (20c68 <z_ready_thread+0x70>)
   20c3e:	f7fe fdab 	bl	1f798 <z_spin_unlock_valid>
   20c42:	b958      	cbnz	r0, 20c5c <z_ready_thread+0x64>
   20c44:	23c2      	movs	r3, #194	; 0xc2
   20c46:	4a09      	ldr	r2, [pc, #36]	; (20c6c <z_ready_thread+0x74>)
   20c48:	490c      	ldr	r1, [pc, #48]	; (20c7c <z_ready_thread+0x84>)
   20c4a:	480a      	ldr	r0, [pc, #40]	; (20c74 <z_ready_thread+0x7c>)
   20c4c:	f003 ffb3 	bl	24bb6 <assert_print>
   20c50:	4905      	ldr	r1, [pc, #20]	; (20c68 <z_ready_thread+0x70>)
   20c52:	480b      	ldr	r0, [pc, #44]	; (20c80 <z_ready_thread+0x88>)
   20c54:	f003 ffaf 	bl	24bb6 <assert_print>
   20c58:	21c2      	movs	r1, #194	; 0xc2
   20c5a:	e7e6      	b.n	20c2a <z_ready_thread+0x32>
	__asm__ volatile(
   20c5c:	f385 8811 	msr	BASEPRI, r5
   20c60:	f3bf 8f6f 	isb	sy
		}
	}
}
   20c64:	bd38      	pop	{r3, r4, r5, pc}
   20c66:	bf00      	nop
   20c68:	200214a8 	.word	0x200214a8
   20c6c:	0002c304 	.word	0x0002c304
   20c70:	0002c35d 	.word	0x0002c35d
   20c74:	0002b549 	.word	0x0002b549
   20c78:	0002c372 	.word	0x0002c372
   20c7c:	0002c331 	.word	0x0002c331
   20c80:	0002c348 	.word	0x0002c348

00020c84 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
   20c84:	b538      	push	{r3, r4, r5, lr}
   20c86:	4604      	mov	r4, r0
	__asm__ volatile(
   20c88:	f04f 0320 	mov.w	r3, #32
   20c8c:	f3ef 8511 	mrs	r5, BASEPRI
   20c90:	f383 8812 	msr	BASEPRI_MAX, r3
   20c94:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20c98:	4816      	ldr	r0, [pc, #88]	; (20cf4 <z_unpend_thread_no_timeout+0x70>)
   20c9a:	f7fe fd6f 	bl	1f77c <z_spin_lock_valid>
   20c9e:	b968      	cbnz	r0, 20cbc <z_unpend_thread_no_timeout+0x38>
   20ca0:	2394      	movs	r3, #148	; 0x94
   20ca2:	4a15      	ldr	r2, [pc, #84]	; (20cf8 <z_unpend_thread_no_timeout+0x74>)
   20ca4:	4915      	ldr	r1, [pc, #84]	; (20cfc <z_unpend_thread_no_timeout+0x78>)
   20ca6:	4816      	ldr	r0, [pc, #88]	; (20d00 <z_unpend_thread_no_timeout+0x7c>)
   20ca8:	f003 ff85 	bl	24bb6 <assert_print>
   20cac:	4911      	ldr	r1, [pc, #68]	; (20cf4 <z_unpend_thread_no_timeout+0x70>)
   20cae:	4815      	ldr	r0, [pc, #84]	; (20d04 <z_unpend_thread_no_timeout+0x80>)
   20cb0:	f003 ff81 	bl	24bb6 <assert_print>
   20cb4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20cb6:	4810      	ldr	r0, [pc, #64]	; (20cf8 <z_unpend_thread_no_timeout+0x74>)
   20cb8:	f003 ff76 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20cbc:	480d      	ldr	r0, [pc, #52]	; (20cf4 <z_unpend_thread_no_timeout+0x70>)
   20cbe:	f7fe fd79 	bl	1f7b4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
   20cc2:	4620      	mov	r0, r4
   20cc4:	f000 fc62 	bl	2158c <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20cc8:	480a      	ldr	r0, [pc, #40]	; (20cf4 <z_unpend_thread_no_timeout+0x70>)
   20cca:	f7fe fd65 	bl	1f798 <z_spin_unlock_valid>
   20cce:	b958      	cbnz	r0, 20ce8 <z_unpend_thread_no_timeout+0x64>
   20cd0:	23c2      	movs	r3, #194	; 0xc2
   20cd2:	4a09      	ldr	r2, [pc, #36]	; (20cf8 <z_unpend_thread_no_timeout+0x74>)
   20cd4:	490c      	ldr	r1, [pc, #48]	; (20d08 <z_unpend_thread_no_timeout+0x84>)
   20cd6:	480a      	ldr	r0, [pc, #40]	; (20d00 <z_unpend_thread_no_timeout+0x7c>)
   20cd8:	f003 ff6d 	bl	24bb6 <assert_print>
   20cdc:	4905      	ldr	r1, [pc, #20]	; (20cf4 <z_unpend_thread_no_timeout+0x70>)
   20cde:	480b      	ldr	r0, [pc, #44]	; (20d0c <z_unpend_thread_no_timeout+0x88>)
   20ce0:	f003 ff69 	bl	24bb6 <assert_print>
   20ce4:	21c2      	movs	r1, #194	; 0xc2
   20ce6:	e7e6      	b.n	20cb6 <z_unpend_thread_no_timeout+0x32>
	__asm__ volatile(
   20ce8:	f385 8811 	msr	BASEPRI, r5
   20cec:	f3bf 8f6f 	isb	sy
	}
}
   20cf0:	bd38      	pop	{r3, r4, r5, pc}
   20cf2:	bf00      	nop
   20cf4:	200214a8 	.word	0x200214a8
   20cf8:	0002c304 	.word	0x0002c304
   20cfc:	0002c35d 	.word	0x0002c35d
   20d00:	0002b549 	.word	0x0002b549
   20d04:	0002c372 	.word	0x0002c372
   20d08:	0002c331 	.word	0x0002c331
   20d0c:	0002c348 	.word	0x0002c348

00020d10 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
   20d10:	b570      	push	{r4, r5, r6, lr}
   20d12:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   20d14:	460d      	mov	r5, r1
   20d16:	b9e9      	cbnz	r1, 20d54 <z_reschedule+0x44>
   20d18:	f3ef 8605 	mrs	r6, IPSR
   20d1c:	b9d6      	cbnz	r6, 20d54 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
   20d1e:	4b18      	ldr	r3, [pc, #96]	; (20d80 <z_reschedule+0x70>)
	if (resched(key.key) && need_swap()) {
   20d20:	69da      	ldr	r2, [r3, #28]
   20d22:	689b      	ldr	r3, [r3, #8]
   20d24:	429a      	cmp	r2, r3
   20d26:	d015      	beq.n	20d54 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d28:	f7fe fd36 	bl	1f798 <z_spin_unlock_valid>
   20d2c:	b968      	cbnz	r0, 20d4a <z_reschedule+0x3a>
   20d2e:	23e1      	movs	r3, #225	; 0xe1
   20d30:	4a14      	ldr	r2, [pc, #80]	; (20d84 <z_reschedule+0x74>)
   20d32:	4915      	ldr	r1, [pc, #84]	; (20d88 <z_reschedule+0x78>)
   20d34:	4815      	ldr	r0, [pc, #84]	; (20d8c <z_reschedule+0x7c>)
   20d36:	f003 ff3e 	bl	24bb6 <assert_print>
   20d3a:	4621      	mov	r1, r4
   20d3c:	4814      	ldr	r0, [pc, #80]	; (20d90 <z_reschedule+0x80>)
   20d3e:	f003 ff3a 	bl	24bb6 <assert_print>
   20d42:	21e1      	movs	r1, #225	; 0xe1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20d44:	480f      	ldr	r0, [pc, #60]	; (20d84 <z_reschedule+0x74>)
   20d46:	f003 ff2f 	bl	24ba8 <assert_post_action>
	ret = arch_swap(key);
   20d4a:	4630      	mov	r0, r6
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
		signal_pending_ipi();
	}
}
   20d4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   20d50:	f7ef b9c6 	b.w	100e0 <arch_swap>
   20d54:	4620      	mov	r0, r4
   20d56:	f7fe fd1f 	bl	1f798 <z_spin_unlock_valid>
   20d5a:	b958      	cbnz	r0, 20d74 <z_reschedule+0x64>
   20d5c:	23c2      	movs	r3, #194	; 0xc2
   20d5e:	4a09      	ldr	r2, [pc, #36]	; (20d84 <z_reschedule+0x74>)
   20d60:	4909      	ldr	r1, [pc, #36]	; (20d88 <z_reschedule+0x78>)
   20d62:	480a      	ldr	r0, [pc, #40]	; (20d8c <z_reschedule+0x7c>)
   20d64:	f003 ff27 	bl	24bb6 <assert_print>
   20d68:	4621      	mov	r1, r4
   20d6a:	4809      	ldr	r0, [pc, #36]	; (20d90 <z_reschedule+0x80>)
   20d6c:	f003 ff23 	bl	24bb6 <assert_print>
   20d70:	21c2      	movs	r1, #194	; 0xc2
   20d72:	e7e7      	b.n	20d44 <z_reschedule+0x34>
   20d74:	f385 8811 	msr	BASEPRI, r5
   20d78:	f3bf 8f6f 	isb	sy
   20d7c:	bd70      	pop	{r4, r5, r6, pc}
   20d7e:	bf00      	nop
   20d80:	20021460 	.word	0x20021460
   20d84:	0002c304 	.word	0x0002c304
   20d88:	0002c331 	.word	0x0002c331
   20d8c:	0002b549 	.word	0x0002b549
   20d90:	0002c348 	.word	0x0002c348

00020d94 <z_sched_start>:
{
   20d94:	b538      	push	{r3, r4, r5, lr}
   20d96:	4604      	mov	r4, r0
	__asm__ volatile(
   20d98:	f04f 0320 	mov.w	r3, #32
   20d9c:	f3ef 8511 	mrs	r5, BASEPRI
   20da0:	f383 8812 	msr	BASEPRI_MAX, r3
   20da4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20da8:	481c      	ldr	r0, [pc, #112]	; (20e1c <z_sched_start+0x88>)
   20daa:	f7fe fce7 	bl	1f77c <z_spin_lock_valid>
   20dae:	b968      	cbnz	r0, 20dcc <z_sched_start+0x38>
   20db0:	2394      	movs	r3, #148	; 0x94
   20db2:	4a1b      	ldr	r2, [pc, #108]	; (20e20 <z_sched_start+0x8c>)
   20db4:	491b      	ldr	r1, [pc, #108]	; (20e24 <z_sched_start+0x90>)
   20db6:	481c      	ldr	r0, [pc, #112]	; (20e28 <z_sched_start+0x94>)
   20db8:	f003 fefd 	bl	24bb6 <assert_print>
   20dbc:	4917      	ldr	r1, [pc, #92]	; (20e1c <z_sched_start+0x88>)
   20dbe:	481b      	ldr	r0, [pc, #108]	; (20e2c <z_sched_start+0x98>)
   20dc0:	f003 fef9 	bl	24bb6 <assert_print>
   20dc4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20dc6:	4816      	ldr	r0, [pc, #88]	; (20e20 <z_sched_start+0x8c>)
   20dc8:	f003 feee 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   20dcc:	4813      	ldr	r0, [pc, #76]	; (20e1c <z_sched_start+0x88>)
   20dce:	f7fe fcf1 	bl	1f7b4 <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
   20dd2:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
   20dd4:	075a      	lsls	r2, r3, #29
   20dd6:	d414      	bmi.n	20e02 <z_sched_start+0x6e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20dd8:	4810      	ldr	r0, [pc, #64]	; (20e1c <z_sched_start+0x88>)
   20dda:	f7fe fcdd 	bl	1f798 <z_spin_unlock_valid>
   20dde:	b958      	cbnz	r0, 20df8 <z_sched_start+0x64>
   20de0:	23c2      	movs	r3, #194	; 0xc2
   20de2:	4a0f      	ldr	r2, [pc, #60]	; (20e20 <z_sched_start+0x8c>)
   20de4:	4912      	ldr	r1, [pc, #72]	; (20e30 <z_sched_start+0x9c>)
   20de6:	4810      	ldr	r0, [pc, #64]	; (20e28 <z_sched_start+0x94>)
   20de8:	f003 fee5 	bl	24bb6 <assert_print>
   20dec:	490b      	ldr	r1, [pc, #44]	; (20e1c <z_sched_start+0x88>)
   20dee:	4811      	ldr	r0, [pc, #68]	; (20e34 <z_sched_start+0xa0>)
   20df0:	f003 fee1 	bl	24bb6 <assert_print>
   20df4:	21c2      	movs	r1, #194	; 0xc2
   20df6:	e7e6      	b.n	20dc6 <z_sched_start+0x32>
	__asm__ volatile(
   20df8:	f385 8811 	msr	BASEPRI, r5
   20dfc:	f3bf 8f6f 	isb	sy
}
   20e00:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
   20e02:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
   20e06:	4620      	mov	r0, r4
   20e08:	7363      	strb	r3, [r4, #13]
   20e0a:	f7ff fe47 	bl	20a9c <ready_thread>
	z_reschedule(&sched_spinlock, key);
   20e0e:	4629      	mov	r1, r5
}
   20e10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
   20e14:	4801      	ldr	r0, [pc, #4]	; (20e1c <z_sched_start+0x88>)
   20e16:	f7ff bf7b 	b.w	20d10 <z_reschedule>
   20e1a:	bf00      	nop
   20e1c:	200214a8 	.word	0x200214a8
   20e20:	0002c304 	.word	0x0002c304
   20e24:	0002c35d 	.word	0x0002c35d
   20e28:	0002b549 	.word	0x0002b549
   20e2c:	0002c372 	.word	0x0002c372
   20e30:	0002c331 	.word	0x0002c331
   20e34:	0002c348 	.word	0x0002c348

00020e38 <k_sched_lock>:
		signal_pending_ipi();
	}
}

void k_sched_lock(void)
{
   20e38:	b510      	push	{r4, lr}
	__asm__ volatile(
   20e3a:	f04f 0320 	mov.w	r3, #32
   20e3e:	f3ef 8411 	mrs	r4, BASEPRI
   20e42:	f383 8812 	msr	BASEPRI_MAX, r3
   20e46:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20e4a:	4825      	ldr	r0, [pc, #148]	; (20ee0 <k_sched_lock+0xa8>)
   20e4c:	f7fe fc96 	bl	1f77c <z_spin_lock_valid>
   20e50:	b960      	cbnz	r0, 20e6c <k_sched_lock+0x34>
   20e52:	2394      	movs	r3, #148	; 0x94
   20e54:	4a23      	ldr	r2, [pc, #140]	; (20ee4 <k_sched_lock+0xac>)
   20e56:	4924      	ldr	r1, [pc, #144]	; (20ee8 <k_sched_lock+0xb0>)
   20e58:	4824      	ldr	r0, [pc, #144]	; (20eec <k_sched_lock+0xb4>)
   20e5a:	f003 feac 	bl	24bb6 <assert_print>
   20e5e:	4920      	ldr	r1, [pc, #128]	; (20ee0 <k_sched_lock+0xa8>)
   20e60:	4823      	ldr	r0, [pc, #140]	; (20ef0 <k_sched_lock+0xb8>)
   20e62:	f003 fea8 	bl	24bb6 <assert_print>
   20e66:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20e68:	481e      	ldr	r0, [pc, #120]	; (20ee4 <k_sched_lock+0xac>)
   20e6a:	e010      	b.n	20e8e <k_sched_lock+0x56>
	z_spin_lock_set_owner(l);
   20e6c:	481c      	ldr	r0, [pc, #112]	; (20ee0 <k_sched_lock+0xa8>)
   20e6e:	f7fe fca1 	bl	1f7b4 <z_spin_lock_set_owner>
   20e72:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   20e76:	b163      	cbz	r3, 20e92 <k_sched_lock+0x5a>
   20e78:	491e      	ldr	r1, [pc, #120]	; (20ef4 <k_sched_lock+0xbc>)
   20e7a:	23fd      	movs	r3, #253	; 0xfd
   20e7c:	4a1e      	ldr	r2, [pc, #120]	; (20ef8 <k_sched_lock+0xc0>)
   20e7e:	481b      	ldr	r0, [pc, #108]	; (20eec <k_sched_lock+0xb4>)
   20e80:	f003 fe99 	bl	24bb6 <assert_print>
   20e84:	481d      	ldr	r0, [pc, #116]	; (20efc <k_sched_lock+0xc4>)
   20e86:	f003 fe96 	bl	24bb6 <assert_print>
   20e8a:	21fd      	movs	r1, #253	; 0xfd
   20e8c:	481a      	ldr	r0, [pc, #104]	; (20ef8 <k_sched_lock+0xc0>)
   20e8e:	f003 fe8b 	bl	24ba8 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
   20e92:	4b1b      	ldr	r3, [pc, #108]	; (20f00 <k_sched_lock+0xc8>)
   20e94:	689a      	ldr	r2, [r3, #8]
   20e96:	7bd3      	ldrb	r3, [r2, #15]
   20e98:	2b01      	cmp	r3, #1
   20e9a:	d10a      	bne.n	20eb2 <k_sched_lock+0x7a>
   20e9c:	4919      	ldr	r1, [pc, #100]	; (20f04 <k_sched_lock+0xcc>)
   20e9e:	23fe      	movs	r3, #254	; 0xfe
   20ea0:	4a15      	ldr	r2, [pc, #84]	; (20ef8 <k_sched_lock+0xc0>)
   20ea2:	4812      	ldr	r0, [pc, #72]	; (20eec <k_sched_lock+0xb4>)
   20ea4:	f003 fe87 	bl	24bb6 <assert_print>
   20ea8:	4814      	ldr	r0, [pc, #80]	; (20efc <k_sched_lock+0xc4>)
   20eaa:	f003 fe84 	bl	24bb6 <assert_print>
   20eae:	21fe      	movs	r1, #254	; 0xfe
   20eb0:	e7ec      	b.n	20e8c <k_sched_lock+0x54>
	--_current->base.sched_locked;
   20eb2:	3b01      	subs	r3, #1
   20eb4:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20eb6:	480a      	ldr	r0, [pc, #40]	; (20ee0 <k_sched_lock+0xa8>)
   20eb8:	f7fe fc6e 	bl	1f798 <z_spin_unlock_valid>
   20ebc:	b958      	cbnz	r0, 20ed6 <k_sched_lock+0x9e>
   20ebe:	23c2      	movs	r3, #194	; 0xc2
   20ec0:	4a08      	ldr	r2, [pc, #32]	; (20ee4 <k_sched_lock+0xac>)
   20ec2:	4911      	ldr	r1, [pc, #68]	; (20f08 <k_sched_lock+0xd0>)
   20ec4:	4809      	ldr	r0, [pc, #36]	; (20eec <k_sched_lock+0xb4>)
   20ec6:	f003 fe76 	bl	24bb6 <assert_print>
   20eca:	4905      	ldr	r1, [pc, #20]	; (20ee0 <k_sched_lock+0xa8>)
   20ecc:	480f      	ldr	r0, [pc, #60]	; (20f0c <k_sched_lock+0xd4>)
   20ece:	f003 fe72 	bl	24bb6 <assert_print>
   20ed2:	21c2      	movs	r1, #194	; 0xc2
   20ed4:	e7c8      	b.n	20e68 <k_sched_lock+0x30>
	__asm__ volatile(
   20ed6:	f384 8811 	msr	BASEPRI, r4
   20eda:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
   20ede:	bd10      	pop	{r4, pc}
   20ee0:	200214a8 	.word	0x200214a8
   20ee4:	0002c304 	.word	0x0002c304
   20ee8:	0002c35d 	.word	0x0002c35d
   20eec:	0002b549 	.word	0x0002b549
   20ef0:	0002c372 	.word	0x0002c372
   20ef4:	00030636 	.word	0x00030636
   20ef8:	0003090d 	.word	0x0003090d
   20efc:	0002f10a 	.word	0x0002f10a
   20f00:	20021460 	.word	0x20021460
   20f04:	00030938 	.word	0x00030938
   20f08:	0002c331 	.word	0x0002c331
   20f0c:	0002c348 	.word	0x0002c348

00020f10 <k_sched_unlock>:

void k_sched_unlock(void)
{
   20f10:	b510      	push	{r4, lr}
	__asm__ volatile(
   20f12:	f04f 0320 	mov.w	r3, #32
   20f16:	f3ef 8411 	mrs	r4, BASEPRI
   20f1a:	f383 8812 	msr	BASEPRI_MAX, r3
   20f1e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   20f22:	4829      	ldr	r0, [pc, #164]	; (20fc8 <k_sched_unlock+0xb8>)
   20f24:	f7fe fc2a 	bl	1f77c <z_spin_lock_valid>
   20f28:	b960      	cbnz	r0, 20f44 <k_sched_unlock+0x34>
   20f2a:	2394      	movs	r3, #148	; 0x94
   20f2c:	4a27      	ldr	r2, [pc, #156]	; (20fcc <k_sched_unlock+0xbc>)
   20f2e:	4928      	ldr	r1, [pc, #160]	; (20fd0 <k_sched_unlock+0xc0>)
   20f30:	4828      	ldr	r0, [pc, #160]	; (20fd4 <k_sched_unlock+0xc4>)
   20f32:	f003 fe40 	bl	24bb6 <assert_print>
   20f36:	4924      	ldr	r1, [pc, #144]	; (20fc8 <k_sched_unlock+0xb8>)
   20f38:	4827      	ldr	r0, [pc, #156]	; (20fd8 <k_sched_unlock+0xc8>)
   20f3a:	f003 fe3c 	bl	24bb6 <assert_print>
   20f3e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f40:	4822      	ldr	r0, [pc, #136]	; (20fcc <k_sched_unlock+0xbc>)
   20f42:	e013      	b.n	20f6c <k_sched_unlock+0x5c>
	z_spin_lock_set_owner(l);
   20f44:	4820      	ldr	r0, [pc, #128]	; (20fc8 <k_sched_unlock+0xb8>)
   20f46:	f7fe fc35 	bl	1f7b4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		__ASSERT(_current->base.sched_locked != 0U, "");
   20f4a:	4b24      	ldr	r3, [pc, #144]	; (20fdc <k_sched_unlock+0xcc>)
   20f4c:	689a      	ldr	r2, [r3, #8]
   20f4e:	7bd3      	ldrb	r3, [r2, #15]
   20f50:	b973      	cbnz	r3, 20f70 <k_sched_unlock+0x60>
   20f52:	4923      	ldr	r1, [pc, #140]	; (20fe0 <k_sched_unlock+0xd0>)
   20f54:	f240 33e7 	movw	r3, #999	; 0x3e7
   20f58:	4a22      	ldr	r2, [pc, #136]	; (20fe4 <k_sched_unlock+0xd4>)
   20f5a:	481e      	ldr	r0, [pc, #120]	; (20fd4 <k_sched_unlock+0xc4>)
   20f5c:	f003 fe2b 	bl	24bb6 <assert_print>
   20f60:	4821      	ldr	r0, [pc, #132]	; (20fe8 <k_sched_unlock+0xd8>)
   20f62:	f003 fe28 	bl	24bb6 <assert_print>
   20f66:	f240 31e7 	movw	r1, #999	; 0x3e7
   20f6a:	481e      	ldr	r0, [pc, #120]	; (20fe4 <k_sched_unlock+0xd4>)
   20f6c:	f003 fe1c 	bl	24ba8 <assert_post_action>
   20f70:	f3ef 8005 	mrs	r0, IPSR
		__ASSERT(!arch_is_in_isr(), "");
   20f74:	b160      	cbz	r0, 20f90 <k_sched_unlock+0x80>
   20f76:	491d      	ldr	r1, [pc, #116]	; (20fec <k_sched_unlock+0xdc>)
   20f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   20f7c:	4a19      	ldr	r2, [pc, #100]	; (20fe4 <k_sched_unlock+0xd4>)
   20f7e:	4815      	ldr	r0, [pc, #84]	; (20fd4 <k_sched_unlock+0xc4>)
   20f80:	f003 fe19 	bl	24bb6 <assert_print>
   20f84:	4818      	ldr	r0, [pc, #96]	; (20fe8 <k_sched_unlock+0xd8>)
   20f86:	f003 fe16 	bl	24bb6 <assert_print>
   20f8a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   20f8e:	e7ec      	b.n	20f6a <k_sched_unlock+0x5a>

		++_current->base.sched_locked;
   20f90:	3301      	adds	r3, #1
   20f92:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
   20f94:	f7ff fd4e 	bl	20a34 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   20f98:	480b      	ldr	r0, [pc, #44]	; (20fc8 <k_sched_unlock+0xb8>)
   20f9a:	f7fe fbfd 	bl	1f798 <z_spin_unlock_valid>
   20f9e:	b958      	cbnz	r0, 20fb8 <k_sched_unlock+0xa8>
   20fa0:	23c2      	movs	r3, #194	; 0xc2
   20fa2:	4a0a      	ldr	r2, [pc, #40]	; (20fcc <k_sched_unlock+0xbc>)
   20fa4:	4912      	ldr	r1, [pc, #72]	; (20ff0 <k_sched_unlock+0xe0>)
   20fa6:	480b      	ldr	r0, [pc, #44]	; (20fd4 <k_sched_unlock+0xc4>)
   20fa8:	f003 fe05 	bl	24bb6 <assert_print>
   20fac:	4906      	ldr	r1, [pc, #24]	; (20fc8 <k_sched_unlock+0xb8>)
   20fae:	4811      	ldr	r0, [pc, #68]	; (20ff4 <k_sched_unlock+0xe4>)
   20fb0:	f003 fe01 	bl	24bb6 <assert_print>
   20fb4:	21c2      	movs	r1, #194	; 0xc2
   20fb6:	e7c3      	b.n	20f40 <k_sched_unlock+0x30>
	__asm__ volatile(
   20fb8:	f384 8811 	msr	BASEPRI, r4
   20fbc:	f3bf 8f6f 	isb	sy
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
   20fc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
   20fc4:	f008 ba34 	b.w	29430 <z_reschedule_unlocked>
   20fc8:	200214a8 	.word	0x200214a8
   20fcc:	0002c304 	.word	0x0002c304
   20fd0:	0002c35d 	.word	0x0002c35d
   20fd4:	0002b549 	.word	0x0002b549
   20fd8:	0002c372 	.word	0x0002c372
   20fdc:	20021460 	.word	0x20021460
   20fe0:	00030969 	.word	0x00030969
   20fe4:	000308a3 	.word	0x000308a3
   20fe8:	0002f10a 	.word	0x0002f10a
   20fec:	00030636 	.word	0x00030636
   20ff0:	0002c331 	.word	0x0002c331
   20ff4:	0002c348 	.word	0x0002c348

00020ff8 <z_priq_dumb_remove>:
#endif
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
   20ff8:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   20ffa:	4b0b      	ldr	r3, [pc, #44]	; (21028 <z_priq_dumb_remove+0x30>)
   20ffc:	4299      	cmp	r1, r3
   20ffe:	d10b      	bne.n	21018 <z_priq_dumb_remove+0x20>
   21000:	490a      	ldr	r1, [pc, #40]	; (2102c <z_priq_dumb_remove+0x34>)
   21002:	480b      	ldr	r0, [pc, #44]	; (21030 <z_priq_dumb_remove+0x38>)
   21004:	f240 4373 	movw	r3, #1139	; 0x473
   21008:	4a0a      	ldr	r2, [pc, #40]	; (21034 <z_priq_dumb_remove+0x3c>)
   2100a:	f003 fdd4 	bl	24bb6 <assert_print>
   2100e:	f240 4173 	movw	r1, #1139	; 0x473
   21012:	4808      	ldr	r0, [pc, #32]	; (21034 <z_priq_dumb_remove+0x3c>)
   21014:	f003 fdc8 	bl	24ba8 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
   21018:	e9d1 3200 	ldrd	r3, r2, [r1]

	prev->next = next;
   2101c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   2101e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   21020:	2300      	movs	r3, #0
	node->prev = NULL;
   21022:	e9c1 3300 	strd	r3, r3, [r1]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
   21026:	bd08      	pop	{r3, pc}
   21028:	20009b68 	.word	0x20009b68
   2102c:	000308ec 	.word	0x000308ec
   21030:	0002b549 	.word	0x0002b549
   21034:	000308a3 	.word	0x000308a3

00021038 <move_thread_to_end_of_prio_q>:
{
   21038:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
   2103a:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   2103e:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   21040:	2a00      	cmp	r2, #0
	return (thread->base.thread_state & state) != 0U;
   21042:	7b43      	ldrb	r3, [r0, #13]
   21044:	da06      	bge.n	21054 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21046:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   2104a:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2104c:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   2104e:	481d      	ldr	r0, [pc, #116]	; (210c4 <move_thread_to_end_of_prio_q+0x8c>)
   21050:	f7ff ffd2 	bl	20ff8 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   21054:	7b63      	ldrb	r3, [r4, #13]
   21056:	f063 037f 	orn	r3, r3, #127	; 0x7f
   2105a:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   2105c:	4b1a      	ldr	r3, [pc, #104]	; (210c8 <move_thread_to_end_of_prio_q+0x90>)
   2105e:	429c      	cmp	r4, r3
   21060:	d109      	bne.n	21076 <move_thread_to_end_of_prio_q+0x3e>
   21062:	491a      	ldr	r1, [pc, #104]	; (210cc <move_thread_to_end_of_prio_q+0x94>)
   21064:	481a      	ldr	r0, [pc, #104]	; (210d0 <move_thread_to_end_of_prio_q+0x98>)
   21066:	23ba      	movs	r3, #186	; 0xba
   21068:	4a1a      	ldr	r2, [pc, #104]	; (210d4 <move_thread_to_end_of_prio_q+0x9c>)
   2106a:	f003 fda4 	bl	24bb6 <assert_print>
   2106e:	21ba      	movs	r1, #186	; 0xba
   21070:	4818      	ldr	r0, [pc, #96]	; (210d4 <move_thread_to_end_of_prio_q+0x9c>)
   21072:	f003 fd99 	bl	24ba8 <assert_post_action>
	return list->head == list;
   21076:	4a18      	ldr	r2, [pc, #96]	; (210d8 <move_thread_to_end_of_prio_q+0xa0>)
   21078:	4611      	mov	r1, r2
   2107a:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return (node == list->tail) ? NULL : node->next;
   2107e:	6a50      	ldr	r0, [r2, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21080:	428b      	cmp	r3, r1
   21082:	bf08      	it	eq
   21084:	2300      	moveq	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   21086:	b923      	cbnz	r3, 21092 <move_thread_to_end_of_prio_q+0x5a>
	node->prev = tail;
   21088:	e9c4 1000 	strd	r1, r0, [r4]
	tail->next = node;
   2108c:	6004      	str	r4, [r0, #0]
	list->tail = node;
   2108e:	6254      	str	r4, [r2, #36]	; 0x24
}
   21090:	e00c      	b.n	210ac <move_thread_to_end_of_prio_q+0x74>
	int32_t b1 = thread_1->base.prio;
   21092:	f994 500e 	ldrsb.w	r5, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   21096:	f993 600e 	ldrsb.w	r6, [r3, #14]
	if (b1 != b2) {
   2109a:	42b5      	cmp	r5, r6
   2109c:	d00e      	beq.n	210bc <move_thread_to_end_of_prio_q+0x84>
		if (z_sched_prio_cmp(thread, t) > 0) {
   2109e:	42ae      	cmp	r6, r5
   210a0:	dd0c      	ble.n	210bc <move_thread_to_end_of_prio_q+0x84>
	sys_dnode_t *const prev = successor->prev;
   210a2:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
   210a4:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
   210a8:	600c      	str	r4, [r1, #0]
	successor->prev = node;
   210aa:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
   210ac:	6890      	ldr	r0, [r2, #8]
   210ae:	1b03      	subs	r3, r0, r4
   210b0:	4258      	negs	r0, r3
   210b2:	4158      	adcs	r0, r3
}
   210b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
   210b8:	f7ff bcbc 	b.w	20a34 <update_cache>
	return (node == list->tail) ? NULL : node->next;
   210bc:	4298      	cmp	r0, r3
   210be:	d0e3      	beq.n	21088 <move_thread_to_end_of_prio_q+0x50>
   210c0:	681b      	ldr	r3, [r3, #0]
   210c2:	e7e0      	b.n	21086 <move_thread_to_end_of_prio_q+0x4e>
   210c4:	20021480 	.word	0x20021480
   210c8:	20009b68 	.word	0x20009b68
   210cc:	000308ec 	.word	0x000308ec
   210d0:	0002b549 	.word	0x0002b549
   210d4:	000308a3 	.word	0x000308a3
   210d8:	20021460 	.word	0x20021460

000210dc <z_time_slice>:
{
   210dc:	b570      	push	{r4, r5, r6, lr}
   210de:	4605      	mov	r5, r0
	__asm__ volatile(
   210e0:	f04f 0320 	mov.w	r3, #32
   210e4:	f3ef 8611 	mrs	r6, BASEPRI
   210e8:	f383 8812 	msr	BASEPRI_MAX, r3
   210ec:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   210f0:	4829      	ldr	r0, [pc, #164]	; (21198 <z_time_slice+0xbc>)
   210f2:	f7fe fb43 	bl	1f77c <z_spin_lock_valid>
   210f6:	b968      	cbnz	r0, 21114 <z_time_slice+0x38>
   210f8:	2394      	movs	r3, #148	; 0x94
   210fa:	4a28      	ldr	r2, [pc, #160]	; (2119c <z_time_slice+0xc0>)
   210fc:	4928      	ldr	r1, [pc, #160]	; (211a0 <z_time_slice+0xc4>)
   210fe:	4829      	ldr	r0, [pc, #164]	; (211a4 <z_time_slice+0xc8>)
   21100:	f003 fd59 	bl	24bb6 <assert_print>
   21104:	4924      	ldr	r1, [pc, #144]	; (21198 <z_time_slice+0xbc>)
   21106:	4828      	ldr	r0, [pc, #160]	; (211a8 <z_time_slice+0xcc>)
   21108:	f003 fd55 	bl	24bb6 <assert_print>
   2110c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2110e:	4823      	ldr	r0, [pc, #140]	; (2119c <z_time_slice+0xc0>)
   21110:	f003 fd4a 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21114:	4820      	ldr	r0, [pc, #128]	; (21198 <z_time_slice+0xbc>)
   21116:	f7fe fb4d 	bl	1f7b4 <z_spin_lock_set_owner>
	if (pending_current == _current) {
   2111a:	4b24      	ldr	r3, [pc, #144]	; (211ac <z_time_slice+0xd0>)
   2111c:	4a24      	ldr	r2, [pc, #144]	; (211b0 <z_time_slice+0xd4>)
   2111e:	689c      	ldr	r4, [r3, #8]
   21120:	6811      	ldr	r1, [r2, #0]
   21122:	428c      	cmp	r4, r1
   21124:	d112      	bne.n	2114c <z_time_slice+0x70>
		z_reset_time_slice(_current);
   21126:	4620      	mov	r0, r4
   21128:	f7ff fc70 	bl	20a0c <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2112c:	481a      	ldr	r0, [pc, #104]	; (21198 <z_time_slice+0xbc>)
   2112e:	f7fe fb33 	bl	1f798 <z_spin_unlock_valid>
   21132:	bb58      	cbnz	r0, 2118c <z_time_slice+0xb0>
   21134:	23c2      	movs	r3, #194	; 0xc2
   21136:	4a19      	ldr	r2, [pc, #100]	; (2119c <z_time_slice+0xc0>)
   21138:	491e      	ldr	r1, [pc, #120]	; (211b4 <z_time_slice+0xd8>)
   2113a:	481a      	ldr	r0, [pc, #104]	; (211a4 <z_time_slice+0xc8>)
   2113c:	f003 fd3b 	bl	24bb6 <assert_print>
   21140:	4915      	ldr	r1, [pc, #84]	; (21198 <z_time_slice+0xbc>)
   21142:	481d      	ldr	r0, [pc, #116]	; (211b8 <z_time_slice+0xdc>)
   21144:	f003 fd37 	bl	24bb6 <assert_print>
   21148:	21c2      	movs	r1, #194	; 0xc2
   2114a:	e7e0      	b.n	2110e <z_time_slice+0x32>
	pending_current = NULL;
   2114c:	2100      	movs	r1, #0
   2114e:	6011      	str	r1, [r2, #0]
	int ret = slice_ticks;
   21150:	4a1a      	ldr	r2, [pc, #104]	; (211bc <z_time_slice+0xe0>)
	if (slice_time(_current) && sliceable(_current)) {
   21152:	6812      	ldr	r2, [r2, #0]
   21154:	b1c2      	cbz	r2, 21188 <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   21156:	89e2      	ldrh	r2, [r4, #14]
   21158:	2a7f      	cmp	r2, #127	; 0x7f
   2115a:	d815      	bhi.n	21188 <z_time_slice+0xac>
		&& !z_is_thread_prevented_from_running(thread)
   2115c:	7b62      	ldrb	r2, [r4, #13]
   2115e:	06d2      	lsls	r2, r2, #27
   21160:	d112      	bne.n	21188 <z_time_slice+0xac>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
   21162:	4a17      	ldr	r2, [pc, #92]	; (211c0 <z_time_slice+0xe4>)
   21164:	f994 100e 	ldrsb.w	r1, [r4, #14]
   21168:	6812      	ldr	r2, [r2, #0]
   2116a:	4291      	cmp	r1, r2
   2116c:	db0c      	blt.n	21188 <z_time_slice+0xac>
		&& !z_is_idle_thread_object(thread);
   2116e:	4a15      	ldr	r2, [pc, #84]	; (211c4 <z_time_slice+0xe8>)
   21170:	4294      	cmp	r4, r2
   21172:	d009      	beq.n	21188 <z_time_slice+0xac>
		if (ticks >= _current_cpu->slice_ticks) {
   21174:	691a      	ldr	r2, [r3, #16]
   21176:	42aa      	cmp	r2, r5
   21178:	dc03      	bgt.n	21182 <z_time_slice+0xa6>
		move_thread_to_end_of_prio_q(curr);
   2117a:	4620      	mov	r0, r4
   2117c:	f7ff ff5c 	bl	21038 <move_thread_to_end_of_prio_q>
	z_reset_time_slice(curr);
   21180:	e7d1      	b.n	21126 <z_time_slice+0x4a>
			_current_cpu->slice_ticks -= ticks;
   21182:	1b52      	subs	r2, r2, r5
		_current_cpu->slice_ticks = 0;
   21184:	611a      	str	r2, [r3, #16]
   21186:	e7d1      	b.n	2112c <z_time_slice+0x50>
   21188:	2200      	movs	r2, #0
   2118a:	e7fb      	b.n	21184 <z_time_slice+0xa8>
	__asm__ volatile(
   2118c:	f386 8811 	msr	BASEPRI, r6
   21190:	f3bf 8f6f 	isb	sy
}
   21194:	bd70      	pop	{r4, r5, r6, pc}
   21196:	bf00      	nop
   21198:	200214a8 	.word	0x200214a8
   2119c:	0002c304 	.word	0x0002c304
   211a0:	0002c35d 	.word	0x0002c35d
   211a4:	0002b549 	.word	0x0002b549
   211a8:	0002c372 	.word	0x0002c372
   211ac:	20021460 	.word	0x20021460
   211b0:	2002149c 	.word	0x2002149c
   211b4:	0002c331 	.word	0x0002c331
   211b8:	0002c348 	.word	0x0002c348
   211bc:	200214a4 	.word	0x200214a4
   211c0:	200214a0 	.word	0x200214a0
   211c4:	20009b68 	.word	0x20009b68

000211c8 <unready_thread>:
{
   211c8:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
   211ca:	f990 200d 	ldrsb.w	r2, [r0, #13]
{
   211ce:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
   211d0:	2a00      	cmp	r2, #0
   211d2:	7b43      	ldrb	r3, [r0, #13]
   211d4:	da06      	bge.n	211e4 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   211d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   211da:	4601      	mov	r1, r0
	thread->base.thread_state &= ~_THREAD_QUEUED;
   211dc:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
   211de:	4806      	ldr	r0, [pc, #24]	; (211f8 <unready_thread+0x30>)
   211e0:	f7ff ff0a 	bl	20ff8 <z_priq_dumb_remove>
	update_cache(thread == _current);
   211e4:	4b05      	ldr	r3, [pc, #20]	; (211fc <unready_thread+0x34>)
   211e6:	6898      	ldr	r0, [r3, #8]
   211e8:	1b03      	subs	r3, r0, r4
   211ea:	4258      	negs	r0, r3
   211ec:	4158      	adcs	r0, r3
}
   211ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
   211f2:	f7ff bc1f 	b.w	20a34 <update_cache>
   211f6:	bf00      	nop
   211f8:	20021480 	.word	0x20021480
   211fc:	20021460 	.word	0x20021460

00021200 <add_to_waitq_locked>:
{
   21200:	b538      	push	{r3, r4, r5, lr}
   21202:	4604      	mov	r4, r0
   21204:	460d      	mov	r5, r1
	unready_thread(thread);
   21206:	f7ff ffdf 	bl	211c8 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
   2120a:	7b63      	ldrb	r3, [r4, #13]
   2120c:	f043 0302 	orr.w	r3, r3, #2
   21210:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
   21212:	b34d      	cbz	r5, 21268 <add_to_waitq_locked+0x68>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21214:	4b15      	ldr	r3, [pc, #84]	; (2126c <add_to_waitq_locked+0x6c>)
		thread->base.pended_on = wait_q;
   21216:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21218:	429c      	cmp	r4, r3
   2121a:	d109      	bne.n	21230 <add_to_waitq_locked+0x30>
   2121c:	4914      	ldr	r1, [pc, #80]	; (21270 <add_to_waitq_locked+0x70>)
   2121e:	4815      	ldr	r0, [pc, #84]	; (21274 <add_to_waitq_locked+0x74>)
   21220:	23ba      	movs	r3, #186	; 0xba
   21222:	4a15      	ldr	r2, [pc, #84]	; (21278 <add_to_waitq_locked+0x78>)
   21224:	f003 fcc7 	bl	24bb6 <assert_print>
   21228:	21ba      	movs	r1, #186	; 0xba
   2122a:	4813      	ldr	r0, [pc, #76]	; (21278 <add_to_waitq_locked+0x78>)
   2122c:	f003 fcbc 	bl	24ba8 <assert_post_action>
	return list->head == list;
   21230:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21232:	429d      	cmp	r5, r3
   21234:	d109      	bne.n	2124a <add_to_waitq_locked+0x4a>
	sys_dnode_t *const tail = list->tail;
   21236:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
   21238:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
   2123c:	601c      	str	r4, [r3, #0]
	list->tail = node;
   2123e:	606c      	str	r4, [r5, #4]
}
   21240:	e012      	b.n	21268 <add_to_waitq_locked+0x68>
	return (node == list->tail) ? NULL : node->next;
   21242:	686a      	ldr	r2, [r5, #4]
   21244:	4293      	cmp	r3, r2
   21246:	d0f6      	beq.n	21236 <add_to_waitq_locked+0x36>
   21248:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   2124a:	2b00      	cmp	r3, #0
   2124c:	d0f3      	beq.n	21236 <add_to_waitq_locked+0x36>
	int32_t b1 = thread_1->base.prio;
   2124e:	f994 200e 	ldrsb.w	r2, [r4, #14]
	int32_t b2 = thread_2->base.prio;
   21252:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
   21256:	428a      	cmp	r2, r1
   21258:	d0f3      	beq.n	21242 <add_to_waitq_locked+0x42>
		if (z_sched_prio_cmp(thread, t) > 0) {
   2125a:	4291      	cmp	r1, r2
   2125c:	ddf1      	ble.n	21242 <add_to_waitq_locked+0x42>
	sys_dnode_t *const prev = successor->prev;
   2125e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
   21260:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
   21264:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   21266:	605c      	str	r4, [r3, #4]
}
   21268:	bd38      	pop	{r3, r4, r5, pc}
   2126a:	bf00      	nop
   2126c:	20009b68 	.word	0x20009b68
   21270:	000308ec 	.word	0x000308ec
   21274:	0002b549 	.word	0x0002b549
   21278:	000308a3 	.word	0x000308a3

0002127c <pend_locked>:
{
   2127c:	b570      	push	{r4, r5, r6, lr}
   2127e:	4615      	mov	r5, r2
   21280:	461c      	mov	r4, r3
   21282:	4606      	mov	r6, r0
	add_to_waitq_locked(thread, wait_q);
   21284:	f7ff ffbc 	bl	21200 <add_to_waitq_locked>
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21288:	f1b4 3fff 	cmp.w	r4, #4294967295
   2128c:	bf08      	it	eq
   2128e:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   21292:	d008      	beq.n	212a6 <pend_locked+0x2a>
   21294:	462a      	mov	r2, r5
   21296:	4623      	mov	r3, r4
   21298:	f106 0018 	add.w	r0, r6, #24
   2129c:	4902      	ldr	r1, [pc, #8]	; (212a8 <pend_locked+0x2c>)
}
   2129e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   212a2:	f000 bdf1 	b.w	21e88 <z_add_timeout>
   212a6:	bd70      	pop	{r4, r5, r6, pc}
   212a8:	00021661 	.word	0x00021661

000212ac <z_pend_curr>:
{
   212ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   212b0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
	pending_current = _current;
   212b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 2136c <z_pend_curr+0xc0>
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   212b8:	4c2d      	ldr	r4, [pc, #180]	; (21370 <z_pend_curr+0xc4>)
{
   212ba:	4617      	mov	r7, r2
	pending_current = _current;
   212bc:	4b2d      	ldr	r3, [pc, #180]	; (21374 <z_pend_curr+0xc8>)
   212be:	f8da 2008 	ldr.w	r2, [sl, #8]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   212c2:	42a0      	cmp	r0, r4
{
   212c4:	4605      	mov	r5, r0
   212c6:	460e      	mov	r6, r1
	pending_current = _current;
   212c8:	601a      	str	r2, [r3, #0]
	__ASSERT_NO_MSG(sizeof(sched_spinlock) == 0 || lock != &sched_spinlock);
   212ca:	d10b      	bne.n	212e4 <z_pend_curr+0x38>
   212cc:	492a      	ldr	r1, [pc, #168]	; (21378 <z_pend_curr+0xcc>)
   212ce:	482b      	ldr	r0, [pc, #172]	; (2137c <z_pend_curr+0xd0>)
   212d0:	f240 334e 	movw	r3, #846	; 0x34e
   212d4:	4a2a      	ldr	r2, [pc, #168]	; (21380 <z_pend_curr+0xd4>)
   212d6:	f003 fc6e 	bl	24bb6 <assert_print>
   212da:	f240 314e 	movw	r1, #846	; 0x34e
   212de:	4828      	ldr	r0, [pc, #160]	; (21380 <z_pend_curr+0xd4>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   212e0:	f003 fc62 	bl	24ba8 <assert_post_action>
	__asm__ volatile(
   212e4:	f04f 0220 	mov.w	r2, #32
   212e8:	f3ef 8311 	mrs	r3, BASEPRI
   212ec:	f382 8812 	msr	BASEPRI_MAX, r2
   212f0:	f3bf 8f6f 	isb	sy
   212f4:	4620      	mov	r0, r4
   212f6:	f7fe fa41 	bl	1f77c <z_spin_lock_valid>
   212fa:	b960      	cbnz	r0, 21316 <z_pend_curr+0x6a>
   212fc:	2394      	movs	r3, #148	; 0x94
   212fe:	4a21      	ldr	r2, [pc, #132]	; (21384 <z_pend_curr+0xd8>)
   21300:	4921      	ldr	r1, [pc, #132]	; (21388 <z_pend_curr+0xdc>)
   21302:	481e      	ldr	r0, [pc, #120]	; (2137c <z_pend_curr+0xd0>)
   21304:	f003 fc57 	bl	24bb6 <assert_print>
   21308:	4621      	mov	r1, r4
   2130a:	4820      	ldr	r0, [pc, #128]	; (2138c <z_pend_curr+0xe0>)
   2130c:	f003 fc53 	bl	24bb6 <assert_print>
   21310:	2194      	movs	r1, #148	; 0x94
   21312:	481c      	ldr	r0, [pc, #112]	; (21384 <z_pend_curr+0xd8>)
   21314:	e7e4      	b.n	212e0 <z_pend_curr+0x34>
	z_spin_lock_set_owner(l);
   21316:	4620      	mov	r0, r4
   21318:	f7fe fa4c 	bl	1f7b4 <z_spin_lock_set_owner>
	pend_locked(_current, wait_q, timeout);
   2131c:	f8da 0008 	ldr.w	r0, [sl, #8]
   21320:	4642      	mov	r2, r8
   21322:	464b      	mov	r3, r9
   21324:	4639      	mov	r1, r7
   21326:	f7ff ffa9 	bl	2127c <pend_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2132a:	4628      	mov	r0, r5
   2132c:	f7fe fa34 	bl	1f798 <z_spin_unlock_valid>
   21330:	b958      	cbnz	r0, 2134a <z_pend_curr+0x9e>
   21332:	4917      	ldr	r1, [pc, #92]	; (21390 <z_pend_curr+0xe4>)
   21334:	23e1      	movs	r3, #225	; 0xe1
   21336:	4a13      	ldr	r2, [pc, #76]	; (21384 <z_pend_curr+0xd8>)
   21338:	4810      	ldr	r0, [pc, #64]	; (2137c <z_pend_curr+0xd0>)
   2133a:	f003 fc3c 	bl	24bb6 <assert_print>
   2133e:	4629      	mov	r1, r5
   21340:	4814      	ldr	r0, [pc, #80]	; (21394 <z_pend_curr+0xe8>)
   21342:	f003 fc38 	bl	24bb6 <assert_print>
   21346:	21e1      	movs	r1, #225	; 0xe1
   21348:	e7e3      	b.n	21312 <z_pend_curr+0x66>
   2134a:	4620      	mov	r0, r4
   2134c:	f7fe fa24 	bl	1f798 <z_spin_unlock_valid>
   21350:	b938      	cbnz	r0, 21362 <z_pend_curr+0xb6>
   21352:	490f      	ldr	r1, [pc, #60]	; (21390 <z_pend_curr+0xe4>)
   21354:	23e1      	movs	r3, #225	; 0xe1
   21356:	4a0b      	ldr	r2, [pc, #44]	; (21384 <z_pend_curr+0xd8>)
   21358:	4808      	ldr	r0, [pc, #32]	; (2137c <z_pend_curr+0xd0>)
   2135a:	f003 fc2c 	bl	24bb6 <assert_print>
   2135e:	4621      	mov	r1, r4
   21360:	e7ee      	b.n	21340 <z_pend_curr+0x94>
   21362:	4630      	mov	r0, r6
}
   21364:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21368:	f7ee beba 	b.w	100e0 <arch_swap>
   2136c:	20021460 	.word	0x20021460
   21370:	200214a8 	.word	0x200214a8
   21374:	2002149c 	.word	0x2002149c
   21378:	0003099a 	.word	0x0003099a
   2137c:	0002b549 	.word	0x0002b549
   21380:	000308a3 	.word	0x000308a3
   21384:	0002c304 	.word	0x0002c304
   21388:	0002c35d 	.word	0x0002c35d
   2138c:	0002c372 	.word	0x0002c372
   21390:	0002c331 	.word	0x0002c331
   21394:	0002c348 	.word	0x0002c348

00021398 <z_set_prio>:
{
   21398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2139c:	4604      	mov	r4, r0
   2139e:	460e      	mov	r6, r1
   213a0:	f04f 0320 	mov.w	r3, #32
   213a4:	f3ef 8911 	mrs	r9, BASEPRI
   213a8:	f383 8812 	msr	BASEPRI_MAX, r3
   213ac:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   213b0:	4837      	ldr	r0, [pc, #220]	; (21490 <z_set_prio+0xf8>)
   213b2:	f7fe f9e3 	bl	1f77c <z_spin_lock_valid>
   213b6:	4607      	mov	r7, r0
   213b8:	b960      	cbnz	r0, 213d4 <z_set_prio+0x3c>
   213ba:	2394      	movs	r3, #148	; 0x94
   213bc:	4a35      	ldr	r2, [pc, #212]	; (21494 <z_set_prio+0xfc>)
   213be:	4936      	ldr	r1, [pc, #216]	; (21498 <z_set_prio+0x100>)
   213c0:	4836      	ldr	r0, [pc, #216]	; (2149c <z_set_prio+0x104>)
   213c2:	f003 fbf8 	bl	24bb6 <assert_print>
   213c6:	4932      	ldr	r1, [pc, #200]	; (21490 <z_set_prio+0xf8>)
   213c8:	4835      	ldr	r0, [pc, #212]	; (214a0 <z_set_prio+0x108>)
   213ca:	f003 fbf4 	bl	24bb6 <assert_print>
   213ce:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   213d0:	4830      	ldr	r0, [pc, #192]	; (21494 <z_set_prio+0xfc>)
   213d2:	e021      	b.n	21418 <z_set_prio+0x80>
	z_spin_lock_set_owner(l);
   213d4:	482e      	ldr	r0, [pc, #184]	; (21490 <z_set_prio+0xf8>)
   213d6:	f7fe f9ed 	bl	1f7b4 <z_spin_lock_set_owner>
	uint8_t state = thread->base.thread_state;
   213da:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   213dc:	b276      	sxtb	r6, r6
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   213de:	06da      	lsls	r2, r3, #27
   213e0:	d11c      	bne.n	2141c <z_set_prio+0x84>
	return node->next != NULL;
   213e2:	69a5      	ldr	r5, [r4, #24]
   213e4:	b9d5      	cbnz	r5, 2141c <z_set_prio+0x84>
	_priq_run_remove(thread_runq(thread), thread);
   213e6:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 214a4 <z_set_prio+0x10c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   213ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   213ee:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   213f0:	4621      	mov	r1, r4
   213f2:	4640      	mov	r0, r8
   213f4:	f7ff fe00 	bl	20ff8 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
   213f8:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
   213fa:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
   213fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
   21400:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21402:	4b29      	ldr	r3, [pc, #164]	; (214a8 <z_set_prio+0x110>)
   21404:	429c      	cmp	r4, r3
   21406:	d11b      	bne.n	21440 <z_set_prio+0xa8>
   21408:	4928      	ldr	r1, [pc, #160]	; (214ac <z_set_prio+0x114>)
   2140a:	4824      	ldr	r0, [pc, #144]	; (2149c <z_set_prio+0x104>)
   2140c:	23ba      	movs	r3, #186	; 0xba
   2140e:	4a28      	ldr	r2, [pc, #160]	; (214b0 <z_set_prio+0x118>)
   21410:	f003 fbd1 	bl	24bb6 <assert_print>
   21414:	21ba      	movs	r1, #186	; 0xba
   21416:	4826      	ldr	r0, [pc, #152]	; (214b0 <z_set_prio+0x118>)
   21418:	f003 fbc6 	bl	24ba8 <assert_post_action>
   2141c:	2700      	movs	r7, #0
			thread->base.prio = prio;
   2141e:	73a6      	strb	r6, [r4, #14]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21420:	481b      	ldr	r0, [pc, #108]	; (21490 <z_set_prio+0xf8>)
   21422:	f7fe f9b9 	bl	1f798 <z_spin_unlock_valid>
   21426:	bb58      	cbnz	r0, 21480 <z_set_prio+0xe8>
   21428:	23c2      	movs	r3, #194	; 0xc2
   2142a:	4a1a      	ldr	r2, [pc, #104]	; (21494 <z_set_prio+0xfc>)
   2142c:	4921      	ldr	r1, [pc, #132]	; (214b4 <z_set_prio+0x11c>)
   2142e:	481b      	ldr	r0, [pc, #108]	; (2149c <z_set_prio+0x104>)
   21430:	f003 fbc1 	bl	24bb6 <assert_print>
   21434:	4916      	ldr	r1, [pc, #88]	; (21490 <z_set_prio+0xf8>)
   21436:	4820      	ldr	r0, [pc, #128]	; (214b8 <z_set_prio+0x120>)
   21438:	f003 fbbd 	bl	24bb6 <assert_print>
   2143c:	21c2      	movs	r1, #194	; 0xc2
   2143e:	e7c7      	b.n	213d0 <z_set_prio+0x38>
	return list->head == list;
   21440:	4643      	mov	r3, r8
   21442:	f853 2920 	ldr.w	r2, [r3], #-32
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21446:	4542      	cmp	r2, r8
   21448:	bf18      	it	ne
   2144a:	4615      	movne	r5, r2
	return (node == list->tail) ? NULL : node->next;
   2144c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   2144e:	b925      	cbnz	r5, 2145a <z_set_prio+0xc2>
	node->prev = tail;
   21450:	e9c4 8200 	strd	r8, r2, [r4]
	tail->next = node;
   21454:	6014      	str	r4, [r2, #0]
	list->tail = node;
   21456:	625c      	str	r4, [r3, #36]	; 0x24
}
   21458:	e00a      	b.n	21470 <z_set_prio+0xd8>
	int32_t b2 = thread_2->base.prio;
   2145a:	f995 100e 	ldrsb.w	r1, [r5, #14]
	if (b1 != b2) {
   2145e:	428e      	cmp	r6, r1
   21460:	d00a      	beq.n	21478 <z_set_prio+0xe0>
		if (z_sched_prio_cmp(thread, t) > 0) {
   21462:	42b1      	cmp	r1, r6
   21464:	dd08      	ble.n	21478 <z_set_prio+0xe0>
	sys_dnode_t *const prev = successor->prev;
   21466:	686b      	ldr	r3, [r5, #4]
	node->next = successor;
   21468:	e9c4 5300 	strd	r5, r3, [r4]
	prev->next = node;
   2146c:	601c      	str	r4, [r3, #0]
	successor->prev = node;
   2146e:	606c      	str	r4, [r5, #4]
			update_cache(1);
   21470:	2001      	movs	r0, #1
   21472:	f7ff fadf 	bl	20a34 <update_cache>
   21476:	e7d3      	b.n	21420 <z_set_prio+0x88>
	return (node == list->tail) ? NULL : node->next;
   21478:	42aa      	cmp	r2, r5
   2147a:	d0e9      	beq.n	21450 <z_set_prio+0xb8>
   2147c:	682d      	ldr	r5, [r5, #0]
   2147e:	e7e6      	b.n	2144e <z_set_prio+0xb6>
	__asm__ volatile(
   21480:	f389 8811 	msr	BASEPRI, r9
   21484:	f3bf 8f6f 	isb	sy
}
   21488:	4638      	mov	r0, r7
   2148a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   2148e:	bf00      	nop
   21490:	200214a8 	.word	0x200214a8
   21494:	0002c304 	.word	0x0002c304
   21498:	0002c35d 	.word	0x0002c35d
   2149c:	0002b549 	.word	0x0002b549
   214a0:	0002c372 	.word	0x0002c372
   214a4:	20021480 	.word	0x20021480
   214a8:	20009b68 	.word	0x20009b68
   214ac:	000308ec 	.word	0x000308ec
   214b0:	000308a3 	.word	0x000308a3
   214b4:	0002c331 	.word	0x0002c331
   214b8:	0002c348 	.word	0x0002c348

000214bc <z_impl_k_thread_suspend>:
{
   214bc:	b570      	push	{r4, r5, r6, lr}
   214be:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
   214c0:	3018      	adds	r0, #24
   214c2:	f000 fda7 	bl	22014 <z_abort_timeout>
	__asm__ volatile(
   214c6:	f04f 0320 	mov.w	r3, #32
   214ca:	f3ef 8611 	mrs	r6, BASEPRI
   214ce:	f383 8812 	msr	BASEPRI_MAX, r3
   214d2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   214d6:	4824      	ldr	r0, [pc, #144]	; (21568 <z_impl_k_thread_suspend+0xac>)
   214d8:	f7fe f950 	bl	1f77c <z_spin_lock_valid>
   214dc:	b968      	cbnz	r0, 214fa <z_impl_k_thread_suspend+0x3e>
   214de:	2394      	movs	r3, #148	; 0x94
   214e0:	4a22      	ldr	r2, [pc, #136]	; (2156c <z_impl_k_thread_suspend+0xb0>)
   214e2:	4923      	ldr	r1, [pc, #140]	; (21570 <z_impl_k_thread_suspend+0xb4>)
   214e4:	4823      	ldr	r0, [pc, #140]	; (21574 <z_impl_k_thread_suspend+0xb8>)
   214e6:	f003 fb66 	bl	24bb6 <assert_print>
   214ea:	491f      	ldr	r1, [pc, #124]	; (21568 <z_impl_k_thread_suspend+0xac>)
   214ec:	4822      	ldr	r0, [pc, #136]	; (21578 <z_impl_k_thread_suspend+0xbc>)
   214ee:	f003 fb62 	bl	24bb6 <assert_print>
   214f2:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   214f4:	481d      	ldr	r0, [pc, #116]	; (2156c <z_impl_k_thread_suspend+0xb0>)
   214f6:	f003 fb57 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   214fa:	481b      	ldr	r0, [pc, #108]	; (21568 <z_impl_k_thread_suspend+0xac>)
   214fc:	f7fe f95a 	bl	1f7b4 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
   21500:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return (thread->base.thread_state & state) != 0U;
   21504:	7b63      	ldrb	r3, [r4, #13]
   21506:	2a00      	cmp	r2, #0
   21508:	da06      	bge.n	21518 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   2150a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
   2150e:	4621      	mov	r1, r4
   21510:	481a      	ldr	r0, [pc, #104]	; (2157c <z_impl_k_thread_suspend+0xc0>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21512:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21514:	f7ff fd70 	bl	20ff8 <z_priq_dumb_remove>
		update_cache(thread == _current);
   21518:	4d19      	ldr	r5, [pc, #100]	; (21580 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   2151a:	7b63      	ldrb	r3, [r4, #13]
   2151c:	68a8      	ldr	r0, [r5, #8]
   2151e:	f043 0310 	orr.w	r3, r3, #16
   21522:	7363      	strb	r3, [r4, #13]
   21524:	1b03      	subs	r3, r0, r4
   21526:	4258      	negs	r0, r3
   21528:	4158      	adcs	r0, r3
   2152a:	f7ff fa83 	bl	20a34 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2152e:	480e      	ldr	r0, [pc, #56]	; (21568 <z_impl_k_thread_suspend+0xac>)
   21530:	f7fe f932 	bl	1f798 <z_spin_unlock_valid>
   21534:	b958      	cbnz	r0, 2154e <z_impl_k_thread_suspend+0x92>
   21536:	23c2      	movs	r3, #194	; 0xc2
   21538:	4a0c      	ldr	r2, [pc, #48]	; (2156c <z_impl_k_thread_suspend+0xb0>)
   2153a:	4912      	ldr	r1, [pc, #72]	; (21584 <z_impl_k_thread_suspend+0xc8>)
   2153c:	480d      	ldr	r0, [pc, #52]	; (21574 <z_impl_k_thread_suspend+0xb8>)
   2153e:	f003 fb3a 	bl	24bb6 <assert_print>
   21542:	4909      	ldr	r1, [pc, #36]	; (21568 <z_impl_k_thread_suspend+0xac>)
   21544:	4810      	ldr	r0, [pc, #64]	; (21588 <z_impl_k_thread_suspend+0xcc>)
   21546:	f003 fb36 	bl	24bb6 <assert_print>
   2154a:	21c2      	movs	r1, #194	; 0xc2
   2154c:	e7d2      	b.n	214f4 <z_impl_k_thread_suspend+0x38>
	__asm__ volatile(
   2154e:	f386 8811 	msr	BASEPRI, r6
   21552:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
   21556:	68ab      	ldr	r3, [r5, #8]
   21558:	42a3      	cmp	r3, r4
   2155a:	d103      	bne.n	21564 <z_impl_k_thread_suspend+0xa8>
}
   2155c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
   21560:	f007 bf66 	b.w	29430 <z_reschedule_unlocked>
}
   21564:	bd70      	pop	{r4, r5, r6, pc}
   21566:	bf00      	nop
   21568:	200214a8 	.word	0x200214a8
   2156c:	0002c304 	.word	0x0002c304
   21570:	0002c35d 	.word	0x0002c35d
   21574:	0002b549 	.word	0x0002b549
   21578:	0002c372 	.word	0x0002c372
   2157c:	20021480 	.word	0x20021480
   21580:	20021460 	.word	0x20021460
   21584:	0002c331 	.word	0x0002c331
   21588:	0002c348 	.word	0x0002c348

0002158c <unpend_thread_no_timeout>:
{
   2158c:	b510      	push	{r4, lr}
   2158e:	4604      	mov	r4, r0
   21590:	6880      	ldr	r0, [r0, #8]
	__ASSERT_NO_MSG(thread->base.pended_on);
   21592:	b958      	cbnz	r0, 215ac <unpend_thread_no_timeout+0x20>
   21594:	490a      	ldr	r1, [pc, #40]	; (215c0 <unpend_thread_no_timeout+0x34>)
   21596:	480b      	ldr	r0, [pc, #44]	; (215c4 <unpend_thread_no_timeout+0x38>)
   21598:	f240 23d6 	movw	r3, #726	; 0x2d6
   2159c:	4a0a      	ldr	r2, [pc, #40]	; (215c8 <unpend_thread_no_timeout+0x3c>)
   2159e:	f003 fb0a 	bl	24bb6 <assert_print>
   215a2:	f240 21d6 	movw	r1, #726	; 0x2d6
   215a6:	4808      	ldr	r0, [pc, #32]	; (215c8 <unpend_thread_no_timeout+0x3c>)
   215a8:	f003 fafe 	bl	24ba8 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
   215ac:	4621      	mov	r1, r4
   215ae:	f7ff fd23 	bl	20ff8 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
   215b2:	7b63      	ldrb	r3, [r4, #13]
   215b4:	f023 0302 	bic.w	r3, r3, #2
   215b8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
   215ba:	2300      	movs	r3, #0
   215bc:	60a3      	str	r3, [r4, #8]
}
   215be:	bd10      	pop	{r4, pc}
   215c0:	000309d1 	.word	0x000309d1
   215c4:	0002b549 	.word	0x0002b549
   215c8:	000308a3 	.word	0x000308a3

000215cc <z_unpend_thread>:
{
   215cc:	b538      	push	{r3, r4, r5, lr}
   215ce:	4604      	mov	r4, r0
	__asm__ volatile(
   215d0:	f04f 0320 	mov.w	r3, #32
   215d4:	f3ef 8511 	mrs	r5, BASEPRI
   215d8:	f383 8812 	msr	BASEPRI_MAX, r3
   215dc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   215e0:	4818      	ldr	r0, [pc, #96]	; (21644 <z_unpend_thread+0x78>)
   215e2:	f7fe f8cb 	bl	1f77c <z_spin_lock_valid>
   215e6:	b968      	cbnz	r0, 21604 <z_unpend_thread+0x38>
   215e8:	2394      	movs	r3, #148	; 0x94
   215ea:	4a17      	ldr	r2, [pc, #92]	; (21648 <z_unpend_thread+0x7c>)
   215ec:	4917      	ldr	r1, [pc, #92]	; (2164c <z_unpend_thread+0x80>)
   215ee:	4818      	ldr	r0, [pc, #96]	; (21650 <z_unpend_thread+0x84>)
   215f0:	f003 fae1 	bl	24bb6 <assert_print>
   215f4:	4913      	ldr	r1, [pc, #76]	; (21644 <z_unpend_thread+0x78>)
   215f6:	4817      	ldr	r0, [pc, #92]	; (21654 <z_unpend_thread+0x88>)
   215f8:	f003 fadd 	bl	24bb6 <assert_print>
   215fc:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   215fe:	4812      	ldr	r0, [pc, #72]	; (21648 <z_unpend_thread+0x7c>)
   21600:	f003 fad2 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21604:	480f      	ldr	r0, [pc, #60]	; (21644 <z_unpend_thread+0x78>)
   21606:	f7fe f8d5 	bl	1f7b4 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
   2160a:	4620      	mov	r0, r4
   2160c:	f7ff ffbe 	bl	2158c <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21610:	480c      	ldr	r0, [pc, #48]	; (21644 <z_unpend_thread+0x78>)
   21612:	f7fe f8c1 	bl	1f798 <z_spin_unlock_valid>
   21616:	b958      	cbnz	r0, 21630 <z_unpend_thread+0x64>
   21618:	23c2      	movs	r3, #194	; 0xc2
   2161a:	4a0b      	ldr	r2, [pc, #44]	; (21648 <z_unpend_thread+0x7c>)
   2161c:	490e      	ldr	r1, [pc, #56]	; (21658 <z_unpend_thread+0x8c>)
   2161e:	480c      	ldr	r0, [pc, #48]	; (21650 <z_unpend_thread+0x84>)
   21620:	f003 fac9 	bl	24bb6 <assert_print>
   21624:	4907      	ldr	r1, [pc, #28]	; (21644 <z_unpend_thread+0x78>)
   21626:	480d      	ldr	r0, [pc, #52]	; (2165c <z_unpend_thread+0x90>)
   21628:	f003 fac5 	bl	24bb6 <assert_print>
   2162c:	21c2      	movs	r1, #194	; 0xc2
   2162e:	e7e6      	b.n	215fe <z_unpend_thread+0x32>
	__asm__ volatile(
   21630:	f385 8811 	msr	BASEPRI, r5
   21634:	f3bf 8f6f 	isb	sy
   21638:	f104 0018 	add.w	r0, r4, #24
}
   2163c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   21640:	f000 bce8 	b.w	22014 <z_abort_timeout>
   21644:	200214a8 	.word	0x200214a8
   21648:	0002c304 	.word	0x0002c304
   2164c:	0002c35d 	.word	0x0002c35d
   21650:	0002b549 	.word	0x0002b549
   21654:	0002c372 	.word	0x0002c372
   21658:	0002c331 	.word	0x0002c331
   2165c:	0002c348 	.word	0x0002c348

00021660 <z_thread_timeout>:
{
   21660:	b570      	push	{r4, r5, r6, lr}
   21662:	4604      	mov	r4, r0
	__asm__ volatile(
   21664:	f04f 0320 	mov.w	r3, #32
   21668:	f3ef 8611 	mrs	r6, BASEPRI
   2166c:	f383 8812 	msr	BASEPRI_MAX, r3
   21670:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21674:	481f      	ldr	r0, [pc, #124]	; (216f4 <z_thread_timeout+0x94>)
   21676:	f7fe f881 	bl	1f77c <z_spin_lock_valid>
   2167a:	b968      	cbnz	r0, 21698 <z_thread_timeout+0x38>
   2167c:	2394      	movs	r3, #148	; 0x94
   2167e:	4a1e      	ldr	r2, [pc, #120]	; (216f8 <z_thread_timeout+0x98>)
   21680:	491e      	ldr	r1, [pc, #120]	; (216fc <z_thread_timeout+0x9c>)
   21682:	481f      	ldr	r0, [pc, #124]	; (21700 <z_thread_timeout+0xa0>)
   21684:	f003 fa97 	bl	24bb6 <assert_print>
   21688:	491a      	ldr	r1, [pc, #104]	; (216f4 <z_thread_timeout+0x94>)
   2168a:	481e      	ldr	r0, [pc, #120]	; (21704 <z_thread_timeout+0xa4>)
   2168c:	f003 fa93 	bl	24bb6 <assert_print>
   21690:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21692:	4819      	ldr	r0, [pc, #100]	; (216f8 <z_thread_timeout+0x98>)
   21694:	f003 fa88 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21698:	4816      	ldr	r0, [pc, #88]	; (216f4 <z_thread_timeout+0x94>)
   2169a:	f7fe f88b 	bl	1f7b4 <z_spin_lock_set_owner>
		if (!killed) {
   2169e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
   216a2:	f013 0f28 	tst.w	r3, #40	; 0x28
   216a6:	d110      	bne.n	216ca <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
   216a8:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
   216ac:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
   216b0:	b113      	cbz	r3, 216b8 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
   216b2:	4628      	mov	r0, r5
   216b4:	f7ff ff6a 	bl	2158c <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
   216b8:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
			ready_thread(thread);
   216bc:	4628      	mov	r0, r5
   216be:	f023 0314 	bic.w	r3, r3, #20
   216c2:	f804 3c0b 	strb.w	r3, [r4, #-11]
   216c6:	f7ff f9e9 	bl	20a9c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   216ca:	480a      	ldr	r0, [pc, #40]	; (216f4 <z_thread_timeout+0x94>)
   216cc:	f7fe f864 	bl	1f798 <z_spin_unlock_valid>
   216d0:	b958      	cbnz	r0, 216ea <z_thread_timeout+0x8a>
   216d2:	23c2      	movs	r3, #194	; 0xc2
   216d4:	4a08      	ldr	r2, [pc, #32]	; (216f8 <z_thread_timeout+0x98>)
   216d6:	490c      	ldr	r1, [pc, #48]	; (21708 <z_thread_timeout+0xa8>)
   216d8:	4809      	ldr	r0, [pc, #36]	; (21700 <z_thread_timeout+0xa0>)
   216da:	f003 fa6c 	bl	24bb6 <assert_print>
   216de:	4905      	ldr	r1, [pc, #20]	; (216f4 <z_thread_timeout+0x94>)
   216e0:	480a      	ldr	r0, [pc, #40]	; (2170c <z_thread_timeout+0xac>)
   216e2:	f003 fa68 	bl	24bb6 <assert_print>
   216e6:	21c2      	movs	r1, #194	; 0xc2
   216e8:	e7d3      	b.n	21692 <z_thread_timeout+0x32>
	__asm__ volatile(
   216ea:	f386 8811 	msr	BASEPRI, r6
   216ee:	f3bf 8f6f 	isb	sy
}
   216f2:	bd70      	pop	{r4, r5, r6, pc}
   216f4:	200214a8 	.word	0x200214a8
   216f8:	0002c304 	.word	0x0002c304
   216fc:	0002c35d 	.word	0x0002c35d
   21700:	0002b549 	.word	0x0002b549
   21704:	0002c372 	.word	0x0002c372
   21708:	0002c331 	.word	0x0002c331
   2170c:	0002c348 	.word	0x0002c348

00021710 <z_unpend1_no_timeout>:
{
   21710:	b570      	push	{r4, r5, r6, lr}
   21712:	4605      	mov	r5, r0
	__asm__ volatile(
   21714:	f04f 0320 	mov.w	r3, #32
   21718:	f3ef 8611 	mrs	r6, BASEPRI
   2171c:	f383 8812 	msr	BASEPRI_MAX, r3
   21720:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21724:	4819      	ldr	r0, [pc, #100]	; (2178c <z_unpend1_no_timeout+0x7c>)
   21726:	f7fe f829 	bl	1f77c <z_spin_lock_valid>
   2172a:	b968      	cbnz	r0, 21748 <z_unpend1_no_timeout+0x38>
   2172c:	2394      	movs	r3, #148	; 0x94
   2172e:	4a18      	ldr	r2, [pc, #96]	; (21790 <z_unpend1_no_timeout+0x80>)
   21730:	4918      	ldr	r1, [pc, #96]	; (21794 <z_unpend1_no_timeout+0x84>)
   21732:	4819      	ldr	r0, [pc, #100]	; (21798 <z_unpend1_no_timeout+0x88>)
   21734:	f003 fa3f 	bl	24bb6 <assert_print>
   21738:	4914      	ldr	r1, [pc, #80]	; (2178c <z_unpend1_no_timeout+0x7c>)
   2173a:	4818      	ldr	r0, [pc, #96]	; (2179c <z_unpend1_no_timeout+0x8c>)
   2173c:	f003 fa3b 	bl	24bb6 <assert_print>
   21740:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21742:	4813      	ldr	r0, [pc, #76]	; (21790 <z_unpend1_no_timeout+0x80>)
   21744:	f003 fa30 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21748:	4810      	ldr	r0, [pc, #64]	; (2178c <z_unpend1_no_timeout+0x7c>)
   2174a:	f7fe f833 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head == list;
   2174e:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21750:	42a5      	cmp	r5, r4
   21752:	d013      	beq.n	2177c <z_unpend1_no_timeout+0x6c>
		if (thread != NULL) {
   21754:	b114      	cbz	r4, 2175c <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
   21756:	4620      	mov	r0, r4
   21758:	f7ff ff18 	bl	2158c <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2175c:	480b      	ldr	r0, [pc, #44]	; (2178c <z_unpend1_no_timeout+0x7c>)
   2175e:	f7fe f81b 	bl	1f798 <z_spin_unlock_valid>
   21762:	b968      	cbnz	r0, 21780 <z_unpend1_no_timeout+0x70>
   21764:	23c2      	movs	r3, #194	; 0xc2
   21766:	4a0a      	ldr	r2, [pc, #40]	; (21790 <z_unpend1_no_timeout+0x80>)
   21768:	490d      	ldr	r1, [pc, #52]	; (217a0 <z_unpend1_no_timeout+0x90>)
   2176a:	480b      	ldr	r0, [pc, #44]	; (21798 <z_unpend1_no_timeout+0x88>)
   2176c:	f003 fa23 	bl	24bb6 <assert_print>
   21770:	4906      	ldr	r1, [pc, #24]	; (2178c <z_unpend1_no_timeout+0x7c>)
   21772:	480c      	ldr	r0, [pc, #48]	; (217a4 <z_unpend1_no_timeout+0x94>)
   21774:	f003 fa1f 	bl	24bb6 <assert_print>
   21778:	21c2      	movs	r1, #194	; 0xc2
   2177a:	e7e2      	b.n	21742 <z_unpend1_no_timeout+0x32>
   2177c:	2400      	movs	r4, #0
   2177e:	e7ed      	b.n	2175c <z_unpend1_no_timeout+0x4c>
	__asm__ volatile(
   21780:	f386 8811 	msr	BASEPRI, r6
   21784:	f3bf 8f6f 	isb	sy
}
   21788:	4620      	mov	r0, r4
   2178a:	bd70      	pop	{r4, r5, r6, pc}
   2178c:	200214a8 	.word	0x200214a8
   21790:	0002c304 	.word	0x0002c304
   21794:	0002c35d 	.word	0x0002c35d
   21798:	0002b549 	.word	0x0002b549
   2179c:	0002c372 	.word	0x0002c372
   217a0:	0002c331 	.word	0x0002c331
   217a4:	0002c348 	.word	0x0002c348

000217a8 <z_unpend_first_thread>:
{
   217a8:	b570      	push	{r4, r5, r6, lr}
   217aa:	4605      	mov	r5, r0
	__asm__ volatile(
   217ac:	f04f 0320 	mov.w	r3, #32
   217b0:	f3ef 8611 	mrs	r6, BASEPRI
   217b4:	f383 8812 	msr	BASEPRI_MAX, r3
   217b8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   217bc:	481b      	ldr	r0, [pc, #108]	; (2182c <z_unpend_first_thread+0x84>)
   217be:	f7fd ffdd 	bl	1f77c <z_spin_lock_valid>
   217c2:	b968      	cbnz	r0, 217e0 <z_unpend_first_thread+0x38>
   217c4:	2394      	movs	r3, #148	; 0x94
   217c6:	4a1a      	ldr	r2, [pc, #104]	; (21830 <z_unpend_first_thread+0x88>)
   217c8:	491a      	ldr	r1, [pc, #104]	; (21834 <z_unpend_first_thread+0x8c>)
   217ca:	481b      	ldr	r0, [pc, #108]	; (21838 <z_unpend_first_thread+0x90>)
   217cc:	f003 f9f3 	bl	24bb6 <assert_print>
   217d0:	4916      	ldr	r1, [pc, #88]	; (2182c <z_unpend_first_thread+0x84>)
   217d2:	481a      	ldr	r0, [pc, #104]	; (2183c <z_unpend_first_thread+0x94>)
   217d4:	f003 f9ef 	bl	24bb6 <assert_print>
   217d8:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   217da:	4815      	ldr	r0, [pc, #84]	; (21830 <z_unpend_first_thread+0x88>)
   217dc:	f003 f9e4 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   217e0:	4812      	ldr	r0, [pc, #72]	; (2182c <z_unpend_first_thread+0x84>)
   217e2:	f7fd ffe7 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head == list;
   217e6:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   217e8:	42a5      	cmp	r5, r4
   217ea:	d017      	beq.n	2181c <z_unpend_first_thread+0x74>
		if (thread != NULL) {
   217ec:	b134      	cbz	r4, 217fc <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
   217ee:	4620      	mov	r0, r4
   217f0:	f7ff fecc 	bl	2158c <unpend_thread_no_timeout>
   217f4:	f104 0018 	add.w	r0, r4, #24
   217f8:	f000 fc0c 	bl	22014 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   217fc:	480b      	ldr	r0, [pc, #44]	; (2182c <z_unpend_first_thread+0x84>)
   217fe:	f7fd ffcb 	bl	1f798 <z_spin_unlock_valid>
   21802:	b968      	cbnz	r0, 21820 <z_unpend_first_thread+0x78>
   21804:	23c2      	movs	r3, #194	; 0xc2
   21806:	4a0a      	ldr	r2, [pc, #40]	; (21830 <z_unpend_first_thread+0x88>)
   21808:	490d      	ldr	r1, [pc, #52]	; (21840 <z_unpend_first_thread+0x98>)
   2180a:	480b      	ldr	r0, [pc, #44]	; (21838 <z_unpend_first_thread+0x90>)
   2180c:	f003 f9d3 	bl	24bb6 <assert_print>
   21810:	4906      	ldr	r1, [pc, #24]	; (2182c <z_unpend_first_thread+0x84>)
   21812:	480c      	ldr	r0, [pc, #48]	; (21844 <z_unpend_first_thread+0x9c>)
   21814:	f003 f9cf 	bl	24bb6 <assert_print>
   21818:	21c2      	movs	r1, #194	; 0xc2
   2181a:	e7de      	b.n	217da <z_unpend_first_thread+0x32>
   2181c:	2400      	movs	r4, #0
   2181e:	e7ed      	b.n	217fc <z_unpend_first_thread+0x54>
	__asm__ volatile(
   21820:	f386 8811 	msr	BASEPRI, r6
   21824:	f3bf 8f6f 	isb	sy
}
   21828:	4620      	mov	r0, r4
   2182a:	bd70      	pop	{r4, r5, r6, pc}
   2182c:	200214a8 	.word	0x200214a8
   21830:	0002c304 	.word	0x0002c304
   21834:	0002c35d 	.word	0x0002c35d
   21838:	0002b549 	.word	0x0002b549
   2183c:	0002c372 	.word	0x0002c372
   21840:	0002c331 	.word	0x0002c331
   21844:	0002c348 	.word	0x0002c348

00021848 <z_sched_init>:
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
   21848:	2100      	movs	r1, #0
	list->head = (sys_dnode_t *)list;
   2184a:	4b04      	ldr	r3, [pc, #16]	; (2185c <z_sched_init+0x14>)
   2184c:	4608      	mov	r0, r1
   2184e:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
   21852:	e9c3 2208 	strd	r2, r2, [r3, #32]
   21856:	f7ff b96b 	b.w	20b30 <k_sched_time_slice_set>
   2185a:	bf00      	nop
   2185c:	20021460 	.word	0x20021460

00021860 <z_impl_k_yield>:
	return !(k_is_pre_kernel() || k_is_in_isr() ||
		 z_is_idle_thread_object(_current));
}

void z_impl_k_yield(void)
{
   21860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   21862:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
   21866:	b16b      	cbz	r3, 21884 <z_impl_k_yield+0x24>
   21868:	493c      	ldr	r1, [pc, #240]	; (2195c <z_impl_k_yield+0xfc>)
   2186a:	f44f 63ae 	mov.w	r3, #1392	; 0x570
   2186e:	4a3c      	ldr	r2, [pc, #240]	; (21960 <z_impl_k_yield+0x100>)
   21870:	483c      	ldr	r0, [pc, #240]	; (21964 <z_impl_k_yield+0x104>)
   21872:	f003 f9a0 	bl	24bb6 <assert_print>
   21876:	483c      	ldr	r0, [pc, #240]	; (21968 <z_impl_k_yield+0x108>)
   21878:	f003 f99d 	bl	24bb6 <assert_print>
   2187c:	f44f 61ae 	mov.w	r1, #1392	; 0x570
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   21880:	4837      	ldr	r0, [pc, #220]	; (21960 <z_impl_k_yield+0x100>)
   21882:	e017      	b.n	218b4 <z_impl_k_yield+0x54>
	__asm__ volatile(
   21884:	f04f 0320 	mov.w	r3, #32
   21888:	f3ef 8611 	mrs	r6, BASEPRI
   2188c:	f383 8812 	msr	BASEPRI_MAX, r3
   21890:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21894:	4835      	ldr	r0, [pc, #212]	; (2196c <z_impl_k_yield+0x10c>)
   21896:	f7fd ff71 	bl	1f77c <z_spin_lock_valid>
   2189a:	b968      	cbnz	r0, 218b8 <z_impl_k_yield+0x58>
   2189c:	2394      	movs	r3, #148	; 0x94
   2189e:	4a34      	ldr	r2, [pc, #208]	; (21970 <z_impl_k_yield+0x110>)
   218a0:	4934      	ldr	r1, [pc, #208]	; (21974 <z_impl_k_yield+0x114>)
   218a2:	4830      	ldr	r0, [pc, #192]	; (21964 <z_impl_k_yield+0x104>)
   218a4:	f003 f987 	bl	24bb6 <assert_print>
   218a8:	4930      	ldr	r1, [pc, #192]	; (2196c <z_impl_k_yield+0x10c>)
   218aa:	4833      	ldr	r0, [pc, #204]	; (21978 <z_impl_k_yield+0x118>)
   218ac:	f003 f983 	bl	24bb6 <assert_print>
   218b0:	2194      	movs	r1, #148	; 0x94
   218b2:	482f      	ldr	r0, [pc, #188]	; (21970 <z_impl_k_yield+0x110>)
   218b4:	f003 f978 	bl	24ba8 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
   218b8:	4c30      	ldr	r4, [pc, #192]	; (2197c <z_impl_k_yield+0x11c>)
	z_spin_lock_set_owner(l);
   218ba:	482c      	ldr	r0, [pc, #176]	; (2196c <z_impl_k_yield+0x10c>)
   218bc:	f7fd ff7a 	bl	1f7b4 <z_spin_lock_set_owner>
   218c0:	68a1      	ldr	r1, [r4, #8]
	_priq_run_remove(thread_runq(thread), thread);
   218c2:	f104 0520 	add.w	r5, r4, #32
	thread->base.thread_state &= ~_THREAD_QUEUED;
   218c6:	7b4b      	ldrb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   218c8:	4628      	mov	r0, r5
	thread->base.thread_state &= ~_THREAD_QUEUED;
   218ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
   218ce:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
   218d0:	f7ff fb92 	bl	20ff8 <z_priq_dumb_remove>
	}
	queue_thread(_current);
   218d4:	68a3      	ldr	r3, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
   218d6:	7b5a      	ldrb	r2, [r3, #13]
   218d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
   218dc:	735a      	strb	r2, [r3, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
   218de:	4a28      	ldr	r2, [pc, #160]	; (21980 <z_impl_k_yield+0x120>)
   218e0:	4293      	cmp	r3, r2
   218e2:	d107      	bne.n	218f4 <z_impl_k_yield+0x94>
   218e4:	4927      	ldr	r1, [pc, #156]	; (21984 <z_impl_k_yield+0x124>)
   218e6:	23ba      	movs	r3, #186	; 0xba
   218e8:	4a1d      	ldr	r2, [pc, #116]	; (21960 <z_impl_k_yield+0x100>)
   218ea:	481e      	ldr	r0, [pc, #120]	; (21964 <z_impl_k_yield+0x104>)
   218ec:	f003 f963 	bl	24bb6 <assert_print>
   218f0:	21ba      	movs	r1, #186	; 0xba
   218f2:	e7c5      	b.n	21880 <z_impl_k_yield+0x20>
	return list->head == list;
   218f4:	6a22      	ldr	r2, [r4, #32]
	return (node == list->tail) ? NULL : node->next;
   218f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
   218f8:	42aa      	cmp	r2, r5
   218fa:	bf08      	it	eq
   218fc:	2200      	moveq	r2, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
   218fe:	b922      	cbnz	r2, 2190a <z_impl_k_yield+0xaa>
	node->prev = tail;
   21900:	e9c3 5100 	strd	r5, r1, [r3]
	tail->next = node;
   21904:	600b      	str	r3, [r1, #0]
	list->tail = node;
   21906:	6263      	str	r3, [r4, #36]	; 0x24
}
   21908:	e00c      	b.n	21924 <z_impl_k_yield+0xc4>
	int32_t b1 = thread_1->base.prio;
   2190a:	f993 000e 	ldrsb.w	r0, [r3, #14]
	int32_t b2 = thread_2->base.prio;
   2190e:	f992 700e 	ldrsb.w	r7, [r2, #14]
	if (b1 != b2) {
   21912:	42b8      	cmp	r0, r7
   21914:	d019      	beq.n	2194a <z_impl_k_yield+0xea>
		if (z_sched_prio_cmp(thread, t) > 0) {
   21916:	4287      	cmp	r7, r0
   21918:	dd17      	ble.n	2194a <z_impl_k_yield+0xea>
	sys_dnode_t *const prev = successor->prev;
   2191a:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
   2191c:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
   21920:	600b      	str	r3, [r1, #0]
	successor->prev = node;
   21922:	6053      	str	r3, [r2, #4]
	update_cache(1);
   21924:	2001      	movs	r0, #1
   21926:	f7ff f885 	bl	20a34 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2192a:	4810      	ldr	r0, [pc, #64]	; (2196c <z_impl_k_yield+0x10c>)
   2192c:	f7fd ff34 	bl	1f798 <z_spin_unlock_valid>
   21930:	b978      	cbnz	r0, 21952 <z_impl_k_yield+0xf2>
   21932:	23e1      	movs	r3, #225	; 0xe1
   21934:	4a0e      	ldr	r2, [pc, #56]	; (21970 <z_impl_k_yield+0x110>)
   21936:	4914      	ldr	r1, [pc, #80]	; (21988 <z_impl_k_yield+0x128>)
   21938:	480a      	ldr	r0, [pc, #40]	; (21964 <z_impl_k_yield+0x104>)
   2193a:	f003 f93c 	bl	24bb6 <assert_print>
   2193e:	490b      	ldr	r1, [pc, #44]	; (2196c <z_impl_k_yield+0x10c>)
   21940:	4812      	ldr	r0, [pc, #72]	; (2198c <z_impl_k_yield+0x12c>)
   21942:	f003 f938 	bl	24bb6 <assert_print>
   21946:	21e1      	movs	r1, #225	; 0xe1
   21948:	e7b3      	b.n	218b2 <z_impl_k_yield+0x52>
	return (node == list->tail) ? NULL : node->next;
   2194a:	428a      	cmp	r2, r1
   2194c:	d0d8      	beq.n	21900 <z_impl_k_yield+0xa0>
   2194e:	6812      	ldr	r2, [r2, #0]
   21950:	e7d5      	b.n	218fe <z_impl_k_yield+0x9e>
   21952:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
   21954:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   21958:	f7ee bbc2 	b.w	100e0 <arch_swap>
   2195c:	00030636 	.word	0x00030636
   21960:	000308a3 	.word	0x000308a3
   21964:	0002b549 	.word	0x0002b549
   21968:	0002f10a 	.word	0x0002f10a
   2196c:	200214a8 	.word	0x200214a8
   21970:	0002c304 	.word	0x0002c304
   21974:	0002c35d 	.word	0x0002c35d
   21978:	0002c372 	.word	0x0002c372
   2197c:	20021460 	.word	0x20021460
   21980:	20009b68 	.word	0x20009b68
   21984:	000308ec 	.word	0x000308ec
   21988:	0002c331 	.word	0x0002c331
   2198c:	0002c348 	.word	0x0002c348

00021990 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
   21990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   21994:	4605      	mov	r5, r0
   21996:	460e      	mov	r6, r1
   21998:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
   2199c:	b16b      	cbz	r3, 219ba <z_tick_sleep+0x2a>
   2199e:	493f      	ldr	r1, [pc, #252]	; (21a9c <z_tick_sleep+0x10c>)
   219a0:	f240 538c 	movw	r3, #1420	; 0x58c
   219a4:	4a3e      	ldr	r2, [pc, #248]	; (21aa0 <z_tick_sleep+0x110>)
   219a6:	483f      	ldr	r0, [pc, #252]	; (21aa4 <z_tick_sleep+0x114>)
   219a8:	f003 f905 	bl	24bb6 <assert_print>
   219ac:	483e      	ldr	r0, [pc, #248]	; (21aa8 <z_tick_sleep+0x118>)
   219ae:	f003 f902 	bl	24bb6 <assert_print>
   219b2:	f240 518c 	movw	r1, #1420	; 0x58c
	z_add_thread_timeout(_current, timeout);
	z_mark_thread_as_suspended(_current);

	(void)z_swap(&sched_spinlock, key);

	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   219b6:	483a      	ldr	r0, [pc, #232]	; (21aa0 <z_tick_sleep+0x110>)
   219b8:	e025      	b.n	21a06 <z_tick_sleep+0x76>
	if (ticks == 0) {
   219ba:	ea50 0301 	orrs.w	r3, r0, r1
   219be:	d103      	bne.n	219c8 <z_tick_sleep+0x38>
	z_impl_k_yield();
   219c0:	f7ff ff4e 	bl	21860 <z_impl_k_yield>
		return 0;
   219c4:	2000      	movs	r0, #0
   219c6:	e066      	b.n	21a96 <z_tick_sleep+0x106>
	if (Z_TICK_ABS(ticks) <= 0) {
   219c8:	1c82      	adds	r2, r0, #2
   219ca:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   219ce:	db1c      	blt.n	21a0a <z_tick_sleep+0x7a>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
   219d0:	f007 fd48 	bl	29464 <sys_clock_tick_get_32>
   219d4:	1944      	adds	r4, r0, r5
   219d6:	f04f 0320 	mov.w	r3, #32
   219da:	f3ef 8811 	mrs	r8, BASEPRI
   219de:	f383 8812 	msr	BASEPRI_MAX, r3
   219e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   219e6:	4831      	ldr	r0, [pc, #196]	; (21aac <z_tick_sleep+0x11c>)
   219e8:	f7fd fec8 	bl	1f77c <z_spin_lock_valid>
   219ec:	b988      	cbnz	r0, 21a12 <z_tick_sleep+0x82>
   219ee:	2394      	movs	r3, #148	; 0x94
   219f0:	4a2f      	ldr	r2, [pc, #188]	; (21ab0 <z_tick_sleep+0x120>)
   219f2:	4930      	ldr	r1, [pc, #192]	; (21ab4 <z_tick_sleep+0x124>)
   219f4:	482b      	ldr	r0, [pc, #172]	; (21aa4 <z_tick_sleep+0x114>)
   219f6:	f003 f8de 	bl	24bb6 <assert_print>
   219fa:	492c      	ldr	r1, [pc, #176]	; (21aac <z_tick_sleep+0x11c>)
   219fc:	482e      	ldr	r0, [pc, #184]	; (21ab8 <z_tick_sleep+0x128>)
   219fe:	f003 f8da 	bl	24bb6 <assert_print>
   21a02:	2194      	movs	r1, #148	; 0x94
   21a04:	482a      	ldr	r0, [pc, #168]	; (21ab0 <z_tick_sleep+0x120>)
   21a06:	f003 f8cf 	bl	24ba8 <assert_post_action>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
   21a0a:	f06f 0401 	mvn.w	r4, #1
   21a0e:	1a24      	subs	r4, r4, r0
   21a10:	e7e1      	b.n	219d6 <z_tick_sleep+0x46>
	pending_current = _current;
   21a12:	4f2a      	ldr	r7, [pc, #168]	; (21abc <z_tick_sleep+0x12c>)
	z_spin_lock_set_owner(l);
   21a14:	4825      	ldr	r0, [pc, #148]	; (21aac <z_tick_sleep+0x11c>)
   21a16:	f7fd fecd 	bl	1f7b4 <z_spin_lock_set_owner>
   21a1a:	68b8      	ldr	r0, [r7, #8]
   21a1c:	4b28      	ldr	r3, [pc, #160]	; (21ac0 <z_tick_sleep+0x130>)
   21a1e:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
   21a20:	f7ff fbd2 	bl	211c8 <unready_thread>
	z_add_thread_timeout(_current, timeout);
   21a24:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
   21a26:	462a      	mov	r2, r5
   21a28:	4633      	mov	r3, r6
   21a2a:	3018      	adds	r0, #24
   21a2c:	4925      	ldr	r1, [pc, #148]	; (21ac4 <z_tick_sleep+0x134>)
   21a2e:	f000 fa2b 	bl	21e88 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
   21a32:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21a34:	481d      	ldr	r0, [pc, #116]	; (21aac <z_tick_sleep+0x11c>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
   21a36:	7b53      	ldrb	r3, [r2, #13]
   21a38:	f043 0310 	orr.w	r3, r3, #16
   21a3c:	7353      	strb	r3, [r2, #13]
   21a3e:	f7fd feab 	bl	1f798 <z_spin_unlock_valid>
   21a42:	b958      	cbnz	r0, 21a5c <z_tick_sleep+0xcc>
   21a44:	23e1      	movs	r3, #225	; 0xe1
   21a46:	4a1a      	ldr	r2, [pc, #104]	; (21ab0 <z_tick_sleep+0x120>)
   21a48:	491f      	ldr	r1, [pc, #124]	; (21ac8 <z_tick_sleep+0x138>)
   21a4a:	4816      	ldr	r0, [pc, #88]	; (21aa4 <z_tick_sleep+0x114>)
   21a4c:	f003 f8b3 	bl	24bb6 <assert_print>
   21a50:	4916      	ldr	r1, [pc, #88]	; (21aac <z_tick_sleep+0x11c>)
   21a52:	481e      	ldr	r0, [pc, #120]	; (21acc <z_tick_sleep+0x13c>)
   21a54:	f003 f8af 	bl	24bb6 <assert_print>
   21a58:	21e1      	movs	r1, #225	; 0xe1
   21a5a:	e7d3      	b.n	21a04 <z_tick_sleep+0x74>
   21a5c:	4640      	mov	r0, r8
   21a5e:	f7ee fb3f 	bl	100e0 <arch_swap>
	return (thread->base.thread_state & state) != 0U;
   21a62:	68bb      	ldr	r3, [r7, #8]
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
   21a64:	7b5b      	ldrb	r3, [r3, #13]
   21a66:	06db      	lsls	r3, r3, #27
   21a68:	d50c      	bpl.n	21a84 <z_tick_sleep+0xf4>
   21a6a:	4919      	ldr	r1, [pc, #100]	; (21ad0 <z_tick_sleep+0x140>)
   21a6c:	f44f 63b5 	mov.w	r3, #1448	; 0x5a8
   21a70:	4a0b      	ldr	r2, [pc, #44]	; (21aa0 <z_tick_sleep+0x110>)
   21a72:	480c      	ldr	r0, [pc, #48]	; (21aa4 <z_tick_sleep+0x114>)
   21a74:	f003 f89f 	bl	24bb6 <assert_print>
   21a78:	480b      	ldr	r0, [pc, #44]	; (21aa8 <z_tick_sleep+0x118>)
   21a7a:	f003 f89c 	bl	24bb6 <assert_print>
   21a7e:	f44f 61b5 	mov.w	r1, #1448	; 0x5a8
   21a82:	e798      	b.n	219b6 <z_tick_sleep+0x26>

	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
   21a84:	f007 fcee 	bl	29464 <sys_clock_tick_get_32>
   21a88:	1a20      	subs	r0, r4, r0
   21a8a:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
   21a8e:	2801      	cmp	r0, #1
   21a90:	f173 0300 	sbcs.w	r3, r3, #0
   21a94:	db96      	blt.n	219c4 <z_tick_sleep+0x34>
		return ticks;
	}
#endif

	return 0;
}
   21a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   21a9a:	bf00      	nop
   21a9c:	00030636 	.word	0x00030636
   21aa0:	000308a3 	.word	0x000308a3
   21aa4:	0002b549 	.word	0x0002b549
   21aa8:	0002f10a 	.word	0x0002f10a
   21aac:	200214a8 	.word	0x200214a8
   21ab0:	0002c304 	.word	0x0002c304
   21ab4:	0002c35d 	.word	0x0002c35d
   21ab8:	0002c372 	.word	0x0002c372
   21abc:	20021460 	.word	0x20021460
   21ac0:	2002149c 	.word	0x2002149c
   21ac4:	00021661 	.word	0x00021661
   21ac8:	0002c331 	.word	0x0002c331
   21acc:	0002c348 	.word	0x0002c348
   21ad0:	000309e8 	.word	0x000309e8

00021ad4 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
   21ad4:	b508      	push	{r3, lr}
   21ad6:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
   21ada:	b173      	cbz	r3, 21afa <z_impl_k_sleep+0x26>
   21adc:	4912      	ldr	r1, [pc, #72]	; (21b28 <z_impl_k_sleep+0x54>)
   21ade:	f240 53b7 	movw	r3, #1463	; 0x5b7
   21ae2:	4a12      	ldr	r2, [pc, #72]	; (21b2c <z_impl_k_sleep+0x58>)
   21ae4:	4812      	ldr	r0, [pc, #72]	; (21b30 <z_impl_k_sleep+0x5c>)
   21ae6:	f003 f866 	bl	24bb6 <assert_print>
   21aea:	4812      	ldr	r0, [pc, #72]	; (21b34 <z_impl_k_sleep+0x60>)
   21aec:	f003 f863 	bl	24bb6 <assert_print>
   21af0:	f240 51b7 	movw	r1, #1463	; 0x5b7
   21af4:	480d      	ldr	r0, [pc, #52]	; (21b2c <z_impl_k_sleep+0x58>)
   21af6:	f003 f857 	bl	24ba8 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21afa:	f1b1 3fff 	cmp.w	r1, #4294967295
   21afe:	bf08      	it	eq
   21b00:	f1b0 3fff 	cmpeq.w	r0, #4294967295
   21b04:	d106      	bne.n	21b14 <z_impl_k_sleep+0x40>
		k_thread_suspend(_current);
   21b06:	4b0c      	ldr	r3, [pc, #48]	; (21b38 <z_impl_k_sleep+0x64>)
   21b08:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
   21b0a:	f7ff fcd7 	bl	214bc <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
   21b0e:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
   21b12:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
   21b14:	f7ff ff3c 	bl	21990 <z_tick_sleep>
			return ((t * to_hz + off) / from_hz);
   21b18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   21b1c:	fb80 0303 	smull	r0, r3, r0, r3
   21b20:	0bc0      	lsrs	r0, r0, #15
   21b22:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
   21b26:	e7f4      	b.n	21b12 <z_impl_k_sleep+0x3e>
   21b28:	00030636 	.word	0x00030636
   21b2c:	000308a3 	.word	0x000308a3
   21b30:	0002b549 	.word	0x0002b549
   21b34:	0002f10a 	.word	0x0002f10a
   21b38:	20021460 	.word	0x20021460

00021b3c <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
   21b3c:	4b01      	ldr	r3, [pc, #4]	; (21b44 <z_impl_z_current_get+0x8>)
   21b3e:	6898      	ldr	r0, [r3, #8]
   21b40:	4770      	bx	lr
   21b42:	bf00      	nop
   21b44:	20021460 	.word	0x20021460

00021b48 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
   21b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   21b4c:	4604      	mov	r4, r0
   21b4e:	f04f 0320 	mov.w	r3, #32
   21b52:	f3ef 8611 	mrs	r6, BASEPRI
   21b56:	f383 8812 	msr	BASEPRI_MAX, r3
   21b5a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21b5e:	4851      	ldr	r0, [pc, #324]	; (21ca4 <z_thread_abort+0x15c>)
   21b60:	f7fd fe0c 	bl	1f77c <z_spin_lock_valid>
   21b64:	b968      	cbnz	r0, 21b82 <z_thread_abort+0x3a>
   21b66:	2394      	movs	r3, #148	; 0x94
   21b68:	4a4f      	ldr	r2, [pc, #316]	; (21ca8 <z_thread_abort+0x160>)
   21b6a:	4950      	ldr	r1, [pc, #320]	; (21cac <z_thread_abort+0x164>)
   21b6c:	4850      	ldr	r0, [pc, #320]	; (21cb0 <z_thread_abort+0x168>)
   21b6e:	f003 f822 	bl	24bb6 <assert_print>
   21b72:	494c      	ldr	r1, [pc, #304]	; (21ca4 <z_thread_abort+0x15c>)
   21b74:	484f      	ldr	r0, [pc, #316]	; (21cb4 <z_thread_abort+0x16c>)
   21b76:	f003 f81e 	bl	24bb6 <assert_print>
   21b7a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21b7c:	484a      	ldr	r0, [pc, #296]	; (21ca8 <z_thread_abort+0x160>)
   21b7e:	f003 f813 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21b82:	4848      	ldr	r0, [pc, #288]	; (21ca4 <z_thread_abort+0x15c>)
   21b84:	f7fd fe16 	bl	1f7b4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.user_options & K_ESSENTIAL) != 0) {
   21b88:	7b23      	ldrb	r3, [r4, #12]
   21b8a:	07d9      	lsls	r1, r3, #31
   21b8c:	d522      	bpl.n	21bd4 <z_thread_abort+0x8c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21b8e:	4845      	ldr	r0, [pc, #276]	; (21ca4 <z_thread_abort+0x15c>)
   21b90:	f7fd fe02 	bl	1f798 <z_spin_unlock_valid>
   21b94:	b958      	cbnz	r0, 21bae <z_thread_abort+0x66>
   21b96:	23c2      	movs	r3, #194	; 0xc2
   21b98:	4a43      	ldr	r2, [pc, #268]	; (21ca8 <z_thread_abort+0x160>)
   21b9a:	4947      	ldr	r1, [pc, #284]	; (21cb8 <z_thread_abort+0x170>)
   21b9c:	4844      	ldr	r0, [pc, #272]	; (21cb0 <z_thread_abort+0x168>)
   21b9e:	f003 f80a 	bl	24bb6 <assert_print>
   21ba2:	4940      	ldr	r1, [pc, #256]	; (21ca4 <z_thread_abort+0x15c>)
   21ba4:	4845      	ldr	r0, [pc, #276]	; (21cbc <z_thread_abort+0x174>)
   21ba6:	f003 f806 	bl	24bb6 <assert_print>
   21baa:	21c2      	movs	r1, #194	; 0xc2
   21bac:	e7e6      	b.n	21b7c <z_thread_abort+0x34>
	__asm__ volatile(
   21bae:	f386 8811 	msr	BASEPRI, r6
   21bb2:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&sched_spinlock, key);
		__ASSERT(false, "aborting essential thread %p", thread);
   21bb6:	f240 63c3 	movw	r3, #1731	; 0x6c3
   21bba:	4a41      	ldr	r2, [pc, #260]	; (21cc0 <z_thread_abort+0x178>)
   21bbc:	4941      	ldr	r1, [pc, #260]	; (21cc4 <z_thread_abort+0x17c>)
   21bbe:	483c      	ldr	r0, [pc, #240]	; (21cb0 <z_thread_abort+0x168>)
   21bc0:	f002 fff9 	bl	24bb6 <assert_print>
   21bc4:	4621      	mov	r1, r4
   21bc6:	4840      	ldr	r0, [pc, #256]	; (21cc8 <z_thread_abort+0x180>)
   21bc8:	f002 fff5 	bl	24bb6 <assert_print>
   21bcc:	f240 61c3 	movw	r1, #1731	; 0x6c3
	}
#endif
	end_thread(thread);
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
   21bd0:	483b      	ldr	r0, [pc, #236]	; (21cc0 <z_thread_abort+0x178>)
   21bd2:	e7d4      	b.n	21b7e <z_thread_abort+0x36>
	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
   21bd4:	7b63      	ldrb	r3, [r4, #13]
   21bd6:	071a      	lsls	r2, r3, #28
   21bd8:	d50a      	bpl.n	21bf0 <z_thread_abort+0xa8>
   21bda:	4832      	ldr	r0, [pc, #200]	; (21ca4 <z_thread_abort+0x15c>)
   21bdc:	f7fd fddc 	bl	1f798 <z_spin_unlock_valid>
   21be0:	2800      	cmp	r0, #0
   21be2:	d0d8      	beq.n	21b96 <z_thread_abort+0x4e>
   21be4:	f386 8811 	msr	BASEPRI, r6
   21be8:	f3bf 8f6f 	isb	sy
	}
	k_spin_unlock(&sched_spinlock, key);
}
   21bec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21bf0:	f023 0220 	bic.w	r2, r3, #32
   21bf4:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
   21bf8:	09d2      	lsrs	r2, r2, #7
   21bfa:	d12c      	bne.n	21c56 <z_thread_abort+0x10e>
		thread->base.thread_state &= ~_THREAD_ABORTING;
   21bfc:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
   21bfe:	68a3      	ldr	r3, [r4, #8]
   21c00:	b113      	cbz	r3, 21c08 <z_thread_abort+0xc0>
			unpend_thread_no_timeout(thread);
   21c02:	4620      	mov	r0, r4
   21c04:	f7ff fcc2 	bl	2158c <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
   21c08:	f104 0018 	add.w	r0, r4, #24
   21c0c:	f000 fa02 	bl	22014 <z_abort_timeout>
   21c10:	f04f 0800 	mov.w	r8, #0
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
   21c14:	f104 0758 	add.w	r7, r4, #88	; 0x58
	return list->head == list;
   21c18:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21c1a:	42bd      	cmp	r5, r7
   21c1c:	d000      	beq.n	21c20 <z_thread_abort+0xd8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   21c1e:	bb25      	cbnz	r5, 21c6a <z_thread_abort+0x122>
		update_cache(1);
   21c20:	2001      	movs	r0, #1
   21c22:	f7fe ff07 	bl	20a34 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
   21c26:	4b29      	ldr	r3, [pc, #164]	; (21ccc <z_thread_abort+0x184>)
   21c28:	689b      	ldr	r3, [r3, #8]
   21c2a:	42a3      	cmp	r3, r4
   21c2c:	d1d5      	bne.n	21bda <z_thread_abort+0x92>
   21c2e:	f3ef 8305 	mrs	r3, IPSR
   21c32:	2b00      	cmp	r3, #0
   21c34:	d1d1      	bne.n	21bda <z_thread_abort+0x92>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21c36:	481b      	ldr	r0, [pc, #108]	; (21ca4 <z_thread_abort+0x15c>)
   21c38:	f7fd fdae 	bl	1f798 <z_spin_unlock_valid>
   21c3c:	bb10      	cbnz	r0, 21c84 <z_thread_abort+0x13c>
   21c3e:	23e1      	movs	r3, #225	; 0xe1
   21c40:	4a19      	ldr	r2, [pc, #100]	; (21ca8 <z_thread_abort+0x160>)
   21c42:	491d      	ldr	r1, [pc, #116]	; (21cb8 <z_thread_abort+0x170>)
   21c44:	481a      	ldr	r0, [pc, #104]	; (21cb0 <z_thread_abort+0x168>)
   21c46:	f002 ffb6 	bl	24bb6 <assert_print>
   21c4a:	4916      	ldr	r1, [pc, #88]	; (21ca4 <z_thread_abort+0x15c>)
   21c4c:	481b      	ldr	r0, [pc, #108]	; (21cbc <z_thread_abort+0x174>)
   21c4e:	f002 ffb2 	bl	24bb6 <assert_print>
   21c52:	21e1      	movs	r1, #225	; 0xe1
   21c54:	e792      	b.n	21b7c <z_thread_abort+0x34>
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21c56:	f003 035f 	and.w	r3, r3, #95	; 0x5f
   21c5a:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
   21c5e:	4621      	mov	r1, r4
   21c60:	481b      	ldr	r0, [pc, #108]	; (21cd0 <z_thread_abort+0x188>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
   21c62:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
   21c64:	f7ff f9c8 	bl	20ff8 <z_priq_dumb_remove>
}
   21c68:	e7c9      	b.n	21bfe <z_thread_abort+0xb6>
		unpend_thread_no_timeout(thread);
   21c6a:	4628      	mov	r0, r5
   21c6c:	f7ff fc8e 	bl	2158c <unpend_thread_no_timeout>
   21c70:	f105 0018 	add.w	r0, r5, #24
   21c74:	f000 f9ce 	bl	22014 <z_abort_timeout>
		ready_thread(thread);
   21c78:	4628      	mov	r0, r5
   21c7a:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
   21c7e:	f7fe ff0d 	bl	20a9c <ready_thread>
   21c82:	e7c9      	b.n	21c18 <z_thread_abort+0xd0>
   21c84:	4630      	mov	r0, r6
   21c86:	f7ee fa2b 	bl	100e0 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
   21c8a:	490e      	ldr	r1, [pc, #56]	; (21cc4 <z_thread_abort+0x17c>)
   21c8c:	f240 63f2 	movw	r3, #1778	; 0x6f2
   21c90:	4a0b      	ldr	r2, [pc, #44]	; (21cc0 <z_thread_abort+0x178>)
   21c92:	4807      	ldr	r0, [pc, #28]	; (21cb0 <z_thread_abort+0x168>)
   21c94:	f002 ff8f 	bl	24bb6 <assert_print>
   21c98:	480e      	ldr	r0, [pc, #56]	; (21cd4 <z_thread_abort+0x18c>)
   21c9a:	f002 ff8c 	bl	24bb6 <assert_print>
   21c9e:	f240 61f2 	movw	r1, #1778	; 0x6f2
   21ca2:	e795      	b.n	21bd0 <z_thread_abort+0x88>
   21ca4:	200214a8 	.word	0x200214a8
   21ca8:	0002c304 	.word	0x0002c304
   21cac:	0002c35d 	.word	0x0002c35d
   21cb0:	0002b549 	.word	0x0002b549
   21cb4:	0002c372 	.word	0x0002c372
   21cb8:	0002c331 	.word	0x0002c331
   21cbc:	0002c348 	.word	0x0002c348
   21cc0:	000308a3 	.word	0x000308a3
   21cc4:	00030d67 	.word	0x00030d67
   21cc8:	00030a28 	.word	0x00030a28
   21ccc:	20021460 	.word	0x20021460
   21cd0:	20021480 	.word	0x20021480
   21cd4:	00030a47 	.word	0x00030a47

00021cd8 <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
   21cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   21cdc:	4606      	mov	r6, r0
   21cde:	4688      	mov	r8, r1
   21ce0:	4617      	mov	r7, r2
	__asm__ volatile(
   21ce2:	f04f 0320 	mov.w	r3, #32
   21ce6:	f3ef 8911 	mrs	r9, BASEPRI
   21cea:	f383 8812 	msr	BASEPRI_MAX, r3
   21cee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21cf2:	4821      	ldr	r0, [pc, #132]	; (21d78 <z_sched_wake+0xa0>)
   21cf4:	f7fd fd42 	bl	1f77c <z_spin_lock_valid>
   21cf8:	4605      	mov	r5, r0
   21cfa:	b968      	cbnz	r0, 21d18 <z_sched_wake+0x40>
   21cfc:	2394      	movs	r3, #148	; 0x94
   21cfe:	4a1f      	ldr	r2, [pc, #124]	; (21d7c <z_sched_wake+0xa4>)
   21d00:	491f      	ldr	r1, [pc, #124]	; (21d80 <z_sched_wake+0xa8>)
   21d02:	4820      	ldr	r0, [pc, #128]	; (21d84 <z_sched_wake+0xac>)
   21d04:	f002 ff57 	bl	24bb6 <assert_print>
   21d08:	491b      	ldr	r1, [pc, #108]	; (21d78 <z_sched_wake+0xa0>)
   21d0a:	481f      	ldr	r0, [pc, #124]	; (21d88 <z_sched_wake+0xb0>)
   21d0c:	f002 ff53 	bl	24bb6 <assert_print>
   21d10:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21d12:	481a      	ldr	r0, [pc, #104]	; (21d7c <z_sched_wake+0xa4>)
   21d14:	f002 ff48 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   21d18:	4817      	ldr	r0, [pc, #92]	; (21d78 <z_sched_wake+0xa0>)
   21d1a:	f7fd fd4b 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head == list;
   21d1e:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21d20:	42a6      	cmp	r6, r4
   21d22:	d01d      	beq.n	21d60 <z_sched_wake+0x88>
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);

		if (thread != NULL) {
   21d24:	b1f4      	cbz	r4, 21d64 <z_sched_wake+0x8c>
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
   21d26:	4620      	mov	r0, r4
   21d28:	f8c4 807c 	str.w	r8, [r4, #124]	; 0x7c
	thread->base.swap_data = data;
   21d2c:	6167      	str	r7, [r4, #20]
   21d2e:	f7ff fc2d 	bl	2158c <unpend_thread_no_timeout>
   21d32:	f104 0018 	add.w	r0, r4, #24
   21d36:	f000 f96d 	bl	22014 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
   21d3a:	4620      	mov	r0, r4
   21d3c:	f7fe feae 	bl	20a9c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21d40:	480d      	ldr	r0, [pc, #52]	; (21d78 <z_sched_wake+0xa0>)
   21d42:	f7fd fd29 	bl	1f798 <z_spin_unlock_valid>
   21d46:	b978      	cbnz	r0, 21d68 <z_sched_wake+0x90>
   21d48:	23c2      	movs	r3, #194	; 0xc2
   21d4a:	4a0c      	ldr	r2, [pc, #48]	; (21d7c <z_sched_wake+0xa4>)
   21d4c:	490f      	ldr	r1, [pc, #60]	; (21d8c <z_sched_wake+0xb4>)
   21d4e:	480d      	ldr	r0, [pc, #52]	; (21d84 <z_sched_wake+0xac>)
   21d50:	f002 ff31 	bl	24bb6 <assert_print>
   21d54:	4908      	ldr	r1, [pc, #32]	; (21d78 <z_sched_wake+0xa0>)
   21d56:	480e      	ldr	r0, [pc, #56]	; (21d90 <z_sched_wake+0xb8>)
   21d58:	f002 ff2d 	bl	24bb6 <assert_print>
   21d5c:	21c2      	movs	r1, #194	; 0xc2
   21d5e:	e7d8      	b.n	21d12 <z_sched_wake+0x3a>
	bool ret = false;
   21d60:	2500      	movs	r5, #0
   21d62:	e7ed      	b.n	21d40 <z_sched_wake+0x68>
   21d64:	4625      	mov	r5, r4
   21d66:	e7eb      	b.n	21d40 <z_sched_wake+0x68>
	__asm__ volatile(
   21d68:	f389 8811 	msr	BASEPRI, r9
   21d6c:	f3bf 8f6f 	isb	sy
			ret = true;
		}
	}

	return ret;
}
   21d70:	4628      	mov	r0, r5
   21d72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   21d76:	bf00      	nop
   21d78:	200214a8 	.word	0x200214a8
   21d7c:	0002c304 	.word	0x0002c304
   21d80:	0002c35d 	.word	0x0002c35d
   21d84:	0002b549 	.word	0x0002b549
   21d88:	0002c372 	.word	0x0002c372
   21d8c:	0002c331 	.word	0x0002c331
   21d90:	0002c348 	.word	0x0002c348

00021d94 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
   21d94:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21d96:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
   21d9a:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
   21d9c:	e9cd 6700 	strd	r6, r7, [sp]
   21da0:	f7ff fa84 	bl	212ac <z_pend_curr>

	if (data != NULL) {
   21da4:	b11c      	cbz	r4, 21dae <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
   21da6:	4b03      	ldr	r3, [pc, #12]	; (21db4 <z_sched_wait+0x20>)
   21da8:	689b      	ldr	r3, [r3, #8]
   21daa:	695b      	ldr	r3, [r3, #20]
   21dac:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
   21dae:	b002      	add	sp, #8
   21db0:	bdd0      	pop	{r4, r6, r7, pc}
   21db2:	bf00      	nop
   21db4:	20021460 	.word	0x20021460

00021db8 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
   21db8:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
   21dba:	4806      	ldr	r0, [pc, #24]	; (21dd4 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
   21dbc:	4a06      	ldr	r2, [pc, #24]	; (21dd8 <z_data_copy+0x20>)
   21dbe:	4907      	ldr	r1, [pc, #28]	; (21ddc <z_data_copy+0x24>)
   21dc0:	1a12      	subs	r2, r2, r0
   21dc2:	f007 fa39 	bl	29238 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
   21dc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
   21dca:	4a05      	ldr	r2, [pc, #20]	; (21de0 <z_data_copy+0x28>)
   21dcc:	4905      	ldr	r1, [pc, #20]	; (21de4 <z_data_copy+0x2c>)
   21dce:	4806      	ldr	r0, [pc, #24]	; (21de8 <z_data_copy+0x30>)
   21dd0:	f007 ba32 	b.w	29238 <z_early_memcpy>
   21dd4:	20008000 	.word	0x20008000
   21dd8:	20008d54 	.word	0x20008d54
   21ddc:	00031068 	.word	0x00031068
   21de0:	00000000 	.word	0x00000000
   21de4:	00031068 	.word	0x00031068
   21de8:	20008000 	.word	0x20008000

00021dec <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
   21dec:	4b03      	ldr	r3, [pc, #12]	; (21dfc <elapsed+0x10>)
   21dee:	681b      	ldr	r3, [r3, #0]
   21df0:	b90b      	cbnz	r3, 21df6 <elapsed+0xa>
   21df2:	f7fa baa1 	b.w	1c338 <sys_clock_elapsed>
}
   21df6:	2000      	movs	r0, #0
   21df8:	4770      	bx	lr
   21dfa:	bf00      	nop
   21dfc:	200214ac 	.word	0x200214ac

00021e00 <next_timeout>:

static int32_t next_timeout(void)
{
   21e00:	b510      	push	{r4, lr}
	return list->head == list;
   21e02:	4b11      	ldr	r3, [pc, #68]	; (21e48 <next_timeout+0x48>)
   21e04:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21e06:	429c      	cmp	r4, r3
   21e08:	d10a      	bne.n	21e20 <next_timeout+0x20>
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
   21e0a:	f7ff ffef 	bl	21dec <elapsed>
	int32_t ret;

	if ((to == NULL) ||
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
		ret = MAX_WAIT;
   21e0e:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
   21e12:	4b0e      	ldr	r3, [pc, #56]	; (21e4c <next_timeout+0x4c>)
   21e14:	691b      	ldr	r3, [r3, #16]
   21e16:	b113      	cbz	r3, 21e1e <next_timeout+0x1e>
   21e18:	4298      	cmp	r0, r3
   21e1a:	bfa8      	it	ge
   21e1c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
   21e1e:	bd10      	pop	{r4, pc}
	int32_t ticks_elapsed = elapsed();
   21e20:	f7ff ffe4 	bl	21dec <elapsed>
	if ((to == NULL) ||
   21e24:	2c00      	cmp	r4, #0
   21e26:	d0f2      	beq.n	21e0e <next_timeout+0xe>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
   21e28:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
   21e2c:	1a1b      	subs	r3, r3, r0
   21e2e:	eb62 72e0 	sbc.w	r2, r2, r0, asr #31
	if ((to == NULL) ||
   21e32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   21e36:	f172 0100 	sbcs.w	r1, r2, #0
   21e3a:	dae8      	bge.n	21e0e <next_timeout+0xe>
		ret = MAX(0, to->dticks - ticks_elapsed);
   21e3c:	2a00      	cmp	r2, #0
   21e3e:	bfac      	ite	ge
   21e40:	4618      	movge	r0, r3
   21e42:	2000      	movlt	r0, #0
   21e44:	e7e5      	b.n	21e12 <next_timeout+0x12>
   21e46:	bf00      	nop
   21e48:	20008734 	.word	0x20008734
   21e4c:	20021460 	.word	0x20021460

00021e50 <remove_timeout>:
{
   21e50:	b530      	push	{r4, r5, lr}
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
   21e52:	b170      	cbz	r0, 21e72 <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
   21e54:	4b0b      	ldr	r3, [pc, #44]	; (21e84 <remove_timeout+0x34>)
   21e56:	685b      	ldr	r3, [r3, #4]
   21e58:	4298      	cmp	r0, r3
   21e5a:	d00a      	beq.n	21e72 <remove_timeout+0x22>
   21e5c:	6803      	ldr	r3, [r0, #0]
	if (next(t) != NULL) {
   21e5e:	b143      	cbz	r3, 21e72 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
   21e60:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
   21e64:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
   21e68:	1912      	adds	r2, r2, r4
   21e6a:	eb41 0105 	adc.w	r1, r1, r5
   21e6e:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const next = node->next;
   21e72:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   21e76:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   21e78:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   21e7a:	2300      	movs	r3, #0
	node->prev = NULL;
   21e7c:	e9c0 3300 	strd	r3, r3, [r0]
}
   21e80:	bd30      	pop	{r4, r5, pc}
   21e82:	bf00      	nop
   21e84:	20008734 	.word	0x20008734

00021e88 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21e88:	f1b3 3fff 	cmp.w	r3, #4294967295
   21e8c:	bf08      	it	eq
   21e8e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   21e92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   21e96:	4604      	mov	r4, r0
   21e98:	4692      	mov	sl, r2
   21e9a:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   21e9c:	f000 809e 	beq.w	21fdc <z_add_timeout+0x154>
	return node->next != NULL;
   21ea0:	6806      	ldr	r6, [r0, #0]

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
   21ea2:	b166      	cbz	r6, 21ebe <z_add_timeout+0x36>
   21ea4:	494e      	ldr	r1, [pc, #312]	; (21fe0 <z_add_timeout+0x158>)
   21ea6:	2363      	movs	r3, #99	; 0x63
   21ea8:	4a4e      	ldr	r2, [pc, #312]	; (21fe4 <z_add_timeout+0x15c>)
   21eaa:	484f      	ldr	r0, [pc, #316]	; (21fe8 <z_add_timeout+0x160>)
   21eac:	f002 fe83 	bl	24bb6 <assert_print>
   21eb0:	484e      	ldr	r0, [pc, #312]	; (21fec <z_add_timeout+0x164>)
   21eb2:	f002 fe80 	bl	24bb6 <assert_print>
   21eb6:	2163      	movs	r1, #99	; 0x63
   21eb8:	484a      	ldr	r0, [pc, #296]	; (21fe4 <z_add_timeout+0x15c>)
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   21eba:	f002 fe75 	bl	24ba8 <assert_post_action>
	to->fn = fn;
   21ebe:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
   21ec0:	f04f 0320 	mov.w	r3, #32
   21ec4:	f3ef 8711 	mrs	r7, BASEPRI
   21ec8:	f383 8812 	msr	BASEPRI_MAX, r3
   21ecc:	f3bf 8f6f 	isb	sy
   21ed0:	4847      	ldr	r0, [pc, #284]	; (21ff0 <z_add_timeout+0x168>)
   21ed2:	f7fd fc53 	bl	1f77c <z_spin_lock_valid>
   21ed6:	b960      	cbnz	r0, 21ef2 <z_add_timeout+0x6a>
   21ed8:	2394      	movs	r3, #148	; 0x94
   21eda:	4a46      	ldr	r2, [pc, #280]	; (21ff4 <z_add_timeout+0x16c>)
   21edc:	4946      	ldr	r1, [pc, #280]	; (21ff8 <z_add_timeout+0x170>)
   21ede:	4842      	ldr	r0, [pc, #264]	; (21fe8 <z_add_timeout+0x160>)
   21ee0:	f002 fe69 	bl	24bb6 <assert_print>
   21ee4:	4942      	ldr	r1, [pc, #264]	; (21ff0 <z_add_timeout+0x168>)
   21ee6:	4845      	ldr	r0, [pc, #276]	; (21ffc <z_add_timeout+0x174>)
   21ee8:	f002 fe65 	bl	24bb6 <assert_print>
   21eec:	2194      	movs	r1, #148	; 0x94
   21eee:	4841      	ldr	r0, [pc, #260]	; (21ff4 <z_add_timeout+0x16c>)
   21ef0:	e7e3      	b.n	21eba <z_add_timeout+0x32>
	z_spin_lock_set_owner(l);
   21ef2:	483f      	ldr	r0, [pc, #252]	; (21ff0 <z_add_timeout+0x168>)
   21ef4:	f7fd fc5e 	bl	1f7b4 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
   21ef8:	f1ba 3fff 	cmp.w	sl, #4294967295
   21efc:	f175 33ff 	sbcs.w	r3, r5, #4294967295
   21f00:	da23      	bge.n	21f4a <z_add_timeout+0xc2>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
   21f02:	f06f 0301 	mvn.w	r3, #1
   21f06:	493e      	ldr	r1, [pc, #248]	; (22000 <z_add_timeout+0x178>)
   21f08:	e9d1 2000 	ldrd	r2, r0, [r1]
   21f0c:	1a9b      	subs	r3, r3, r2
   21f0e:	f04f 32ff 	mov.w	r2, #4294967295
   21f12:	eb62 0000 	sbc.w	r0, r2, r0
   21f16:	ebb3 030a 	subs.w	r3, r3, sl
   21f1a:	eb60 0005 	sbc.w	r0, r0, r5

			to->dticks = MAX(1, ticks);
   21f1e:	2b01      	cmp	r3, #1
   21f20:	f170 0200 	sbcs.w	r2, r0, #0
   21f24:	da01      	bge.n	21f2a <z_add_timeout+0xa2>
   21f26:	2301      	movs	r3, #1
   21f28:	4630      	mov	r0, r6
   21f2a:	e9c4 3004 	strd	r3, r0, [r4, #16]
	return list->head == list;
   21f2e:	4b35      	ldr	r3, [pc, #212]	; (22004 <z_add_timeout+0x17c>)
   21f30:	681a      	ldr	r2, [r3, #0]
	return (node == list->tail) ? NULL : node->next;
   21f32:	f8d3 c004 	ldr.w	ip, [r3, #4]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21f36:	429a      	cmp	r2, r3
   21f38:	bf18      	it	ne
   21f3a:	4616      	movne	r6, r2
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
		}

		for (t = first(); t != NULL; t = next(t)) {
   21f3c:	b986      	cbnz	r6, 21f60 <z_add_timeout+0xd8>
	node->prev = tail;
   21f3e:	e9c4 3c00 	strd	r3, ip, [r4]
	tail->next = node;
   21f42:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
   21f46:	605c      	str	r4, [r3, #4]
}
   21f48:	e01c      	b.n	21f84 <z_add_timeout+0xfc>
			to->dticks = timeout.ticks + 1 + elapsed();
   21f4a:	f7ff ff4f 	bl	21dec <elapsed>
   21f4e:	f11a 0801 	adds.w	r8, sl, #1
   21f52:	f145 0500 	adc.w	r5, r5, #0
   21f56:	eb18 0300 	adds.w	r3, r8, r0
   21f5a:	eb45 70e0 	adc.w	r0, r5, r0, asr #31
   21f5e:	e7e4      	b.n	21f2a <z_add_timeout+0xa2>
			if (t->dticks > to->dticks) {
   21f60:	e9d6 1504 	ldrd	r1, r5, [r6, #16]
   21f64:	e9d4 2004 	ldrd	r2, r0, [r4, #16]
   21f68:	428a      	cmp	r2, r1
   21f6a:	eb70 0e05 	sbcs.w	lr, r0, r5
   21f6e:	da28      	bge.n	21fc2 <z_add_timeout+0x13a>
				t->dticks -= to->dticks;
   21f70:	1a89      	subs	r1, r1, r2
	sys_dnode_t *const prev = successor->prev;
   21f72:	6872      	ldr	r2, [r6, #4]
   21f74:	eb65 0500 	sbc.w	r5, r5, r0
   21f78:	e9c6 1504 	strd	r1, r5, [r6, #16]
	node->next = successor;
   21f7c:	e9c4 6200 	strd	r6, r2, [r4]
	prev->next = node;
   21f80:	6014      	str	r4, [r2, #0]
	successor->prev = node;
   21f82:	6074      	str	r4, [r6, #4]
	return list->head == list;
   21f84:	681a      	ldr	r2, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   21f86:	429a      	cmp	r2, r3
   21f88:	d00b      	beq.n	21fa2 <z_add_timeout+0x11a>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
   21f8a:	4294      	cmp	r4, r2
   21f8c:	d109      	bne.n	21fa2 <z_add_timeout+0x11a>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
   21f8e:	f7ff ff37 	bl	21e00 <next_timeout>

			if (next_time == 0 ||
   21f92:	b118      	cbz	r0, 21f9c <z_add_timeout+0x114>
			    _current_cpu->slice_ticks != next_time) {
   21f94:	4b1c      	ldr	r3, [pc, #112]	; (22008 <z_add_timeout+0x180>)
			if (next_time == 0 ||
   21f96:	691b      	ldr	r3, [r3, #16]
   21f98:	4283      	cmp	r3, r0
   21f9a:	d002      	beq.n	21fa2 <z_add_timeout+0x11a>
				sys_clock_set_timeout(next_time, false);
   21f9c:	2100      	movs	r1, #0
   21f9e:	f7fa f99b 	bl	1c2d8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   21fa2:	4813      	ldr	r0, [pc, #76]	; (21ff0 <z_add_timeout+0x168>)
   21fa4:	f7fd fbf8 	bl	1f798 <z_spin_unlock_valid>
   21fa8:	b9a0      	cbnz	r0, 21fd4 <z_add_timeout+0x14c>
   21faa:	23c2      	movs	r3, #194	; 0xc2
   21fac:	4a11      	ldr	r2, [pc, #68]	; (21ff4 <z_add_timeout+0x16c>)
   21fae:	4917      	ldr	r1, [pc, #92]	; (2200c <z_add_timeout+0x184>)
   21fb0:	480d      	ldr	r0, [pc, #52]	; (21fe8 <z_add_timeout+0x160>)
   21fb2:	f002 fe00 	bl	24bb6 <assert_print>
   21fb6:	490e      	ldr	r1, [pc, #56]	; (21ff0 <z_add_timeout+0x168>)
   21fb8:	4815      	ldr	r0, [pc, #84]	; (22010 <z_add_timeout+0x188>)
   21fba:	f002 fdfc 	bl	24bb6 <assert_print>
   21fbe:	21c2      	movs	r1, #194	; 0xc2
   21fc0:	e795      	b.n	21eee <z_add_timeout+0x66>
			to->dticks -= t->dticks;
   21fc2:	1a52      	subs	r2, r2, r1
   21fc4:	eb60 0005 	sbc.w	r0, r0, r5
	return (node == list->tail) ? NULL : node->next;
   21fc8:	4566      	cmp	r6, ip
   21fca:	e9c4 2004 	strd	r2, r0, [r4, #16]
   21fce:	d0b6      	beq.n	21f3e <z_add_timeout+0xb6>
   21fd0:	6836      	ldr	r6, [r6, #0]
   21fd2:	e7b3      	b.n	21f3c <z_add_timeout+0xb4>
	__asm__ volatile(
   21fd4:	f387 8811 	msr	BASEPRI, r7
   21fd8:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
   21fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   21fe0:	00030a8d 	.word	0x00030a8d
   21fe4:	00030a69 	.word	0x00030a69
   21fe8:	0002b549 	.word	0x0002b549
   21fec:	0002f10a 	.word	0x0002f10a
   21ff0:	200214b0 	.word	0x200214b0
   21ff4:	0002c304 	.word	0x0002c304
   21ff8:	0002c35d 	.word	0x0002c35d
   21ffc:	0002c372 	.word	0x0002c372
   22000:	20009d20 	.word	0x20009d20
   22004:	20008734 	.word	0x20008734
   22008:	20021460 	.word	0x20021460
   2200c:	0002c331 	.word	0x0002c331
   22010:	0002c348 	.word	0x0002c348

00022014 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
   22014:	b538      	push	{r3, r4, r5, lr}
   22016:	4604      	mov	r4, r0
	__asm__ volatile(
   22018:	f04f 0320 	mov.w	r3, #32
   2201c:	f3ef 8511 	mrs	r5, BASEPRI
   22020:	f383 8812 	msr	BASEPRI_MAX, r3
   22024:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22028:	4819      	ldr	r0, [pc, #100]	; (22090 <z_abort_timeout+0x7c>)
   2202a:	f7fd fba7 	bl	1f77c <z_spin_lock_valid>
   2202e:	b968      	cbnz	r0, 2204c <z_abort_timeout+0x38>
   22030:	2394      	movs	r3, #148	; 0x94
   22032:	4a18      	ldr	r2, [pc, #96]	; (22094 <z_abort_timeout+0x80>)
   22034:	4918      	ldr	r1, [pc, #96]	; (22098 <z_abort_timeout+0x84>)
   22036:	4819      	ldr	r0, [pc, #100]	; (2209c <z_abort_timeout+0x88>)
   22038:	f002 fdbd 	bl	24bb6 <assert_print>
   2203c:	4914      	ldr	r1, [pc, #80]	; (22090 <z_abort_timeout+0x7c>)
   2203e:	4818      	ldr	r0, [pc, #96]	; (220a0 <z_abort_timeout+0x8c>)
   22040:	f002 fdb9 	bl	24bb6 <assert_print>
   22044:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22046:	4813      	ldr	r0, [pc, #76]	; (22094 <z_abort_timeout+0x80>)
   22048:	f002 fdae 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2204c:	4810      	ldr	r0, [pc, #64]	; (22090 <z_abort_timeout+0x7c>)
   2204e:	f7fd fbb1 	bl	1f7b4 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
   22052:	6823      	ldr	r3, [r4, #0]
   22054:	b19b      	cbz	r3, 2207e <z_abort_timeout+0x6a>
			remove_timeout(to);
   22056:	4620      	mov	r0, r4
   22058:	f7ff fefa 	bl	21e50 <remove_timeout>
			ret = 0;
   2205c:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2205e:	480c      	ldr	r0, [pc, #48]	; (22090 <z_abort_timeout+0x7c>)
   22060:	f7fd fb9a 	bl	1f798 <z_spin_unlock_valid>
   22064:	b970      	cbnz	r0, 22084 <z_abort_timeout+0x70>
   22066:	23c2      	movs	r3, #194	; 0xc2
   22068:	4a0a      	ldr	r2, [pc, #40]	; (22094 <z_abort_timeout+0x80>)
   2206a:	490e      	ldr	r1, [pc, #56]	; (220a4 <z_abort_timeout+0x90>)
   2206c:	480b      	ldr	r0, [pc, #44]	; (2209c <z_abort_timeout+0x88>)
   2206e:	f002 fda2 	bl	24bb6 <assert_print>
   22072:	4907      	ldr	r1, [pc, #28]	; (22090 <z_abort_timeout+0x7c>)
   22074:	480c      	ldr	r0, [pc, #48]	; (220a8 <z_abort_timeout+0x94>)
   22076:	f002 fd9e 	bl	24bb6 <assert_print>
   2207a:	21c2      	movs	r1, #194	; 0xc2
   2207c:	e7e3      	b.n	22046 <z_abort_timeout+0x32>
	int ret = -EINVAL;
   2207e:	f06f 0415 	mvn.w	r4, #21
   22082:	e7ec      	b.n	2205e <z_abort_timeout+0x4a>
	__asm__ volatile(
   22084:	f385 8811 	msr	BASEPRI, r5
   22088:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
   2208c:	4620      	mov	r0, r4
   2208e:	bd38      	pop	{r3, r4, r5, pc}
   22090:	200214b0 	.word	0x200214b0
   22094:	0002c304 	.word	0x0002c304
   22098:	0002c35d 	.word	0x0002c35d
   2209c:	0002b549 	.word	0x0002b549
   220a0:	0002c372 	.word	0x0002c372
   220a4:	0002c331 	.word	0x0002c331
   220a8:	0002c348 	.word	0x0002c348

000220ac <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
   220ac:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   220ae:	f04f 0320 	mov.w	r3, #32
   220b2:	f3ef 8511 	mrs	r5, BASEPRI
   220b6:	f383 8812 	msr	BASEPRI_MAX, r3
   220ba:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   220be:	4817      	ldr	r0, [pc, #92]	; (2211c <z_get_next_timeout_expiry+0x70>)
   220c0:	f7fd fb5c 	bl	1f77c <z_spin_lock_valid>
   220c4:	b968      	cbnz	r0, 220e2 <z_get_next_timeout_expiry+0x36>
   220c6:	2394      	movs	r3, #148	; 0x94
   220c8:	4a15      	ldr	r2, [pc, #84]	; (22120 <z_get_next_timeout_expiry+0x74>)
   220ca:	4916      	ldr	r1, [pc, #88]	; (22124 <z_get_next_timeout_expiry+0x78>)
   220cc:	4816      	ldr	r0, [pc, #88]	; (22128 <z_get_next_timeout_expiry+0x7c>)
   220ce:	f002 fd72 	bl	24bb6 <assert_print>
   220d2:	4912      	ldr	r1, [pc, #72]	; (2211c <z_get_next_timeout_expiry+0x70>)
   220d4:	4815      	ldr	r0, [pc, #84]	; (2212c <z_get_next_timeout_expiry+0x80>)
   220d6:	f002 fd6e 	bl	24bb6 <assert_print>
   220da:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   220dc:	4810      	ldr	r0, [pc, #64]	; (22120 <z_get_next_timeout_expiry+0x74>)
   220de:	f002 fd63 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   220e2:	480e      	ldr	r0, [pc, #56]	; (2211c <z_get_next_timeout_expiry+0x70>)
   220e4:	f7fd fb66 	bl	1f7b4 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
   220e8:	f7ff fe8a 	bl	21e00 <next_timeout>
   220ec:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   220ee:	480b      	ldr	r0, [pc, #44]	; (2211c <z_get_next_timeout_expiry+0x70>)
   220f0:	f7fd fb52 	bl	1f798 <z_spin_unlock_valid>
   220f4:	b958      	cbnz	r0, 2210e <z_get_next_timeout_expiry+0x62>
   220f6:	23c2      	movs	r3, #194	; 0xc2
   220f8:	4a09      	ldr	r2, [pc, #36]	; (22120 <z_get_next_timeout_expiry+0x74>)
   220fa:	490d      	ldr	r1, [pc, #52]	; (22130 <z_get_next_timeout_expiry+0x84>)
   220fc:	480a      	ldr	r0, [pc, #40]	; (22128 <z_get_next_timeout_expiry+0x7c>)
   220fe:	f002 fd5a 	bl	24bb6 <assert_print>
   22102:	4906      	ldr	r1, [pc, #24]	; (2211c <z_get_next_timeout_expiry+0x70>)
   22104:	480b      	ldr	r0, [pc, #44]	; (22134 <z_get_next_timeout_expiry+0x88>)
   22106:	f002 fd56 	bl	24bb6 <assert_print>
   2210a:	21c2      	movs	r1, #194	; 0xc2
   2210c:	e7e6      	b.n	220dc <z_get_next_timeout_expiry+0x30>
	__asm__ volatile(
   2210e:	f385 8811 	msr	BASEPRI, r5
   22112:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
   22116:	4620      	mov	r0, r4
   22118:	bd38      	pop	{r3, r4, r5, pc}
   2211a:	bf00      	nop
   2211c:	200214b0 	.word	0x200214b0
   22120:	0002c304 	.word	0x0002c304
   22124:	0002c35d 	.word	0x0002c35d
   22128:	0002b549 	.word	0x0002b549
   2212c:	0002c372 	.word	0x0002c372
   22130:	0002c331 	.word	0x0002c331
   22134:	0002c348 	.word	0x0002c348

00022138 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
   22138:	b570      	push	{r4, r5, r6, lr}
   2213a:	4604      	mov	r4, r0
   2213c:	460d      	mov	r5, r1
	__asm__ volatile(
   2213e:	f04f 0320 	mov.w	r3, #32
   22142:	f3ef 8611 	mrs	r6, BASEPRI
   22146:	f383 8812 	msr	BASEPRI_MAX, r3
   2214a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2214e:	481b      	ldr	r0, [pc, #108]	; (221bc <z_set_timeout_expiry+0x84>)
   22150:	f7fd fb14 	bl	1f77c <z_spin_lock_valid>
   22154:	b968      	cbnz	r0, 22172 <z_set_timeout_expiry+0x3a>
   22156:	2394      	movs	r3, #148	; 0x94
   22158:	4a19      	ldr	r2, [pc, #100]	; (221c0 <z_set_timeout_expiry+0x88>)
   2215a:	491a      	ldr	r1, [pc, #104]	; (221c4 <z_set_timeout_expiry+0x8c>)
   2215c:	481a      	ldr	r0, [pc, #104]	; (221c8 <z_set_timeout_expiry+0x90>)
   2215e:	f002 fd2a 	bl	24bb6 <assert_print>
   22162:	4916      	ldr	r1, [pc, #88]	; (221bc <z_set_timeout_expiry+0x84>)
   22164:	4819      	ldr	r0, [pc, #100]	; (221cc <z_set_timeout_expiry+0x94>)
   22166:	f002 fd26 	bl	24bb6 <assert_print>
   2216a:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2216c:	4814      	ldr	r0, [pc, #80]	; (221c0 <z_set_timeout_expiry+0x88>)
   2216e:	f002 fd1b 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22172:	4812      	ldr	r0, [pc, #72]	; (221bc <z_set_timeout_expiry+0x84>)
   22174:	f7fd fb1e 	bl	1f7b4 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
   22178:	f7ff fe42 	bl	21e00 <next_timeout>
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
   2217c:	2801      	cmp	r0, #1
   2217e:	dd07      	ble.n	22190 <z_set_timeout_expiry+0x58>
   22180:	42a0      	cmp	r0, r4
   22182:	db05      	blt.n	22190 <z_set_timeout_expiry+0x58>
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
   22184:	42a0      	cmp	r0, r4
   22186:	4629      	mov	r1, r5
   22188:	bfa8      	it	ge
   2218a:	4620      	movge	r0, r4
   2218c:	f7fa f8a4 	bl	1c2d8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22190:	480a      	ldr	r0, [pc, #40]	; (221bc <z_set_timeout_expiry+0x84>)
   22192:	f7fd fb01 	bl	1f798 <z_spin_unlock_valid>
   22196:	b958      	cbnz	r0, 221b0 <z_set_timeout_expiry+0x78>
   22198:	23c2      	movs	r3, #194	; 0xc2
   2219a:	4a09      	ldr	r2, [pc, #36]	; (221c0 <z_set_timeout_expiry+0x88>)
   2219c:	490c      	ldr	r1, [pc, #48]	; (221d0 <z_set_timeout_expiry+0x98>)
   2219e:	480a      	ldr	r0, [pc, #40]	; (221c8 <z_set_timeout_expiry+0x90>)
   221a0:	f002 fd09 	bl	24bb6 <assert_print>
   221a4:	4905      	ldr	r1, [pc, #20]	; (221bc <z_set_timeout_expiry+0x84>)
   221a6:	480b      	ldr	r0, [pc, #44]	; (221d4 <z_set_timeout_expiry+0x9c>)
   221a8:	f002 fd05 	bl	24bb6 <assert_print>
   221ac:	21c2      	movs	r1, #194	; 0xc2
   221ae:	e7dd      	b.n	2216c <z_set_timeout_expiry+0x34>
	__asm__ volatile(
   221b0:	f386 8811 	msr	BASEPRI, r6
   221b4:	f3bf 8f6f 	isb	sy
		}
	}
}
   221b8:	bd70      	pop	{r4, r5, r6, pc}
   221ba:	bf00      	nop
   221bc:	200214b0 	.word	0x200214b0
   221c0:	0002c304 	.word	0x0002c304
   221c4:	0002c35d 	.word	0x0002c35d
   221c8:	0002b549 	.word	0x0002b549
   221cc:	0002c372 	.word	0x0002c372
   221d0:	0002c331 	.word	0x0002c331
   221d4:	0002c348 	.word	0x0002c348

000221d8 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
   221d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   221dc:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
   221de:	f7fe ff7d 	bl	210dc <z_time_slice>
	__asm__ volatile(
   221e2:	f04f 0320 	mov.w	r3, #32
   221e6:	f3ef 8711 	mrs	r7, BASEPRI
   221ea:	f383 8812 	msr	BASEPRI_MAX, r3
   221ee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   221f2:	483f      	ldr	r0, [pc, #252]	; (222f0 <sys_clock_announce+0x118>)
   221f4:	f7fd fac2 	bl	1f77c <z_spin_lock_valid>
   221f8:	b968      	cbnz	r0, 22216 <sys_clock_announce+0x3e>
   221fa:	2394      	movs	r3, #148	; 0x94
   221fc:	4a3d      	ldr	r2, [pc, #244]	; (222f4 <sys_clock_announce+0x11c>)
   221fe:	493e      	ldr	r1, [pc, #248]	; (222f8 <sys_clock_announce+0x120>)
   22200:	483e      	ldr	r0, [pc, #248]	; (222fc <sys_clock_announce+0x124>)
   22202:	f002 fcd8 	bl	24bb6 <assert_print>
   22206:	493a      	ldr	r1, [pc, #232]	; (222f0 <sys_clock_announce+0x118>)
   22208:	483d      	ldr	r0, [pc, #244]	; (22300 <sys_clock_announce+0x128>)
   2220a:	f002 fcd4 	bl	24bb6 <assert_print>
   2220e:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22210:	4838      	ldr	r0, [pc, #224]	; (222f4 <sys_clock_announce+0x11c>)
   22212:	f002 fcc9 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22216:	4836      	ldr	r0, [pc, #216]	; (222f0 <sys_clock_announce+0x118>)
   22218:	f7fd facc 	bl	1f7b4 <z_spin_lock_set_owner>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
   2221c:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 22304 <sys_clock_announce+0x12c>
	return list->head == list;
   22220:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 22308 <sys_clock_announce+0x130>
   22224:	f8d9 5000 	ldr.w	r5, [r9]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
   22228:	4a38      	ldr	r2, [pc, #224]	; (2230c <sys_clock_announce+0x134>)
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2222a:	454d      	cmp	r5, r9
	announce_remaining = ticks;
   2222c:	f8c8 4000 	str.w	r4, [r8]
	return list->head == list;
   22230:	ea4f 71e4 	mov.w	r1, r4, asr #31
		curr_tick += dt;
   22234:	e9d2 3c00 	ldrd	r3, ip, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   22238:	d00b      	beq.n	22252 <sys_clock_announce+0x7a>
	while (first() != NULL && first()->dticks <= announce_remaining) {
   2223a:	b155      	cbz	r5, 22252 <sys_clock_announce+0x7a>
   2223c:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
   22240:	42b4      	cmp	r4, r6
   22242:	eb71 0e00 	sbcs.w	lr, r1, r0
   22246:	da1c      	bge.n	22282 <sys_clock_announce+0xaa>
		key = k_spin_lock(&timeout_lock);
		announce_remaining -= dt;
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
   22248:	1b36      	subs	r6, r6, r4
   2224a:	eb60 0001 	sbc.w	r0, r0, r1
   2224e:	e9c5 6004 	strd	r6, r0, [r5, #16]
	}

	curr_tick += announce_remaining;
   22252:	18e3      	adds	r3, r4, r3
	announce_remaining = 0;
   22254:	f04f 0400 	mov.w	r4, #0
	curr_tick += announce_remaining;
   22258:	eb4c 0101 	adc.w	r1, ip, r1
   2225c:	e9c2 3100 	strd	r3, r1, [r2]
	announce_remaining = 0;
   22260:	f8c8 4000 	str.w	r4, [r8]

	sys_clock_set_timeout(next_timeout(), false);
   22264:	f7ff fdcc 	bl	21e00 <next_timeout>
   22268:	4621      	mov	r1, r4
   2226a:	f7fa f835 	bl	1c2d8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   2226e:	4820      	ldr	r0, [pc, #128]	; (222f0 <sys_clock_announce+0x118>)
   22270:	f7fd fa92 	bl	1f798 <z_spin_unlock_valid>
   22274:	b1a8      	cbz	r0, 222a2 <sys_clock_announce+0xca>
	__asm__ volatile(
   22276:	f387 8811 	msr	BASEPRI, r7
   2227a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
   2227e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
   22282:	18f3      	adds	r3, r6, r3
   22284:	eb4c 71e6 	adc.w	r1, ip, r6, asr #31
   22288:	e9c2 3100 	strd	r3, r1, [r2]
		t->dticks = 0;
   2228c:	2200      	movs	r2, #0
   2228e:	2300      	movs	r3, #0
		remove_timeout(t);
   22290:	4628      	mov	r0, r5
		t->dticks = 0;
   22292:	e9c5 2304 	strd	r2, r3, [r5, #16]
		remove_timeout(t);
   22296:	f7ff fddb 	bl	21e50 <remove_timeout>
   2229a:	4815      	ldr	r0, [pc, #84]	; (222f0 <sys_clock_announce+0x118>)
   2229c:	f7fd fa7c 	bl	1f798 <z_spin_unlock_valid>
   222a0:	b958      	cbnz	r0, 222ba <sys_clock_announce+0xe2>
   222a2:	23c2      	movs	r3, #194	; 0xc2
   222a4:	4a13      	ldr	r2, [pc, #76]	; (222f4 <sys_clock_announce+0x11c>)
   222a6:	491a      	ldr	r1, [pc, #104]	; (22310 <sys_clock_announce+0x138>)
   222a8:	4814      	ldr	r0, [pc, #80]	; (222fc <sys_clock_announce+0x124>)
   222aa:	f002 fc84 	bl	24bb6 <assert_print>
   222ae:	4910      	ldr	r1, [pc, #64]	; (222f0 <sys_clock_announce+0x118>)
   222b0:	4818      	ldr	r0, [pc, #96]	; (22314 <sys_clock_announce+0x13c>)
   222b2:	f002 fc80 	bl	24bb6 <assert_print>
   222b6:	21c2      	movs	r1, #194	; 0xc2
   222b8:	e7aa      	b.n	22210 <sys_clock_announce+0x38>
   222ba:	f387 8811 	msr	BASEPRI, r7
   222be:	f3bf 8f6f 	isb	sy
		t->fn(t);
   222c2:	4628      	mov	r0, r5
   222c4:	68ab      	ldr	r3, [r5, #8]
   222c6:	4798      	blx	r3
	__asm__ volatile(
   222c8:	f04f 0320 	mov.w	r3, #32
   222cc:	f3ef 8711 	mrs	r7, BASEPRI
   222d0:	f383 8812 	msr	BASEPRI_MAX, r3
   222d4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   222d8:	4805      	ldr	r0, [pc, #20]	; (222f0 <sys_clock_announce+0x118>)
   222da:	f7fd fa4f 	bl	1f77c <z_spin_lock_valid>
   222de:	2800      	cmp	r0, #0
   222e0:	d08b      	beq.n	221fa <sys_clock_announce+0x22>
	z_spin_lock_set_owner(l);
   222e2:	4803      	ldr	r0, [pc, #12]	; (222f0 <sys_clock_announce+0x118>)
   222e4:	f7fd fa66 	bl	1f7b4 <z_spin_lock_set_owner>
		announce_remaining -= dt;
   222e8:	f8d8 4000 	ldr.w	r4, [r8]
   222ec:	1ba4      	subs	r4, r4, r6
   222ee:	e799      	b.n	22224 <sys_clock_announce+0x4c>
   222f0:	200214b0 	.word	0x200214b0
   222f4:	0002c304 	.word	0x0002c304
   222f8:	0002c35d 	.word	0x0002c35d
   222fc:	0002b549 	.word	0x0002b549
   22300:	0002c372 	.word	0x0002c372
   22304:	200214ac 	.word	0x200214ac
   22308:	20008734 	.word	0x20008734
   2230c:	20009d20 	.word	0x20009d20
   22310:	0002c331 	.word	0x0002c331
   22314:	0002c348 	.word	0x0002c348

00022318 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
   22318:	b570      	push	{r4, r5, r6, lr}
   2231a:	f04f 0320 	mov.w	r3, #32
   2231e:	f3ef 8611 	mrs	r6, BASEPRI
   22322:	f383 8812 	msr	BASEPRI_MAX, r3
   22326:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2232a:	481a      	ldr	r0, [pc, #104]	; (22394 <sys_clock_tick_get+0x7c>)
   2232c:	f7fd fa26 	bl	1f77c <z_spin_lock_valid>
   22330:	b968      	cbnz	r0, 2234e <sys_clock_tick_get+0x36>
   22332:	2394      	movs	r3, #148	; 0x94
   22334:	4a18      	ldr	r2, [pc, #96]	; (22398 <sys_clock_tick_get+0x80>)
   22336:	4919      	ldr	r1, [pc, #100]	; (2239c <sys_clock_tick_get+0x84>)
   22338:	4819      	ldr	r0, [pc, #100]	; (223a0 <sys_clock_tick_get+0x88>)
   2233a:	f002 fc3c 	bl	24bb6 <assert_print>
   2233e:	4915      	ldr	r1, [pc, #84]	; (22394 <sys_clock_tick_get+0x7c>)
   22340:	4818      	ldr	r0, [pc, #96]	; (223a4 <sys_clock_tick_get+0x8c>)
   22342:	f002 fc38 	bl	24bb6 <assert_print>
   22346:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22348:	4813      	ldr	r0, [pc, #76]	; (22398 <sys_clock_tick_get+0x80>)
   2234a:	f002 fc2d 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   2234e:	4811      	ldr	r0, [pc, #68]	; (22394 <sys_clock_tick_get+0x7c>)
   22350:	f7fd fa30 	bl	1f7b4 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + elapsed();
   22354:	f7ff fd4a 	bl	21dec <elapsed>
   22358:	4a13      	ldr	r2, [pc, #76]	; (223a8 <sys_clock_tick_get+0x90>)
   2235a:	e9d2 4500 	ldrd	r4, r5, [r2]
   2235e:	1904      	adds	r4, r0, r4
   22360:	eb45 75e0 	adc.w	r5, r5, r0, asr #31
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22364:	480b      	ldr	r0, [pc, #44]	; (22394 <sys_clock_tick_get+0x7c>)
   22366:	f7fd fa17 	bl	1f798 <z_spin_unlock_valid>
   2236a:	b958      	cbnz	r0, 22384 <sys_clock_tick_get+0x6c>
   2236c:	23c2      	movs	r3, #194	; 0xc2
   2236e:	4a0a      	ldr	r2, [pc, #40]	; (22398 <sys_clock_tick_get+0x80>)
   22370:	490e      	ldr	r1, [pc, #56]	; (223ac <sys_clock_tick_get+0x94>)
   22372:	480b      	ldr	r0, [pc, #44]	; (223a0 <sys_clock_tick_get+0x88>)
   22374:	f002 fc1f 	bl	24bb6 <assert_print>
   22378:	4906      	ldr	r1, [pc, #24]	; (22394 <sys_clock_tick_get+0x7c>)
   2237a:	480d      	ldr	r0, [pc, #52]	; (223b0 <sys_clock_tick_get+0x98>)
   2237c:	f002 fc1b 	bl	24bb6 <assert_print>
   22380:	21c2      	movs	r1, #194	; 0xc2
   22382:	e7e1      	b.n	22348 <sys_clock_tick_get+0x30>
	__asm__ volatile(
   22384:	f386 8811 	msr	BASEPRI, r6
   22388:	f3bf 8f6f 	isb	sy
	}
	return t;
}
   2238c:	4620      	mov	r0, r4
   2238e:	4629      	mov	r1, r5
   22390:	bd70      	pop	{r4, r5, r6, pc}
   22392:	bf00      	nop
   22394:	200214b0 	.word	0x200214b0
   22398:	0002c304 	.word	0x0002c304
   2239c:	0002c35d 	.word	0x0002c35d
   223a0:	0002b549 	.word	0x0002b549
   223a4:	0002c372 	.word	0x0002c372
   223a8:	20009d20 	.word	0x20009d20
   223ac:	0002c331 	.word	0x0002c331
   223b0:	0002c348 	.word	0x0002c348

000223b4 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
   223b4:	b570      	push	{r4, r5, r6, lr}
   223b6:	4604      	mov	r4, r0
	__asm__ volatile(
   223b8:	f04f 0320 	mov.w	r3, #32
   223bc:	f3ef 8511 	mrs	r5, BASEPRI
   223c0:	f383 8812 	msr	BASEPRI_MAX, r3
   223c4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   223c8:	4849      	ldr	r0, [pc, #292]	; (224f0 <z_timer_expiration_handler+0x13c>)
   223ca:	f7fd f9d7 	bl	1f77c <z_spin_lock_valid>
   223ce:	b968      	cbnz	r0, 223ec <z_timer_expiration_handler+0x38>
   223d0:	2394      	movs	r3, #148	; 0x94
   223d2:	4a48      	ldr	r2, [pc, #288]	; (224f4 <z_timer_expiration_handler+0x140>)
   223d4:	4948      	ldr	r1, [pc, #288]	; (224f8 <z_timer_expiration_handler+0x144>)
   223d6:	4849      	ldr	r0, [pc, #292]	; (224fc <z_timer_expiration_handler+0x148>)
   223d8:	f002 fbed 	bl	24bb6 <assert_print>
   223dc:	4944      	ldr	r1, [pc, #272]	; (224f0 <z_timer_expiration_handler+0x13c>)
   223de:	4848      	ldr	r0, [pc, #288]	; (22500 <z_timer_expiration_handler+0x14c>)
   223e0:	f002 fbe9 	bl	24bb6 <assert_print>
   223e4:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   223e6:	4843      	ldr	r0, [pc, #268]	; (224f4 <z_timer_expiration_handler+0x140>)
   223e8:	f002 fbde 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   223ec:	4840      	ldr	r0, [pc, #256]	; (224f0 <z_timer_expiration_handler+0x13c>)
   223ee:	f7fd f9e1 	bl	1f7b4 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
   223f2:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   223f6:	3301      	adds	r3, #1
   223f8:	f142 0200 	adc.w	r2, r2, #0
   223fc:	2b02      	cmp	r3, #2
   223fe:	f172 0200 	sbcs.w	r2, r2, #0
   22402:	d322      	bcc.n	2244a <z_timer_expiration_handler+0x96>
	return z_impl_k_uptime_ticks();
   22404:	f007 f832 	bl	2946c <z_impl_k_uptime_ticks>
		 * we "should" have run.  Requires absolute timeouts.
		 * (Note offset by one: we're nominally at the
		 * beginning of a tick, so need to defeat the "round
		 * down" behavior on timeout addition).
		 */
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   22408:	e9d4 320a 	ldrd	r3, r2, [r4, #40]	; 0x28
   2240c:	3001      	adds	r0, #1
   2240e:	f141 0100 	adc.w	r1, r1, #0
   22412:	18c0      	adds	r0, r0, r3
   22414:	eb41 0102 	adc.w	r1, r1, r2
   22418:	2801      	cmp	r0, #1
   2241a:	f171 0100 	sbcs.w	r1, r1, #0
   2241e:	db29      	blt.n	22474 <z_timer_expiration_handler+0xc0>
   22420:	f007 f824 	bl	2946c <z_impl_k_uptime_ticks>
   22424:	3001      	adds	r0, #1
   22426:	f141 0300 	adc.w	r3, r1, #0
   2242a:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	; 0x28
   2242e:	1880      	adds	r0, r0, r2
   22430:	f06f 0201 	mvn.w	r2, #1
   22434:	eb43 0301 	adc.w	r3, r3, r1
   22438:	f04f 31ff 	mov.w	r1, #4294967295
   2243c:	1a12      	subs	r2, r2, r0
   2243e:	eb61 0303 	sbc.w	r3, r1, r3
					   + timer->period.ticks);
#endif
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   22442:	4620      	mov	r0, r4
   22444:	492f      	ldr	r1, [pc, #188]	; (22504 <z_timer_expiration_handler+0x150>)
   22446:	f7ff fd1f 	bl	21e88 <z_add_timeout>
			      next);
	}

	/* update timer's status */
	timer->status += 1U;
   2244a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   2244c:	3301      	adds	r3, #1
   2244e:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
   22450:	6a23      	ldr	r3, [r4, #32]
   22452:	b35b      	cbz	r3, 224ac <z_timer_expiration_handler+0xf8>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22454:	4826      	ldr	r0, [pc, #152]	; (224f0 <z_timer_expiration_handler+0x13c>)
   22456:	f7fd f99f 	bl	1f798 <z_spin_unlock_valid>
   2245a:	b980      	cbnz	r0, 2247e <z_timer_expiration_handler+0xca>
   2245c:	23c2      	movs	r3, #194	; 0xc2
   2245e:	4a25      	ldr	r2, [pc, #148]	; (224f4 <z_timer_expiration_handler+0x140>)
   22460:	4929      	ldr	r1, [pc, #164]	; (22508 <z_timer_expiration_handler+0x154>)
   22462:	4826      	ldr	r0, [pc, #152]	; (224fc <z_timer_expiration_handler+0x148>)
   22464:	f002 fba7 	bl	24bb6 <assert_print>
   22468:	4921      	ldr	r1, [pc, #132]	; (224f0 <z_timer_expiration_handler+0x13c>)
   2246a:	4828      	ldr	r0, [pc, #160]	; (2250c <z_timer_expiration_handler+0x158>)
   2246c:	f002 fba3 	bl	24bb6 <assert_print>
   22470:	21c2      	movs	r1, #194	; 0xc2
   22472:	e7b8      	b.n	223e6 <z_timer_expiration_handler+0x32>
		next = K_TIMEOUT_ABS_TICKS(k_uptime_ticks() + 1
   22474:	f06f 0201 	mvn.w	r2, #1
   22478:	f04f 33ff 	mov.w	r3, #4294967295
   2247c:	e7e1      	b.n	22442 <z_timer_expiration_handler+0x8e>
	__asm__ volatile(
   2247e:	f385 8811 	msr	BASEPRI, r5
   22482:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
   22486:	4620      	mov	r0, r4
   22488:	6a23      	ldr	r3, [r4, #32]
   2248a:	4798      	blx	r3
	__asm__ volatile(
   2248c:	f04f 0320 	mov.w	r3, #32
   22490:	f3ef 8511 	mrs	r5, BASEPRI
   22494:	f383 8812 	msr	BASEPRI_MAX, r3
   22498:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   2249c:	4814      	ldr	r0, [pc, #80]	; (224f0 <z_timer_expiration_handler+0x13c>)
   2249e:	f7fd f96d 	bl	1f77c <z_spin_lock_valid>
   224a2:	2800      	cmp	r0, #0
   224a4:	d094      	beq.n	223d0 <z_timer_expiration_handler+0x1c>
	z_spin_lock_set_owner(l);
   224a6:	4812      	ldr	r0, [pc, #72]	; (224f0 <z_timer_expiration_handler+0x13c>)
   224a8:	f7fd f984 	bl	1f7b4 <z_spin_lock_set_owner>
	return list->head == list;
   224ac:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
   224b0:	42a6      	cmp	r6, r4
   224b2:	d000      	beq.n	224b6 <z_timer_expiration_handler+0x102>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
   224b4:	b94e      	cbnz	r6, 224ca <z_timer_expiration_handler+0x116>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   224b6:	480e      	ldr	r0, [pc, #56]	; (224f0 <z_timer_expiration_handler+0x13c>)
   224b8:	f7fd f96e 	bl	1f798 <z_spin_unlock_valid>
   224bc:	2800      	cmp	r0, #0
   224be:	d0cd      	beq.n	2245c <z_timer_expiration_handler+0xa8>
	__asm__ volatile(
   224c0:	f385 8811 	msr	BASEPRI, r5
   224c4:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
   224c8:	bd70      	pop	{r4, r5, r6, pc}
	z_unpend_thread_no_timeout(thread);
   224ca:	4630      	mov	r0, r6
   224cc:	f7fe fbda 	bl	20c84 <z_unpend_thread_no_timeout>
   224d0:	2300      	movs	r3, #0
   224d2:	4807      	ldr	r0, [pc, #28]	; (224f0 <z_timer_expiration_handler+0x13c>)
   224d4:	67f3      	str	r3, [r6, #124]	; 0x7c
   224d6:	f7fd f95f 	bl	1f798 <z_spin_unlock_valid>
   224da:	2800      	cmp	r0, #0
   224dc:	d0be      	beq.n	2245c <z_timer_expiration_handler+0xa8>
   224de:	f385 8811 	msr	BASEPRI, r5
   224e2:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
   224e6:	4630      	mov	r0, r6
}
   224e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_ready_thread(thread);
   224ec:	f7fe bb84 	b.w	20bf8 <z_ready_thread>
   224f0:	200214b4 	.word	0x200214b4
   224f4:	0002c304 	.word	0x0002c304
   224f8:	0002c35d 	.word	0x0002c35d
   224fc:	0002b549 	.word	0x0002b549
   22500:	0002c372 	.word	0x0002c372
   22504:	000223b5 	.word	0x000223b5
   22508:	0002c331 	.word	0x0002c331
   2250c:	0002c348 	.word	0x0002c348

00022510 <z_impl_k_timer_start>:
void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer, duration, period);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   22510:	f1b3 3fff 	cmp.w	r3, #4294967295
   22514:	bf08      	it	eq
   22516:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
   2251a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   2251e:	4619      	mov	r1, r3
   22520:	4605      	mov	r5, r0
   22522:	e9dd 6008 	ldrd	r6, r0, [sp, #32]
   22526:	4614      	mov	r4, r2
   22528:	4691      	mov	r9, r2
   2252a:	4698      	mov	r8, r3
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
   2252c:	d037      	beq.n	2259e <z_impl_k_timer_start+0x8e>
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
   2252e:	f1b0 3fff 	cmp.w	r0, #4294967295
   22532:	bf08      	it	eq
   22534:	f1b6 3fff 	cmpeq.w	r6, #4294967295
   22538:	4637      	mov	r7, r6
   2253a:	4682      	mov	sl, r0
   2253c:	d011      	beq.n	22562 <z_impl_k_timer_start+0x52>
   2253e:	ea50 0306 	orrs.w	r3, r0, r6
   22542:	d00e      	beq.n	22562 <z_impl_k_timer_start+0x52>
   22544:	1c72      	adds	r2, r6, #1
   22546:	f170 33ff 	sbcs.w	r3, r0, #4294967295
   2254a:	db0a      	blt.n	22562 <z_impl_k_timer_start+0x52>
	    Z_TICK_ABS(period.ticks) < 0) {
		period.ticks = MAX(period.ticks - 1, 1);
   2254c:	2e02      	cmp	r6, #2
   2254e:	4684      	mov	ip, r0
   22550:	f170 0000 	sbcs.w	r0, r0, #0
   22554:	bfbc      	itt	lt
   22556:	2702      	movlt	r7, #2
   22558:	f04f 0c00 	movlt.w	ip, #0
   2255c:	3f01      	subs	r7, #1
   2255e:	f14c 3aff 	adc.w	sl, ip, #4294967295
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
   22562:	1c63      	adds	r3, r4, #1
   22564:	f171 33ff 	sbcs.w	r3, r1, #4294967295
   22568:	db0a      	blt.n	22580 <z_impl_k_timer_start+0x70>
		duration.ticks = MAX(duration.ticks - 1, 0);
   2256a:	2c01      	cmp	r4, #1
   2256c:	f171 0300 	sbcs.w	r3, r1, #0
   22570:	4622      	mov	r2, r4
   22572:	bfbc      	itt	lt
   22574:	2201      	movlt	r2, #1
   22576:	2100      	movlt	r1, #0
   22578:	f112 39ff 	adds.w	r9, r2, #4294967295
   2257c:	f141 38ff 	adc.w	r8, r1, #4294967295
	}

	(void)z_abort_timeout(&timer->timeout);
   22580:	4628      	mov	r0, r5
   22582:	f7ff fd47 	bl	22014 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
   22586:	2300      	movs	r3, #0
	timer->period = period;
   22588:	e9c5 7a0a 	strd	r7, sl, [r5, #40]	; 0x28
	timer->status = 0U;
   2258c:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   2258e:	464a      	mov	r2, r9
   22590:	4643      	mov	r3, r8
   22592:	4628      	mov	r0, r5
		     duration);
}
   22594:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
   22598:	4902      	ldr	r1, [pc, #8]	; (225a4 <z_impl_k_timer_start+0x94>)
   2259a:	f7ff bc75 	b.w	21e88 <z_add_timeout>
}
   2259e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   225a2:	bf00      	nop
   225a4:	000223b5 	.word	0x000223b5

000225a8 <register_events>:

static inline int register_events(struct k_poll_event *events,
				  int num_events,
				  struct z_poller *poller,
				  bool just_check)
{
   225a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int events_registered = 0;

	for (int ii = 0; ii < num_events; ii++) {
   225ac:	2600      	movs	r6, #0
{
   225ae:	4688      	mov	r8, r1
   225b0:	4615      	mov	r5, r2
	for (int ii = 0; ii < num_events; ii++) {
   225b2:	4604      	mov	r4, r0
	int events_registered = 0;
   225b4:	4637      	mov	r7, r6
	event->poller = NULL;
   225b6:	46b2      	mov	sl, r6
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   225b8:	f8df 91bc 	ldr.w	r9, [pc, #444]	; 22778 <register_events+0x1d0>
{
   225bc:	9301      	str	r3, [sp, #4]
	for (int ii = 0; ii < num_events; ii++) {
   225be:	4546      	cmp	r6, r8
   225c0:	db03      	blt.n	225ca <register_events+0x22>
		}
		k_spin_unlock(&lock, key);
	}

	return events_registered;
}
   225c2:	4638      	mov	r0, r7
   225c4:	b003      	add	sp, #12
   225c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	__asm__ volatile(
   225ca:	f04f 0320 	mov.w	r3, #32
   225ce:	f3ef 8b11 	mrs	fp, BASEPRI
   225d2:	f383 8812 	msr	BASEPRI_MAX, r3
   225d6:	f3bf 8f6f 	isb	sy
   225da:	4648      	mov	r0, r9
   225dc:	f7fd f8ce 	bl	1f77c <z_spin_lock_valid>
   225e0:	b960      	cbnz	r0, 225fc <register_events+0x54>
   225e2:	2394      	movs	r3, #148	; 0x94
   225e4:	4a65      	ldr	r2, [pc, #404]	; (2277c <register_events+0x1d4>)
   225e6:	4966      	ldr	r1, [pc, #408]	; (22780 <register_events+0x1d8>)
   225e8:	4866      	ldr	r0, [pc, #408]	; (22784 <register_events+0x1dc>)
   225ea:	f002 fae4 	bl	24bb6 <assert_print>
   225ee:	4962      	ldr	r1, [pc, #392]	; (22778 <register_events+0x1d0>)
   225f0:	4865      	ldr	r0, [pc, #404]	; (22788 <register_events+0x1e0>)
   225f2:	f002 fae0 	bl	24bb6 <assert_print>
   225f6:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   225f8:	4860      	ldr	r0, [pc, #384]	; (2277c <register_events+0x1d4>)
   225fa:	e060      	b.n	226be <register_events+0x116>
	z_spin_lock_set_owner(l);
   225fc:	4648      	mov	r0, r9
   225fe:	f7fd f8d9 	bl	1f7b4 <z_spin_lock_set_owner>
	switch (event->type) {
   22602:	7b63      	ldrb	r3, [r4, #13]
   22604:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   22608:	2b08      	cmp	r3, #8
   2260a:	d84a      	bhi.n	226a2 <register_events+0xfa>
   2260c:	e8df f003 	tbb	[pc, r3]
   22610:	49053d2b 	.word	0x49053d2b
   22614:	49494927 	.word	0x49494927
   22618:	43          	.byte	0x43
   22619:	00          	.byte	0x00
		if (k_sem_count_get(event->sem) > 0U) {
   2261a:	6923      	ldr	r3, [r4, #16]
   2261c:	689b      	ldr	r3, [r3, #8]
   2261e:	b313      	cbz	r3, 22666 <register_events+0xbe>
			*state = K_POLL_STATE_SEM_AVAILABLE;
   22620:	2302      	movs	r3, #2
	event->state |= state;
   22622:	68e2      	ldr	r2, [r4, #12]
	event->poller = NULL;
   22624:	f8c4 a008 	str.w	sl, [r4, #8]
	event->state |= state;
   22628:	f3c2 3186 	ubfx	r1, r2, #14, #7
   2262c:	430b      	orrs	r3, r1
   2262e:	f363 3294 	bfi	r2, r3, #14, #7
   22632:	60e2      	str	r2, [r4, #12]
			poller->is_polling = false;
   22634:	f885 a000 	strb.w	sl, [r5]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22638:	4648      	mov	r0, r9
   2263a:	f7fd f8ad 	bl	1f798 <z_spin_unlock_valid>
   2263e:	3414      	adds	r4, #20
   22640:	2800      	cmp	r0, #0
   22642:	f040 8092 	bne.w	2276a <register_events+0x1c2>
   22646:	23c2      	movs	r3, #194	; 0xc2
   22648:	4a4c      	ldr	r2, [pc, #304]	; (2277c <register_events+0x1d4>)
   2264a:	4950      	ldr	r1, [pc, #320]	; (2278c <register_events+0x1e4>)
   2264c:	484d      	ldr	r0, [pc, #308]	; (22784 <register_events+0x1dc>)
   2264e:	f002 fab2 	bl	24bb6 <assert_print>
   22652:	4949      	ldr	r1, [pc, #292]	; (22778 <register_events+0x1d0>)
   22654:	484e      	ldr	r0, [pc, #312]	; (22790 <register_events+0x1e8>)
   22656:	f002 faae 	bl	24bb6 <assert_print>
   2265a:	21c2      	movs	r1, #194	; 0xc2
   2265c:	e7cc      	b.n	225f8 <register_events+0x50>
		if (!k_queue_is_empty(event->queue)) {
   2265e:	6923      	ldr	r3, [r4, #16]
   22660:	681b      	ldr	r3, [r3, #0]
   22662:	2b00      	cmp	r3, #0
   22664:	d12d      	bne.n	226c2 <register_events+0x11a>
		} else if (!just_check && poller->is_polling) {
   22666:	9b01      	ldr	r3, [sp, #4]
   22668:	2b00      	cmp	r3, #0
   2266a:	d1e5      	bne.n	22638 <register_events+0x90>
   2266c:	782b      	ldrb	r3, [r5, #0]
   2266e:	2b00      	cmp	r3, #0
   22670:	d0e2      	beq.n	22638 <register_events+0x90>
	switch (event->type) {
   22672:	7b63      	ldrb	r3, [r4, #13]
   22674:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   22678:	2b08      	cmp	r3, #8
   2267a:	d86b      	bhi.n	22754 <register_events+0x1ac>
   2267c:	e8df f003 	tbb	[pc, r3]
   22680:	6a234935 	.word	0x6a234935
   22684:	6a6a6a38 	.word	0x6a6a6a38
   22688:	59          	.byte	0x59
   22689:	00          	.byte	0x00
		if (event->signal->signaled != 0U) {
   2268a:	6923      	ldr	r3, [r4, #16]
   2268c:	689b      	ldr	r3, [r3, #8]
   2268e:	2b00      	cmp	r3, #0
   22690:	d0e9      	beq.n	22666 <register_events+0xbe>
			*state = K_POLL_STATE_SIGNALED;
   22692:	2301      	movs	r3, #1
   22694:	e7c5      	b.n	22622 <register_events+0x7a>
		if (event->msgq->used_msgs > 0) {
   22696:	6923      	ldr	r3, [r4, #16]
   22698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   2269a:	2b00      	cmp	r3, #0
   2269c:	d0e3      	beq.n	22666 <register_events+0xbe>
			*state = K_POLL_STATE_MSGQ_DATA_AVAILABLE;
   2269e:	2310      	movs	r3, #16
   226a0:	e7bf      	b.n	22622 <register_events+0x7a>
		__ASSERT(false, "invalid event type (0x%x)\n", event->type);
   226a2:	2363      	movs	r3, #99	; 0x63
   226a4:	4a3b      	ldr	r2, [pc, #236]	; (22794 <register_events+0x1ec>)
   226a6:	493c      	ldr	r1, [pc, #240]	; (22798 <register_events+0x1f0>)
   226a8:	4836      	ldr	r0, [pc, #216]	; (22784 <register_events+0x1dc>)
   226aa:	f002 fa84 	bl	24bb6 <assert_print>
   226ae:	7b61      	ldrb	r1, [r4, #13]
   226b0:	483a      	ldr	r0, [pc, #232]	; (2279c <register_events+0x1f4>)
   226b2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   226b6:	f002 fa7e 	bl	24bb6 <assert_print>
   226ba:	2163      	movs	r1, #99	; 0x63
   226bc:	4835      	ldr	r0, [pc, #212]	; (22794 <register_events+0x1ec>)
   226be:	f002 fa73 	bl	24ba8 <assert_post_action>
			*state = K_POLL_STATE_FIFO_DATA_AVAILABLE;
   226c2:	2304      	movs	r3, #4
   226c4:	e7ad      	b.n	22622 <register_events+0x7a>
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   226c6:	6920      	ldr	r0, [r4, #16]
   226c8:	b950      	cbnz	r0, 226e0 <register_events+0x138>
   226ca:	4935      	ldr	r1, [pc, #212]	; (227a0 <register_events+0x1f8>)
   226cc:	238d      	movs	r3, #141	; 0x8d
   226ce:	4a31      	ldr	r2, [pc, #196]	; (22794 <register_events+0x1ec>)
   226d0:	482c      	ldr	r0, [pc, #176]	; (22784 <register_events+0x1dc>)
   226d2:	f002 fa70 	bl	24bb6 <assert_print>
   226d6:	4833      	ldr	r0, [pc, #204]	; (227a4 <register_events+0x1fc>)
   226d8:	f002 fa6d 	bl	24bb6 <assert_print>
   226dc:	218d      	movs	r1, #141	; 0x8d
   226de:	e7ed      	b.n	226bc <register_events+0x114>
		add_event(&event->sem->poll_events, event, poller);
   226e0:	462a      	mov	r2, r5
   226e2:	4621      	mov	r1, r4
   226e4:	3010      	adds	r0, #16
		add_event(&event->msgq->poll_events, event, poller);
   226e6:	f006 ff12 	bl	2950e <add_event>
	event->poller = poller;
   226ea:	60a5      	str	r5, [r4, #8]
			events_registered += 1;
   226ec:	3701      	adds	r7, #1
   226ee:	e7a3      	b.n	22638 <register_events+0x90>
		__ASSERT(event->queue != NULL, "invalid queue\n");
   226f0:	6920      	ldr	r0, [r4, #16]
   226f2:	b950      	cbnz	r0, 2270a <register_events+0x162>
   226f4:	492c      	ldr	r1, [pc, #176]	; (227a8 <register_events+0x200>)
   226f6:	2391      	movs	r3, #145	; 0x91
   226f8:	4a26      	ldr	r2, [pc, #152]	; (22794 <register_events+0x1ec>)
   226fa:	4822      	ldr	r0, [pc, #136]	; (22784 <register_events+0x1dc>)
   226fc:	f002 fa5b 	bl	24bb6 <assert_print>
   22700:	482a      	ldr	r0, [pc, #168]	; (227ac <register_events+0x204>)
   22702:	f002 fa58 	bl	24bb6 <assert_print>
   22706:	2191      	movs	r1, #145	; 0x91
   22708:	e7d8      	b.n	226bc <register_events+0x114>
		add_event(&event->queue->poll_events, event, poller);
   2270a:	462a      	mov	r2, r5
   2270c:	4621      	mov	r1, r4
   2270e:	3014      	adds	r0, #20
   22710:	e7e9      	b.n	226e6 <register_events+0x13e>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   22712:	6920      	ldr	r0, [r4, #16]
   22714:	b950      	cbnz	r0, 2272c <register_events+0x184>
   22716:	4926      	ldr	r1, [pc, #152]	; (227b0 <register_events+0x208>)
   22718:	2395      	movs	r3, #149	; 0x95
   2271a:	4a1e      	ldr	r2, [pc, #120]	; (22794 <register_events+0x1ec>)
   2271c:	4819      	ldr	r0, [pc, #100]	; (22784 <register_events+0x1dc>)
   2271e:	f002 fa4a 	bl	24bb6 <assert_print>
   22722:	4824      	ldr	r0, [pc, #144]	; (227b4 <register_events+0x20c>)
   22724:	f002 fa47 	bl	24bb6 <assert_print>
   22728:	2195      	movs	r1, #149	; 0x95
   2272a:	e7c7      	b.n	226bc <register_events+0x114>
		add_event(&event->signal->poll_events, event, poller);
   2272c:	462a      	mov	r2, r5
   2272e:	4621      	mov	r1, r4
   22730:	e7d9      	b.n	226e6 <register_events+0x13e>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   22732:	6920      	ldr	r0, [r4, #16]
   22734:	b950      	cbnz	r0, 2274c <register_events+0x1a4>
   22736:	4920      	ldr	r1, [pc, #128]	; (227b8 <register_events+0x210>)
   22738:	2399      	movs	r3, #153	; 0x99
   2273a:	4a16      	ldr	r2, [pc, #88]	; (22794 <register_events+0x1ec>)
   2273c:	4811      	ldr	r0, [pc, #68]	; (22784 <register_events+0x1dc>)
   2273e:	f002 fa3a 	bl	24bb6 <assert_print>
   22742:	481e      	ldr	r0, [pc, #120]	; (227bc <register_events+0x214>)
   22744:	f002 fa37 	bl	24bb6 <assert_print>
   22748:	2199      	movs	r1, #153	; 0x99
   2274a:	e7b7      	b.n	226bc <register_events+0x114>
		add_event(&event->msgq->poll_events, event, poller);
   2274c:	462a      	mov	r2, r5
   2274e:	4621      	mov	r1, r4
   22750:	3028      	adds	r0, #40	; 0x28
   22752:	e7c8      	b.n	226e6 <register_events+0x13e>
		__ASSERT(false, "invalid event type\n");
   22754:	4910      	ldr	r1, [pc, #64]	; (22798 <register_events+0x1f0>)
   22756:	23a6      	movs	r3, #166	; 0xa6
   22758:	4a0e      	ldr	r2, [pc, #56]	; (22794 <register_events+0x1ec>)
   2275a:	480a      	ldr	r0, [pc, #40]	; (22784 <register_events+0x1dc>)
   2275c:	f002 fa2b 	bl	24bb6 <assert_print>
   22760:	4817      	ldr	r0, [pc, #92]	; (227c0 <register_events+0x218>)
   22762:	f002 fa28 	bl	24bb6 <assert_print>
   22766:	21a6      	movs	r1, #166	; 0xa6
   22768:	e7a8      	b.n	226bc <register_events+0x114>
	__asm__ volatile(
   2276a:	f38b 8811 	msr	BASEPRI, fp
   2276e:	f3bf 8f6f 	isb	sy
	for (int ii = 0; ii < num_events; ii++) {
   22772:	3601      	adds	r6, #1
   22774:	e723      	b.n	225be <register_events+0x16>
   22776:	bf00      	nop
   22778:	200214b8 	.word	0x200214b8
   2277c:	0002c304 	.word	0x0002c304
   22780:	0002c35d 	.word	0x0002c35d
   22784:	0002b549 	.word	0x0002b549
   22788:	0002c372 	.word	0x0002c372
   2278c:	0002c331 	.word	0x0002c331
   22790:	0002c348 	.word	0x0002c348
   22794:	00030aad 	.word	0x00030aad
   22798:	00030d67 	.word	0x00030d67
   2279c:	00030ace 	.word	0x00030ace
   227a0:	00030aeb 	.word	0x00030aeb
   227a4:	00030b05 	.word	0x00030b05
   227a8:	00030b1a 	.word	0x00030b1a
   227ac:	00030b36 	.word	0x00030b36
   227b0:	00030b47 	.word	0x00030b47
   227b4:	00030b64 	.word	0x00030b64
   227b8:	00030b7b 	.word	0x00030b7b
   227bc:	00030b96 	.word	0x00030b96
   227c0:	00030baf 	.word	0x00030baf

000227c4 <clear_event_registrations>:
{
   227c4:	2314      	movs	r3, #20
   227c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   227ca:	4615      	mov	r5, r2
	while (num_events--) {
   227cc:	460c      	mov	r4, r1
	event->poller = NULL;
   227ce:	2600      	movs	r6, #0
   227d0:	fb03 0001 	mla	r0, r3, r1, r0
   227d4:	4f4b      	ldr	r7, [pc, #300]	; (22904 <clear_event_registrations+0x140>)
	while (num_events--) {
   227d6:	b90c      	cbnz	r4, 227dc <clear_event_registrations+0x18>
}
   227d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	switch (event->type) {
   227dc:	f810 3c07 	ldrb.w	r3, [r0, #-7]
   227e0:	f1a0 0814 	sub.w	r8, r0, #20
   227e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	event->poller = NULL;
   227e8:	f840 6c0c 	str.w	r6, [r0, #-12]
	switch (event->type) {
   227ec:	2b08      	cmp	r3, #8
   227ee:	d842      	bhi.n	22876 <clear_event_registrations+0xb2>
   227f0:	e8df f003 	tbb	[pc, r3]
   227f4:	41052555 	.word	0x41052555
   227f8:	41414116 	.word	0x41414116
   227fc:	33          	.byte	0x33
   227fd:	00          	.byte	0x00
		__ASSERT(event->sem != NULL, "invalid semaphore\n");
   227fe:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22802:	2b00      	cmp	r3, #0
   22804:	d142      	bne.n	2288c <clear_event_registrations+0xc8>
   22806:	4940      	ldr	r1, [pc, #256]	; (22908 <clear_event_registrations+0x144>)
   22808:	23b6      	movs	r3, #182	; 0xb6
   2280a:	4a40      	ldr	r2, [pc, #256]	; (2290c <clear_event_registrations+0x148>)
   2280c:	4840      	ldr	r0, [pc, #256]	; (22910 <clear_event_registrations+0x14c>)
   2280e:	f002 f9d2 	bl	24bb6 <assert_print>
   22812:	4840      	ldr	r0, [pc, #256]	; (22914 <clear_event_registrations+0x150>)
   22814:	f002 f9cf 	bl	24bb6 <assert_print>
   22818:	21b6      	movs	r1, #182	; 0xb6
		__ASSERT(event->queue != NULL, "invalid queue\n");
   2281a:	483c      	ldr	r0, [pc, #240]	; (2290c <clear_event_registrations+0x148>)
   2281c:	f002 f9c4 	bl	24ba8 <assert_post_action>
   22820:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22824:	2b00      	cmp	r3, #0
   22826:	d131      	bne.n	2288c <clear_event_registrations+0xc8>
   22828:	493b      	ldr	r1, [pc, #236]	; (22918 <clear_event_registrations+0x154>)
   2282a:	23ba      	movs	r3, #186	; 0xba
   2282c:	4a37      	ldr	r2, [pc, #220]	; (2290c <clear_event_registrations+0x148>)
   2282e:	4838      	ldr	r0, [pc, #224]	; (22910 <clear_event_registrations+0x14c>)
   22830:	f002 f9c1 	bl	24bb6 <assert_print>
   22834:	4839      	ldr	r0, [pc, #228]	; (2291c <clear_event_registrations+0x158>)
   22836:	f002 f9be 	bl	24bb6 <assert_print>
   2283a:	21ba      	movs	r1, #186	; 0xba
   2283c:	e7ed      	b.n	2281a <clear_event_registrations+0x56>
		__ASSERT(event->signal != NULL, "invalid poll signal\n");
   2283e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   22842:	bb1b      	cbnz	r3, 2288c <clear_event_registrations+0xc8>
   22844:	4936      	ldr	r1, [pc, #216]	; (22920 <clear_event_registrations+0x15c>)
   22846:	23be      	movs	r3, #190	; 0xbe
   22848:	4a30      	ldr	r2, [pc, #192]	; (2290c <clear_event_registrations+0x148>)
   2284a:	4831      	ldr	r0, [pc, #196]	; (22910 <clear_event_registrations+0x14c>)
   2284c:	f002 f9b3 	bl	24bb6 <assert_print>
   22850:	4834      	ldr	r0, [pc, #208]	; (22924 <clear_event_registrations+0x160>)
   22852:	f002 f9b0 	bl	24bb6 <assert_print>
   22856:	21be      	movs	r1, #190	; 0xbe
   22858:	e7df      	b.n	2281a <clear_event_registrations+0x56>
		__ASSERT(event->msgq != NULL, "invalid message queue\n");
   2285a:	f850 3c04 	ldr.w	r3, [r0, #-4]
   2285e:	b9ab      	cbnz	r3, 2288c <clear_event_registrations+0xc8>
   22860:	4931      	ldr	r1, [pc, #196]	; (22928 <clear_event_registrations+0x164>)
   22862:	23c2      	movs	r3, #194	; 0xc2
   22864:	4a29      	ldr	r2, [pc, #164]	; (2290c <clear_event_registrations+0x148>)
   22866:	482a      	ldr	r0, [pc, #168]	; (22910 <clear_event_registrations+0x14c>)
   22868:	f002 f9a5 	bl	24bb6 <assert_print>
   2286c:	482f      	ldr	r0, [pc, #188]	; (2292c <clear_event_registrations+0x168>)
   2286e:	f002 f9a2 	bl	24bb6 <assert_print>
   22872:	21c2      	movs	r1, #194	; 0xc2
   22874:	e7d1      	b.n	2281a <clear_event_registrations+0x56>
		__ASSERT(false, "invalid event type\n");
   22876:	492e      	ldr	r1, [pc, #184]	; (22930 <clear_event_registrations+0x16c>)
   22878:	23cf      	movs	r3, #207	; 0xcf
   2287a:	4a24      	ldr	r2, [pc, #144]	; (2290c <clear_event_registrations+0x148>)
   2287c:	4824      	ldr	r0, [pc, #144]	; (22910 <clear_event_registrations+0x14c>)
   2287e:	f002 f99a 	bl	24bb6 <assert_print>
   22882:	482c      	ldr	r0, [pc, #176]	; (22934 <clear_event_registrations+0x170>)
   22884:	f002 f997 	bl	24bb6 <assert_print>
   22888:	21cf      	movs	r1, #207	; 0xcf
   2288a:	e7c6      	b.n	2281a <clear_event_registrations+0x56>
	return node->next != NULL;
   2288c:	f850 3c14 	ldr.w	r3, [r0, #-20]
	if (remove_event && sys_dnode_is_linked(&event->_node)) {
   22890:	b12b      	cbz	r3, 2289e <clear_event_registrations+0xda>
	sys_dnode_t *const prev = node->prev;
   22892:	f850 2c10 	ldr.w	r2, [r0, #-16]
	prev->next = next;
   22896:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   22898:	605a      	str	r2, [r3, #4]
	node->prev = NULL;
   2289a:	e940 6605 	strd	r6, r6, [r0, #-20]
   2289e:	4638      	mov	r0, r7
   228a0:	f7fc ff7a 	bl	1f798 <z_spin_unlock_valid>
   228a4:	b960      	cbnz	r0, 228c0 <clear_event_registrations+0xfc>
   228a6:	23c2      	movs	r3, #194	; 0xc2
   228a8:	4a23      	ldr	r2, [pc, #140]	; (22938 <clear_event_registrations+0x174>)
   228aa:	4924      	ldr	r1, [pc, #144]	; (2293c <clear_event_registrations+0x178>)
   228ac:	4818      	ldr	r0, [pc, #96]	; (22910 <clear_event_registrations+0x14c>)
   228ae:	f002 f982 	bl	24bb6 <assert_print>
   228b2:	4914      	ldr	r1, [pc, #80]	; (22904 <clear_event_registrations+0x140>)
   228b4:	4822      	ldr	r0, [pc, #136]	; (22940 <clear_event_registrations+0x17c>)
   228b6:	f002 f97e 	bl	24bb6 <assert_print>
   228ba:	21c2      	movs	r1, #194	; 0xc2
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   228bc:	481e      	ldr	r0, [pc, #120]	; (22938 <clear_event_registrations+0x174>)
   228be:	e7ad      	b.n	2281c <clear_event_registrations+0x58>
   228c0:	f385 8811 	msr	BASEPRI, r5
   228c4:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
   228c8:	f04f 0320 	mov.w	r3, #32
   228cc:	f3ef 8511 	mrs	r5, BASEPRI
   228d0:	f383 8812 	msr	BASEPRI_MAX, r3
   228d4:	f3bf 8f6f 	isb	sy
   228d8:	4638      	mov	r0, r7
   228da:	f7fc ff4f 	bl	1f77c <z_spin_lock_valid>
   228de:	3c01      	subs	r4, #1
   228e0:	b958      	cbnz	r0, 228fa <clear_event_registrations+0x136>
   228e2:	2394      	movs	r3, #148	; 0x94
   228e4:	4a14      	ldr	r2, [pc, #80]	; (22938 <clear_event_registrations+0x174>)
   228e6:	4917      	ldr	r1, [pc, #92]	; (22944 <clear_event_registrations+0x180>)
   228e8:	4809      	ldr	r0, [pc, #36]	; (22910 <clear_event_registrations+0x14c>)
   228ea:	f002 f964 	bl	24bb6 <assert_print>
   228ee:	4905      	ldr	r1, [pc, #20]	; (22904 <clear_event_registrations+0x140>)
   228f0:	4815      	ldr	r0, [pc, #84]	; (22948 <clear_event_registrations+0x184>)
   228f2:	f002 f960 	bl	24bb6 <assert_print>
   228f6:	2194      	movs	r1, #148	; 0x94
   228f8:	e7e0      	b.n	228bc <clear_event_registrations+0xf8>
	z_spin_lock_set_owner(l);
   228fa:	4638      	mov	r0, r7
   228fc:	f7fc ff5a 	bl	1f7b4 <z_spin_lock_set_owner>
	return k;
   22900:	4640      	mov	r0, r8
   22902:	e768      	b.n	227d6 <clear_event_registrations+0x12>
   22904:	200214b8 	.word	0x200214b8
   22908:	00030aeb 	.word	0x00030aeb
   2290c:	00030aad 	.word	0x00030aad
   22910:	0002b549 	.word	0x0002b549
   22914:	00030b05 	.word	0x00030b05
   22918:	00030b1a 	.word	0x00030b1a
   2291c:	00030b36 	.word	0x00030b36
   22920:	00030b47 	.word	0x00030b47
   22924:	00030b64 	.word	0x00030b64
   22928:	00030b7b 	.word	0x00030b7b
   2292c:	00030b96 	.word	0x00030b96
   22930:	00030d67 	.word	0x00030d67
   22934:	00030baf 	.word	0x00030baf
   22938:	0002c304 	.word	0x0002c304
   2293c:	0002c331 	.word	0x0002c331
   22940:	0002c348 	.word	0x0002c348
   22944:	0002c35d 	.word	0x0002c35d
   22948:	0002c372 	.word	0x0002c372

0002294c <k_poll_event_init>:
{
   2294c:	b508      	push	{r3, lr}
	__ASSERT(mode == K_POLL_MODE_NOTIFY_ONLY,
   2294e:	b162      	cbz	r2, 2296a <k_poll_event_init+0x1e>
   22950:	4917      	ldr	r1, [pc, #92]	; (229b0 <k_poll_event_init+0x64>)
   22952:	232d      	movs	r3, #45	; 0x2d
   22954:	4a17      	ldr	r2, [pc, #92]	; (229b4 <k_poll_event_init+0x68>)
   22956:	4818      	ldr	r0, [pc, #96]	; (229b8 <k_poll_event_init+0x6c>)
   22958:	f002 f92d 	bl	24bb6 <assert_print>
   2295c:	4817      	ldr	r0, [pc, #92]	; (229bc <k_poll_event_init+0x70>)
   2295e:	f002 f92a 	bl	24bb6 <assert_print>
   22962:	212d      	movs	r1, #45	; 0x2d
	__ASSERT(type < (BIT(_POLL_NUM_TYPES)), "invalid type\n");
   22964:	4813      	ldr	r0, [pc, #76]	; (229b4 <k_poll_event_init+0x68>)
   22966:	f002 f91f 	bl	24ba8 <assert_post_action>
   2296a:	293f      	cmp	r1, #63	; 0x3f
   2296c:	d90a      	bls.n	22984 <k_poll_event_init+0x38>
   2296e:	4914      	ldr	r1, [pc, #80]	; (229c0 <k_poll_event_init+0x74>)
   22970:	232f      	movs	r3, #47	; 0x2f
   22972:	4a10      	ldr	r2, [pc, #64]	; (229b4 <k_poll_event_init+0x68>)
   22974:	4810      	ldr	r0, [pc, #64]	; (229b8 <k_poll_event_init+0x6c>)
   22976:	f002 f91e 	bl	24bb6 <assert_print>
   2297a:	4812      	ldr	r0, [pc, #72]	; (229c4 <k_poll_event_init+0x78>)
   2297c:	f002 f91b 	bl	24bb6 <assert_print>
   22980:	212f      	movs	r1, #47	; 0x2f
   22982:	e7ef      	b.n	22964 <k_poll_event_init+0x18>
	__ASSERT(obj != NULL, "must provide an object\n");
   22984:	b953      	cbnz	r3, 2299c <k_poll_event_init+0x50>
   22986:	4910      	ldr	r1, [pc, #64]	; (229c8 <k_poll_event_init+0x7c>)
   22988:	2330      	movs	r3, #48	; 0x30
   2298a:	4a0a      	ldr	r2, [pc, #40]	; (229b4 <k_poll_event_init+0x68>)
   2298c:	480a      	ldr	r0, [pc, #40]	; (229b8 <k_poll_event_init+0x6c>)
   2298e:	f002 f912 	bl	24bb6 <assert_print>
   22992:	480e      	ldr	r0, [pc, #56]	; (229cc <k_poll_event_init+0x80>)
   22994:	f002 f90f 	bl	24bb6 <assert_print>
   22998:	2130      	movs	r1, #48	; 0x30
   2299a:	e7e3      	b.n	22964 <k_poll_event_init+0x18>
	event->poller = NULL;
   2299c:	6082      	str	r2, [r0, #8]
	event->type = type;
   2299e:	0209      	lsls	r1, r1, #8
   229a0:	7b02      	ldrb	r2, [r0, #12]
   229a2:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
   229a6:	4311      	orrs	r1, r2
	event->obj = obj;
   229a8:	e9c0 1303 	strd	r1, r3, [r0, #12]
}
   229ac:	bd08      	pop	{r3, pc}
   229ae:	bf00      	nop
   229b0:	00030bc5 	.word	0x00030bc5
   229b4:	00030aad 	.word	0x00030aad
   229b8:	0002b549 	.word	0x0002b549
   229bc:	00030be5 	.word	0x00030be5
   229c0:	00030c0b 	.word	0x00030c0b
   229c4:	00030c2f 	.word	0x00030c2f
   229c8:	00030c3f 	.word	0x00030c3f
   229cc:	00030c52 	.word	0x00030c52

000229d0 <z_impl_k_poll>:
	return 0;
}

int z_impl_k_poll(struct k_poll_event *events, int num_events,
		  k_timeout_t timeout)
{
   229d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   229d4:	461e      	mov	r6, r3
	int events_registered;
	k_spinlock_key_t key;
	struct z_poller *poller = &_current->poller;
   229d6:	4b5c      	ldr	r3, [pc, #368]	; (22b48 <z_impl_k_poll+0x178>)
{
   229d8:	4617      	mov	r7, r2
	struct z_poller *poller = &_current->poller;
   229da:	f8d3 8008 	ldr.w	r8, [r3, #8]

	poller->is_polling = true;
   229de:	2301      	movs	r3, #1
{
   229e0:	4605      	mov	r5, r0
	struct z_poller *poller = &_current->poller;
   229e2:	f108 0260 	add.w	r2, r8, #96	; 0x60
	poller->is_polling = true;
   229e6:	f888 3060 	strb.w	r3, [r8, #96]	; 0x60
	poller->mode = MODE_POLL;
   229ea:	f888 3061 	strb.w	r3, [r8, #97]	; 0x61
   229ee:	f3ef 8b05 	mrs	fp, IPSR

	__ASSERT(!arch_is_in_isr(), "");
   229f2:	f1bb 0f00 	cmp.w	fp, #0
   229f6:	d00e      	beq.n	22a16 <z_impl_k_poll+0x46>
   229f8:	4954      	ldr	r1, [pc, #336]	; (22b4c <z_impl_k_poll+0x17c>)
   229fa:	f240 132d 	movw	r3, #301	; 0x12d
   229fe:	4a54      	ldr	r2, [pc, #336]	; (22b50 <z_impl_k_poll+0x180>)
   22a00:	4854      	ldr	r0, [pc, #336]	; (22b54 <z_impl_k_poll+0x184>)
   22a02:	f002 f8d8 	bl	24bb6 <assert_print>
   22a06:	4854      	ldr	r0, [pc, #336]	; (22b58 <z_impl_k_poll+0x188>)
   22a08:	f002 f8d5 	bl	24bb6 <assert_print>
   22a0c:	f240 112d 	movw	r1, #301	; 0x12d
	__ASSERT(events != NULL, "NULL events\n");
   22a10:	484f      	ldr	r0, [pc, #316]	; (22b50 <z_impl_k_poll+0x180>)
   22a12:	f002 f8c9 	bl	24ba8 <assert_post_action>
   22a16:	b960      	cbnz	r0, 22a32 <z_impl_k_poll+0x62>
   22a18:	4950      	ldr	r1, [pc, #320]	; (22b5c <z_impl_k_poll+0x18c>)
   22a1a:	f44f 7397 	mov.w	r3, #302	; 0x12e
   22a1e:	4a4c      	ldr	r2, [pc, #304]	; (22b50 <z_impl_k_poll+0x180>)
   22a20:	484c      	ldr	r0, [pc, #304]	; (22b54 <z_impl_k_poll+0x184>)
   22a22:	f002 f8c8 	bl	24bb6 <assert_print>
   22a26:	484e      	ldr	r0, [pc, #312]	; (22b60 <z_impl_k_poll+0x190>)
   22a28:	f002 f8c5 	bl	24bb6 <assert_print>
   22a2c:	f44f 7197 	mov.w	r1, #302	; 0x12e
   22a30:	e7ee      	b.n	22a10 <z_impl_k_poll+0x40>
	__ASSERT(num_events >= 0, "<0 events\n");
   22a32:	2900      	cmp	r1, #0
   22a34:	da0c      	bge.n	22a50 <z_impl_k_poll+0x80>
   22a36:	494b      	ldr	r1, [pc, #300]	; (22b64 <z_impl_k_poll+0x194>)
   22a38:	f240 132f 	movw	r3, #303	; 0x12f
   22a3c:	4a44      	ldr	r2, [pc, #272]	; (22b50 <z_impl_k_poll+0x180>)
   22a3e:	4845      	ldr	r0, [pc, #276]	; (22b54 <z_impl_k_poll+0x184>)
   22a40:	f002 f8b9 	bl	24bb6 <assert_print>
   22a44:	4848      	ldr	r0, [pc, #288]	; (22b68 <z_impl_k_poll+0x198>)
   22a46:	f002 f8b6 	bl	24bb6 <assert_print>
   22a4a:	f240 112f 	movw	r1, #303	; 0x12f
   22a4e:	e7df      	b.n	22a10 <z_impl_k_poll+0x40>

	SYS_PORT_TRACING_FUNC_ENTER(k_poll_api, poll, events);

	events_registered = register_events(events, num_events, poller,
   22a50:	ea57 0306 	orrs.w	r3, r7, r6
   22a54:	bf0c      	ite	eq
   22a56:	2301      	moveq	r3, #1
   22a58:	2300      	movne	r3, #0
   22a5a:	f7ff fda5 	bl	225a8 <register_events>
   22a5e:	4681      	mov	r9, r0
   22a60:	f04f 0320 	mov.w	r3, #32
   22a64:	f3ef 8a11 	mrs	sl, BASEPRI
   22a68:	f383 8812 	msr	BASEPRI_MAX, r3
   22a6c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22a70:	483e      	ldr	r0, [pc, #248]	; (22b6c <z_impl_k_poll+0x19c>)
   22a72:	f7fc fe83 	bl	1f77c <z_spin_lock_valid>
   22a76:	b960      	cbnz	r0, 22a92 <z_impl_k_poll+0xc2>
   22a78:	2394      	movs	r3, #148	; 0x94
   22a7a:	4a3d      	ldr	r2, [pc, #244]	; (22b70 <z_impl_k_poll+0x1a0>)
   22a7c:	493d      	ldr	r1, [pc, #244]	; (22b74 <z_impl_k_poll+0x1a4>)
   22a7e:	4835      	ldr	r0, [pc, #212]	; (22b54 <z_impl_k_poll+0x184>)
   22a80:	f002 f899 	bl	24bb6 <assert_print>
   22a84:	4939      	ldr	r1, [pc, #228]	; (22b6c <z_impl_k_poll+0x19c>)
   22a86:	483c      	ldr	r0, [pc, #240]	; (22b78 <z_impl_k_poll+0x1a8>)
   22a88:	f002 f895 	bl	24bb6 <assert_print>
   22a8c:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22a8e:	4838      	ldr	r0, [pc, #224]	; (22b70 <z_impl_k_poll+0x1a0>)
   22a90:	e7bf      	b.n	22a12 <z_impl_k_poll+0x42>
	z_spin_lock_set_owner(l);
   22a92:	4836      	ldr	r0, [pc, #216]	; (22b6c <z_impl_k_poll+0x19c>)
   22a94:	f7fc fe8e 	bl	1f7b4 <z_spin_lock_set_owner>
	/*
	 * If we're not polling anymore, it means that at least one event
	 * condition is met, either when looping through the events here or
	 * because one of the events registered has had its state changed.
	 */
	if (!poller->is_polling) {
   22a98:	f898 4060 	ldrb.w	r4, [r8, #96]	; 0x60
   22a9c:	b9e4      	cbnz	r4, 22ad8 <z_impl_k_poll+0x108>
		clear_event_registrations(events, events_registered, key);
   22a9e:	4628      	mov	r0, r5
   22aa0:	4652      	mov	r2, sl
   22aa2:	4649      	mov	r1, r9
   22aa4:	f7ff fe8e 	bl	227c4 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22aa8:	4830      	ldr	r0, [pc, #192]	; (22b6c <z_impl_k_poll+0x19c>)
   22aaa:	f7fc fe75 	bl	1f798 <z_spin_unlock_valid>
   22aae:	b958      	cbnz	r0, 22ac8 <z_impl_k_poll+0xf8>
   22ab0:	23c2      	movs	r3, #194	; 0xc2
   22ab2:	4a2f      	ldr	r2, [pc, #188]	; (22b70 <z_impl_k_poll+0x1a0>)
   22ab4:	4931      	ldr	r1, [pc, #196]	; (22b7c <z_impl_k_poll+0x1ac>)
   22ab6:	4827      	ldr	r0, [pc, #156]	; (22b54 <z_impl_k_poll+0x184>)
   22ab8:	f002 f87d 	bl	24bb6 <assert_print>
   22abc:	492b      	ldr	r1, [pc, #172]	; (22b6c <z_impl_k_poll+0x19c>)
   22abe:	4830      	ldr	r0, [pc, #192]	; (22b80 <z_impl_k_poll+0x1b0>)
   22ac0:	f002 f879 	bl	24bb6 <assert_print>
   22ac4:	21c2      	movs	r1, #194	; 0xc2
   22ac6:	e7e2      	b.n	22a8e <z_impl_k_poll+0xbe>
	__asm__ volatile(
   22ac8:	f38a 8811 	msr	BASEPRI, sl
   22acc:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&lock, key);

	SYS_PORT_TRACING_FUNC_EXIT(k_poll_api, poll, events, swap_rc);

	return swap_rc;
}
   22ad0:	4620      	mov	r0, r4
   22ad2:	b003      	add	sp, #12
   22ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   22ad8:	ea57 0306 	orrs.w	r3, r7, r6
	poller->is_polling = false;
   22adc:	f888 b060 	strb.w	fp, [r8, #96]	; 0x60
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   22ae0:	d10b      	bne.n	22afa <z_impl_k_poll+0x12a>
   22ae2:	4822      	ldr	r0, [pc, #136]	; (22b6c <z_impl_k_poll+0x19c>)
   22ae4:	f7fc fe58 	bl	1f798 <z_spin_unlock_valid>
   22ae8:	2800      	cmp	r0, #0
   22aea:	d0e1      	beq.n	22ab0 <z_impl_k_poll+0xe0>
   22aec:	f38a 8811 	msr	BASEPRI, sl
   22af0:	f3bf 8f6f 	isb	sy
		return -EAGAIN;
   22af4:	f06f 040a 	mvn.w	r4, #10
   22af8:	e7ea      	b.n	22ad0 <z_impl_k_poll+0x100>
	int swap_rc = z_pend_curr(&lock, key, &wait_q, timeout);
   22afa:	4651      	mov	r1, sl
   22afc:	e9cd 7600 	strd	r7, r6, [sp]
   22b00:	4a20      	ldr	r2, [pc, #128]	; (22b84 <z_impl_k_poll+0x1b4>)
   22b02:	481a      	ldr	r0, [pc, #104]	; (22b6c <z_impl_k_poll+0x19c>)
   22b04:	f7fe fbd2 	bl	212ac <z_pend_curr>
   22b08:	4604      	mov	r4, r0
	__asm__ volatile(
   22b0a:	f04f 0320 	mov.w	r3, #32
   22b0e:	f3ef 8611 	mrs	r6, BASEPRI
   22b12:	f383 8812 	msr	BASEPRI_MAX, r3
   22b16:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22b1a:	4814      	ldr	r0, [pc, #80]	; (22b6c <z_impl_k_poll+0x19c>)
   22b1c:	f7fc fe2e 	bl	1f77c <z_spin_lock_valid>
   22b20:	2800      	cmp	r0, #0
   22b22:	d0a9      	beq.n	22a78 <z_impl_k_poll+0xa8>
	z_spin_lock_set_owner(l);
   22b24:	4811      	ldr	r0, [pc, #68]	; (22b6c <z_impl_k_poll+0x19c>)
   22b26:	f7fc fe45 	bl	1f7b4 <z_spin_lock_set_owner>
	clear_event_registrations(events, events_registered, key);
   22b2a:	4628      	mov	r0, r5
   22b2c:	4632      	mov	r2, r6
   22b2e:	4649      	mov	r1, r9
   22b30:	f7ff fe48 	bl	227c4 <clear_event_registrations>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22b34:	480d      	ldr	r0, [pc, #52]	; (22b6c <z_impl_k_poll+0x19c>)
   22b36:	f7fc fe2f 	bl	1f798 <z_spin_unlock_valid>
   22b3a:	2800      	cmp	r0, #0
   22b3c:	d0b8      	beq.n	22ab0 <z_impl_k_poll+0xe0>
	__asm__ volatile(
   22b3e:	f386 8811 	msr	BASEPRI, r6
   22b42:	f3bf 8f6f 	isb	sy
	return swap_rc;
   22b46:	e7c3      	b.n	22ad0 <z_impl_k_poll+0x100>
   22b48:	20021460 	.word	0x20021460
   22b4c:	00030636 	.word	0x00030636
   22b50:	00030aad 	.word	0x00030aad
   22b54:	0002b549 	.word	0x0002b549
   22b58:	0002f10a 	.word	0x0002f10a
   22b5c:	00030c6c 	.word	0x00030c6c
   22b60:	00030c82 	.word	0x00030c82
   22b64:	00030c91 	.word	0x00030c91
   22b68:	00030ca1 	.word	0x00030ca1
   22b6c:	200214b8 	.word	0x200214b8
   22b70:	0002c304 	.word	0x0002c304
   22b74:	0002c35d 	.word	0x0002c35d
   22b78:	0002c372 	.word	0x0002c372
   22b7c:	0002c331 	.word	0x0002c331
   22b80:	0002c348 	.word	0x0002c348
   22b84:	2000873c 	.word	0x2000873c

00022b88 <z_impl_k_poll_signal_raise>:
}
#include <syscalls/k_poll_signal_check_mrsh.c>
#endif

int z_impl_k_poll_signal_raise(struct k_poll_signal *sig, int result)
{
   22b88:	b570      	push	{r4, r5, r6, lr}
   22b8a:	4604      	mov	r4, r0
   22b8c:	460d      	mov	r5, r1
	__asm__ volatile(
   22b8e:	f04f 0320 	mov.w	r3, #32
   22b92:	f3ef 8611 	mrs	r6, BASEPRI
   22b96:	f383 8812 	msr	BASEPRI_MAX, r3
   22b9a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
   22b9e:	4820      	ldr	r0, [pc, #128]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22ba0:	f7fc fdec 	bl	1f77c <z_spin_lock_valid>
   22ba4:	b968      	cbnz	r0, 22bc2 <z_impl_k_poll_signal_raise+0x3a>
   22ba6:	2394      	movs	r3, #148	; 0x94
   22ba8:	4a1e      	ldr	r2, [pc, #120]	; (22c24 <z_impl_k_poll_signal_raise+0x9c>)
   22baa:	491f      	ldr	r1, [pc, #124]	; (22c28 <z_impl_k_poll_signal_raise+0xa0>)
   22bac:	481f      	ldr	r0, [pc, #124]	; (22c2c <z_impl_k_poll_signal_raise+0xa4>)
   22bae:	f002 f802 	bl	24bb6 <assert_print>
   22bb2:	491b      	ldr	r1, [pc, #108]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22bb4:	481e      	ldr	r0, [pc, #120]	; (22c30 <z_impl_k_poll_signal_raise+0xa8>)
   22bb6:	f001 fffe 	bl	24bb6 <assert_print>
   22bba:	2194      	movs	r1, #148	; 0x94
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22bbc:	4819      	ldr	r0, [pc, #100]	; (22c24 <z_impl_k_poll_signal_raise+0x9c>)
   22bbe:	f001 fff3 	bl	24ba8 <assert_post_action>
	z_spin_lock_set_owner(l);
   22bc2:	4817      	ldr	r0, [pc, #92]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22bc4:	f7fc fdf6 	bl	1f7b4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_poll_event *poll_event;

	sig->result = result;
	sig->signaled = 1U;
   22bc8:	2101      	movs	r1, #1
	return list->head == list;
   22bca:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
   22bcc:	60e5      	str	r5, [r4, #12]

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
   22bce:	4284      	cmp	r4, r0
	sig->signaled = 1U;
   22bd0:	60a1      	str	r1, [r4, #8]
   22bd2:	d10f      	bne.n	22bf4 <z_impl_k_poll_signal_raise+0x6c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
   22bd4:	4812      	ldr	r0, [pc, #72]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22bd6:	f7fc fddf 	bl	1f798 <z_spin_unlock_valid>
   22bda:	b9d8      	cbnz	r0, 22c14 <z_impl_k_poll_signal_raise+0x8c>
   22bdc:	23c2      	movs	r3, #194	; 0xc2
   22bde:	4a11      	ldr	r2, [pc, #68]	; (22c24 <z_impl_k_poll_signal_raise+0x9c>)
   22be0:	4914      	ldr	r1, [pc, #80]	; (22c34 <z_impl_k_poll_signal_raise+0xac>)
   22be2:	4812      	ldr	r0, [pc, #72]	; (22c2c <z_impl_k_poll_signal_raise+0xa4>)
   22be4:	f001 ffe7 	bl	24bb6 <assert_print>
   22be8:	490d      	ldr	r1, [pc, #52]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22bea:	4813      	ldr	r0, [pc, #76]	; (22c38 <z_impl_k_poll_signal_raise+0xb0>)
   22bec:	f001 ffe3 	bl	24bb6 <assert_print>
   22bf0:	21c2      	movs	r1, #194	; 0xc2
   22bf2:	e7e3      	b.n	22bbc <z_impl_k_poll_signal_raise+0x34>
	sys_dnode_t *const next = node->next;
   22bf4:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   22bf8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   22bfa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   22bfc:	2300      	movs	r3, #0
	node->prev = NULL;
   22bfe:	e9c0 3300 	strd	r3, r3, [r0]
		SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, 0);

		return 0;
	}

	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22c02:	f006 fcb5 	bl	29570 <signal_poll_event>

	SYS_PORT_TRACING_FUNC(k_poll_api, signal_raise, sig, rc);

	z_reschedule(&lock, key);
   22c06:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
   22c08:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
   22c0a:	4805      	ldr	r0, [pc, #20]	; (22c20 <z_impl_k_poll_signal_raise+0x98>)
   22c0c:	f7fe f880 	bl	20d10 <z_reschedule>
	return rc;
}
   22c10:	4620      	mov	r0, r4
   22c12:	bd70      	pop	{r4, r5, r6, pc}
	__asm__ volatile(
   22c14:	f386 8811 	msr	BASEPRI, r6
   22c18:	f3bf 8f6f 	isb	sy
		return 0;
   22c1c:	2400      	movs	r4, #0
   22c1e:	e7f7      	b.n	22c10 <z_impl_k_poll_signal_raise+0x88>
   22c20:	200214b8 	.word	0x200214b8
   22c24:	0002c304 	.word	0x0002c304
   22c28:	0002c35d 	.word	0x0002c35d
   22c2c:	0002b549 	.word	0x0002b549
   22c30:	0002c372 	.word	0x0002c372
   22c34:	0002c331 	.word	0x0002c331
   22c38:	0002c348 	.word	0x0002c348

00022c3c <z_heap_aligned_alloc>:
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
   22c3c:	3204      	adds	r2, #4
#include <string.h>
#include <zephyr/sys/math_extras.h>
#include <zephyr/sys/util.h>

static void *z_heap_aligned_alloc(struct k_heap *heap, size_t align, size_t size)
{
   22c3e:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   22c42:	4606      	mov	r6, r0
   22c44:	460d      	mov	r5, r1
   22c46:	d220      	bcs.n	22c8a <z_heap_aligned_alloc+0x4e>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
		return NULL;
	}
	__align = align | sizeof(heap_ref);

	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
   22c48:	f04f 0800 	mov.w	r8, #0
   22c4c:	f04f 0900 	mov.w	r9, #0
   22c50:	f041 0104 	orr.w	r1, r1, #4
   22c54:	e9cd 8900 	strd	r8, r9, [sp]
   22c58:	f7fc fa8c 	bl	1f174 <k_heap_aligned_alloc>
	if (mem == NULL) {
   22c5c:	4604      	mov	r4, r0
   22c5e:	b1a0      	cbz	r0, 22c8a <z_heap_aligned_alloc+0x4e>
		return NULL;
	}

	heap_ref = mem;
	*heap_ref = heap;
   22c60:	f844 6b04 	str.w	r6, [r4], #4
	mem = ++heap_ref;
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
   22c64:	b195      	cbz	r5, 22c8c <z_heap_aligned_alloc+0x50>
   22c66:	1e6b      	subs	r3, r5, #1
   22c68:	421c      	tst	r4, r3
   22c6a:	d00f      	beq.n	22c8c <z_heap_aligned_alloc+0x50>
   22c6c:	2325      	movs	r3, #37	; 0x25
   22c6e:	4a09      	ldr	r2, [pc, #36]	; (22c94 <z_heap_aligned_alloc+0x58>)
   22c70:	4909      	ldr	r1, [pc, #36]	; (22c98 <z_heap_aligned_alloc+0x5c>)
   22c72:	480a      	ldr	r0, [pc, #40]	; (22c9c <z_heap_aligned_alloc+0x60>)
   22c74:	f001 ff9f 	bl	24bb6 <assert_print>
   22c78:	4621      	mov	r1, r4
   22c7a:	4809      	ldr	r0, [pc, #36]	; (22ca0 <z_heap_aligned_alloc+0x64>)
   22c7c:	462a      	mov	r2, r5
   22c7e:	f001 ff9a 	bl	24bb6 <assert_print>
   22c82:	2125      	movs	r1, #37	; 0x25
   22c84:	4803      	ldr	r0, [pc, #12]	; (22c94 <z_heap_aligned_alloc+0x58>)
   22c86:	f001 ff8f 	bl	24ba8 <assert_post_action>
		return NULL;
   22c8a:	2400      	movs	r4, #0
		 "misaligned memory at %p (align = %zu)", mem, align);

	return mem;
}
   22c8c:	4620      	mov	r0, r4
   22c8e:	b002      	add	sp, #8
   22c90:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   22c94:	00030cae 	.word	0x00030cae
   22c98:	00030cd2 	.word	0x00030cd2
   22c9c:	0002b549 	.word	0x0002b549
   22ca0:	00030d04 	.word	0x00030d04

00022ca4 <k_aligned_alloc>:
K_HEAP_DEFINE(_system_heap, CONFIG_HEAP_MEM_POOL_SIZE);
#define _SYSTEM_HEAP (&_system_heap)

void *k_aligned_alloc(size_t align, size_t size)
{
	__ASSERT(align / sizeof(void *) >= 1
   22ca4:	2803      	cmp	r0, #3
{
   22ca6:	460a      	mov	r2, r1
   22ca8:	b508      	push	{r3, lr}
	__ASSERT(align / sizeof(void *) >= 1
   22caa:	d901      	bls.n	22cb0 <k_aligned_alloc+0xc>
   22cac:	0783      	lsls	r3, r0, #30
   22cae:	d00c      	beq.n	22cca <k_aligned_alloc+0x26>
   22cb0:	4910      	ldr	r1, [pc, #64]	; (22cf4 <k_aligned_alloc+0x50>)
   22cb2:	2342      	movs	r3, #66	; 0x42
   22cb4:	4a10      	ldr	r2, [pc, #64]	; (22cf8 <k_aligned_alloc+0x54>)
   22cb6:	4811      	ldr	r0, [pc, #68]	; (22cfc <k_aligned_alloc+0x58>)
   22cb8:	f001 ff7d 	bl	24bb6 <assert_print>
   22cbc:	4810      	ldr	r0, [pc, #64]	; (22d00 <k_aligned_alloc+0x5c>)
   22cbe:	f001 ff7a 	bl	24bb6 <assert_print>
   22cc2:	2142      	movs	r1, #66	; 0x42
		&& (align % sizeof(void *)) == 0,
		"align must be a multiple of sizeof(void *)");

	__ASSERT((align & (align - 1)) == 0,
   22cc4:	480c      	ldr	r0, [pc, #48]	; (22cf8 <k_aligned_alloc+0x54>)
   22cc6:	f001 ff6f 	bl	24ba8 <assert_post_action>
   22cca:	1e43      	subs	r3, r0, #1
   22ccc:	4203      	tst	r3, r0
   22cce:	d00a      	beq.n	22ce6 <k_aligned_alloc+0x42>
   22cd0:	490c      	ldr	r1, [pc, #48]	; (22d04 <k_aligned_alloc+0x60>)
   22cd2:	2346      	movs	r3, #70	; 0x46
   22cd4:	4a08      	ldr	r2, [pc, #32]	; (22cf8 <k_aligned_alloc+0x54>)
   22cd6:	4809      	ldr	r0, [pc, #36]	; (22cfc <k_aligned_alloc+0x58>)
   22cd8:	f001 ff6d 	bl	24bb6 <assert_print>
   22cdc:	480a      	ldr	r0, [pc, #40]	; (22d08 <k_aligned_alloc+0x64>)
   22cde:	f001 ff6a 	bl	24bb6 <assert_print>
   22ce2:	2146      	movs	r1, #70	; 0x46
   22ce4:	e7ee      	b.n	22cc4 <k_aligned_alloc+0x20>
		"align must be a power of 2");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP);

	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22ce6:	4601      	mov	r1, r0

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap_sys, k_aligned_alloc, _SYSTEM_HEAP, ret);

	return ret;
}
   22ce8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	void *ret = z_heap_aligned_alloc(_SYSTEM_HEAP, align, size);
   22cec:	4807      	ldr	r0, [pc, #28]	; (22d0c <k_aligned_alloc+0x68>)
   22cee:	f7ff bfa5 	b.w	22c3c <z_heap_aligned_alloc>
   22cf2:	bf00      	nop
   22cf4:	00030d2c 	.word	0x00030d2c
   22cf8:	00030cae 	.word	0x00030cae
   22cfc:	0002b549 	.word	0x0002b549
   22d00:	00030d69 	.word	0x00030d69
   22d04:	0002c16e 	.word	0x0002c16e
   22d08:	0002c189 	.word	0x0002c189
   22d0c:	20008a68 	.word	0x20008a68

00022d10 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
   22d10:	4b01      	ldr	r3, [pc, #4]	; (22d18 <k_thread_system_pool_assign+0x8>)
   22d12:	6743      	str	r3, [r0, #116]	; 0x74
}
   22d14:	4770      	bx	lr
   22d16:	bf00      	nop
   22d18:	20008a68 	.word	0x20008a68

00022d1c <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
   22d1c:	b538      	push	{r3, r4, r5, lr}
   22d1e:	4604      	mov	r4, r0
   22d20:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
   22d22:	f006 faa9 	bl	29278 <k_is_in_isr>
   22d26:	b920      	cbnz	r0, 22d32 <z_thread_aligned_alloc+0x16>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
   22d28:	4b06      	ldr	r3, [pc, #24]	; (22d44 <z_thread_aligned_alloc+0x28>)
   22d2a:	689b      	ldr	r3, [r3, #8]
   22d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
   22d2e:	b90b      	cbnz	r3, 22d34 <z_thread_aligned_alloc+0x18>
	} else {
		ret = NULL;
	}

	return ret;
}
   22d30:	bd38      	pop	{r3, r4, r5, pc}
		heap = _SYSTEM_HEAP;
   22d32:	4b05      	ldr	r3, [pc, #20]	; (22d48 <z_thread_aligned_alloc+0x2c>)
		ret = z_heap_aligned_alloc(heap, align, size);
   22d34:	462a      	mov	r2, r5
   22d36:	4621      	mov	r1, r4
   22d38:	4618      	mov	r0, r3
}
   22d3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = z_heap_aligned_alloc(heap, align, size);
   22d3e:	f7ff bf7d 	b.w	22c3c <z_heap_aligned_alloc>
   22d42:	bf00      	nop
   22d44:	20021460 	.word	0x20021460
   22d48:	20008a68 	.word	0x20008a68

00022d4c <boot_banner>:
	printk("***** delaying boot " DELAY_STR "ms (per build configuration) *****\n");
	k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
#endif /* defined(CONFIG_BOOT_DELAY) && (CONFIG_BOOT_DELAY > 0) */

#if CONFIG_BOOT_BANNER
	printk("*** Booting Zephyr OS build " BANNER_VERSION BANNER_POSTFIX " ***\n");
   22d4c:	4801      	ldr	r0, [pc, #4]	; (22d54 <boot_banner+0x8>)
   22d4e:	f001 bd70 	b.w	24832 <printk>
   22d52:	bf00      	nop
   22d54:	00030d96 	.word	0x00030d96

00022d58 <log>:
   22d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22d5a:	4604      	mov	r4, r0
   22d5c:	460d      	mov	r5, r1
   22d5e:	f7e6 fddb 	bl	9918 <__ieee754_log>
   22d62:	4b17      	ldr	r3, [pc, #92]	; (22dc0 <log+0x68>)
   22d64:	4606      	mov	r6, r0
   22d66:	460f      	mov	r7, r1
   22d68:	f993 3000 	ldrsb.w	r3, [r3]
   22d6c:	3301      	adds	r3, #1
   22d6e:	d01a      	beq.n	22da6 <log+0x4e>
   22d70:	4622      	mov	r2, r4
   22d72:	462b      	mov	r3, r5
   22d74:	4620      	mov	r0, r4
   22d76:	4629      	mov	r1, r5
   22d78:	f7e6 f95c 	bl	9034 <__aeabi_dcmpun>
   22d7c:	b998      	cbnz	r0, 22da6 <log+0x4e>
   22d7e:	2200      	movs	r2, #0
   22d80:	2300      	movs	r3, #0
   22d82:	4620      	mov	r0, r4
   22d84:	4629      	mov	r1, r5
   22d86:	f7e6 f94b 	bl	9020 <__aeabi_dcmpgt>
   22d8a:	b960      	cbnz	r0, 22da6 <log+0x4e>
   22d8c:	2200      	movs	r2, #0
   22d8e:	2300      	movs	r3, #0
   22d90:	4620      	mov	r0, r4
   22d92:	4629      	mov	r1, r5
   22d94:	f7e6 f91c 	bl	8fd0 <__aeabi_dcmpeq>
   22d98:	b140      	cbz	r0, 22dac <log+0x54>
   22d9a:	f002 ffc1 	bl	25d20 <__errno>
   22d9e:	2600      	movs	r6, #0
   22da0:	2322      	movs	r3, #34	; 0x22
   22da2:	4f08      	ldr	r7, [pc, #32]	; (22dc4 <log+0x6c>)
   22da4:	6003      	str	r3, [r0, #0]
   22da6:	4630      	mov	r0, r6
   22da8:	4639      	mov	r1, r7
   22daa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22dac:	f002 ffb8 	bl	25d20 <__errno>
   22db0:	2321      	movs	r3, #33	; 0x21
   22db2:	6003      	str	r3, [r0, #0]
   22db4:	4804      	ldr	r0, [pc, #16]	; (22dc8 <log+0x70>)
   22db6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   22dba:	f000 b807 	b.w	22dcc <nan>
   22dbe:	bf00      	nop
   22dc0:	200089e7 	.word	0x200089e7
   22dc4:	fff00000 	.word	0xfff00000
   22dc8:	0002f10c 	.word	0x0002f10c

00022dcc <nan>:
   22dcc:	2000      	movs	r0, #0
   22dce:	4901      	ldr	r1, [pc, #4]	; (22dd4 <nan+0x8>)
   22dd0:	4770      	bx	lr
   22dd2:	bf00      	nop
   22dd4:	7ff80000 	.word	0x7ff80000

00022dd8 <malloc>:
   22dd8:	4b02      	ldr	r3, [pc, #8]	; (22de4 <malloc+0xc>)
   22dda:	4601      	mov	r1, r0
   22ddc:	6818      	ldr	r0, [r3, #0]
   22dde:	f000 b84d 	b.w	22e7c <_malloc_r>
   22de2:	bf00      	nop
   22de4:	20008744 	.word	0x20008744

00022de8 <_free_r>:
   22de8:	b538      	push	{r3, r4, r5, lr}
   22dea:	4605      	mov	r5, r0
   22dec:	2900      	cmp	r1, #0
   22dee:	d041      	beq.n	22e74 <_free_r+0x8c>
   22df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
   22df4:	1f0c      	subs	r4, r1, #4
   22df6:	2b00      	cmp	r3, #0
   22df8:	bfb8      	it	lt
   22dfa:	18e4      	addlt	r4, r4, r3
   22dfc:	f000 fd18 	bl	23830 <__malloc_lock>
   22e00:	4a1d      	ldr	r2, [pc, #116]	; (22e78 <_free_r+0x90>)
   22e02:	6813      	ldr	r3, [r2, #0]
   22e04:	b933      	cbnz	r3, 22e14 <_free_r+0x2c>
   22e06:	6063      	str	r3, [r4, #4]
   22e08:	6014      	str	r4, [r2, #0]
   22e0a:	4628      	mov	r0, r5
   22e0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   22e10:	f000 bd14 	b.w	2383c <__malloc_unlock>
   22e14:	42a3      	cmp	r3, r4
   22e16:	d908      	bls.n	22e2a <_free_r+0x42>
   22e18:	6820      	ldr	r0, [r4, #0]
   22e1a:	1821      	adds	r1, r4, r0
   22e1c:	428b      	cmp	r3, r1
   22e1e:	bf01      	itttt	eq
   22e20:	6819      	ldreq	r1, [r3, #0]
   22e22:	685b      	ldreq	r3, [r3, #4]
   22e24:	1809      	addeq	r1, r1, r0
   22e26:	6021      	streq	r1, [r4, #0]
   22e28:	e7ed      	b.n	22e06 <_free_r+0x1e>
   22e2a:	461a      	mov	r2, r3
   22e2c:	685b      	ldr	r3, [r3, #4]
   22e2e:	b10b      	cbz	r3, 22e34 <_free_r+0x4c>
   22e30:	42a3      	cmp	r3, r4
   22e32:	d9fa      	bls.n	22e2a <_free_r+0x42>
   22e34:	6811      	ldr	r1, [r2, #0]
   22e36:	1850      	adds	r0, r2, r1
   22e38:	42a0      	cmp	r0, r4
   22e3a:	d10b      	bne.n	22e54 <_free_r+0x6c>
   22e3c:	6820      	ldr	r0, [r4, #0]
   22e3e:	4401      	add	r1, r0
   22e40:	1850      	adds	r0, r2, r1
   22e42:	6011      	str	r1, [r2, #0]
   22e44:	4283      	cmp	r3, r0
   22e46:	d1e0      	bne.n	22e0a <_free_r+0x22>
   22e48:	6818      	ldr	r0, [r3, #0]
   22e4a:	685b      	ldr	r3, [r3, #4]
   22e4c:	4408      	add	r0, r1
   22e4e:	6053      	str	r3, [r2, #4]
   22e50:	6010      	str	r0, [r2, #0]
   22e52:	e7da      	b.n	22e0a <_free_r+0x22>
   22e54:	d902      	bls.n	22e5c <_free_r+0x74>
   22e56:	230c      	movs	r3, #12
   22e58:	602b      	str	r3, [r5, #0]
   22e5a:	e7d6      	b.n	22e0a <_free_r+0x22>
   22e5c:	6820      	ldr	r0, [r4, #0]
   22e5e:	1821      	adds	r1, r4, r0
   22e60:	428b      	cmp	r3, r1
   22e62:	bf02      	ittt	eq
   22e64:	6819      	ldreq	r1, [r3, #0]
   22e66:	685b      	ldreq	r3, [r3, #4]
   22e68:	1809      	addeq	r1, r1, r0
   22e6a:	6063      	str	r3, [r4, #4]
   22e6c:	bf08      	it	eq
   22e6e:	6021      	streq	r1, [r4, #0]
   22e70:	6054      	str	r4, [r2, #4]
   22e72:	e7ca      	b.n	22e0a <_free_r+0x22>
   22e74:	bd38      	pop	{r3, r4, r5, pc}
   22e76:	bf00      	nop
   22e78:	200214c0 	.word	0x200214c0

00022e7c <_malloc_r>:
   22e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   22e7e:	1ccd      	adds	r5, r1, #3
   22e80:	4606      	mov	r6, r0
   22e82:	f025 0503 	bic.w	r5, r5, #3
   22e86:	3508      	adds	r5, #8
   22e88:	2d0c      	cmp	r5, #12
   22e8a:	bf38      	it	cc
   22e8c:	250c      	movcc	r5, #12
   22e8e:	2d00      	cmp	r5, #0
   22e90:	db01      	blt.n	22e96 <_malloc_r+0x1a>
   22e92:	42a9      	cmp	r1, r5
   22e94:	d903      	bls.n	22e9e <_malloc_r+0x22>
   22e96:	230c      	movs	r3, #12
   22e98:	6033      	str	r3, [r6, #0]
   22e9a:	2000      	movs	r0, #0
   22e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   22e9e:	f000 fcc7 	bl	23830 <__malloc_lock>
   22ea2:	4921      	ldr	r1, [pc, #132]	; (22f28 <_malloc_r+0xac>)
   22ea4:	680a      	ldr	r2, [r1, #0]
   22ea6:	4614      	mov	r4, r2
   22ea8:	b99c      	cbnz	r4, 22ed2 <_malloc_r+0x56>
   22eaa:	4f20      	ldr	r7, [pc, #128]	; (22f2c <_malloc_r+0xb0>)
   22eac:	683b      	ldr	r3, [r7, #0]
   22eae:	b923      	cbnz	r3, 22eba <_malloc_r+0x3e>
   22eb0:	4621      	mov	r1, r4
   22eb2:	4630      	mov	r0, r6
   22eb4:	f000 fbb8 	bl	23628 <_sbrk_r>
   22eb8:	6038      	str	r0, [r7, #0]
   22eba:	4629      	mov	r1, r5
   22ebc:	4630      	mov	r0, r6
   22ebe:	f000 fbb3 	bl	23628 <_sbrk_r>
   22ec2:	1c43      	adds	r3, r0, #1
   22ec4:	d123      	bne.n	22f0e <_malloc_r+0x92>
   22ec6:	230c      	movs	r3, #12
   22ec8:	4630      	mov	r0, r6
   22eca:	6033      	str	r3, [r6, #0]
   22ecc:	f000 fcb6 	bl	2383c <__malloc_unlock>
   22ed0:	e7e3      	b.n	22e9a <_malloc_r+0x1e>
   22ed2:	6823      	ldr	r3, [r4, #0]
   22ed4:	1b5b      	subs	r3, r3, r5
   22ed6:	d417      	bmi.n	22f08 <_malloc_r+0x8c>
   22ed8:	2b0b      	cmp	r3, #11
   22eda:	d903      	bls.n	22ee4 <_malloc_r+0x68>
   22edc:	6023      	str	r3, [r4, #0]
   22ede:	441c      	add	r4, r3
   22ee0:	6025      	str	r5, [r4, #0]
   22ee2:	e004      	b.n	22eee <_malloc_r+0x72>
   22ee4:	6863      	ldr	r3, [r4, #4]
   22ee6:	42a2      	cmp	r2, r4
   22ee8:	bf0c      	ite	eq
   22eea:	600b      	streq	r3, [r1, #0]
   22eec:	6053      	strne	r3, [r2, #4]
   22eee:	4630      	mov	r0, r6
   22ef0:	f000 fca4 	bl	2383c <__malloc_unlock>
   22ef4:	f104 000b 	add.w	r0, r4, #11
   22ef8:	1d23      	adds	r3, r4, #4
   22efa:	f020 0007 	bic.w	r0, r0, #7
   22efe:	1ac2      	subs	r2, r0, r3
   22f00:	bf1c      	itt	ne
   22f02:	1a1b      	subne	r3, r3, r0
   22f04:	50a3      	strne	r3, [r4, r2]
   22f06:	e7c9      	b.n	22e9c <_malloc_r+0x20>
   22f08:	4622      	mov	r2, r4
   22f0a:	6864      	ldr	r4, [r4, #4]
   22f0c:	e7cc      	b.n	22ea8 <_malloc_r+0x2c>
   22f0e:	1cc4      	adds	r4, r0, #3
   22f10:	f024 0403 	bic.w	r4, r4, #3
   22f14:	42a0      	cmp	r0, r4
   22f16:	d0e3      	beq.n	22ee0 <_malloc_r+0x64>
   22f18:	1a21      	subs	r1, r4, r0
   22f1a:	4630      	mov	r0, r6
   22f1c:	f000 fb84 	bl	23628 <_sbrk_r>
   22f20:	3001      	adds	r0, #1
   22f22:	d1dd      	bne.n	22ee0 <_malloc_r+0x64>
   22f24:	e7cf      	b.n	22ec6 <_malloc_r+0x4a>
   22f26:	bf00      	nop
   22f28:	200214c0 	.word	0x200214c0
   22f2c:	200214bc 	.word	0x200214bc

00022f30 <_printf_float>:
   22f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f34:	b091      	sub	sp, #68	; 0x44
   22f36:	460c      	mov	r4, r1
   22f38:	4616      	mov	r6, r2
   22f3a:	461f      	mov	r7, r3
   22f3c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
   22f40:	4605      	mov	r5, r0
   22f42:	f000 fc71 	bl	23828 <_localeconv_r>
   22f46:	6803      	ldr	r3, [r0, #0]
   22f48:	4618      	mov	r0, r3
   22f4a:	9308      	str	r3, [sp, #32]
   22f4c:	f7e6 fa08 	bl	9360 <strlen>
   22f50:	2300      	movs	r3, #0
   22f52:	9009      	str	r0, [sp, #36]	; 0x24
   22f54:	930e      	str	r3, [sp, #56]	; 0x38
   22f56:	f8d8 3000 	ldr.w	r3, [r8]
   22f5a:	f894 a018 	ldrb.w	sl, [r4, #24]
   22f5e:	3307      	adds	r3, #7
   22f60:	f8d4 b000 	ldr.w	fp, [r4]
   22f64:	f023 0307 	bic.w	r3, r3, #7
   22f68:	f103 0208 	add.w	r2, r3, #8
   22f6c:	f8c8 2000 	str.w	r2, [r8]
   22f70:	f04f 32ff 	mov.w	r2, #4294967295
   22f74:	e9d3 8900 	ldrd	r8, r9, [r3]
   22f78:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
   22f7c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
   22f80:	930b      	str	r3, [sp, #44]	; 0x2c
   22f82:	4b9d      	ldr	r3, [pc, #628]	; (231f8 <_printf_float+0x2c8>)
   22f84:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   22f88:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
   22f8c:	f7e6 f852 	bl	9034 <__aeabi_dcmpun>
   22f90:	bb70      	cbnz	r0, 22ff0 <_printf_float+0xc0>
   22f92:	f04f 32ff 	mov.w	r2, #4294967295
   22f96:	4b98      	ldr	r3, [pc, #608]	; (231f8 <_printf_float+0x2c8>)
   22f98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   22f9c:	f7e6 f82c 	bl	8ff8 <__aeabi_dcmple>
   22fa0:	bb30      	cbnz	r0, 22ff0 <_printf_float+0xc0>
   22fa2:	2200      	movs	r2, #0
   22fa4:	2300      	movs	r3, #0
   22fa6:	4640      	mov	r0, r8
   22fa8:	4649      	mov	r1, r9
   22faa:	f7e6 f81b 	bl	8fe4 <__aeabi_dcmplt>
   22fae:	b110      	cbz	r0, 22fb6 <_printf_float+0x86>
   22fb0:	232d      	movs	r3, #45	; 0x2d
   22fb2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   22fb6:	4a91      	ldr	r2, [pc, #580]	; (231fc <_printf_float+0x2cc>)
   22fb8:	4b91      	ldr	r3, [pc, #580]	; (23200 <_printf_float+0x2d0>)
   22fba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   22fbe:	bf94      	ite	ls
   22fc0:	4690      	movls	r8, r2
   22fc2:	4698      	movhi	r8, r3
   22fc4:	2303      	movs	r3, #3
   22fc6:	f04f 0900 	mov.w	r9, #0
   22fca:	6123      	str	r3, [r4, #16]
   22fcc:	f02b 0304 	bic.w	r3, fp, #4
   22fd0:	6023      	str	r3, [r4, #0]
   22fd2:	4633      	mov	r3, r6
   22fd4:	aa0f      	add	r2, sp, #60	; 0x3c
   22fd6:	4621      	mov	r1, r4
   22fd8:	4628      	mov	r0, r5
   22fda:	9700      	str	r7, [sp, #0]
   22fdc:	f006 fc41 	bl	29862 <_printf_common>
   22fe0:	3001      	adds	r0, #1
   22fe2:	f040 8099 	bne.w	23118 <_printf_float+0x1e8>
   22fe6:	f04f 30ff 	mov.w	r0, #4294967295
   22fea:	b011      	add	sp, #68	; 0x44
   22fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22ff0:	4642      	mov	r2, r8
   22ff2:	464b      	mov	r3, r9
   22ff4:	4640      	mov	r0, r8
   22ff6:	4649      	mov	r1, r9
   22ff8:	f7e6 f81c 	bl	9034 <__aeabi_dcmpun>
   22ffc:	b140      	cbz	r0, 23010 <_printf_float+0xe0>
   22ffe:	464b      	mov	r3, r9
   23000:	4a80      	ldr	r2, [pc, #512]	; (23204 <_printf_float+0x2d4>)
   23002:	2b00      	cmp	r3, #0
   23004:	bfbc      	itt	lt
   23006:	232d      	movlt	r3, #45	; 0x2d
   23008:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
   2300c:	4b7e      	ldr	r3, [pc, #504]	; (23208 <_printf_float+0x2d8>)
   2300e:	e7d4      	b.n	22fba <_printf_float+0x8a>
   23010:	6863      	ldr	r3, [r4, #4]
   23012:	1c5a      	adds	r2, r3, #1
   23014:	d129      	bne.n	2306a <_printf_float+0x13a>
   23016:	2306      	movs	r3, #6
   23018:	6063      	str	r3, [r4, #4]
   2301a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
   2301e:	2200      	movs	r2, #0
   23020:	4628      	mov	r0, r5
   23022:	6023      	str	r3, [r4, #0]
   23024:	9206      	str	r2, [sp, #24]
   23026:	aa0e      	add	r2, sp, #56	; 0x38
   23028:	e9cd a204 	strd	sl, r2, [sp, #16]
   2302c:	aa0d      	add	r2, sp, #52	; 0x34
   2302e:	9203      	str	r2, [sp, #12]
   23030:	f10d 0233 	add.w	r2, sp, #51	; 0x33
   23034:	e9cd 3201 	strd	r3, r2, [sp, #4]
   23038:	6863      	ldr	r3, [r4, #4]
   2303a:	4642      	mov	r2, r8
   2303c:	9300      	str	r3, [sp, #0]
   2303e:	464b      	mov	r3, r9
   23040:	f006 fb6f 	bl	29722 <__cvt>
   23044:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
   23048:	4680      	mov	r8, r0
   2304a:	990d      	ldr	r1, [sp, #52]	; 0x34
   2304c:	d115      	bne.n	2307a <_printf_float+0x14a>
   2304e:	1ccb      	adds	r3, r1, #3
   23050:	db3b      	blt.n	230ca <_printf_float+0x19a>
   23052:	6863      	ldr	r3, [r4, #4]
   23054:	4299      	cmp	r1, r3
   23056:	dc38      	bgt.n	230ca <_printf_float+0x19a>
   23058:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   2305a:	4299      	cmp	r1, r3
   2305c:	db55      	blt.n	2310a <_printf_float+0x1da>
   2305e:	6823      	ldr	r3, [r4, #0]
   23060:	6121      	str	r1, [r4, #16]
   23062:	07d8      	lsls	r0, r3, #31
   23064:	d545      	bpl.n	230f2 <_printf_float+0x1c2>
   23066:	1c4b      	adds	r3, r1, #1
   23068:	e042      	b.n	230f0 <_printf_float+0x1c0>
   2306a:	f00a 02df 	and.w	r2, sl, #223	; 0xdf
   2306e:	2a47      	cmp	r2, #71	; 0x47
   23070:	d1d3      	bne.n	2301a <_printf_float+0xea>
   23072:	2b00      	cmp	r3, #0
   23074:	d1d1      	bne.n	2301a <_printf_float+0xea>
   23076:	2301      	movs	r3, #1
   23078:	e7ce      	b.n	23018 <_printf_float+0xe8>
   2307a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
   2307e:	d107      	bne.n	23090 <_printf_float+0x160>
   23080:	1cc8      	adds	r0, r1, #3
   23082:	db25      	blt.n	230d0 <_printf_float+0x1a0>
   23084:	6863      	ldr	r3, [r4, #4]
   23086:	428b      	cmp	r3, r1
   23088:	db22      	blt.n	230d0 <_printf_float+0x1a0>
   2308a:	f04f 0a67 	mov.w	sl, #103	; 0x67
   2308e:	e7e3      	b.n	23058 <_printf_float+0x128>
   23090:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   23094:	d81f      	bhi.n	230d6 <_printf_float+0x1a6>
   23096:	3901      	subs	r1, #1
   23098:	4652      	mov	r2, sl
   2309a:	f104 0050 	add.w	r0, r4, #80	; 0x50
   2309e:	910d      	str	r1, [sp, #52]	; 0x34
   230a0:	f006 fba6 	bl	297f0 <__exponent>
   230a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   230a6:	4681      	mov	r9, r0
   230a8:	1813      	adds	r3, r2, r0
   230aa:	2a01      	cmp	r2, #1
   230ac:	6123      	str	r3, [r4, #16]
   230ae:	dc02      	bgt.n	230b6 <_printf_float+0x186>
   230b0:	6822      	ldr	r2, [r4, #0]
   230b2:	07d2      	lsls	r2, r2, #31
   230b4:	d501      	bpl.n	230ba <_printf_float+0x18a>
   230b6:	3301      	adds	r3, #1
   230b8:	6123      	str	r3, [r4, #16]
   230ba:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
   230be:	2b00      	cmp	r3, #0
   230c0:	d087      	beq.n	22fd2 <_printf_float+0xa2>
   230c2:	232d      	movs	r3, #45	; 0x2d
   230c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   230c8:	e783      	b.n	22fd2 <_printf_float+0xa2>
   230ca:	f04f 0a65 	mov.w	sl, #101	; 0x65
   230ce:	e7e2      	b.n	23096 <_printf_float+0x166>
   230d0:	f04f 0a45 	mov.w	sl, #69	; 0x45
   230d4:	e7df      	b.n	23096 <_printf_float+0x166>
   230d6:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
   230da:	d1bd      	bne.n	23058 <_printf_float+0x128>
   230dc:	2900      	cmp	r1, #0
   230de:	6863      	ldr	r3, [r4, #4]
   230e0:	dd0b      	ble.n	230fa <_printf_float+0x1ca>
   230e2:	6121      	str	r1, [r4, #16]
   230e4:	b913      	cbnz	r3, 230ec <_printf_float+0x1bc>
   230e6:	6822      	ldr	r2, [r4, #0]
   230e8:	07d0      	lsls	r0, r2, #31
   230ea:	d502      	bpl.n	230f2 <_printf_float+0x1c2>
   230ec:	3301      	adds	r3, #1
   230ee:	440b      	add	r3, r1
   230f0:	6123      	str	r3, [r4, #16]
   230f2:	f04f 0900 	mov.w	r9, #0
   230f6:	65a1      	str	r1, [r4, #88]	; 0x58
   230f8:	e7df      	b.n	230ba <_printf_float+0x18a>
   230fa:	b913      	cbnz	r3, 23102 <_printf_float+0x1d2>
   230fc:	6822      	ldr	r2, [r4, #0]
   230fe:	07d2      	lsls	r2, r2, #31
   23100:	d501      	bpl.n	23106 <_printf_float+0x1d6>
   23102:	3302      	adds	r3, #2
   23104:	e7f4      	b.n	230f0 <_printf_float+0x1c0>
   23106:	2301      	movs	r3, #1
   23108:	e7f2      	b.n	230f0 <_printf_float+0x1c0>
   2310a:	2900      	cmp	r1, #0
   2310c:	bfd4      	ite	le
   2310e:	f1c1 0202 	rsble	r2, r1, #2
   23112:	2201      	movgt	r2, #1
   23114:	4413      	add	r3, r2
   23116:	e7eb      	b.n	230f0 <_printf_float+0x1c0>
   23118:	6823      	ldr	r3, [r4, #0]
   2311a:	055a      	lsls	r2, r3, #21
   2311c:	d407      	bmi.n	2312e <_printf_float+0x1fe>
   2311e:	6923      	ldr	r3, [r4, #16]
   23120:	4642      	mov	r2, r8
   23122:	4631      	mov	r1, r6
   23124:	4628      	mov	r0, r5
   23126:	47b8      	blx	r7
   23128:	3001      	adds	r0, #1
   2312a:	d12b      	bne.n	23184 <_printf_float+0x254>
   2312c:	e75b      	b.n	22fe6 <_printf_float+0xb6>
   2312e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
   23132:	f240 80dc 	bls.w	232ee <_printf_float+0x3be>
   23136:	2200      	movs	r2, #0
   23138:	2300      	movs	r3, #0
   2313a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   2313e:	f7e5 ff47 	bl	8fd0 <__aeabi_dcmpeq>
   23142:	2800      	cmp	r0, #0
   23144:	d033      	beq.n	231ae <_printf_float+0x27e>
   23146:	2301      	movs	r3, #1
   23148:	4a30      	ldr	r2, [pc, #192]	; (2320c <_printf_float+0x2dc>)
   2314a:	4631      	mov	r1, r6
   2314c:	4628      	mov	r0, r5
   2314e:	47b8      	blx	r7
   23150:	3001      	adds	r0, #1
   23152:	f43f af48 	beq.w	22fe6 <_printf_float+0xb6>
   23156:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	; 0x34
   2315a:	4543      	cmp	r3, r8
   2315c:	db02      	blt.n	23164 <_printf_float+0x234>
   2315e:	6823      	ldr	r3, [r4, #0]
   23160:	07d8      	lsls	r0, r3, #31
   23162:	d50f      	bpl.n	23184 <_printf_float+0x254>
   23164:	4631      	mov	r1, r6
   23166:	4628      	mov	r0, r5
   23168:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   2316c:	47b8      	blx	r7
   2316e:	3001      	adds	r0, #1
   23170:	f43f af39 	beq.w	22fe6 <_printf_float+0xb6>
   23174:	f04f 0900 	mov.w	r9, #0
   23178:	f108 38ff 	add.w	r8, r8, #4294967295
   2317c:	f104 0a1a 	add.w	sl, r4, #26
   23180:	45c8      	cmp	r8, r9
   23182:	dc09      	bgt.n	23198 <_printf_float+0x268>
   23184:	6823      	ldr	r3, [r4, #0]
   23186:	079b      	lsls	r3, r3, #30
   23188:	f100 8102 	bmi.w	23390 <_printf_float+0x460>
   2318c:	68e0      	ldr	r0, [r4, #12]
   2318e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   23190:	4298      	cmp	r0, r3
   23192:	bfb8      	it	lt
   23194:	4618      	movlt	r0, r3
   23196:	e728      	b.n	22fea <_printf_float+0xba>
   23198:	2301      	movs	r3, #1
   2319a:	4652      	mov	r2, sl
   2319c:	4631      	mov	r1, r6
   2319e:	4628      	mov	r0, r5
   231a0:	47b8      	blx	r7
   231a2:	3001      	adds	r0, #1
   231a4:	f43f af1f 	beq.w	22fe6 <_printf_float+0xb6>
   231a8:	f109 0901 	add.w	r9, r9, #1
   231ac:	e7e8      	b.n	23180 <_printf_float+0x250>
   231ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   231b0:	2b00      	cmp	r3, #0
   231b2:	dc38      	bgt.n	23226 <_printf_float+0x2f6>
   231b4:	2301      	movs	r3, #1
   231b6:	4a15      	ldr	r2, [pc, #84]	; (2320c <_printf_float+0x2dc>)
   231b8:	4631      	mov	r1, r6
   231ba:	4628      	mov	r0, r5
   231bc:	47b8      	blx	r7
   231be:	3001      	adds	r0, #1
   231c0:	f43f af11 	beq.w	22fe6 <_printf_float+0xb6>
   231c4:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	; 0x34
   231c8:	ea59 0303 	orrs.w	r3, r9, r3
   231cc:	d102      	bne.n	231d4 <_printf_float+0x2a4>
   231ce:	6823      	ldr	r3, [r4, #0]
   231d0:	07d9      	lsls	r1, r3, #31
   231d2:	d5d7      	bpl.n	23184 <_printf_float+0x254>
   231d4:	4631      	mov	r1, r6
   231d6:	4628      	mov	r0, r5
   231d8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   231dc:	47b8      	blx	r7
   231de:	3001      	adds	r0, #1
   231e0:	f43f af01 	beq.w	22fe6 <_printf_float+0xb6>
   231e4:	f04f 0a00 	mov.w	sl, #0
   231e8:	f104 0b1a 	add.w	fp, r4, #26
   231ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   231ee:	425b      	negs	r3, r3
   231f0:	4553      	cmp	r3, sl
   231f2:	dc0d      	bgt.n	23210 <_printf_float+0x2e0>
   231f4:	464b      	mov	r3, r9
   231f6:	e793      	b.n	23120 <_printf_float+0x1f0>
   231f8:	7fefffff 	.word	0x7fefffff
   231fc:	00030ec9 	.word	0x00030ec9
   23200:	0002c766 	.word	0x0002c766
   23204:	00030ecd 	.word	0x00030ecd
   23208:	00030ed1 	.word	0x00030ed1
   2320c:	00030d67 	.word	0x00030d67
   23210:	2301      	movs	r3, #1
   23212:	465a      	mov	r2, fp
   23214:	4631      	mov	r1, r6
   23216:	4628      	mov	r0, r5
   23218:	47b8      	blx	r7
   2321a:	3001      	adds	r0, #1
   2321c:	f43f aee3 	beq.w	22fe6 <_printf_float+0xb6>
   23220:	f10a 0a01 	add.w	sl, sl, #1
   23224:	e7e2      	b.n	231ec <_printf_float+0x2bc>
   23226:	6da3      	ldr	r3, [r4, #88]	; 0x58
   23228:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   2322c:	4553      	cmp	r3, sl
   2322e:	bfa8      	it	ge
   23230:	4653      	movge	r3, sl
   23232:	2b00      	cmp	r3, #0
   23234:	4699      	mov	r9, r3
   23236:	dc36      	bgt.n	232a6 <_printf_float+0x376>
   23238:	f04f 0b00 	mov.w	fp, #0
   2323c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   23240:	f104 021a 	add.w	r2, r4, #26
   23244:	6da3      	ldr	r3, [r4, #88]	; 0x58
   23246:	930a      	str	r3, [sp, #40]	; 0x28
   23248:	eba3 0309 	sub.w	r3, r3, r9
   2324c:	455b      	cmp	r3, fp
   2324e:	dc31      	bgt.n	232b4 <_printf_float+0x384>
   23250:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   23252:	459a      	cmp	sl, r3
   23254:	dc3a      	bgt.n	232cc <_printf_float+0x39c>
   23256:	6823      	ldr	r3, [r4, #0]
   23258:	07da      	lsls	r2, r3, #31
   2325a:	d437      	bmi.n	232cc <_printf_float+0x39c>
   2325c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   2325e:	ebaa 0903 	sub.w	r9, sl, r3
   23262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   23264:	ebaa 0303 	sub.w	r3, sl, r3
   23268:	4599      	cmp	r9, r3
   2326a:	bfa8      	it	ge
   2326c:	4699      	movge	r9, r3
   2326e:	f1b9 0f00 	cmp.w	r9, #0
   23272:	dc33      	bgt.n	232dc <_printf_float+0x3ac>
   23274:	f04f 0800 	mov.w	r8, #0
   23278:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
   2327c:	f104 0b1a 	add.w	fp, r4, #26
   23280:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   23282:	ebaa 0303 	sub.w	r3, sl, r3
   23286:	eba3 0309 	sub.w	r3, r3, r9
   2328a:	4543      	cmp	r3, r8
   2328c:	f77f af7a 	ble.w	23184 <_printf_float+0x254>
   23290:	2301      	movs	r3, #1
   23292:	465a      	mov	r2, fp
   23294:	4631      	mov	r1, r6
   23296:	4628      	mov	r0, r5
   23298:	47b8      	blx	r7
   2329a:	3001      	adds	r0, #1
   2329c:	f43f aea3 	beq.w	22fe6 <_printf_float+0xb6>
   232a0:	f108 0801 	add.w	r8, r8, #1
   232a4:	e7ec      	b.n	23280 <_printf_float+0x350>
   232a6:	4642      	mov	r2, r8
   232a8:	4631      	mov	r1, r6
   232aa:	4628      	mov	r0, r5
   232ac:	47b8      	blx	r7
   232ae:	3001      	adds	r0, #1
   232b0:	d1c2      	bne.n	23238 <_printf_float+0x308>
   232b2:	e698      	b.n	22fe6 <_printf_float+0xb6>
   232b4:	2301      	movs	r3, #1
   232b6:	4631      	mov	r1, r6
   232b8:	4628      	mov	r0, r5
   232ba:	920a      	str	r2, [sp, #40]	; 0x28
   232bc:	47b8      	blx	r7
   232be:	3001      	adds	r0, #1
   232c0:	f43f ae91 	beq.w	22fe6 <_printf_float+0xb6>
   232c4:	f10b 0b01 	add.w	fp, fp, #1
   232c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   232ca:	e7bb      	b.n	23244 <_printf_float+0x314>
   232cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   232d0:	4631      	mov	r1, r6
   232d2:	4628      	mov	r0, r5
   232d4:	47b8      	blx	r7
   232d6:	3001      	adds	r0, #1
   232d8:	d1c0      	bne.n	2325c <_printf_float+0x32c>
   232da:	e684      	b.n	22fe6 <_printf_float+0xb6>
   232dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   232de:	464b      	mov	r3, r9
   232e0:	4631      	mov	r1, r6
   232e2:	4628      	mov	r0, r5
   232e4:	4442      	add	r2, r8
   232e6:	47b8      	blx	r7
   232e8:	3001      	adds	r0, #1
   232ea:	d1c3      	bne.n	23274 <_printf_float+0x344>
   232ec:	e67b      	b.n	22fe6 <_printf_float+0xb6>
   232ee:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   232f2:	f1ba 0f01 	cmp.w	sl, #1
   232f6:	dc01      	bgt.n	232fc <_printf_float+0x3cc>
   232f8:	07db      	lsls	r3, r3, #31
   232fa:	d536      	bpl.n	2336a <_printf_float+0x43a>
   232fc:	2301      	movs	r3, #1
   232fe:	4642      	mov	r2, r8
   23300:	4631      	mov	r1, r6
   23302:	4628      	mov	r0, r5
   23304:	47b8      	blx	r7
   23306:	3001      	adds	r0, #1
   23308:	f43f ae6d 	beq.w	22fe6 <_printf_float+0xb6>
   2330c:	4631      	mov	r1, r6
   2330e:	4628      	mov	r0, r5
   23310:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   23314:	47b8      	blx	r7
   23316:	3001      	adds	r0, #1
   23318:	f43f ae65 	beq.w	22fe6 <_printf_float+0xb6>
   2331c:	2200      	movs	r2, #0
   2331e:	2300      	movs	r3, #0
   23320:	f10a 3aff 	add.w	sl, sl, #4294967295
   23324:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
   23328:	f7e5 fe52 	bl	8fd0 <__aeabi_dcmpeq>
   2332c:	b9c0      	cbnz	r0, 23360 <_printf_float+0x430>
   2332e:	4653      	mov	r3, sl
   23330:	f108 0201 	add.w	r2, r8, #1
   23334:	4631      	mov	r1, r6
   23336:	4628      	mov	r0, r5
   23338:	47b8      	blx	r7
   2333a:	3001      	adds	r0, #1
   2333c:	d10c      	bne.n	23358 <_printf_float+0x428>
   2333e:	e652      	b.n	22fe6 <_printf_float+0xb6>
   23340:	2301      	movs	r3, #1
   23342:	465a      	mov	r2, fp
   23344:	4631      	mov	r1, r6
   23346:	4628      	mov	r0, r5
   23348:	47b8      	blx	r7
   2334a:	3001      	adds	r0, #1
   2334c:	f43f ae4b 	beq.w	22fe6 <_printf_float+0xb6>
   23350:	f108 0801 	add.w	r8, r8, #1
   23354:	45d0      	cmp	r8, sl
   23356:	dbf3      	blt.n	23340 <_printf_float+0x410>
   23358:	464b      	mov	r3, r9
   2335a:	f104 0250 	add.w	r2, r4, #80	; 0x50
   2335e:	e6e0      	b.n	23122 <_printf_float+0x1f2>
   23360:	f04f 0800 	mov.w	r8, #0
   23364:	f104 0b1a 	add.w	fp, r4, #26
   23368:	e7f4      	b.n	23354 <_printf_float+0x424>
   2336a:	2301      	movs	r3, #1
   2336c:	4642      	mov	r2, r8
   2336e:	e7e1      	b.n	23334 <_printf_float+0x404>
   23370:	2301      	movs	r3, #1
   23372:	464a      	mov	r2, r9
   23374:	4631      	mov	r1, r6
   23376:	4628      	mov	r0, r5
   23378:	47b8      	blx	r7
   2337a:	3001      	adds	r0, #1
   2337c:	f43f ae33 	beq.w	22fe6 <_printf_float+0xb6>
   23380:	f108 0801 	add.w	r8, r8, #1
   23384:	68e3      	ldr	r3, [r4, #12]
   23386:	990f      	ldr	r1, [sp, #60]	; 0x3c
   23388:	1a5b      	subs	r3, r3, r1
   2338a:	4543      	cmp	r3, r8
   2338c:	dcf0      	bgt.n	23370 <_printf_float+0x440>
   2338e:	e6fd      	b.n	2318c <_printf_float+0x25c>
   23390:	f04f 0800 	mov.w	r8, #0
   23394:	f104 0919 	add.w	r9, r4, #25
   23398:	e7f4      	b.n	23384 <_printf_float+0x454>
   2339a:	bf00      	nop

0002339c <_printf_i>:
   2339c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   233a0:	7e0f      	ldrb	r7, [r1, #24]
   233a2:	4691      	mov	r9, r2
   233a4:	4680      	mov	r8, r0
   233a6:	460c      	mov	r4, r1
   233a8:	2f78      	cmp	r7, #120	; 0x78
   233aa:	469a      	mov	sl, r3
   233ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   233ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
   233b2:	d807      	bhi.n	233c4 <_printf_i+0x28>
   233b4:	2f62      	cmp	r7, #98	; 0x62
   233b6:	d80a      	bhi.n	233ce <_printf_i+0x32>
   233b8:	2f00      	cmp	r7, #0
   233ba:	f000 80e0 	beq.w	2357e <_printf_i+0x1e2>
   233be:	2f58      	cmp	r7, #88	; 0x58
   233c0:	f000 80bb 	beq.w	2353a <_printf_i+0x19e>
   233c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
   233c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
   233cc:	e03a      	b.n	23444 <_printf_i+0xa8>
   233ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
   233d2:	2b15      	cmp	r3, #21
   233d4:	d8f6      	bhi.n	233c4 <_printf_i+0x28>
   233d6:	a101      	add	r1, pc, #4	; (adr r1, 233dc <_printf_i+0x40>)
   233d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   233dc:	00023435 	.word	0x00023435
   233e0:	00023449 	.word	0x00023449
   233e4:	000233c5 	.word	0x000233c5
   233e8:	000233c5 	.word	0x000233c5
   233ec:	000233c5 	.word	0x000233c5
   233f0:	000233c5 	.word	0x000233c5
   233f4:	00023449 	.word	0x00023449
   233f8:	000233c5 	.word	0x000233c5
   233fc:	000233c5 	.word	0x000233c5
   23400:	000233c5 	.word	0x000233c5
   23404:	000233c5 	.word	0x000233c5
   23408:	00023565 	.word	0x00023565
   2340c:	000234d9 	.word	0x000234d9
   23410:	0002351b 	.word	0x0002351b
   23414:	000233c5 	.word	0x000233c5
   23418:	000233c5 	.word	0x000233c5
   2341c:	00023587 	.word	0x00023587
   23420:	000233c5 	.word	0x000233c5
   23424:	000234d9 	.word	0x000234d9
   23428:	000233c5 	.word	0x000233c5
   2342c:	000233c5 	.word	0x000233c5
   23430:	00023523 	.word	0x00023523
   23434:	682b      	ldr	r3, [r5, #0]
   23436:	f104 0642 	add.w	r6, r4, #66	; 0x42
   2343a:	1d1a      	adds	r2, r3, #4
   2343c:	681b      	ldr	r3, [r3, #0]
   2343e:	602a      	str	r2, [r5, #0]
   23440:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   23444:	2301      	movs	r3, #1
   23446:	e0ab      	b.n	235a0 <_printf_i+0x204>
   23448:	6823      	ldr	r3, [r4, #0]
   2344a:	6829      	ldr	r1, [r5, #0]
   2344c:	061f      	lsls	r7, r3, #24
   2344e:	f101 0004 	add.w	r0, r1, #4
   23452:	6028      	str	r0, [r5, #0]
   23454:	d501      	bpl.n	2345a <_printf_i+0xbe>
   23456:	680d      	ldr	r5, [r1, #0]
   23458:	e003      	b.n	23462 <_printf_i+0xc6>
   2345a:	065e      	lsls	r6, r3, #25
   2345c:	d5fb      	bpl.n	23456 <_printf_i+0xba>
   2345e:	f9b1 5000 	ldrsh.w	r5, [r1]
   23462:	2d00      	cmp	r5, #0
   23464:	6861      	ldr	r1, [r4, #4]
   23466:	da7a      	bge.n	2355e <_printf_i+0x1c2>
   23468:	202d      	movs	r0, #45	; 0x2d
   2346a:	2900      	cmp	r1, #0
   2346c:	60a1      	str	r1, [r4, #8]
   2346e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   23472:	da2d      	bge.n	234d0 <_printf_i+0x134>
   23474:	426d      	negs	r5, r5
   23476:	485e      	ldr	r0, [pc, #376]	; (235f0 <_printf_i+0x254>)
   23478:	230a      	movs	r3, #10
   2347a:	4616      	mov	r6, r2
   2347c:	fbb5 f1f3 	udiv	r1, r5, r3
   23480:	fb03 5711 	mls	r7, r3, r1, r5
   23484:	5dc7      	ldrb	r7, [r0, r7]
   23486:	f806 7d01 	strb.w	r7, [r6, #-1]!
   2348a:	462f      	mov	r7, r5
   2348c:	460d      	mov	r5, r1
   2348e:	42bb      	cmp	r3, r7
   23490:	d9f4      	bls.n	2347c <_printf_i+0xe0>
   23492:	2b08      	cmp	r3, #8
   23494:	d10b      	bne.n	234ae <_printf_i+0x112>
   23496:	6823      	ldr	r3, [r4, #0]
   23498:	07df      	lsls	r7, r3, #31
   2349a:	d508      	bpl.n	234ae <_printf_i+0x112>
   2349c:	6923      	ldr	r3, [r4, #16]
   2349e:	6861      	ldr	r1, [r4, #4]
   234a0:	4299      	cmp	r1, r3
   234a2:	bfde      	ittt	le
   234a4:	2330      	movle	r3, #48	; 0x30
   234a6:	f806 3c01 	strble.w	r3, [r6, #-1]
   234aa:	f106 36ff 	addle.w	r6, r6, #4294967295
   234ae:	1b92      	subs	r2, r2, r6
   234b0:	6122      	str	r2, [r4, #16]
   234b2:	464b      	mov	r3, r9
   234b4:	aa03      	add	r2, sp, #12
   234b6:	4621      	mov	r1, r4
   234b8:	4640      	mov	r0, r8
   234ba:	f8cd a000 	str.w	sl, [sp]
   234be:	f006 f9d0 	bl	29862 <_printf_common>
   234c2:	3001      	adds	r0, #1
   234c4:	d171      	bne.n	235aa <_printf_i+0x20e>
   234c6:	f04f 30ff 	mov.w	r0, #4294967295
   234ca:	b004      	add	sp, #16
   234cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   234d0:	f023 0304 	bic.w	r3, r3, #4
   234d4:	6023      	str	r3, [r4, #0]
   234d6:	e7cd      	b.n	23474 <_printf_i+0xd8>
   234d8:	682b      	ldr	r3, [r5, #0]
   234da:	6820      	ldr	r0, [r4, #0]
   234dc:	1d19      	adds	r1, r3, #4
   234de:	6029      	str	r1, [r5, #0]
   234e0:	0605      	lsls	r5, r0, #24
   234e2:	d501      	bpl.n	234e8 <_printf_i+0x14c>
   234e4:	681d      	ldr	r5, [r3, #0]
   234e6:	e002      	b.n	234ee <_printf_i+0x152>
   234e8:	0641      	lsls	r1, r0, #25
   234ea:	d5fb      	bpl.n	234e4 <_printf_i+0x148>
   234ec:	881d      	ldrh	r5, [r3, #0]
   234ee:	2f6f      	cmp	r7, #111	; 0x6f
   234f0:	483f      	ldr	r0, [pc, #252]	; (235f0 <_printf_i+0x254>)
   234f2:	bf14      	ite	ne
   234f4:	230a      	movne	r3, #10
   234f6:	2308      	moveq	r3, #8
   234f8:	2100      	movs	r1, #0
   234fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   234fe:	6866      	ldr	r6, [r4, #4]
   23500:	2e00      	cmp	r6, #0
   23502:	60a6      	str	r6, [r4, #8]
   23504:	dbb9      	blt.n	2347a <_printf_i+0xde>
   23506:	6821      	ldr	r1, [r4, #0]
   23508:	f021 0104 	bic.w	r1, r1, #4
   2350c:	6021      	str	r1, [r4, #0]
   2350e:	2d00      	cmp	r5, #0
   23510:	d1b3      	bne.n	2347a <_printf_i+0xde>
   23512:	2e00      	cmp	r6, #0
   23514:	d1b1      	bne.n	2347a <_printf_i+0xde>
   23516:	4616      	mov	r6, r2
   23518:	e7bb      	b.n	23492 <_printf_i+0xf6>
   2351a:	6823      	ldr	r3, [r4, #0]
   2351c:	f043 0320 	orr.w	r3, r3, #32
   23520:	6023      	str	r3, [r4, #0]
   23522:	2778      	movs	r7, #120	; 0x78
   23524:	4833      	ldr	r0, [pc, #204]	; (235f4 <_printf_i+0x258>)
   23526:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
   2352a:	6829      	ldr	r1, [r5, #0]
   2352c:	6823      	ldr	r3, [r4, #0]
   2352e:	1d0e      	adds	r6, r1, #4
   23530:	602e      	str	r6, [r5, #0]
   23532:	061e      	lsls	r6, r3, #24
   23534:	d503      	bpl.n	2353e <_printf_i+0x1a2>
   23536:	680d      	ldr	r5, [r1, #0]
   23538:	e004      	b.n	23544 <_printf_i+0x1a8>
   2353a:	482d      	ldr	r0, [pc, #180]	; (235f0 <_printf_i+0x254>)
   2353c:	e7f3      	b.n	23526 <_printf_i+0x18a>
   2353e:	065d      	lsls	r5, r3, #25
   23540:	d5f9      	bpl.n	23536 <_printf_i+0x19a>
   23542:	880d      	ldrh	r5, [r1, #0]
   23544:	07d9      	lsls	r1, r3, #31
   23546:	bf44      	itt	mi
   23548:	f043 0320 	orrmi.w	r3, r3, #32
   2354c:	6023      	strmi	r3, [r4, #0]
   2354e:	b10d      	cbz	r5, 23554 <_printf_i+0x1b8>
   23550:	2310      	movs	r3, #16
   23552:	e7d1      	b.n	234f8 <_printf_i+0x15c>
   23554:	6823      	ldr	r3, [r4, #0]
   23556:	f023 0320 	bic.w	r3, r3, #32
   2355a:	6023      	str	r3, [r4, #0]
   2355c:	e7f8      	b.n	23550 <_printf_i+0x1b4>
   2355e:	4824      	ldr	r0, [pc, #144]	; (235f0 <_printf_i+0x254>)
   23560:	230a      	movs	r3, #10
   23562:	e7cc      	b.n	234fe <_printf_i+0x162>
   23564:	682b      	ldr	r3, [r5, #0]
   23566:	6826      	ldr	r6, [r4, #0]
   23568:	1d18      	adds	r0, r3, #4
   2356a:	6961      	ldr	r1, [r4, #20]
   2356c:	6028      	str	r0, [r5, #0]
   2356e:	0635      	lsls	r5, r6, #24
   23570:	681b      	ldr	r3, [r3, #0]
   23572:	d501      	bpl.n	23578 <_printf_i+0x1dc>
   23574:	6019      	str	r1, [r3, #0]
   23576:	e002      	b.n	2357e <_printf_i+0x1e2>
   23578:	0670      	lsls	r0, r6, #25
   2357a:	d5fb      	bpl.n	23574 <_printf_i+0x1d8>
   2357c:	8019      	strh	r1, [r3, #0]
   2357e:	2300      	movs	r3, #0
   23580:	4616      	mov	r6, r2
   23582:	6123      	str	r3, [r4, #16]
   23584:	e795      	b.n	234b2 <_printf_i+0x116>
   23586:	682b      	ldr	r3, [r5, #0]
   23588:	2100      	movs	r1, #0
   2358a:	1d1a      	adds	r2, r3, #4
   2358c:	602a      	str	r2, [r5, #0]
   2358e:	681e      	ldr	r6, [r3, #0]
   23590:	6862      	ldr	r2, [r4, #4]
   23592:	4630      	mov	r0, r6
   23594:	f006 fad2 	bl	29b3c <memchr>
   23598:	b108      	cbz	r0, 2359e <_printf_i+0x202>
   2359a:	1b80      	subs	r0, r0, r6
   2359c:	6060      	str	r0, [r4, #4]
   2359e:	6863      	ldr	r3, [r4, #4]
   235a0:	6123      	str	r3, [r4, #16]
   235a2:	2300      	movs	r3, #0
   235a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   235a8:	e783      	b.n	234b2 <_printf_i+0x116>
   235aa:	6923      	ldr	r3, [r4, #16]
   235ac:	4632      	mov	r2, r6
   235ae:	4649      	mov	r1, r9
   235b0:	4640      	mov	r0, r8
   235b2:	47d0      	blx	sl
   235b4:	3001      	adds	r0, #1
   235b6:	d086      	beq.n	234c6 <_printf_i+0x12a>
   235b8:	6823      	ldr	r3, [r4, #0]
   235ba:	079b      	lsls	r3, r3, #30
   235bc:	d414      	bmi.n	235e8 <_printf_i+0x24c>
   235be:	68e0      	ldr	r0, [r4, #12]
   235c0:	9b03      	ldr	r3, [sp, #12]
   235c2:	4298      	cmp	r0, r3
   235c4:	bfb8      	it	lt
   235c6:	4618      	movlt	r0, r3
   235c8:	e77f      	b.n	234ca <_printf_i+0x12e>
   235ca:	2301      	movs	r3, #1
   235cc:	4632      	mov	r2, r6
   235ce:	4649      	mov	r1, r9
   235d0:	4640      	mov	r0, r8
   235d2:	47d0      	blx	sl
   235d4:	3001      	adds	r0, #1
   235d6:	f43f af76 	beq.w	234c6 <_printf_i+0x12a>
   235da:	3501      	adds	r5, #1
   235dc:	68e3      	ldr	r3, [r4, #12]
   235de:	9903      	ldr	r1, [sp, #12]
   235e0:	1a5b      	subs	r3, r3, r1
   235e2:	42ab      	cmp	r3, r5
   235e4:	dcf1      	bgt.n	235ca <_printf_i+0x22e>
   235e6:	e7ea      	b.n	235be <_printf_i+0x222>
   235e8:	2500      	movs	r5, #0
   235ea:	f104 0619 	add.w	r6, r4, #25
   235ee:	e7f5      	b.n	235dc <_printf_i+0x240>
   235f0:	00030ed5 	.word	0x00030ed5
   235f4:	00030ee6 	.word	0x00030ee6

000235f8 <iprintf>:
   235f8:	b40f      	push	{r0, r1, r2, r3}
   235fa:	4b0a      	ldr	r3, [pc, #40]	; (23624 <iprintf+0x2c>)
   235fc:	b513      	push	{r0, r1, r4, lr}
   235fe:	681c      	ldr	r4, [r3, #0]
   23600:	b124      	cbz	r4, 2360c <iprintf+0x14>
   23602:	69a3      	ldr	r3, [r4, #24]
   23604:	b913      	cbnz	r3, 2360c <iprintf+0x14>
   23606:	4620      	mov	r0, r4
   23608:	f000 f87e 	bl	23708 <__sinit>
   2360c:	ab05      	add	r3, sp, #20
   2360e:	9a04      	ldr	r2, [sp, #16]
   23610:	68a1      	ldr	r1, [r4, #8]
   23612:	4620      	mov	r0, r4
   23614:	9301      	str	r3, [sp, #4]
   23616:	f000 fc35 	bl	23e84 <_vfiprintf_r>
   2361a:	b002      	add	sp, #8
   2361c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   23620:	b004      	add	sp, #16
   23622:	4770      	bx	lr
   23624:	20008744 	.word	0x20008744

00023628 <_sbrk_r>:
   23628:	b538      	push	{r3, r4, r5, lr}
   2362a:	2300      	movs	r3, #0
   2362c:	4d05      	ldr	r5, [pc, #20]	; (23644 <_sbrk_r+0x1c>)
   2362e:	4604      	mov	r4, r0
   23630:	4608      	mov	r0, r1
   23632:	602b      	str	r3, [r5, #0]
   23634:	f7ed fc3a 	bl	10eac <_sbrk>
   23638:	1c43      	adds	r3, r0, #1
   2363a:	d102      	bne.n	23642 <_sbrk_r+0x1a>
   2363c:	682b      	ldr	r3, [r5, #0]
   2363e:	b103      	cbz	r3, 23642 <_sbrk_r+0x1a>
   23640:	6023      	str	r3, [r4, #0]
   23642:	bd38      	pop	{r3, r4, r5, pc}
   23644:	200214c4 	.word	0x200214c4

00023648 <__assert_func>:
   23648:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   2364a:	4614      	mov	r4, r2
   2364c:	461a      	mov	r2, r3
   2364e:	4b09      	ldr	r3, [pc, #36]	; (23674 <__assert_func+0x2c>)
   23650:	4605      	mov	r5, r0
   23652:	681b      	ldr	r3, [r3, #0]
   23654:	68d8      	ldr	r0, [r3, #12]
   23656:	b954      	cbnz	r4, 2366e <__assert_func+0x26>
   23658:	4b07      	ldr	r3, [pc, #28]	; (23678 <__assert_func+0x30>)
   2365a:	461c      	mov	r4, r3
   2365c:	9100      	str	r1, [sp, #0]
   2365e:	4907      	ldr	r1, [pc, #28]	; (2367c <__assert_func+0x34>)
   23660:	e9cd 3401 	strd	r3, r4, [sp, #4]
   23664:	462b      	mov	r3, r5
   23666:	f000 f8cd 	bl	23804 <fiprintf>
   2366a:	f006 fb49 	bl	29d00 <abort>
   2366e:	4b04      	ldr	r3, [pc, #16]	; (23680 <__assert_func+0x38>)
   23670:	e7f4      	b.n	2365c <__assert_func+0x14>
   23672:	bf00      	nop
   23674:	20008744 	.word	0x20008744
   23678:	0002f10c 	.word	0x0002f10c
   2367c:	00030f04 	.word	0x00030f04
   23680:	00030ef7 	.word	0x00030ef7

00023684 <std>:
   23684:	2300      	movs	r3, #0
   23686:	b510      	push	{r4, lr}
   23688:	4604      	mov	r4, r0
   2368a:	6083      	str	r3, [r0, #8]
   2368c:	8181      	strh	r1, [r0, #12]
   2368e:	4619      	mov	r1, r3
   23690:	6643      	str	r3, [r0, #100]	; 0x64
   23692:	81c2      	strh	r2, [r0, #14]
   23694:	2208      	movs	r2, #8
   23696:	6183      	str	r3, [r0, #24]
   23698:	e9c0 3300 	strd	r3, r3, [r0]
   2369c:	e9c0 3304 	strd	r3, r3, [r0, #16]
   236a0:	305c      	adds	r0, #92	; 0x5c
   236a2:	f006 f828 	bl	296f6 <memset>
   236a6:	4b05      	ldr	r3, [pc, #20]	; (236bc <std+0x38>)
   236a8:	6224      	str	r4, [r4, #32]
   236aa:	6263      	str	r3, [r4, #36]	; 0x24
   236ac:	4b04      	ldr	r3, [pc, #16]	; (236c0 <std+0x3c>)
   236ae:	62a3      	str	r3, [r4, #40]	; 0x28
   236b0:	4b04      	ldr	r3, [pc, #16]	; (236c4 <std+0x40>)
   236b2:	62e3      	str	r3, [r4, #44]	; 0x2c
   236b4:	4b04      	ldr	r3, [pc, #16]	; (236c8 <std+0x44>)
   236b6:	6323      	str	r3, [r4, #48]	; 0x30
   236b8:	bd10      	pop	{r4, pc}
   236ba:	bf00      	nop
   236bc:	00029c7b 	.word	0x00029c7b
   236c0:	00029c9d 	.word	0x00029c9d
   236c4:	00029cd5 	.word	0x00029cd5
   236c8:	00029cf9 	.word	0x00029cf9

000236cc <_cleanup_r>:
   236cc:	4901      	ldr	r1, [pc, #4]	; (236d4 <_cleanup_r+0x8>)
   236ce:	f006 ba16 	b.w	29afe <_fwalk_reent>
   236d2:	bf00      	nop
   236d4:	0002429d 	.word	0x0002429d

000236d8 <__sfp_lock_acquire>:
   236d8:	4801      	ldr	r0, [pc, #4]	; (236e0 <__sfp_lock_acquire+0x8>)
   236da:	f7ed bc2b 	b.w	10f34 <__retarget_lock_acquire_recursive>
   236de:	bf00      	nop
   236e0:	20008a94 	.word	0x20008a94

000236e4 <__sfp_lock_release>:
   236e4:	4801      	ldr	r0, [pc, #4]	; (236ec <__sfp_lock_release+0x8>)
   236e6:	f7ed bc41 	b.w	10f6c <__retarget_lock_release_recursive>
   236ea:	bf00      	nop
   236ec:	20008a94 	.word	0x20008a94

000236f0 <__sinit_lock_acquire>:
   236f0:	4801      	ldr	r0, [pc, #4]	; (236f8 <__sinit_lock_acquire+0x8>)
   236f2:	f7ed bc1f 	b.w	10f34 <__retarget_lock_acquire_recursive>
   236f6:	bf00      	nop
   236f8:	20008aa8 	.word	0x20008aa8

000236fc <__sinit_lock_release>:
   236fc:	4801      	ldr	r0, [pc, #4]	; (23704 <__sinit_lock_release+0x8>)
   236fe:	f7ed bc35 	b.w	10f6c <__retarget_lock_release_recursive>
   23702:	bf00      	nop
   23704:	20008aa8 	.word	0x20008aa8

00023708 <__sinit>:
   23708:	b510      	push	{r4, lr}
   2370a:	4604      	mov	r4, r0
   2370c:	f7ff fff0 	bl	236f0 <__sinit_lock_acquire>
   23710:	69a3      	ldr	r3, [r4, #24]
   23712:	b11b      	cbz	r3, 2371c <__sinit+0x14>
   23714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   23718:	f7ff bff0 	b.w	236fc <__sinit_lock_release>
   2371c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
   23720:	6523      	str	r3, [r4, #80]	; 0x50
   23722:	4620      	mov	r0, r4
   23724:	4b12      	ldr	r3, [pc, #72]	; (23770 <__sinit+0x68>)
   23726:	4a13      	ldr	r2, [pc, #76]	; (23774 <__sinit+0x6c>)
   23728:	681b      	ldr	r3, [r3, #0]
   2372a:	62a2      	str	r2, [r4, #40]	; 0x28
   2372c:	42a3      	cmp	r3, r4
   2372e:	bf04      	itt	eq
   23730:	2301      	moveq	r3, #1
   23732:	61a3      	streq	r3, [r4, #24]
   23734:	f000 f820 	bl	23778 <__sfp>
   23738:	6060      	str	r0, [r4, #4]
   2373a:	4620      	mov	r0, r4
   2373c:	f000 f81c 	bl	23778 <__sfp>
   23740:	60a0      	str	r0, [r4, #8]
   23742:	4620      	mov	r0, r4
   23744:	f000 f818 	bl	23778 <__sfp>
   23748:	2200      	movs	r2, #0
   2374a:	2104      	movs	r1, #4
   2374c:	60e0      	str	r0, [r4, #12]
   2374e:	6860      	ldr	r0, [r4, #4]
   23750:	f7ff ff98 	bl	23684 <std>
   23754:	2201      	movs	r2, #1
   23756:	2109      	movs	r1, #9
   23758:	68a0      	ldr	r0, [r4, #8]
   2375a:	f7ff ff93 	bl	23684 <std>
   2375e:	2202      	movs	r2, #2
   23760:	2112      	movs	r1, #18
   23762:	68e0      	ldr	r0, [r4, #12]
   23764:	f7ff ff8e 	bl	23684 <std>
   23768:	2301      	movs	r3, #1
   2376a:	61a3      	str	r3, [r4, #24]
   2376c:	e7d2      	b.n	23714 <__sinit+0xc>
   2376e:	bf00      	nop
   23770:	0002b454 	.word	0x0002b454
   23774:	000236cd 	.word	0x000236cd

00023778 <__sfp>:
   23778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2377a:	4607      	mov	r7, r0
   2377c:	f7ff ffac 	bl	236d8 <__sfp_lock_acquire>
   23780:	4b1e      	ldr	r3, [pc, #120]	; (237fc <__sfp+0x84>)
   23782:	681e      	ldr	r6, [r3, #0]
   23784:	69b3      	ldr	r3, [r6, #24]
   23786:	b913      	cbnz	r3, 2378e <__sfp+0x16>
   23788:	4630      	mov	r0, r6
   2378a:	f7ff ffbd 	bl	23708 <__sinit>
   2378e:	3648      	adds	r6, #72	; 0x48
   23790:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
   23794:	3b01      	subs	r3, #1
   23796:	d503      	bpl.n	237a0 <__sfp+0x28>
   23798:	6833      	ldr	r3, [r6, #0]
   2379a:	b30b      	cbz	r3, 237e0 <__sfp+0x68>
   2379c:	6836      	ldr	r6, [r6, #0]
   2379e:	e7f7      	b.n	23790 <__sfp+0x18>
   237a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   237a4:	b9d5      	cbnz	r5, 237dc <__sfp+0x64>
   237a6:	4b16      	ldr	r3, [pc, #88]	; (23800 <__sfp+0x88>)
   237a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
   237ac:	6665      	str	r5, [r4, #100]	; 0x64
   237ae:	60e3      	str	r3, [r4, #12]
   237b0:	f7ed fb90 	bl	10ed4 <__retarget_lock_init_recursive>
   237b4:	f7ff ff96 	bl	236e4 <__sfp_lock_release>
   237b8:	2208      	movs	r2, #8
   237ba:	4629      	mov	r1, r5
   237bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   237c0:	6025      	str	r5, [r4, #0]
   237c2:	61a5      	str	r5, [r4, #24]
   237c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
   237c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
   237cc:	f005 ff93 	bl	296f6 <memset>
   237d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   237d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   237d8:	4620      	mov	r0, r4
   237da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   237dc:	3468      	adds	r4, #104	; 0x68
   237de:	e7d9      	b.n	23794 <__sfp+0x1c>
   237e0:	2104      	movs	r1, #4
   237e2:	4638      	mov	r0, r7
   237e4:	f006 f975 	bl	29ad2 <__sfmoreglue>
   237e8:	4604      	mov	r4, r0
   237ea:	6030      	str	r0, [r6, #0]
   237ec:	2800      	cmp	r0, #0
   237ee:	d1d5      	bne.n	2379c <__sfp+0x24>
   237f0:	f7ff ff78 	bl	236e4 <__sfp_lock_release>
   237f4:	230c      	movs	r3, #12
   237f6:	603b      	str	r3, [r7, #0]
   237f8:	e7ee      	b.n	237d8 <__sfp+0x60>
   237fa:	bf00      	nop
   237fc:	0002b454 	.word	0x0002b454
   23800:	ffff0001 	.word	0xffff0001

00023804 <fiprintf>:
   23804:	b40e      	push	{r1, r2, r3}
   23806:	b503      	push	{r0, r1, lr}
   23808:	ab03      	add	r3, sp, #12
   2380a:	4601      	mov	r1, r0
   2380c:	4805      	ldr	r0, [pc, #20]	; (23824 <fiprintf+0x20>)
   2380e:	f853 2b04 	ldr.w	r2, [r3], #4
   23812:	6800      	ldr	r0, [r0, #0]
   23814:	9301      	str	r3, [sp, #4]
   23816:	f000 fb35 	bl	23e84 <_vfiprintf_r>
   2381a:	b002      	add	sp, #8
   2381c:	f85d eb04 	ldr.w	lr, [sp], #4
   23820:	b003      	add	sp, #12
   23822:	4770      	bx	lr
   23824:	20008744 	.word	0x20008744

00023828 <_localeconv_r>:
   23828:	4800      	ldr	r0, [pc, #0]	; (2382c <_localeconv_r+0x4>)
   2382a:	4770      	bx	lr
   2382c:	20008898 	.word	0x20008898

00023830 <__malloc_lock>:
   23830:	4801      	ldr	r0, [pc, #4]	; (23838 <__malloc_lock+0x8>)
   23832:	f7ed bb7f 	b.w	10f34 <__retarget_lock_acquire_recursive>
   23836:	bf00      	nop
   23838:	20008a80 	.word	0x20008a80

0002383c <__malloc_unlock>:
   2383c:	4801      	ldr	r0, [pc, #4]	; (23844 <__malloc_unlock+0x8>)
   2383e:	f7ed bb95 	b.w	10f6c <__retarget_lock_release_recursive>
   23842:	bf00      	nop
   23844:	20008a80 	.word	0x20008a80

00023848 <_Balloc>:
   23848:	b570      	push	{r4, r5, r6, lr}
   2384a:	6a46      	ldr	r6, [r0, #36]	; 0x24
   2384c:	4604      	mov	r4, r0
   2384e:	460d      	mov	r5, r1
   23850:	b976      	cbnz	r6, 23870 <_Balloc+0x28>
   23852:	2010      	movs	r0, #16
   23854:	f7ff fac0 	bl	22dd8 <malloc>
   23858:	4602      	mov	r2, r0
   2385a:	6260      	str	r0, [r4, #36]	; 0x24
   2385c:	b920      	cbnz	r0, 23868 <_Balloc+0x20>
   2385e:	4b18      	ldr	r3, [pc, #96]	; (238c0 <_Balloc+0x78>)
   23860:	2166      	movs	r1, #102	; 0x66
   23862:	4818      	ldr	r0, [pc, #96]	; (238c4 <_Balloc+0x7c>)
   23864:	f7ff fef0 	bl	23648 <__assert_func>
   23868:	e9c0 6601 	strd	r6, r6, [r0, #4]
   2386c:	6006      	str	r6, [r0, #0]
   2386e:	60c6      	str	r6, [r0, #12]
   23870:	6a66      	ldr	r6, [r4, #36]	; 0x24
   23872:	68f3      	ldr	r3, [r6, #12]
   23874:	b183      	cbz	r3, 23898 <_Balloc+0x50>
   23876:	6a63      	ldr	r3, [r4, #36]	; 0x24
   23878:	68db      	ldr	r3, [r3, #12]
   2387a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
   2387e:	b9b8      	cbnz	r0, 238b0 <_Balloc+0x68>
   23880:	2101      	movs	r1, #1
   23882:	4620      	mov	r0, r4
   23884:	fa01 f605 	lsl.w	r6, r1, r5
   23888:	1d72      	adds	r2, r6, #5
   2388a:	0092      	lsls	r2, r2, #2
   2388c:	f005 ff3b 	bl	29706 <_calloc_r>
   23890:	b160      	cbz	r0, 238ac <_Balloc+0x64>
   23892:	e9c0 5601 	strd	r5, r6, [r0, #4]
   23896:	e00e      	b.n	238b6 <_Balloc+0x6e>
   23898:	2221      	movs	r2, #33	; 0x21
   2389a:	2104      	movs	r1, #4
   2389c:	4620      	mov	r0, r4
   2389e:	f005 ff32 	bl	29706 <_calloc_r>
   238a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
   238a4:	60f0      	str	r0, [r6, #12]
   238a6:	68db      	ldr	r3, [r3, #12]
   238a8:	2b00      	cmp	r3, #0
   238aa:	d1e4      	bne.n	23876 <_Balloc+0x2e>
   238ac:	2000      	movs	r0, #0
   238ae:	bd70      	pop	{r4, r5, r6, pc}
   238b0:	6802      	ldr	r2, [r0, #0]
   238b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
   238b6:	2300      	movs	r3, #0
   238b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
   238bc:	e7f7      	b.n	238ae <_Balloc+0x66>
   238be:	bf00      	nop
   238c0:	00030f40 	.word	0x00030f40
   238c4:	00030fdc 	.word	0x00030fdc

000238c8 <_Bfree>:
   238c8:	b570      	push	{r4, r5, r6, lr}
   238ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
   238cc:	4605      	mov	r5, r0
   238ce:	460c      	mov	r4, r1
   238d0:	b976      	cbnz	r6, 238f0 <_Bfree+0x28>
   238d2:	2010      	movs	r0, #16
   238d4:	f7ff fa80 	bl	22dd8 <malloc>
   238d8:	4602      	mov	r2, r0
   238da:	6268      	str	r0, [r5, #36]	; 0x24
   238dc:	b920      	cbnz	r0, 238e8 <_Bfree+0x20>
   238de:	4b09      	ldr	r3, [pc, #36]	; (23904 <_Bfree+0x3c>)
   238e0:	218a      	movs	r1, #138	; 0x8a
   238e2:	4809      	ldr	r0, [pc, #36]	; (23908 <_Bfree+0x40>)
   238e4:	f7ff feb0 	bl	23648 <__assert_func>
   238e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
   238ec:	6006      	str	r6, [r0, #0]
   238ee:	60c6      	str	r6, [r0, #12]
   238f0:	b13c      	cbz	r4, 23902 <_Bfree+0x3a>
   238f2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   238f4:	6862      	ldr	r2, [r4, #4]
   238f6:	68db      	ldr	r3, [r3, #12]
   238f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
   238fc:	6021      	str	r1, [r4, #0]
   238fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
   23902:	bd70      	pop	{r4, r5, r6, pc}
   23904:	00030f40 	.word	0x00030f40
   23908:	00030fdc 	.word	0x00030fdc

0002390c <__multadd>:
   2390c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   23910:	f101 0c14 	add.w	ip, r1, #20
   23914:	4607      	mov	r7, r0
   23916:	460c      	mov	r4, r1
   23918:	461e      	mov	r6, r3
   2391a:	690d      	ldr	r5, [r1, #16]
   2391c:	2000      	movs	r0, #0
   2391e:	f8dc 3000 	ldr.w	r3, [ip]
   23922:	3001      	adds	r0, #1
   23924:	b299      	uxth	r1, r3
   23926:	4285      	cmp	r5, r0
   23928:	fb02 6101 	mla	r1, r2, r1, r6
   2392c:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23930:	ea4f 4311 	mov.w	r3, r1, lsr #16
   23934:	b289      	uxth	r1, r1
   23936:	fb02 3306 	mla	r3, r2, r6, r3
   2393a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
   2393e:	ea4f 4613 	mov.w	r6, r3, lsr #16
   23942:	f84c 1b04 	str.w	r1, [ip], #4
   23946:	dcea      	bgt.n	2391e <__multadd+0x12>
   23948:	b30e      	cbz	r6, 2398e <__multadd+0x82>
   2394a:	68a3      	ldr	r3, [r4, #8]
   2394c:	42ab      	cmp	r3, r5
   2394e:	dc19      	bgt.n	23984 <__multadd+0x78>
   23950:	6861      	ldr	r1, [r4, #4]
   23952:	4638      	mov	r0, r7
   23954:	3101      	adds	r1, #1
   23956:	f7ff ff77 	bl	23848 <_Balloc>
   2395a:	4680      	mov	r8, r0
   2395c:	b928      	cbnz	r0, 2396a <__multadd+0x5e>
   2395e:	4602      	mov	r2, r0
   23960:	4b0c      	ldr	r3, [pc, #48]	; (23994 <__multadd+0x88>)
   23962:	21b5      	movs	r1, #181	; 0xb5
   23964:	480c      	ldr	r0, [pc, #48]	; (23998 <__multadd+0x8c>)
   23966:	f7ff fe6f 	bl	23648 <__assert_func>
   2396a:	6922      	ldr	r2, [r4, #16]
   2396c:	f104 010c 	add.w	r1, r4, #12
   23970:	300c      	adds	r0, #12
   23972:	3202      	adds	r2, #2
   23974:	0092      	lsls	r2, r2, #2
   23976:	f005 fe84 	bl	29682 <memcpy>
   2397a:	4621      	mov	r1, r4
   2397c:	4644      	mov	r4, r8
   2397e:	4638      	mov	r0, r7
   23980:	f7ff ffa2 	bl	238c8 <_Bfree>
   23984:	eb04 0385 	add.w	r3, r4, r5, lsl #2
   23988:	3501      	adds	r5, #1
   2398a:	615e      	str	r6, [r3, #20]
   2398c:	6125      	str	r5, [r4, #16]
   2398e:	4620      	mov	r0, r4
   23990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   23994:	00030fcb 	.word	0x00030fcb
   23998:	00030fdc 	.word	0x00030fdc

0002399c <__i2b>:
   2399c:	b510      	push	{r4, lr}
   2399e:	460c      	mov	r4, r1
   239a0:	2101      	movs	r1, #1
   239a2:	f7ff ff51 	bl	23848 <_Balloc>
   239a6:	4602      	mov	r2, r0
   239a8:	b928      	cbnz	r0, 239b6 <__i2b+0x1a>
   239aa:	4b05      	ldr	r3, [pc, #20]	; (239c0 <__i2b+0x24>)
   239ac:	f44f 71a0 	mov.w	r1, #320	; 0x140
   239b0:	4804      	ldr	r0, [pc, #16]	; (239c4 <__i2b+0x28>)
   239b2:	f7ff fe49 	bl	23648 <__assert_func>
   239b6:	2301      	movs	r3, #1
   239b8:	6144      	str	r4, [r0, #20]
   239ba:	6103      	str	r3, [r0, #16]
   239bc:	bd10      	pop	{r4, pc}
   239be:	bf00      	nop
   239c0:	00030fcb 	.word	0x00030fcb
   239c4:	00030fdc 	.word	0x00030fdc

000239c8 <__multiply>:
   239c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   239cc:	4614      	mov	r4, r2
   239ce:	690a      	ldr	r2, [r1, #16]
   239d0:	460f      	mov	r7, r1
   239d2:	b085      	sub	sp, #20
   239d4:	6923      	ldr	r3, [r4, #16]
   239d6:	429a      	cmp	r2, r3
   239d8:	bfa2      	ittt	ge
   239da:	4623      	movge	r3, r4
   239dc:	460c      	movge	r4, r1
   239de:	461f      	movge	r7, r3
   239e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
   239e4:	68a3      	ldr	r3, [r4, #8]
   239e6:	f8d7 9010 	ldr.w	r9, [r7, #16]
   239ea:	6861      	ldr	r1, [r4, #4]
   239ec:	eb0a 0609 	add.w	r6, sl, r9
   239f0:	42b3      	cmp	r3, r6
   239f2:	bfb8      	it	lt
   239f4:	3101      	addlt	r1, #1
   239f6:	f7ff ff27 	bl	23848 <_Balloc>
   239fa:	b930      	cbnz	r0, 23a0a <__multiply+0x42>
   239fc:	4602      	mov	r2, r0
   239fe:	4b45      	ldr	r3, [pc, #276]	; (23b14 <__multiply+0x14c>)
   23a00:	f240 115d 	movw	r1, #349	; 0x15d
   23a04:	4844      	ldr	r0, [pc, #272]	; (23b18 <__multiply+0x150>)
   23a06:	f7ff fe1f 	bl	23648 <__assert_func>
   23a0a:	f100 0514 	add.w	r5, r0, #20
   23a0e:	2200      	movs	r2, #0
   23a10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
   23a14:	462b      	mov	r3, r5
   23a16:	4543      	cmp	r3, r8
   23a18:	d321      	bcc.n	23a5e <__multiply+0x96>
   23a1a:	f107 0114 	add.w	r1, r7, #20
   23a1e:	f104 0214 	add.w	r2, r4, #20
   23a22:	f104 0715 	add.w	r7, r4, #21
   23a26:	eb02 028a 	add.w	r2, r2, sl, lsl #2
   23a2a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
   23a2e:	9302      	str	r3, [sp, #8]
   23a30:	1b13      	subs	r3, r2, r4
   23a32:	3b15      	subs	r3, #21
   23a34:	f023 0303 	bic.w	r3, r3, #3
   23a38:	3304      	adds	r3, #4
   23a3a:	42ba      	cmp	r2, r7
   23a3c:	bf38      	it	cc
   23a3e:	2304      	movcc	r3, #4
   23a40:	9301      	str	r3, [sp, #4]
   23a42:	9b02      	ldr	r3, [sp, #8]
   23a44:	9103      	str	r1, [sp, #12]
   23a46:	428b      	cmp	r3, r1
   23a48:	d80c      	bhi.n	23a64 <__multiply+0x9c>
   23a4a:	2e00      	cmp	r6, #0
   23a4c:	dd03      	ble.n	23a56 <__multiply+0x8e>
   23a4e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
   23a52:	2b00      	cmp	r3, #0
   23a54:	d05b      	beq.n	23b0e <__multiply+0x146>
   23a56:	6106      	str	r6, [r0, #16]
   23a58:	b005      	add	sp, #20
   23a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23a5e:	f843 2b04 	str.w	r2, [r3], #4
   23a62:	e7d8      	b.n	23a16 <__multiply+0x4e>
   23a64:	f8b1 a000 	ldrh.w	sl, [r1]
   23a68:	f1ba 0f00 	cmp.w	sl, #0
   23a6c:	d024      	beq.n	23ab8 <__multiply+0xf0>
   23a6e:	f104 0e14 	add.w	lr, r4, #20
   23a72:	46a9      	mov	r9, r5
   23a74:	f04f 0c00 	mov.w	ip, #0
   23a78:	f85e 7b04 	ldr.w	r7, [lr], #4
   23a7c:	f8d9 3000 	ldr.w	r3, [r9]
   23a80:	fa1f fb87 	uxth.w	fp, r7
   23a84:	4572      	cmp	r2, lr
   23a86:	b29b      	uxth	r3, r3
   23a88:	ea4f 4717 	mov.w	r7, r7, lsr #16
   23a8c:	fb0a 330b 	mla	r3, sl, fp, r3
   23a90:	4463      	add	r3, ip
   23a92:	f8d9 c000 	ldr.w	ip, [r9]
   23a96:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   23a9a:	fb0a c707 	mla	r7, sl, r7, ip
   23a9e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
   23aa2:	b29b      	uxth	r3, r3
   23aa4:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   23aa8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   23aac:	f849 3b04 	str.w	r3, [r9], #4
   23ab0:	d8e2      	bhi.n	23a78 <__multiply+0xb0>
   23ab2:	9b01      	ldr	r3, [sp, #4]
   23ab4:	f845 c003 	str.w	ip, [r5, r3]
   23ab8:	9b03      	ldr	r3, [sp, #12]
   23aba:	3104      	adds	r1, #4
   23abc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
   23ac0:	f1b9 0f00 	cmp.w	r9, #0
   23ac4:	d021      	beq.n	23b0a <__multiply+0x142>
   23ac6:	682b      	ldr	r3, [r5, #0]
   23ac8:	f104 0c14 	add.w	ip, r4, #20
   23acc:	46ae      	mov	lr, r5
   23ace:	f04f 0a00 	mov.w	sl, #0
   23ad2:	f8bc b000 	ldrh.w	fp, [ip]
   23ad6:	b29b      	uxth	r3, r3
   23ad8:	f8be 7002 	ldrh.w	r7, [lr, #2]
   23adc:	fb09 770b 	mla	r7, r9, fp, r7
   23ae0:	4457      	add	r7, sl
   23ae2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
   23ae6:	f84e 3b04 	str.w	r3, [lr], #4
   23aea:	f85c 3b04 	ldr.w	r3, [ip], #4
   23aee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23af2:	f8be 3000 	ldrh.w	r3, [lr]
   23af6:	4562      	cmp	r2, ip
   23af8:	fb09 330a 	mla	r3, r9, sl, r3
   23afc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
   23b00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   23b04:	d8e5      	bhi.n	23ad2 <__multiply+0x10a>
   23b06:	9f01      	ldr	r7, [sp, #4]
   23b08:	51eb      	str	r3, [r5, r7]
   23b0a:	3504      	adds	r5, #4
   23b0c:	e799      	b.n	23a42 <__multiply+0x7a>
   23b0e:	3e01      	subs	r6, #1
   23b10:	e79b      	b.n	23a4a <__multiply+0x82>
   23b12:	bf00      	nop
   23b14:	00030fcb 	.word	0x00030fcb
   23b18:	00030fdc 	.word	0x00030fdc

00023b1c <__pow5mult>:
   23b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   23b20:	4615      	mov	r5, r2
   23b22:	f012 0203 	ands.w	r2, r2, #3
   23b26:	4607      	mov	r7, r0
   23b28:	460e      	mov	r6, r1
   23b2a:	d007      	beq.n	23b3c <__pow5mult+0x20>
   23b2c:	3a01      	subs	r2, #1
   23b2e:	4c25      	ldr	r4, [pc, #148]	; (23bc4 <__pow5mult+0xa8>)
   23b30:	2300      	movs	r3, #0
   23b32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   23b36:	f7ff fee9 	bl	2390c <__multadd>
   23b3a:	4606      	mov	r6, r0
   23b3c:	10ad      	asrs	r5, r5, #2
   23b3e:	d03d      	beq.n	23bbc <__pow5mult+0xa0>
   23b40:	6a7c      	ldr	r4, [r7, #36]	; 0x24
   23b42:	b97c      	cbnz	r4, 23b64 <__pow5mult+0x48>
   23b44:	2010      	movs	r0, #16
   23b46:	f7ff f947 	bl	22dd8 <malloc>
   23b4a:	4602      	mov	r2, r0
   23b4c:	6278      	str	r0, [r7, #36]	; 0x24
   23b4e:	b928      	cbnz	r0, 23b5c <__pow5mult+0x40>
   23b50:	4b1d      	ldr	r3, [pc, #116]	; (23bc8 <__pow5mult+0xac>)
   23b52:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
   23b56:	481d      	ldr	r0, [pc, #116]	; (23bcc <__pow5mult+0xb0>)
   23b58:	f7ff fd76 	bl	23648 <__assert_func>
   23b5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
   23b60:	6004      	str	r4, [r0, #0]
   23b62:	60c4      	str	r4, [r0, #12]
   23b64:	f8d7 8024 	ldr.w	r8, [r7, #36]	; 0x24
   23b68:	f8d8 4008 	ldr.w	r4, [r8, #8]
   23b6c:	b94c      	cbnz	r4, 23b82 <__pow5mult+0x66>
   23b6e:	f240 2171 	movw	r1, #625	; 0x271
   23b72:	4638      	mov	r0, r7
   23b74:	f7ff ff12 	bl	2399c <__i2b>
   23b78:	2300      	movs	r3, #0
   23b7a:	4604      	mov	r4, r0
   23b7c:	f8c8 0008 	str.w	r0, [r8, #8]
   23b80:	6003      	str	r3, [r0, #0]
   23b82:	f04f 0900 	mov.w	r9, #0
   23b86:	07eb      	lsls	r3, r5, #31
   23b88:	d50a      	bpl.n	23ba0 <__pow5mult+0x84>
   23b8a:	4631      	mov	r1, r6
   23b8c:	4622      	mov	r2, r4
   23b8e:	4638      	mov	r0, r7
   23b90:	f7ff ff1a 	bl	239c8 <__multiply>
   23b94:	4680      	mov	r8, r0
   23b96:	4631      	mov	r1, r6
   23b98:	4638      	mov	r0, r7
   23b9a:	4646      	mov	r6, r8
   23b9c:	f7ff fe94 	bl	238c8 <_Bfree>
   23ba0:	106d      	asrs	r5, r5, #1
   23ba2:	d00b      	beq.n	23bbc <__pow5mult+0xa0>
   23ba4:	6820      	ldr	r0, [r4, #0]
   23ba6:	b938      	cbnz	r0, 23bb8 <__pow5mult+0x9c>
   23ba8:	4622      	mov	r2, r4
   23baa:	4621      	mov	r1, r4
   23bac:	4638      	mov	r0, r7
   23bae:	f7ff ff0b 	bl	239c8 <__multiply>
   23bb2:	6020      	str	r0, [r4, #0]
   23bb4:	f8c0 9000 	str.w	r9, [r0]
   23bb8:	4604      	mov	r4, r0
   23bba:	e7e4      	b.n	23b86 <__pow5mult+0x6a>
   23bbc:	4630      	mov	r0, r6
   23bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   23bc2:	bf00      	nop
   23bc4:	0002b4b8 	.word	0x0002b4b8
   23bc8:	00030f40 	.word	0x00030f40
   23bcc:	00030fdc 	.word	0x00030fdc

00023bd0 <__lshift>:
   23bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   23bd4:	460c      	mov	r4, r1
   23bd6:	4607      	mov	r7, r0
   23bd8:	4691      	mov	r9, r2
   23bda:	ea4f 1a62 	mov.w	sl, r2, asr #5
   23bde:	6923      	ldr	r3, [r4, #16]
   23be0:	6849      	ldr	r1, [r1, #4]
   23be2:	eb03 1862 	add.w	r8, r3, r2, asr #5
   23be6:	68a3      	ldr	r3, [r4, #8]
   23be8:	f108 0601 	add.w	r6, r8, #1
   23bec:	42b3      	cmp	r3, r6
   23bee:	db0b      	blt.n	23c08 <__lshift+0x38>
   23bf0:	4638      	mov	r0, r7
   23bf2:	f7ff fe29 	bl	23848 <_Balloc>
   23bf6:	4605      	mov	r5, r0
   23bf8:	b948      	cbnz	r0, 23c0e <__lshift+0x3e>
   23bfa:	4602      	mov	r2, r0
   23bfc:	4b28      	ldr	r3, [pc, #160]	; (23ca0 <__lshift+0xd0>)
   23bfe:	f240 11d9 	movw	r1, #473	; 0x1d9
   23c02:	4828      	ldr	r0, [pc, #160]	; (23ca4 <__lshift+0xd4>)
   23c04:	f7ff fd20 	bl	23648 <__assert_func>
   23c08:	3101      	adds	r1, #1
   23c0a:	005b      	lsls	r3, r3, #1
   23c0c:	e7ee      	b.n	23bec <__lshift+0x1c>
   23c0e:	2300      	movs	r3, #0
   23c10:	f100 0114 	add.w	r1, r0, #20
   23c14:	f100 0210 	add.w	r2, r0, #16
   23c18:	4618      	mov	r0, r3
   23c1a:	4553      	cmp	r3, sl
   23c1c:	db33      	blt.n	23c86 <__lshift+0xb6>
   23c1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
   23c22:	f104 0314 	add.w	r3, r4, #20
   23c26:	6920      	ldr	r0, [r4, #16]
   23c28:	f019 091f 	ands.w	r9, r9, #31
   23c2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
   23c30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   23c34:	d02b      	beq.n	23c8e <__lshift+0xbe>
   23c36:	f1c9 0e20 	rsb	lr, r9, #32
   23c3a:	468a      	mov	sl, r1
   23c3c:	2200      	movs	r2, #0
   23c3e:	6818      	ldr	r0, [r3, #0]
   23c40:	fa00 f009 	lsl.w	r0, r0, r9
   23c44:	4310      	orrs	r0, r2
   23c46:	f84a 0b04 	str.w	r0, [sl], #4
   23c4a:	f853 2b04 	ldr.w	r2, [r3], #4
   23c4e:	459c      	cmp	ip, r3
   23c50:	fa22 f20e 	lsr.w	r2, r2, lr
   23c54:	d8f3      	bhi.n	23c3e <__lshift+0x6e>
   23c56:	ebac 0304 	sub.w	r3, ip, r4
   23c5a:	f104 0015 	add.w	r0, r4, #21
   23c5e:	3b15      	subs	r3, #21
   23c60:	f023 0303 	bic.w	r3, r3, #3
   23c64:	3304      	adds	r3, #4
   23c66:	4584      	cmp	ip, r0
   23c68:	bf38      	it	cc
   23c6a:	2304      	movcc	r3, #4
   23c6c:	50ca      	str	r2, [r1, r3]
   23c6e:	b10a      	cbz	r2, 23c74 <__lshift+0xa4>
   23c70:	f108 0602 	add.w	r6, r8, #2
   23c74:	3e01      	subs	r6, #1
   23c76:	4638      	mov	r0, r7
   23c78:	4621      	mov	r1, r4
   23c7a:	612e      	str	r6, [r5, #16]
   23c7c:	f7ff fe24 	bl	238c8 <_Bfree>
   23c80:	4628      	mov	r0, r5
   23c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   23c86:	3301      	adds	r3, #1
   23c88:	f842 0f04 	str.w	r0, [r2, #4]!
   23c8c:	e7c5      	b.n	23c1a <__lshift+0x4a>
   23c8e:	3904      	subs	r1, #4
   23c90:	f853 2b04 	ldr.w	r2, [r3], #4
   23c94:	459c      	cmp	ip, r3
   23c96:	f841 2f04 	str.w	r2, [r1, #4]!
   23c9a:	d8f9      	bhi.n	23c90 <__lshift+0xc0>
   23c9c:	e7ea      	b.n	23c74 <__lshift+0xa4>
   23c9e:	bf00      	nop
   23ca0:	00030fcb 	.word	0x00030fcb
   23ca4:	00030fdc 	.word	0x00030fdc

00023ca8 <__mdiff>:
   23ca8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23cac:	4689      	mov	r9, r1
   23cae:	4606      	mov	r6, r0
   23cb0:	4611      	mov	r1, r2
   23cb2:	4614      	mov	r4, r2
   23cb4:	4648      	mov	r0, r9
   23cb6:	f005 ff9e 	bl	29bf6 <__mcmp>
   23cba:	1e05      	subs	r5, r0, #0
   23cbc:	d112      	bne.n	23ce4 <__mdiff+0x3c>
   23cbe:	4629      	mov	r1, r5
   23cc0:	4630      	mov	r0, r6
   23cc2:	f7ff fdc1 	bl	23848 <_Balloc>
   23cc6:	4602      	mov	r2, r0
   23cc8:	b928      	cbnz	r0, 23cd6 <__mdiff+0x2e>
   23cca:	4b40      	ldr	r3, [pc, #256]	; (23dcc <__mdiff+0x124>)
   23ccc:	f240 2132 	movw	r1, #562	; 0x232
   23cd0:	483f      	ldr	r0, [pc, #252]	; (23dd0 <__mdiff+0x128>)
   23cd2:	f7ff fcb9 	bl	23648 <__assert_func>
   23cd6:	2301      	movs	r3, #1
   23cd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
   23cdc:	4610      	mov	r0, r2
   23cde:	b003      	add	sp, #12
   23ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23ce4:	bfbc      	itt	lt
   23ce6:	464b      	movlt	r3, r9
   23ce8:	46a1      	movlt	r9, r4
   23cea:	4630      	mov	r0, r6
   23cec:	bfb8      	it	lt
   23cee:	2501      	movlt	r5, #1
   23cf0:	f8d9 1004 	ldr.w	r1, [r9, #4]
   23cf4:	bfb4      	ite	lt
   23cf6:	461c      	movlt	r4, r3
   23cf8:	2500      	movge	r5, #0
   23cfa:	f7ff fda5 	bl	23848 <_Balloc>
   23cfe:	4602      	mov	r2, r0
   23d00:	b918      	cbnz	r0, 23d0a <__mdiff+0x62>
   23d02:	4b32      	ldr	r3, [pc, #200]	; (23dcc <__mdiff+0x124>)
   23d04:	f44f 7110 	mov.w	r1, #576	; 0x240
   23d08:	e7e2      	b.n	23cd0 <__mdiff+0x28>
   23d0a:	f8d9 7010 	ldr.w	r7, [r9, #16]
   23d0e:	f104 0e14 	add.w	lr, r4, #20
   23d12:	6926      	ldr	r6, [r4, #16]
   23d14:	f100 0b14 	add.w	fp, r0, #20
   23d18:	60c5      	str	r5, [r0, #12]
   23d1a:	f109 0514 	add.w	r5, r9, #20
   23d1e:	f109 0310 	add.w	r3, r9, #16
   23d22:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
   23d26:	eb05 0887 	add.w	r8, r5, r7, lsl #2
   23d2a:	46d9      	mov	r9, fp
   23d2c:	f04f 0c00 	mov.w	ip, #0
   23d30:	9301      	str	r3, [sp, #4]
   23d32:	9b01      	ldr	r3, [sp, #4]
   23d34:	f85e 0b04 	ldr.w	r0, [lr], #4
   23d38:	f853 af04 	ldr.w	sl, [r3, #4]!
   23d3c:	b281      	uxth	r1, r0
   23d3e:	4576      	cmp	r6, lr
   23d40:	9301      	str	r3, [sp, #4]
   23d42:	fa1f f38a 	uxth.w	r3, sl
   23d46:	ea4f 4010 	mov.w	r0, r0, lsr #16
   23d4a:	eba3 0301 	sub.w	r3, r3, r1
   23d4e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
   23d52:	4463      	add	r3, ip
   23d54:	eb00 4023 	add.w	r0, r0, r3, asr #16
   23d58:	b29b      	uxth	r3, r3
   23d5a:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23d5e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
   23d62:	f849 3b04 	str.w	r3, [r9], #4
   23d66:	d8e4      	bhi.n	23d32 <__mdiff+0x8a>
   23d68:	1b33      	subs	r3, r6, r4
   23d6a:	3415      	adds	r4, #21
   23d6c:	3b15      	subs	r3, #21
   23d6e:	f023 0303 	bic.w	r3, r3, #3
   23d72:	3304      	adds	r3, #4
   23d74:	42a6      	cmp	r6, r4
   23d76:	bf38      	it	cc
   23d78:	2304      	movcc	r3, #4
   23d7a:	441d      	add	r5, r3
   23d7c:	445b      	add	r3, fp
   23d7e:	462c      	mov	r4, r5
   23d80:	461e      	mov	r6, r3
   23d82:	4544      	cmp	r4, r8
   23d84:	d30e      	bcc.n	23da4 <__mdiff+0xfc>
   23d86:	f108 0103 	add.w	r1, r8, #3
   23d8a:	1b49      	subs	r1, r1, r5
   23d8c:	3d03      	subs	r5, #3
   23d8e:	f021 0103 	bic.w	r1, r1, #3
   23d92:	45a8      	cmp	r8, r5
   23d94:	bf38      	it	cc
   23d96:	2100      	movcc	r1, #0
   23d98:	440b      	add	r3, r1
   23d9a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
   23d9e:	b199      	cbz	r1, 23dc8 <__mdiff+0x120>
   23da0:	6117      	str	r7, [r2, #16]
   23da2:	e79b      	b.n	23cdc <__mdiff+0x34>
   23da4:	f854 1b04 	ldr.w	r1, [r4], #4
   23da8:	46e6      	mov	lr, ip
   23daa:	fa1f fc81 	uxth.w	ip, r1
   23dae:	0c08      	lsrs	r0, r1, #16
   23db0:	4471      	add	r1, lr
   23db2:	44f4      	add	ip, lr
   23db4:	b289      	uxth	r1, r1
   23db6:	eb00 402c 	add.w	r0, r0, ip, asr #16
   23dba:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
   23dbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
   23dc2:	f846 1b04 	str.w	r1, [r6], #4
   23dc6:	e7dc      	b.n	23d82 <__mdiff+0xda>
   23dc8:	3f01      	subs	r7, #1
   23dca:	e7e6      	b.n	23d9a <__mdiff+0xf2>
   23dcc:	00030fcb 	.word	0x00030fcb
   23dd0:	00030fdc 	.word	0x00030fdc

00023dd4 <__d2b>:
   23dd4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
   23dd8:	2101      	movs	r1, #1
   23dda:	4690      	mov	r8, r2
   23ddc:	4699      	mov	r9, r3
   23dde:	9e08      	ldr	r6, [sp, #32]
   23de0:	f7ff fd32 	bl	23848 <_Balloc>
   23de4:	4604      	mov	r4, r0
   23de6:	b930      	cbnz	r0, 23df6 <__d2b+0x22>
   23de8:	4602      	mov	r2, r0
   23dea:	4b24      	ldr	r3, [pc, #144]	; (23e7c <__d2b+0xa8>)
   23dec:	f240 310a 	movw	r1, #778	; 0x30a
   23df0:	4823      	ldr	r0, [pc, #140]	; (23e80 <__d2b+0xac>)
   23df2:	f7ff fc29 	bl	23648 <__assert_func>
   23df6:	f3c9 550a 	ubfx	r5, r9, #20, #11
   23dfa:	f3c9 0313 	ubfx	r3, r9, #0, #20
   23dfe:	b10d      	cbz	r5, 23e04 <__d2b+0x30>
   23e00:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   23e04:	9301      	str	r3, [sp, #4]
   23e06:	f1b8 0300 	subs.w	r3, r8, #0
   23e0a:	d024      	beq.n	23e56 <__d2b+0x82>
   23e0c:	4668      	mov	r0, sp
   23e0e:	9300      	str	r3, [sp, #0]
   23e10:	f005 fec4 	bl	29b9c <__lo0bits>
   23e14:	e9dd 1200 	ldrd	r1, r2, [sp]
   23e18:	b1d8      	cbz	r0, 23e52 <__d2b+0x7e>
   23e1a:	f1c0 0320 	rsb	r3, r0, #32
   23e1e:	fa02 f303 	lsl.w	r3, r2, r3
   23e22:	40c2      	lsrs	r2, r0
   23e24:	430b      	orrs	r3, r1
   23e26:	9201      	str	r2, [sp, #4]
   23e28:	6163      	str	r3, [r4, #20]
   23e2a:	9b01      	ldr	r3, [sp, #4]
   23e2c:	2b00      	cmp	r3, #0
   23e2e:	61a3      	str	r3, [r4, #24]
   23e30:	bf0c      	ite	eq
   23e32:	2201      	moveq	r2, #1
   23e34:	2202      	movne	r2, #2
   23e36:	6122      	str	r2, [r4, #16]
   23e38:	b1ad      	cbz	r5, 23e66 <__d2b+0x92>
   23e3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
   23e3e:	4405      	add	r5, r0
   23e40:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
   23e44:	6035      	str	r5, [r6, #0]
   23e46:	9b09      	ldr	r3, [sp, #36]	; 0x24
   23e48:	6018      	str	r0, [r3, #0]
   23e4a:	4620      	mov	r0, r4
   23e4c:	b002      	add	sp, #8
   23e4e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   23e52:	6161      	str	r1, [r4, #20]
   23e54:	e7e9      	b.n	23e2a <__d2b+0x56>
   23e56:	a801      	add	r0, sp, #4
   23e58:	f005 fea0 	bl	29b9c <__lo0bits>
   23e5c:	9b01      	ldr	r3, [sp, #4]
   23e5e:	3020      	adds	r0, #32
   23e60:	2201      	movs	r2, #1
   23e62:	6163      	str	r3, [r4, #20]
   23e64:	e7e7      	b.n	23e36 <__d2b+0x62>
   23e66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
   23e6a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
   23e6e:	6030      	str	r0, [r6, #0]
   23e70:	6918      	ldr	r0, [r3, #16]
   23e72:	f005 fe71 	bl	29b58 <__hi0bits>
   23e76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
   23e7a:	e7e4      	b.n	23e46 <__d2b+0x72>
   23e7c:	00030fcb 	.word	0x00030fcb
   23e80:	00030fdc 	.word	0x00030fdc

00023e84 <_vfiprintf_r>:
   23e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e88:	460d      	mov	r5, r1
   23e8a:	b09d      	sub	sp, #116	; 0x74
   23e8c:	4614      	mov	r4, r2
   23e8e:	4698      	mov	r8, r3
   23e90:	4606      	mov	r6, r0
   23e92:	b118      	cbz	r0, 23e9c <_vfiprintf_r+0x18>
   23e94:	6983      	ldr	r3, [r0, #24]
   23e96:	b90b      	cbnz	r3, 23e9c <_vfiprintf_r+0x18>
   23e98:	f7ff fc36 	bl	23708 <__sinit>
   23e9c:	4b87      	ldr	r3, [pc, #540]	; (240bc <_vfiprintf_r+0x238>)
   23e9e:	429d      	cmp	r5, r3
   23ea0:	d11b      	bne.n	23eda <_vfiprintf_r+0x56>
   23ea2:	6875      	ldr	r5, [r6, #4]
   23ea4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23ea6:	07d9      	lsls	r1, r3, #31
   23ea8:	d405      	bmi.n	23eb6 <_vfiprintf_r+0x32>
   23eaa:	89ab      	ldrh	r3, [r5, #12]
   23eac:	059a      	lsls	r2, r3, #22
   23eae:	d402      	bmi.n	23eb6 <_vfiprintf_r+0x32>
   23eb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23eb2:	f7ed f83f 	bl	10f34 <__retarget_lock_acquire_recursive>
   23eb6:	89ab      	ldrh	r3, [r5, #12]
   23eb8:	071b      	lsls	r3, r3, #28
   23eba:	d501      	bpl.n	23ec0 <_vfiprintf_r+0x3c>
   23ebc:	692b      	ldr	r3, [r5, #16]
   23ebe:	b9eb      	cbnz	r3, 23efc <_vfiprintf_r+0x78>
   23ec0:	4629      	mov	r1, r5
   23ec2:	4630      	mov	r0, r6
   23ec4:	f000 f96e 	bl	241a4 <__swsetup_r>
   23ec8:	b1c0      	cbz	r0, 23efc <_vfiprintf_r+0x78>
   23eca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   23ecc:	07dc      	lsls	r4, r3, #31
   23ece:	d50e      	bpl.n	23eee <_vfiprintf_r+0x6a>
   23ed0:	f04f 30ff 	mov.w	r0, #4294967295
   23ed4:	b01d      	add	sp, #116	; 0x74
   23ed6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23eda:	4b79      	ldr	r3, [pc, #484]	; (240c0 <_vfiprintf_r+0x23c>)
   23edc:	429d      	cmp	r5, r3
   23ede:	d101      	bne.n	23ee4 <_vfiprintf_r+0x60>
   23ee0:	68b5      	ldr	r5, [r6, #8]
   23ee2:	e7df      	b.n	23ea4 <_vfiprintf_r+0x20>
   23ee4:	4b77      	ldr	r3, [pc, #476]	; (240c4 <_vfiprintf_r+0x240>)
   23ee6:	429d      	cmp	r5, r3
   23ee8:	bf08      	it	eq
   23eea:	68f5      	ldreq	r5, [r6, #12]
   23eec:	e7da      	b.n	23ea4 <_vfiprintf_r+0x20>
   23eee:	89ab      	ldrh	r3, [r5, #12]
   23ef0:	0598      	lsls	r0, r3, #22
   23ef2:	d4ed      	bmi.n	23ed0 <_vfiprintf_r+0x4c>
   23ef4:	6da8      	ldr	r0, [r5, #88]	; 0x58
   23ef6:	f7ed f839 	bl	10f6c <__retarget_lock_release_recursive>
   23efa:	e7e9      	b.n	23ed0 <_vfiprintf_r+0x4c>
   23efc:	2300      	movs	r3, #0
   23efe:	f8cd 800c 	str.w	r8, [sp, #12]
   23f02:	f04f 0901 	mov.w	r9, #1
   23f06:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 240c8 <_vfiprintf_r+0x244>
   23f0a:	9309      	str	r3, [sp, #36]	; 0x24
   23f0c:	2320      	movs	r3, #32
   23f0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   23f12:	2330      	movs	r3, #48	; 0x30
   23f14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   23f18:	4623      	mov	r3, r4
   23f1a:	469a      	mov	sl, r3
   23f1c:	f813 2b01 	ldrb.w	r2, [r3], #1
   23f20:	b10a      	cbz	r2, 23f26 <_vfiprintf_r+0xa2>
   23f22:	2a25      	cmp	r2, #37	; 0x25
   23f24:	d1f9      	bne.n	23f1a <_vfiprintf_r+0x96>
   23f26:	ebba 0b04 	subs.w	fp, sl, r4
   23f2a:	d00b      	beq.n	23f44 <_vfiprintf_r+0xc0>
   23f2c:	465b      	mov	r3, fp
   23f2e:	4622      	mov	r2, r4
   23f30:	4629      	mov	r1, r5
   23f32:	4630      	mov	r0, r6
   23f34:	f005 fe8f 	bl	29c56 <__sfputs_r>
   23f38:	3001      	adds	r0, #1
   23f3a:	f000 80a6 	beq.w	2408a <_vfiprintf_r+0x206>
   23f3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   23f40:	445a      	add	r2, fp
   23f42:	9209      	str	r2, [sp, #36]	; 0x24
   23f44:	f89a 3000 	ldrb.w	r3, [sl]
   23f48:	2b00      	cmp	r3, #0
   23f4a:	f000 809e 	beq.w	2408a <_vfiprintf_r+0x206>
   23f4e:	2300      	movs	r3, #0
   23f50:	f04f 32ff 	mov.w	r2, #4294967295
   23f54:	f10a 0a01 	add.w	sl, sl, #1
   23f58:	9304      	str	r3, [sp, #16]
   23f5a:	9307      	str	r3, [sp, #28]
   23f5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   23f60:	931a      	str	r3, [sp, #104]	; 0x68
   23f62:	e9cd 2305 	strd	r2, r3, [sp, #20]
   23f66:	4654      	mov	r4, sl
   23f68:	2205      	movs	r2, #5
   23f6a:	4857      	ldr	r0, [pc, #348]	; (240c8 <_vfiprintf_r+0x244>)
   23f6c:	f814 1b01 	ldrb.w	r1, [r4], #1
   23f70:	f005 fde4 	bl	29b3c <memchr>
   23f74:	9b04      	ldr	r3, [sp, #16]
   23f76:	b9d0      	cbnz	r0, 23fae <_vfiprintf_r+0x12a>
   23f78:	06d9      	lsls	r1, r3, #27
   23f7a:	bf44      	itt	mi
   23f7c:	2220      	movmi	r2, #32
   23f7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   23f82:	071a      	lsls	r2, r3, #28
   23f84:	bf44      	itt	mi
   23f86:	222b      	movmi	r2, #43	; 0x2b
   23f88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   23f8c:	f89a 2000 	ldrb.w	r2, [sl]
   23f90:	2a2a      	cmp	r2, #42	; 0x2a
   23f92:	d014      	beq.n	23fbe <_vfiprintf_r+0x13a>
   23f94:	9a07      	ldr	r2, [sp, #28]
   23f96:	4654      	mov	r4, sl
   23f98:	2000      	movs	r0, #0
   23f9a:	f04f 0c0a 	mov.w	ip, #10
   23f9e:	4621      	mov	r1, r4
   23fa0:	f811 3b01 	ldrb.w	r3, [r1], #1
   23fa4:	3b30      	subs	r3, #48	; 0x30
   23fa6:	2b09      	cmp	r3, #9
   23fa8:	d94a      	bls.n	24040 <_vfiprintf_r+0x1bc>
   23faa:	b970      	cbnz	r0, 23fca <_vfiprintf_r+0x146>
   23fac:	e014      	b.n	23fd8 <_vfiprintf_r+0x154>
   23fae:	eba0 0008 	sub.w	r0, r0, r8
   23fb2:	46a2      	mov	sl, r4
   23fb4:	fa09 f000 	lsl.w	r0, r9, r0
   23fb8:	4318      	orrs	r0, r3
   23fba:	9004      	str	r0, [sp, #16]
   23fbc:	e7d3      	b.n	23f66 <_vfiprintf_r+0xe2>
   23fbe:	9a03      	ldr	r2, [sp, #12]
   23fc0:	1d11      	adds	r1, r2, #4
   23fc2:	6812      	ldr	r2, [r2, #0]
   23fc4:	2a00      	cmp	r2, #0
   23fc6:	9103      	str	r1, [sp, #12]
   23fc8:	db01      	blt.n	23fce <_vfiprintf_r+0x14a>
   23fca:	9207      	str	r2, [sp, #28]
   23fcc:	e004      	b.n	23fd8 <_vfiprintf_r+0x154>
   23fce:	4252      	negs	r2, r2
   23fd0:	f043 0302 	orr.w	r3, r3, #2
   23fd4:	9207      	str	r2, [sp, #28]
   23fd6:	9304      	str	r3, [sp, #16]
   23fd8:	7823      	ldrb	r3, [r4, #0]
   23fda:	2b2e      	cmp	r3, #46	; 0x2e
   23fdc:	d10a      	bne.n	23ff4 <_vfiprintf_r+0x170>
   23fde:	7863      	ldrb	r3, [r4, #1]
   23fe0:	2b2a      	cmp	r3, #42	; 0x2a
   23fe2:	d132      	bne.n	2404a <_vfiprintf_r+0x1c6>
   23fe4:	9b03      	ldr	r3, [sp, #12]
   23fe6:	3402      	adds	r4, #2
   23fe8:	1d1a      	adds	r2, r3, #4
   23fea:	681b      	ldr	r3, [r3, #0]
   23fec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
   23ff0:	9203      	str	r2, [sp, #12]
   23ff2:	9305      	str	r3, [sp, #20]
   23ff4:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 240cc <_vfiprintf_r+0x248>
   23ff8:	2203      	movs	r2, #3
   23ffa:	7821      	ldrb	r1, [r4, #0]
   23ffc:	4650      	mov	r0, sl
   23ffe:	f005 fd9d 	bl	29b3c <memchr>
   24002:	b138      	cbz	r0, 24014 <_vfiprintf_r+0x190>
   24004:	eba0 000a 	sub.w	r0, r0, sl
   24008:	2240      	movs	r2, #64	; 0x40
   2400a:	9b04      	ldr	r3, [sp, #16]
   2400c:	3401      	adds	r4, #1
   2400e:	4082      	lsls	r2, r0
   24010:	4313      	orrs	r3, r2
   24012:	9304      	str	r3, [sp, #16]
   24014:	f814 1b01 	ldrb.w	r1, [r4], #1
   24018:	2206      	movs	r2, #6
   2401a:	482d      	ldr	r0, [pc, #180]	; (240d0 <_vfiprintf_r+0x24c>)
   2401c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   24020:	f005 fd8c 	bl	29b3c <memchr>
   24024:	2800      	cmp	r0, #0
   24026:	d03f      	beq.n	240a8 <_vfiprintf_r+0x224>
   24028:	4b2a      	ldr	r3, [pc, #168]	; (240d4 <_vfiprintf_r+0x250>)
   2402a:	bb1b      	cbnz	r3, 24074 <_vfiprintf_r+0x1f0>
   2402c:	9b03      	ldr	r3, [sp, #12]
   2402e:	3307      	adds	r3, #7
   24030:	f023 0307 	bic.w	r3, r3, #7
   24034:	3308      	adds	r3, #8
   24036:	9303      	str	r3, [sp, #12]
   24038:	9b09      	ldr	r3, [sp, #36]	; 0x24
   2403a:	443b      	add	r3, r7
   2403c:	9309      	str	r3, [sp, #36]	; 0x24
   2403e:	e76b      	b.n	23f18 <_vfiprintf_r+0x94>
   24040:	fb0c 3202 	mla	r2, ip, r2, r3
   24044:	460c      	mov	r4, r1
   24046:	2001      	movs	r0, #1
   24048:	e7a9      	b.n	23f9e <_vfiprintf_r+0x11a>
   2404a:	2300      	movs	r3, #0
   2404c:	3401      	adds	r4, #1
   2404e:	f04f 0c0a 	mov.w	ip, #10
   24052:	4619      	mov	r1, r3
   24054:	9305      	str	r3, [sp, #20]
   24056:	4620      	mov	r0, r4
   24058:	f810 2b01 	ldrb.w	r2, [r0], #1
   2405c:	3a30      	subs	r2, #48	; 0x30
   2405e:	2a09      	cmp	r2, #9
   24060:	d903      	bls.n	2406a <_vfiprintf_r+0x1e6>
   24062:	2b00      	cmp	r3, #0
   24064:	d0c6      	beq.n	23ff4 <_vfiprintf_r+0x170>
   24066:	9105      	str	r1, [sp, #20]
   24068:	e7c4      	b.n	23ff4 <_vfiprintf_r+0x170>
   2406a:	fb0c 2101 	mla	r1, ip, r1, r2
   2406e:	4604      	mov	r4, r0
   24070:	2301      	movs	r3, #1
   24072:	e7f0      	b.n	24056 <_vfiprintf_r+0x1d2>
   24074:	ab03      	add	r3, sp, #12
   24076:	462a      	mov	r2, r5
   24078:	a904      	add	r1, sp, #16
   2407a:	4630      	mov	r0, r6
   2407c:	9300      	str	r3, [sp, #0]
   2407e:	4b16      	ldr	r3, [pc, #88]	; (240d8 <_vfiprintf_r+0x254>)
   24080:	f7fe ff56 	bl	22f30 <_printf_float>
   24084:	4607      	mov	r7, r0
   24086:	1c78      	adds	r0, r7, #1
   24088:	d1d6      	bne.n	24038 <_vfiprintf_r+0x1b4>
   2408a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   2408c:	07d9      	lsls	r1, r3, #31
   2408e:	d405      	bmi.n	2409c <_vfiprintf_r+0x218>
   24090:	89ab      	ldrh	r3, [r5, #12]
   24092:	059a      	lsls	r2, r3, #22
   24094:	d402      	bmi.n	2409c <_vfiprintf_r+0x218>
   24096:	6da8      	ldr	r0, [r5, #88]	; 0x58
   24098:	f7ec ff68 	bl	10f6c <__retarget_lock_release_recursive>
   2409c:	89ab      	ldrh	r3, [r5, #12]
   2409e:	065b      	lsls	r3, r3, #25
   240a0:	f53f af16 	bmi.w	23ed0 <_vfiprintf_r+0x4c>
   240a4:	9809      	ldr	r0, [sp, #36]	; 0x24
   240a6:	e715      	b.n	23ed4 <_vfiprintf_r+0x50>
   240a8:	ab03      	add	r3, sp, #12
   240aa:	462a      	mov	r2, r5
   240ac:	a904      	add	r1, sp, #16
   240ae:	4630      	mov	r0, r6
   240b0:	9300      	str	r3, [sp, #0]
   240b2:	4b09      	ldr	r3, [pc, #36]	; (240d8 <_vfiprintf_r+0x254>)
   240b4:	f7ff f972 	bl	2339c <_printf_i>
   240b8:	e7e4      	b.n	24084 <_vfiprintf_r+0x200>
   240ba:	bf00      	nop
   240bc:	0002b498 	.word	0x0002b498
   240c0:	0002b478 	.word	0x0002b478
   240c4:	0002b458 	.word	0x0002b458
   240c8:	00031051 	.word	0x00031051
   240cc:	00031057 	.word	0x00031057
   240d0:	0003105b 	.word	0x0003105b
   240d4:	00022f31 	.word	0x00022f31
   240d8:	00029c57 	.word	0x00029c57

000240dc <__swbuf_r>:
   240dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   240de:	460e      	mov	r6, r1
   240e0:	4614      	mov	r4, r2
   240e2:	4605      	mov	r5, r0
   240e4:	b118      	cbz	r0, 240ee <__swbuf_r+0x12>
   240e6:	6983      	ldr	r3, [r0, #24]
   240e8:	b90b      	cbnz	r3, 240ee <__swbuf_r+0x12>
   240ea:	f7ff fb0d 	bl	23708 <__sinit>
   240ee:	4b21      	ldr	r3, [pc, #132]	; (24174 <__swbuf_r+0x98>)
   240f0:	429c      	cmp	r4, r3
   240f2:	d110      	bne.n	24116 <__swbuf_r+0x3a>
   240f4:	686c      	ldr	r4, [r5, #4]
   240f6:	69a3      	ldr	r3, [r4, #24]
   240f8:	60a3      	str	r3, [r4, #8]
   240fa:	89a3      	ldrh	r3, [r4, #12]
   240fc:	071a      	lsls	r2, r3, #28
   240fe:	d501      	bpl.n	24104 <__swbuf_r+0x28>
   24100:	6923      	ldr	r3, [r4, #16]
   24102:	b993      	cbnz	r3, 2412a <__swbuf_r+0x4e>
   24104:	4621      	mov	r1, r4
   24106:	4628      	mov	r0, r5
   24108:	f000 f84c 	bl	241a4 <__swsetup_r>
   2410c:	b168      	cbz	r0, 2412a <__swbuf_r+0x4e>
   2410e:	f04f 37ff 	mov.w	r7, #4294967295
   24112:	4638      	mov	r0, r7
   24114:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   24116:	4b18      	ldr	r3, [pc, #96]	; (24178 <__swbuf_r+0x9c>)
   24118:	429c      	cmp	r4, r3
   2411a:	d101      	bne.n	24120 <__swbuf_r+0x44>
   2411c:	68ac      	ldr	r4, [r5, #8]
   2411e:	e7ea      	b.n	240f6 <__swbuf_r+0x1a>
   24120:	4b16      	ldr	r3, [pc, #88]	; (2417c <__swbuf_r+0xa0>)
   24122:	429c      	cmp	r4, r3
   24124:	bf08      	it	eq
   24126:	68ec      	ldreq	r4, [r5, #12]
   24128:	e7e5      	b.n	240f6 <__swbuf_r+0x1a>
   2412a:	6923      	ldr	r3, [r4, #16]
   2412c:	b2f6      	uxtb	r6, r6
   2412e:	6820      	ldr	r0, [r4, #0]
   24130:	4637      	mov	r7, r6
   24132:	1ac0      	subs	r0, r0, r3
   24134:	6963      	ldr	r3, [r4, #20]
   24136:	4283      	cmp	r3, r0
   24138:	dc05      	bgt.n	24146 <__swbuf_r+0x6a>
   2413a:	4621      	mov	r1, r4
   2413c:	4628      	mov	r0, r5
   2413e:	f000 f8ad 	bl	2429c <_fflush_r>
   24142:	2800      	cmp	r0, #0
   24144:	d1e3      	bne.n	2410e <__swbuf_r+0x32>
   24146:	68a3      	ldr	r3, [r4, #8]
   24148:	3001      	adds	r0, #1
   2414a:	3b01      	subs	r3, #1
   2414c:	60a3      	str	r3, [r4, #8]
   2414e:	6823      	ldr	r3, [r4, #0]
   24150:	1c5a      	adds	r2, r3, #1
   24152:	6022      	str	r2, [r4, #0]
   24154:	701e      	strb	r6, [r3, #0]
   24156:	6963      	ldr	r3, [r4, #20]
   24158:	4283      	cmp	r3, r0
   2415a:	d004      	beq.n	24166 <__swbuf_r+0x8a>
   2415c:	89a3      	ldrh	r3, [r4, #12]
   2415e:	07db      	lsls	r3, r3, #31
   24160:	d5d7      	bpl.n	24112 <__swbuf_r+0x36>
   24162:	2e0a      	cmp	r6, #10
   24164:	d1d5      	bne.n	24112 <__swbuf_r+0x36>
   24166:	4621      	mov	r1, r4
   24168:	4628      	mov	r0, r5
   2416a:	f000 f897 	bl	2429c <_fflush_r>
   2416e:	2800      	cmp	r0, #0
   24170:	d0cf      	beq.n	24112 <__swbuf_r+0x36>
   24172:	e7cc      	b.n	2410e <__swbuf_r+0x32>
   24174:	0002b498 	.word	0x0002b498
   24178:	0002b478 	.word	0x0002b478
   2417c:	0002b458 	.word	0x0002b458

00024180 <_write_r>:
   24180:	b538      	push	{r3, r4, r5, lr}
   24182:	4604      	mov	r4, r0
   24184:	4d06      	ldr	r5, [pc, #24]	; (241a0 <_write_r+0x20>)
   24186:	4608      	mov	r0, r1
   24188:	4611      	mov	r1, r2
   2418a:	2200      	movs	r2, #0
   2418c:	602a      	str	r2, [r5, #0]
   2418e:	461a      	mov	r2, r3
   24190:	f001 fdaf 	bl	25cf2 <_write>
   24194:	1c43      	adds	r3, r0, #1
   24196:	d102      	bne.n	2419e <_write_r+0x1e>
   24198:	682b      	ldr	r3, [r5, #0]
   2419a:	b103      	cbz	r3, 2419e <_write_r+0x1e>
   2419c:	6023      	str	r3, [r4, #0]
   2419e:	bd38      	pop	{r3, r4, r5, pc}
   241a0:	200214c4 	.word	0x200214c4

000241a4 <__swsetup_r>:
   241a4:	4b31      	ldr	r3, [pc, #196]	; (2426c <__swsetup_r+0xc8>)
   241a6:	b570      	push	{r4, r5, r6, lr}
   241a8:	681d      	ldr	r5, [r3, #0]
   241aa:	4606      	mov	r6, r0
   241ac:	460c      	mov	r4, r1
   241ae:	b125      	cbz	r5, 241ba <__swsetup_r+0x16>
   241b0:	69ab      	ldr	r3, [r5, #24]
   241b2:	b913      	cbnz	r3, 241ba <__swsetup_r+0x16>
   241b4:	4628      	mov	r0, r5
   241b6:	f7ff faa7 	bl	23708 <__sinit>
   241ba:	4b2d      	ldr	r3, [pc, #180]	; (24270 <__swsetup_r+0xcc>)
   241bc:	429c      	cmp	r4, r3
   241be:	d10e      	bne.n	241de <__swsetup_r+0x3a>
   241c0:	686c      	ldr	r4, [r5, #4]
   241c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   241c6:	071a      	lsls	r2, r3, #28
   241c8:	d42c      	bmi.n	24224 <__swsetup_r+0x80>
   241ca:	06dd      	lsls	r5, r3, #27
   241cc:	d411      	bmi.n	241f2 <__swsetup_r+0x4e>
   241ce:	2209      	movs	r2, #9
   241d0:	6032      	str	r2, [r6, #0]
   241d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   241d6:	f04f 30ff 	mov.w	r0, #4294967295
   241da:	81a3      	strh	r3, [r4, #12]
   241dc:	e03d      	b.n	2425a <__swsetup_r+0xb6>
   241de:	4b25      	ldr	r3, [pc, #148]	; (24274 <__swsetup_r+0xd0>)
   241e0:	429c      	cmp	r4, r3
   241e2:	d101      	bne.n	241e8 <__swsetup_r+0x44>
   241e4:	68ac      	ldr	r4, [r5, #8]
   241e6:	e7ec      	b.n	241c2 <__swsetup_r+0x1e>
   241e8:	4b23      	ldr	r3, [pc, #140]	; (24278 <__swsetup_r+0xd4>)
   241ea:	429c      	cmp	r4, r3
   241ec:	bf08      	it	eq
   241ee:	68ec      	ldreq	r4, [r5, #12]
   241f0:	e7e7      	b.n	241c2 <__swsetup_r+0x1e>
   241f2:	0758      	lsls	r0, r3, #29
   241f4:	d512      	bpl.n	2421c <__swsetup_r+0x78>
   241f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
   241f8:	b141      	cbz	r1, 2420c <__swsetup_r+0x68>
   241fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
   241fe:	4299      	cmp	r1, r3
   24200:	d002      	beq.n	24208 <__swsetup_r+0x64>
   24202:	4630      	mov	r0, r6
   24204:	f7fe fdf0 	bl	22de8 <_free_r>
   24208:	2300      	movs	r3, #0
   2420a:	6363      	str	r3, [r4, #52]	; 0x34
   2420c:	89a3      	ldrh	r3, [r4, #12]
   2420e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   24212:	81a3      	strh	r3, [r4, #12]
   24214:	2300      	movs	r3, #0
   24216:	6063      	str	r3, [r4, #4]
   24218:	6923      	ldr	r3, [r4, #16]
   2421a:	6023      	str	r3, [r4, #0]
   2421c:	89a3      	ldrh	r3, [r4, #12]
   2421e:	f043 0308 	orr.w	r3, r3, #8
   24222:	81a3      	strh	r3, [r4, #12]
   24224:	6923      	ldr	r3, [r4, #16]
   24226:	b94b      	cbnz	r3, 2423c <__swsetup_r+0x98>
   24228:	89a3      	ldrh	r3, [r4, #12]
   2422a:	f403 7320 	and.w	r3, r3, #640	; 0x280
   2422e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   24232:	d003      	beq.n	2423c <__swsetup_r+0x98>
   24234:	4621      	mov	r1, r4
   24236:	4630      	mov	r0, r6
   24238:	f000 f87e 	bl	24338 <__smakebuf_r>
   2423c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   24240:	f013 0201 	ands.w	r2, r3, #1
   24244:	d00a      	beq.n	2425c <__swsetup_r+0xb8>
   24246:	2200      	movs	r2, #0
   24248:	60a2      	str	r2, [r4, #8]
   2424a:	6962      	ldr	r2, [r4, #20]
   2424c:	4252      	negs	r2, r2
   2424e:	61a2      	str	r2, [r4, #24]
   24250:	6922      	ldr	r2, [r4, #16]
   24252:	b942      	cbnz	r2, 24266 <__swsetup_r+0xc2>
   24254:	f013 0080 	ands.w	r0, r3, #128	; 0x80
   24258:	d1bb      	bne.n	241d2 <__swsetup_r+0x2e>
   2425a:	bd70      	pop	{r4, r5, r6, pc}
   2425c:	0799      	lsls	r1, r3, #30
   2425e:	bf58      	it	pl
   24260:	6962      	ldrpl	r2, [r4, #20]
   24262:	60a2      	str	r2, [r4, #8]
   24264:	e7f4      	b.n	24250 <__swsetup_r+0xac>
   24266:	2000      	movs	r0, #0
   24268:	e7f7      	b.n	2425a <__swsetup_r+0xb6>
   2426a:	bf00      	nop
   2426c:	20008744 	.word	0x20008744
   24270:	0002b498 	.word	0x0002b498
   24274:	0002b478 	.word	0x0002b478
   24278:	0002b458 	.word	0x0002b458

0002427c <_close_r>:
   2427c:	b538      	push	{r3, r4, r5, lr}
   2427e:	2300      	movs	r3, #0
   24280:	4d05      	ldr	r5, [pc, #20]	; (24298 <_close_r+0x1c>)
   24282:	4604      	mov	r4, r0
   24284:	4608      	mov	r0, r1
   24286:	602b      	str	r3, [r5, #0]
   24288:	f001 fd37 	bl	25cfa <_close>
   2428c:	1c43      	adds	r3, r0, #1
   2428e:	d102      	bne.n	24296 <_close_r+0x1a>
   24290:	682b      	ldr	r3, [r5, #0]
   24292:	b103      	cbz	r3, 24296 <_close_r+0x1a>
   24294:	6023      	str	r3, [r4, #0]
   24296:	bd38      	pop	{r3, r4, r5, pc}
   24298:	200214c4 	.word	0x200214c4

0002429c <_fflush_r>:
   2429c:	b538      	push	{r3, r4, r5, lr}
   2429e:	690b      	ldr	r3, [r1, #16]
   242a0:	4605      	mov	r5, r0
   242a2:	460c      	mov	r4, r1
   242a4:	b913      	cbnz	r3, 242ac <_fflush_r+0x10>
   242a6:	2500      	movs	r5, #0
   242a8:	4628      	mov	r0, r5
   242aa:	bd38      	pop	{r3, r4, r5, pc}
   242ac:	b118      	cbz	r0, 242b6 <_fflush_r+0x1a>
   242ae:	6983      	ldr	r3, [r0, #24]
   242b0:	b90b      	cbnz	r3, 242b6 <_fflush_r+0x1a>
   242b2:	f7ff fa29 	bl	23708 <__sinit>
   242b6:	4b14      	ldr	r3, [pc, #80]	; (24308 <_fflush_r+0x6c>)
   242b8:	429c      	cmp	r4, r3
   242ba:	d11b      	bne.n	242f4 <_fflush_r+0x58>
   242bc:	686c      	ldr	r4, [r5, #4]
   242be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   242c2:	2b00      	cmp	r3, #0
   242c4:	d0ef      	beq.n	242a6 <_fflush_r+0xa>
   242c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
   242c8:	07d0      	lsls	r0, r2, #31
   242ca:	d404      	bmi.n	242d6 <_fflush_r+0x3a>
   242cc:	0599      	lsls	r1, r3, #22
   242ce:	d402      	bmi.n	242d6 <_fflush_r+0x3a>
   242d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   242d2:	f7ec fe2f 	bl	10f34 <__retarget_lock_acquire_recursive>
   242d6:	4628      	mov	r0, r5
   242d8:	4621      	mov	r1, r4
   242da:	f005 fd18 	bl	29d0e <__sflush_r>
   242de:	6e63      	ldr	r3, [r4, #100]	; 0x64
   242e0:	4605      	mov	r5, r0
   242e2:	07da      	lsls	r2, r3, #31
   242e4:	d4e0      	bmi.n	242a8 <_fflush_r+0xc>
   242e6:	89a3      	ldrh	r3, [r4, #12]
   242e8:	059b      	lsls	r3, r3, #22
   242ea:	d4dd      	bmi.n	242a8 <_fflush_r+0xc>
   242ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
   242ee:	f7ec fe3d 	bl	10f6c <__retarget_lock_release_recursive>
   242f2:	e7d9      	b.n	242a8 <_fflush_r+0xc>
   242f4:	4b05      	ldr	r3, [pc, #20]	; (2430c <_fflush_r+0x70>)
   242f6:	429c      	cmp	r4, r3
   242f8:	d101      	bne.n	242fe <_fflush_r+0x62>
   242fa:	68ac      	ldr	r4, [r5, #8]
   242fc:	e7df      	b.n	242be <_fflush_r+0x22>
   242fe:	4b04      	ldr	r3, [pc, #16]	; (24310 <_fflush_r+0x74>)
   24300:	429c      	cmp	r4, r3
   24302:	bf08      	it	eq
   24304:	68ec      	ldreq	r4, [r5, #12]
   24306:	e7da      	b.n	242be <_fflush_r+0x22>
   24308:	0002b498 	.word	0x0002b498
   2430c:	0002b478 	.word	0x0002b478
   24310:	0002b458 	.word	0x0002b458

00024314 <_lseek_r>:
   24314:	b538      	push	{r3, r4, r5, lr}
   24316:	4604      	mov	r4, r0
   24318:	4d06      	ldr	r5, [pc, #24]	; (24334 <_lseek_r+0x20>)
   2431a:	4608      	mov	r0, r1
   2431c:	4611      	mov	r1, r2
   2431e:	2200      	movs	r2, #0
   24320:	602a      	str	r2, [r5, #0]
   24322:	461a      	mov	r2, r3
   24324:	f001 fcec 	bl	25d00 <_lseek>
   24328:	1c43      	adds	r3, r0, #1
   2432a:	d102      	bne.n	24332 <_lseek_r+0x1e>
   2432c:	682b      	ldr	r3, [r5, #0]
   2432e:	b103      	cbz	r3, 24332 <_lseek_r+0x1e>
   24330:	6023      	str	r3, [r4, #0]
   24332:	bd38      	pop	{r3, r4, r5, pc}
   24334:	200214c4 	.word	0x200214c4

00024338 <__smakebuf_r>:
   24338:	898b      	ldrh	r3, [r1, #12]
   2433a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2433c:	079d      	lsls	r5, r3, #30
   2433e:	4606      	mov	r6, r0
   24340:	460c      	mov	r4, r1
   24342:	d507      	bpl.n	24354 <__smakebuf_r+0x1c>
   24344:	f104 0347 	add.w	r3, r4, #71	; 0x47
   24348:	6023      	str	r3, [r4, #0]
   2434a:	6123      	str	r3, [r4, #16]
   2434c:	2301      	movs	r3, #1
   2434e:	6163      	str	r3, [r4, #20]
   24350:	b003      	add	sp, #12
   24352:	bdf0      	pop	{r4, r5, r6, r7, pc}
   24354:	ab01      	add	r3, sp, #4
   24356:	466a      	mov	r2, sp
   24358:	f005 fd58 	bl	29e0c <__swhatbuf_r>
   2435c:	9f00      	ldr	r7, [sp, #0]
   2435e:	4605      	mov	r5, r0
   24360:	4630      	mov	r0, r6
   24362:	4639      	mov	r1, r7
   24364:	f7fe fd8a 	bl	22e7c <_malloc_r>
   24368:	b948      	cbnz	r0, 2437e <__smakebuf_r+0x46>
   2436a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   2436e:	059a      	lsls	r2, r3, #22
   24370:	d4ee      	bmi.n	24350 <__smakebuf_r+0x18>
   24372:	f023 0303 	bic.w	r3, r3, #3
   24376:	f043 0302 	orr.w	r3, r3, #2
   2437a:	81a3      	strh	r3, [r4, #12]
   2437c:	e7e2      	b.n	24344 <__smakebuf_r+0xc>
   2437e:	4b0d      	ldr	r3, [pc, #52]	; (243b4 <__smakebuf_r+0x7c>)
   24380:	62b3      	str	r3, [r6, #40]	; 0x28
   24382:	89a3      	ldrh	r3, [r4, #12]
   24384:	6020      	str	r0, [r4, #0]
   24386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   2438a:	81a3      	strh	r3, [r4, #12]
   2438c:	9b01      	ldr	r3, [sp, #4]
   2438e:	e9c4 0704 	strd	r0, r7, [r4, #16]
   24392:	b15b      	cbz	r3, 243ac <__smakebuf_r+0x74>
   24394:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   24398:	4630      	mov	r0, r6
   2439a:	f000 f84b 	bl	24434 <_isatty_r>
   2439e:	b128      	cbz	r0, 243ac <__smakebuf_r+0x74>
   243a0:	89a3      	ldrh	r3, [r4, #12]
   243a2:	f023 0303 	bic.w	r3, r3, #3
   243a6:	f043 0301 	orr.w	r3, r3, #1
   243aa:	81a3      	strh	r3, [r4, #12]
   243ac:	89a3      	ldrh	r3, [r4, #12]
   243ae:	431d      	orrs	r5, r3
   243b0:	81a5      	strh	r5, [r4, #12]
   243b2:	e7cd      	b.n	24350 <__smakebuf_r+0x18>
   243b4:	000236cd 	.word	0x000236cd

000243b8 <_read_r>:
   243b8:	b538      	push	{r3, r4, r5, lr}
   243ba:	4604      	mov	r4, r0
   243bc:	4d06      	ldr	r5, [pc, #24]	; (243d8 <_read_r+0x20>)
   243be:	4608      	mov	r0, r1
   243c0:	4611      	mov	r1, r2
   243c2:	2200      	movs	r2, #0
   243c4:	602a      	str	r2, [r5, #0]
   243c6:	461a      	mov	r2, r3
   243c8:	f001 fc8f 	bl	25cea <_read>
   243cc:	1c43      	adds	r3, r0, #1
   243ce:	d102      	bne.n	243d6 <_read_r+0x1e>
   243d0:	682b      	ldr	r3, [r5, #0]
   243d2:	b103      	cbz	r3, 243d6 <_read_r+0x1e>
   243d4:	6023      	str	r3, [r4, #0]
   243d6:	bd38      	pop	{r3, r4, r5, pc}
   243d8:	200214c4 	.word	0x200214c4

000243dc <raise>:
   243dc:	4b02      	ldr	r3, [pc, #8]	; (243e8 <raise+0xc>)
   243de:	4601      	mov	r1, r0
   243e0:	6818      	ldr	r0, [r3, #0]
   243e2:	f005 bd4a 	b.w	29e7a <_raise_r>
   243e6:	bf00      	nop
   243e8:	20008744 	.word	0x20008744

000243ec <_kill_r>:
   243ec:	b538      	push	{r3, r4, r5, lr}
   243ee:	2300      	movs	r3, #0
   243f0:	4d06      	ldr	r5, [pc, #24]	; (2440c <_kill_r+0x20>)
   243f2:	4604      	mov	r4, r0
   243f4:	4608      	mov	r0, r1
   243f6:	4611      	mov	r1, r2
   243f8:	602b      	str	r3, [r5, #0]
   243fa:	f001 fc88 	bl	25d0e <_kill>
   243fe:	1c43      	adds	r3, r0, #1
   24400:	d102      	bne.n	24408 <_kill_r+0x1c>
   24402:	682b      	ldr	r3, [r5, #0]
   24404:	b103      	cbz	r3, 24408 <_kill_r+0x1c>
   24406:	6023      	str	r3, [r4, #0]
   24408:	bd38      	pop	{r3, r4, r5, pc}
   2440a:	bf00      	nop
   2440c:	200214c4 	.word	0x200214c4

00024410 <_fstat_r>:
   24410:	b538      	push	{r3, r4, r5, lr}
   24412:	2300      	movs	r3, #0
   24414:	4d06      	ldr	r5, [pc, #24]	; (24430 <_fstat_r+0x20>)
   24416:	4604      	mov	r4, r0
   24418:	4608      	mov	r0, r1
   2441a:	4611      	mov	r1, r2
   2441c:	602b      	str	r3, [r5, #0]
   2441e:	f001 fc7a 	bl	25d16 <_fstat>
   24422:	1c43      	adds	r3, r0, #1
   24424:	d102      	bne.n	2442c <_fstat_r+0x1c>
   24426:	682b      	ldr	r3, [r5, #0]
   24428:	b103      	cbz	r3, 2442c <_fstat_r+0x1c>
   2442a:	6023      	str	r3, [r4, #0]
   2442c:	bd38      	pop	{r3, r4, r5, pc}
   2442e:	bf00      	nop
   24430:	200214c4 	.word	0x200214c4

00024434 <_isatty_r>:
   24434:	b538      	push	{r3, r4, r5, lr}
   24436:	2300      	movs	r3, #0
   24438:	4d05      	ldr	r5, [pc, #20]	; (24450 <_isatty_r+0x1c>)
   2443a:	4604      	mov	r4, r0
   2443c:	4608      	mov	r0, r1
   2443e:	602b      	str	r3, [r5, #0]
   24440:	f001 fc60 	bl	25d04 <_isatty>
   24444:	1c43      	adds	r3, r0, #1
   24446:	d102      	bne.n	2444e <_isatty_r+0x1a>
   24448:	682b      	ldr	r3, [r5, #0]
   2444a:	b103      	cbz	r3, 2444e <_isatty_r+0x1a>
   2444c:	6023      	str	r3, [r4, #0]
   2444e:	bd38      	pop	{r3, r4, r5, pc}
   24450:	200214c4 	.word	0x200214c4

00024454 <ubxlib_preinit>:
{
    irq_unlock(gIrqLockKey);
}

static int ubxlib_preinit(const struct device *arg)
{
   24454:	b508      	push	{r3, lr}
	return z_impl_z_current_get();
   24456:	f7fd fb71 	bl	21b3c <z_impl_z_current_get>
    ARG_UNUSED(arg);

    k_thread_system_pool_assign(k_current_get());
   2445a:	f7fe fc59 	bl	22d10 <k_thread_system_pool_assign>
    return 0;
}
   2445e:	2000      	movs	r0, #0
   24460:	bd08      	pop	{r3, pc}

00024462 <uart_cb_2>:
}
   24462:	4770      	bx	lr

00024464 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   24464:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24466:	ab0b      	add	r3, sp, #44	; 0x2c
   24468:	9305      	str	r3, [sp, #20]
   2446a:	9303      	str	r3, [sp, #12]
   2446c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2446e:	9302      	str	r3, [sp, #8]
   24470:	2300      	movs	r3, #0
   24472:	4618      	mov	r0, r3
   24474:	e9cd 3300 	strd	r3, r3, [sp]
   24478:	f7e9 fed2 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   2447c:	b007      	add	sp, #28
   2447e:	f85d fb04 	ldr.w	pc, [sp], #4

00024482 <uart_rx_enable.constprop.0>:


extern int z_impl_uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout);

__pinned_func
static inline int uart_rx_enable(const struct device * dev, uint8_t * buf, size_t len, int32_t timeout)
   24482:	b410      	push	{r4}
	return api->rx_enable(dev, buf, len, timeout);
   24484:	6883      	ldr	r3, [r0, #8]
   24486:	2228      	movs	r2, #40	; 0x28
   24488:	68dc      	ldr	r4, [r3, #12]
   2448a:	2332      	movs	r3, #50	; 0x32
   2448c:	46a4      	mov	ip, r4
		return (int) arch_syscall_invoke4(parm0.x, parm1.x, parm2.x, parm3.x, K_SYSCALL_UART_RX_ENABLE);
	}
#endif
	compiler_barrier();
	return z_impl_uart_rx_enable(dev, buf, len, timeout);
}
   2448e:	bc10      	pop	{r4}
   24490:	4760      	bx	ip

00024492 <uart_tx.constprop.0>:
static inline int uart_tx(const struct device * dev, const uint8_t * buf, size_t len, int32_t timeout)
   24492:	b410      	push	{r4}
	return api->tx(dev, buf, len, timeout);
   24494:	6883      	ldr	r3, [r0, #8]
   24496:	685c      	ldr	r4, [r3, #4]
   24498:	f04f 33ff 	mov.w	r3, #4294967295
   2449c:	46a4      	mov	ip, r4
}
   2449e:	bc10      	pop	{r4}
   244a0:	4760      	bx	ip

000244a2 <k_sem_take.constprop.0.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   244a2:	f7fb bc67 	b.w	1fd74 <z_impl_k_sem_take>

000244a6 <gpio_add_callback.isra.0>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
   244a6:	6883      	ldr	r3, [r0, #8]
   244a8:	69db      	ldr	r3, [r3, #28]
   244aa:	b10b      	cbz	r3, 244b0 <gpio_add_callback.isra.0+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
   244ac:	2201      	movs	r2, #1
   244ae:	4718      	bx	r3
}
   244b0:	4770      	bx	lr

000244b2 <k_sleep.isra.0>:
	return z_impl_k_sleep(timeout);
   244b2:	f7fd bb0f 	b.w	21ad4 <z_impl_k_sleep>

000244b6 <send_protobuf>:
void send_protobuf(void){
   244b6:	b510      	push	{r4, lr}
   244b8:	f5ad 6d7b 	sub.w	sp, sp, #4016	; 0xfb0
    buf_proto=send_array_dd_v0(); 
   244bc:	f20d 74d4 	addw	r4, sp, #2004	; 0x7d4
   244c0:	4620      	mov	r0, r4
   244c2:	f7e7 fc97 	bl	bdf4 <send_array_dd_v0>
    send_bluetooth(buf_proto);
   244c6:	f20d 71e4 	addw	r1, sp, #2020	; 0x7e4
   244ca:	f240 72cc 	movw	r2, #1996	; 0x7cc
   244ce:	4668      	mov	r0, sp
   244d0:	f005 f8d7 	bl	29682 <memcpy>
   244d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
   244d8:	f7e7 f856 	bl	b588 <send_bluetooth>
}
   244dc:	f50d 6d7b 	add.w	sp, sp, #4016	; 0xfb0
   244e0:	bd10      	pop	{r4, pc}

000244e2 <error>:
{
   244e2:	b508      	push	{r3, lr}
	turn_off_all_leds();
   244e4:	f7e7 f9b0 	bl	b848 <turn_off_all_leds>
		k_sleep(K_MSEC(1000));
   244e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
   244ec:	2100      	movs	r1, #0
   244ee:	f7ff ffe0 	bl	244b2 <k_sleep.isra.0>
	while (true) {
   244f2:	e7f9      	b.n	244e8 <error+0x6>

000244f4 <load_descriptor_values>:
 */

#include "includes\Protobuf\pb_common.h"

static bool load_descriptor_values(pb_field_iter_t *iter)
{
   244f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint32_t word0;
    uint32_t data_offset;
    int_least8_t size_offset;

    if (iter->index >= iter->descriptor->field_count)
   244f6:	6806      	ldr	r6, [r0, #0]
   244f8:	8902      	ldrh	r2, [r0, #8]
   244fa:	8a33      	ldrh	r3, [r6, #16]
   244fc:	429a      	cmp	r2, r3
   244fe:	d271      	bcs.n	245e4 <load_descriptor_values+0xf0>
        return false;

    word0 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24500:	6831      	ldr	r1, [r6, #0]
   24502:	8942      	ldrh	r2, [r0, #10]
   24504:	0093      	lsls	r3, r2, #2
   24506:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);

    switch(word0 & 3)
   2450a:	f002 0103 	and.w	r1, r2, #3
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   2450e:	f3c2 2407 	ubfx	r4, r2, #8, #8
    switch(word0 & 3)
   24512:	2901      	cmp	r1, #1
    iter->type = (pb_type_t)((word0 >> 8) & 0xFF);
   24514:	7584      	strb	r4, [r0, #22]
    {
        case 0: {
            /* 1-word format */
            iter->array_size = 1;
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   24516:	f3c2 0585 	ubfx	r5, r2, #2, #6
    switch(word0 & 3)
   2451a:	d01f      	beq.n	2455c <load_descriptor_values+0x68>
   2451c:	2902      	cmp	r1, #2
   2451e:	d02a      	beq.n	24576 <load_descriptor_values+0x82>
   24520:	2900      	cmp	r1, #0
   24522:	d135      	bne.n	24590 <load_descriptor_values+0x9c>
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
            data_offset = (word0 >> 16) & 0xFF;
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
            break;
   24524:	f04f 0c01 	mov.w	ip, #1
            size_offset = (int_least8_t)((word0 >> 24) & 0x0F);
   24528:	f3c2 6303 	ubfx	r3, r2, #24, #4
            data_offset = (word0 >> 16) & 0xFF;
   2452c:	f3c2 4707 	ubfx	r7, r2, #16, #8
            iter->data_size = (pb_size_t)((word0 >> 28) & 0x0F);
   24530:	0f12      	lsrs	r2, r2, #28
   24532:	8242      	strh	r2, [r0, #18]
            iter->data_size = (pb_size_t)word3;
            break;
        }
    }

    if (!iter->message)
   24534:	6842      	ldr	r2, [r0, #4]
            iter->array_size = 1;
   24536:	f8a0 c014 	strh.w	ip, [r0, #20]
            iter->tag = (pb_size_t)((word0 >> 2) & 0x3F);
   2453a:	8205      	strh	r5, [r0, #16]
    if (!iter->message)
   2453c:	2a00      	cmp	r2, #0
   2453e:	d134      	bne.n	245aa <load_descriptor_values+0xb6>
    {
        /* Avoid doing arithmetic on null pointers, it is undefined */
        iter->pField = NULL;
   24540:	6182      	str	r2, [r0, #24]
        iter->pSize = NULL;
   24542:	6202      	str	r2, [r0, #32]
        {
            iter->pData = iter->pField;
        }
    }

    if (PB_LTYPE_IS_SUBMSG(iter->type))
   24544:	f004 040e 	and.w	r4, r4, #14
   24548:	2c08      	cmp	r4, #8
    {
        iter->submsg_desc = iter->descriptor->submsg_info[iter->submessage_index];
   2454a:	bf11      	iteee	ne
   2454c:	2300      	movne	r3, #0
   2454e:	89c2      	ldrheq	r2, [r0, #14]
   24550:	6873      	ldreq	r3, [r6, #4]
   24552:	f853 3022 	ldreq.w	r3, [r3, r2, lsl #2]
   24556:	6243      	str	r3, [r0, #36]	; 0x24
    else
    {
        iter->submsg_desc = NULL;
    }

    return true;
   24558:	2001      	movs	r0, #1
}
   2455a:	bdf0      	pop	{r4, r5, r6, r7, pc}
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   2455c:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)((word0 >> 16) & 0x0FFF);
   2455e:	f3c2 4c0b 	ubfx	ip, r2, #16, #12
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   24562:	4419      	add	r1, r3
   24564:	6849      	ldr	r1, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 28) << 6));
   24566:	0f0b      	lsrs	r3, r1, #28
   24568:	ea45 1583 	orr.w	r5, r5, r3, lsl #6
            data_offset = word1 & 0xFFFF;
   2456c:	b28f      	uxth	r7, r1
            size_offset = (int_least8_t)((word0 >> 28) & 0x0F);
   2456e:	0f13      	lsrs	r3, r2, #28
            iter->data_size = (pb_size_t)((word1 >> 16) & 0x0FFF);
   24570:	f3c1 420b 	ubfx	r2, r1, #16, #12
            break;
   24574:	e7dd      	b.n	24532 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   24576:	6831      	ldr	r1, [r6, #0]
            iter->array_size = (pb_size_t)(word0 >> 16);
   24578:	ea4f 4c12 	mov.w	ip, r2, lsr #16
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   2457c:	4419      	add	r1, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   2457e:	e9d1 3701 	ldrd	r3, r7, [r1, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   24582:	0a1a      	lsrs	r2, r3, #8
   24584:	ea45 1282 	orr.w	r2, r5, r2, lsl #6
   24588:	b295      	uxth	r5, r2
            size_offset = (int_least8_t)(word1 & 0xFF);
   2458a:	b25b      	sxtb	r3, r3
            iter->data_size = (pb_size_t)word3;
   2458c:	898a      	ldrh	r2, [r1, #12]
            break;
   2458e:	e7d0      	b.n	24532 <load_descriptor_values+0x3e>
            uint32_t word1 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 1]);
   24590:	6832      	ldr	r2, [r6, #0]
   24592:	441a      	add	r2, r3
            uint32_t word2 = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index + 2]);
   24594:	e9d2 3701 	ldrd	r3, r7, [r2, #4]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   24598:	0a19      	lsrs	r1, r3, #8
   2459a:	ea45 1181 	orr.w	r1, r5, r1, lsl #6
            iter->array_size = (pb_size_t)word4;
   2459e:	f8b2 c010 	ldrh.w	ip, [r2, #16]
            iter->tag = (pb_size_t)(((word0 >> 2) & 0x3F) | ((word1 >> 8) << 6));
   245a2:	b28d      	uxth	r5, r1
            iter->data_size = (pb_size_t)word3;
   245a4:	8992      	ldrh	r2, [r2, #12]
            size_offset = (int_least8_t)(word1 & 0xFF);
   245a6:	b25b      	sxtb	r3, r3
            break;
   245a8:	e7c3      	b.n	24532 <load_descriptor_values+0x3e>
        iter->pField = (char*)iter->message + data_offset;
   245aa:	443a      	add	r2, r7
   245ac:	6182      	str	r2, [r0, #24]
        if (size_offset)
   245ae:	f004 01c0 	and.w	r1, r4, #192	; 0xc0
   245b2:	b123      	cbz	r3, 245be <load_descriptor_values+0xca>
            iter->pSize = (char*)iter->pField - size_offset;
   245b4:	1ad3      	subs	r3, r2, r3
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   245b6:	2980      	cmp	r1, #128	; 0x80
            iter->pSize = (char*)iter->pField - size_offset;
   245b8:	6203      	str	r3, [r0, #32]
        if (PB_ATYPE(iter->type) == PB_ATYPE_POINTER && iter->pField != NULL)
   245ba:	d109      	bne.n	245d0 <load_descriptor_values+0xdc>
   245bc:	e00f      	b.n	245de <load_descriptor_values+0xea>
        else if (PB_HTYPE(iter->type) == PB_HTYPE_REPEATED &&
   245be:	f004 0530 	and.w	r5, r4, #48	; 0x30
   245c2:	2d20      	cmp	r5, #32
   245c4:	d1f7      	bne.n	245b6 <load_descriptor_values+0xc2>
   245c6:	2c3f      	cmp	r4, #63	; 0x3f
   245c8:	d804      	bhi.n	245d4 <load_descriptor_values+0xe0>
            iter->pSize = &iter->array_size;
   245ca:	f100 0314 	add.w	r3, r0, #20
            iter->pSize = NULL;
   245ce:	6203      	str	r3, [r0, #32]
            iter->pData = iter->pField;
   245d0:	61c2      	str	r2, [r0, #28]
   245d2:	e7b7      	b.n	24544 <load_descriptor_values+0x50>
                 (PB_ATYPE(iter->type) == PB_ATYPE_STATIC ||
   245d4:	2980      	cmp	r1, #128	; 0x80
   245d6:	d1fa      	bne.n	245ce <load_descriptor_values+0xda>
            iter->pSize = &iter->array_size;
   245d8:	f100 0314 	add.w	r3, r0, #20
   245dc:	6203      	str	r3, [r0, #32]
            iter->pData = *(void**)iter->pField;
   245de:	6813      	ldr	r3, [r2, #0]
   245e0:	61c3      	str	r3, [r0, #28]
   245e2:	e7af      	b.n	24544 <load_descriptor_values+0x50>
        return false;
   245e4:	2000      	movs	r0, #0
   245e6:	e7b8      	b.n	2455a <load_descriptor_values+0x66>

000245e8 <advance_iterator>:

static void advance_iterator(pb_field_iter_t *iter)
{
    iter->index++;
   245e8:	8903      	ldrh	r3, [r0, #8]
{
   245ea:	b510      	push	{r4, lr}
    iter->index++;
   245ec:	3301      	adds	r3, #1
   245ee:	b29b      	uxth	r3, r3

    if (iter->index >= iter->descriptor->field_count)
   245f0:	6801      	ldr	r1, [r0, #0]
    iter->index++;
   245f2:	8103      	strh	r3, [r0, #8]
    if (iter->index >= iter->descriptor->field_count)
   245f4:	8a0a      	ldrh	r2, [r1, #16]
   245f6:	429a      	cmp	r2, r3
   245f8:	d803      	bhi.n	24602 <advance_iterator+0x1a>
    {
        /* Restart */
        iter->index = 0;
   245fa:	2300      	movs	r3, #0
        iter->field_info_index = 0;
        iter->submessage_index = 0;
        iter->required_field_index = 0;
   245fc:	e9c0 3302 	strd	r3, r3, [r0, #8]
         */
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
    }
}
   24600:	bd10      	pop	{r4, pc}
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   24602:	2401      	movs	r4, #1
        uint32_t prev_descriptor = PB_PROGMEM_READU32(iter->descriptor->field_info[iter->field_info_index]);
   24604:	680b      	ldr	r3, [r1, #0]
   24606:	8942      	ldrh	r2, [r0, #10]
   24608:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
        pb_type_t prev_type = (prev_descriptor >> 8) & 0xFF;
   2460c:	0a0b      	lsrs	r3, r1, #8
        pb_size_t descriptor_len = (pb_size_t)(1 << (prev_descriptor & 3));
   2460e:	f001 0103 	and.w	r1, r1, #3
   24612:	fa04 f101 	lsl.w	r1, r4, r1
        iter->field_info_index = (pb_size_t)(iter->field_info_index + descriptor_len);
   24616:	440a      	add	r2, r1
   24618:	8142      	strh	r2, [r0, #10]
        iter->required_field_index = (pb_size_t)(iter->required_field_index + (PB_HTYPE(prev_type) == PB_HTYPE_REQUIRED));
   2461a:	8982      	ldrh	r2, [r0, #12]
   2461c:	f003 0130 	and.w	r1, r3, #48	; 0x30
   24620:	2900      	cmp	r1, #0
   24622:	bf08      	it	eq
   24624:	3201      	addeq	r2, #1
   24626:	8182      	strh	r2, [r0, #12]
        iter->submessage_index = (pb_size_t)(iter->submessage_index + PB_LTYPE_IS_SUBMSG(prev_type));
   24628:	89c2      	ldrh	r2, [r0, #14]
   2462a:	f003 030e 	and.w	r3, r3, #14
   2462e:	2b08      	cmp	r3, #8
   24630:	bf08      	it	eq
   24632:	3201      	addeq	r2, #1
   24634:	81c2      	strh	r2, [r0, #14]
}
   24636:	e7e3      	b.n	24600 <advance_iterator+0x18>

00024638 <pb_field_iter_begin>:

bool pb_field_iter_begin(pb_field_iter_t *iter, const pb_msgdesc_t *desc, void *message)
{
   24638:	b570      	push	{r4, r5, r6, lr}
   2463a:	4604      	mov	r4, r0
   2463c:	460e      	mov	r6, r1
   2463e:	4615      	mov	r5, r2
__ssp_bos_icheck3(memset, void *, int)
   24640:	2100      	movs	r1, #0
   24642:	2220      	movs	r2, #32
   24644:	3008      	adds	r0, #8
   24646:	f005 f856 	bl	296f6 <memset>
    memset(iter, 0, sizeof(*iter));

    iter->descriptor = desc;
    iter->message = message;
   2464a:	e9c4 6500 	strd	r6, r5, [r4]

    return load_descriptor_values(iter);
   2464e:	4620      	mov	r0, r4
}
   24650:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return load_descriptor_values(iter);
   24654:	f7ff bf4e 	b.w	244f4 <load_descriptor_values>

00024658 <pb_field_iter_begin_extension>:

bool pb_field_iter_begin_extension(pb_field_iter_t *iter, pb_extension_t *extension)
{
   24658:	b538      	push	{r3, r4, r5, lr}
   2465a:	460c      	mov	r4, r1
   2465c:	4605      	mov	r5, r0
    const pb_msgdesc_t *msg = (const pb_msgdesc_t*)extension->type->arg;
   2465e:	680b      	ldr	r3, [r1, #0]
   24660:	6899      	ldr	r1, [r3, #8]
    bool status;

    uint32_t word0 = PB_PROGMEM_READU32(msg->field_info[0]);
   24662:	680b      	ldr	r3, [r1, #0]
    if (PB_ATYPE(word0 >> 8) == PB_ATYPE_POINTER)
   24664:	681b      	ldr	r3, [r3, #0]
   24666:	0a1b      	lsrs	r3, r3, #8
   24668:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   2466c:	2b80      	cmp	r3, #128	; 0x80
         * indirection. */
        status = pb_field_iter_begin(iter, msg, &extension->dest);
    }
    else
    {
        status = pb_field_iter_begin(iter, msg, extension->dest);
   2466e:	bf14      	ite	ne
   24670:	6862      	ldrne	r2, [r4, #4]
        status = pb_field_iter_begin(iter, msg, &extension->dest);
   24672:	1d22      	addeq	r2, r4, #4
    }

    iter->pSize = &extension->found;
   24674:	340c      	adds	r4, #12
        status = pb_field_iter_begin(iter, msg, extension->dest);
   24676:	f7ff ffdf 	bl	24638 <pb_field_iter_begin>
    iter->pSize = &extension->found;
   2467a:	622c      	str	r4, [r5, #32]
    return status;
}
   2467c:	bd38      	pop	{r3, r4, r5, pc}

0002467e <pb_field_iter_next>:

bool pb_field_iter_next(pb_field_iter_t *iter)
{
   2467e:	b510      	push	{r4, lr}
   24680:	4604      	mov	r4, r0
    advance_iterator(iter);
   24682:	f7ff ffb1 	bl	245e8 <advance_iterator>
    (void)load_descriptor_values(iter);
   24686:	f7ff ff35 	bl	244f4 <load_descriptor_values>
    return iter->index != 0;
   2468a:	8920      	ldrh	r0, [r4, #8]
}
   2468c:	3800      	subs	r0, #0
   2468e:	bf18      	it	ne
   24690:	2001      	movne	r0, #1
   24692:	bd10      	pop	{r4, pc}

00024694 <pb_field_iter_begin_const>:
    return t.p1;
}

bool pb_field_iter_begin_const(pb_field_iter_t *iter, const pb_msgdesc_t *desc, const void *message)
{
    return pb_field_iter_begin(iter, desc, pb_const_cast(message));
   24694:	f7ff bfd0 	b.w	24638 <pb_field_iter_begin>

00024698 <pb_field_iter_begin_extension_const>:
}

bool pb_field_iter_begin_extension_const(pb_field_iter_t *iter, const pb_extension_t *extension)
{
    return pb_field_iter_begin_extension(iter, (pb_extension_t*)pb_const_cast(extension));
   24698:	f7ff bfde 	b.w	24658 <pb_field_iter_begin_extension>

0002469c <pb_default_field_callback>:
}

bool pb_default_field_callback(pb_istream_t *istream, pb_ostream_t *ostream, const pb_field_t *field)
{
   2469c:	b410      	push	{r4}
   2469e:	460b      	mov	r3, r1
   246a0:	4611      	mov	r1, r2
    if (field->data_size == sizeof(pb_callback_t))
   246a2:	8a52      	ldrh	r2, [r2, #18]
   246a4:	2a08      	cmp	r2, #8
   246a6:	d10e      	bne.n	246c6 <pb_default_field_callback+0x2a>
    {
        pb_callback_t *pCallback = (pb_callback_t*)field->pData;
   246a8:	69ca      	ldr	r2, [r1, #28]

        if (pCallback != NULL)
   246aa:	b162      	cbz	r2, 246c6 <pb_default_field_callback+0x2a>
        {
            if (istream != NULL && pCallback->funcs.decode != NULL)
   246ac:	b128      	cbz	r0, 246ba <pb_default_field_callback+0x1e>
   246ae:	6814      	ldr	r4, [r2, #0]
   246b0:	b11c      	cbz	r4, 246ba <pb_default_field_callback+0x1e>
            {
                return pCallback->funcs.decode(istream, field, &pCallback->arg);
   246b2:	3204      	adds	r2, #4
            }

            if (ostream != NULL && pCallback->funcs.encode != NULL)
            {
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   246b4:	4623      	mov	r3, r4
        }
    }

    return true; /* Success, but didn't do anything */

}
   246b6:	bc10      	pop	{r4}
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   246b8:	4718      	bx	r3
            if (ostream != NULL && pCallback->funcs.encode != NULL)
   246ba:	b123      	cbz	r3, 246c6 <pb_default_field_callback+0x2a>
   246bc:	6814      	ldr	r4, [r2, #0]
   246be:	b114      	cbz	r4, 246c6 <pb_default_field_callback+0x2a>
                return pCallback->funcs.encode(ostream, field, &pCallback->arg);
   246c0:	4618      	mov	r0, r3
   246c2:	3204      	adds	r2, #4
   246c4:	e7f6      	b.n	246b4 <pb_default_field_callback+0x18>
}
   246c6:	2001      	movs	r0, #1
   246c8:	bc10      	pop	{r4}
   246ca:	4770      	bx	lr

000246cc <buf_write>:
{
   246cc:	4603      	mov	r3, r0
   246ce:	b510      	push	{r4, lr}
    pb_byte_t *dest = (pb_byte_t*)stream->state;
   246d0:	6840      	ldr	r0, [r0, #4]
    stream->state = dest + count;
   246d2:	1884      	adds	r4, r0, r2
   246d4:	605c      	str	r4, [r3, #4]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   246d6:	f004 ffd4 	bl	29682 <memcpy>
}
   246da:	2001      	movs	r0, #1
   246dc:	bd10      	pop	{r4, pc}

000246de <pb_encode_varint>:
{
   246de:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (value <= 0x7F)
   246e0:	2a80      	cmp	r2, #128	; 0x80
{
   246e2:	b085      	sub	sp, #20
    if (value <= 0x7F)
   246e4:	f173 0100 	sbcs.w	r1, r3, #0
{
   246e8:	4606      	mov	r6, r0
        pb_byte_t byte = (pb_byte_t)value;
   246ea:	b2d4      	uxtb	r4, r2
   246ec:	a901      	add	r1, sp, #4
    if (value <= 0x7F)
   246ee:	d206      	bcs.n	246fe <pb_encode_varint+0x20>
        return pb_write(stream, &byte, 1);
   246f0:	2201      	movs	r2, #1
        pb_byte_t byte = (pb_byte_t)value;
   246f2:	f88d 4004 	strb.w	r4, [sp, #4]
    return pb_write(stream, buffer, i);
   246f6:	f7e7 fd37 	bl	c168 <pb_write>
}
   246fa:	b005      	add	sp, #20
   246fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    low >>= 7;
   246fe:	09d5      	lsrs	r5, r2, #7
   24700:	4608      	mov	r0, r1
    size_t i = 0;
   24702:	2200      	movs	r2, #0
    pb_byte_t byte = (pb_byte_t)(low & 0x7F);
   24704:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   24708:	ea53 0c05 	orrs.w	ip, r3, r5
   2470c:	4617      	mov	r7, r2
        buffer[i++] = byte;
   2470e:	f102 0201 	add.w	r2, r2, #1
    while (i < 4 && (low != 0 || high != 0))
   24712:	d108      	bne.n	24726 <pb_encode_varint+0x48>
   24714:	463a      	mov	r2, r7
    buffer[i++] = byte;
   24716:	f102 0310 	add.w	r3, r2, #16
   2471a:	446b      	add	r3, sp
    return pb_write(stream, buffer, i);
   2471c:	4630      	mov	r0, r6
    buffer[i++] = byte;
   2471e:	f803 4c0c 	strb.w	r4, [r3, #-12]
    return pb_write(stream, buffer, i);
   24722:	3201      	adds	r2, #1
   24724:	e7e7      	b.n	246f6 <pb_encode_varint+0x18>
        byte |= 0x80;
   24726:	f064 047f 	orn	r4, r4, #127	; 0x7f
    while (i < 4 && (low != 0 || high != 0))
   2472a:	2a04      	cmp	r2, #4
        buffer[i++] = byte;
   2472c:	f800 4b01 	strb.w	r4, [r0], #1
        byte = (pb_byte_t)(low & 0x7F);
   24730:	f005 047f 	and.w	r4, r5, #127	; 0x7f
        low >>= 7;
   24734:	ea4f 15d5 	mov.w	r5, r5, lsr #7
    while (i < 4 && (low != 0 || high != 0))
   24738:	d1e6      	bne.n	24708 <pb_encode_varint+0x2a>
    if (high)
   2473a:	2b00      	cmp	r3, #0
   2473c:	d0eb      	beq.n	24716 <pb_encode_varint+0x38>
        byte = (pb_byte_t)(byte | ((high & 0x07) << 4));
   2473e:	0118      	lsls	r0, r3, #4
   24740:	f000 0070 	and.w	r0, r0, #112	; 0x70
   24744:	4304      	orrs	r4, r0
        high >>= 3;
   24746:	08db      	lsrs	r3, r3, #3
        while (high)
   24748:	2b00      	cmp	r3, #0
   2474a:	d0e4      	beq.n	24716 <pb_encode_varint+0x38>
            byte |= 0x80;
   2474c:	f064 047f 	orn	r4, r4, #127	; 0x7f
            buffer[i++] = byte;
   24750:	5454      	strb	r4, [r2, r1]
            byte = (pb_byte_t)(high & 0x7F);
   24752:	f003 047f 	and.w	r4, r3, #127	; 0x7f
            high >>= 7;
   24756:	3201      	adds	r2, #1
   24758:	09db      	lsrs	r3, r3, #7
   2475a:	e7f5      	b.n	24748 <pb_encode_varint+0x6a>

0002475c <pb_encode_svarint>:
    if (value < 0)
   2475c:	1892      	adds	r2, r2, r2
   2475e:	eb43 0103 	adc.w	r1, r3, r3
    return pb_encode_varint(stream, zigzagged);
   24762:	ea82 72e3 	eor.w	r2, r2, r3, asr #31
   24766:	ea81 73e3 	eor.w	r3, r1, r3, asr #31
   2476a:	f7ff bfb8 	b.w	246de <pb_encode_varint>

0002476e <pb_encode_fixed32>:
    return pb_write(stream, (const pb_byte_t*)value, 4);
   2476e:	2204      	movs	r2, #4
   24770:	f7e7 bcfa 	b.w	c168 <pb_write>

00024774 <pb_encode_fixed64>:
    return pb_write(stream, (const pb_byte_t*)value, 8);
   24774:	2208      	movs	r2, #8
   24776:	f7e7 bcf7 	b.w	c168 <pb_write>

0002477a <pb_encode_tag>:
{
   2477a:	4613      	mov	r3, r2
    return pb_encode_varint(stream, tag);
   2477c:	ea41 02c2 	orr.w	r2, r1, r2, lsl #3
   24780:	0f5b      	lsrs	r3, r3, #29
   24782:	f7ff bfac 	b.w	246de <pb_encode_varint>

00024786 <pb_encode_string>:
{
   24786:	b570      	push	{r4, r5, r6, lr}
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   24788:	2300      	movs	r3, #0
{
   2478a:	4604      	mov	r4, r0
   2478c:	460d      	mov	r5, r1
   2478e:	4616      	mov	r6, r2
    if (!pb_encode_varint(stream, (pb_uint64_t)size))
   24790:	f7ff ffa5 	bl	246de <pb_encode_varint>
   24794:	b130      	cbz	r0, 247a4 <pb_encode_string+0x1e>
    return pb_write(stream, buffer, size);
   24796:	4632      	mov	r2, r6
   24798:	4629      	mov	r1, r5
   2479a:	4620      	mov	r0, r4
}
   2479c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return pb_write(stream, buffer, size);
   247a0:	f7e7 bce2 	b.w	c168 <pb_write>
}
   247a4:	bd70      	pop	{r4, r5, r6, pc}

000247a6 <cbpprintf_external>:
}

int cbpprintf_external(cbprintf_cb out,
		       cbvprintf_external_formatter_func formatter,
		       void *ctx, void *packaged)
{
   247a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   247aa:	4606      	mov	r6, r0
   247ac:	460d      	mov	r5, r1
   247ae:	4617      	mov	r7, r2
	uint8_t *buf = packaged;
	struct cbprintf_package_hdr_ext *hdr = packaged;
	char *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
   247b0:	4698      	mov	r8, r3
   247b2:	b32b      	cbz	r3, 24800 <cbpprintf_external+0x5a>
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
   247b4:	f04f 0a00 	mov.w	sl, #0
	args_size = hdr->hdr.desc.len * sizeof(int);
   247b8:	f898 4000 	ldrb.w	r4, [r8]
	s_nbr     = hdr->hdr.desc.str_cnt;
   247bc:	f893 9001 	ldrb.w	r9, [r3, #1]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   247c0:	78db      	ldrb	r3, [r3, #3]
	args_size = hdr->hdr.desc.len * sizeof(int);
   247c2:	00a4      	lsls	r4, r4, #2
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   247c4:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	ros_nbr   = hdr->hdr.desc.ro_str_cnt;
   247c8:	f898 3002 	ldrb.w	r3, [r8, #2]
	s = (char *)(buf + args_size + ros_nbr + 2 * rws_nbr);
   247cc:	441c      	add	r4, r3
   247ce:	4444      	add	r4, r8
	for (i = 0; i < s_nbr; i++) {
   247d0:	45ca      	cmp	sl, r9
   247d2:	d309      	bcc.n	247e8 <cbpprintf_external+0x42>
	return formatter(out, ctx, fmt, u.ap);
   247d4:	4639      	mov	r1, r7
   247d6:	4630      	mov	r0, r6
   247d8:	46ac      	mov	ip, r5
   247da:	f8d8 2004 	ldr.w	r2, [r8, #4]
   247de:	f108 0308 	add.w	r3, r8, #8
	/* Skip past the header */
	buf += sizeof(*hdr);

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, hdr->fmt, buf);
}
   247e2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return formatter(out, ctx, fmt, u.ap);
   247e6:	4760      	bx	ip
		ps = (char **)(buf + s_idx * sizeof(int));
   247e8:	f814 3b01 	ldrb.w	r3, [r4], #1
	for (i = 0; i < s_nbr; i++) {
   247ec:	f10a 0a01 	add.w	sl, sl, #1
		s += strlen(s) + 1;
   247f0:	4620      	mov	r0, r4
		*ps = s;
   247f2:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
		s += strlen(s) + 1;
   247f6:	f7e4 fdb3 	bl	9360 <strlen>
   247fa:	3001      	adds	r0, #1
   247fc:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
   247fe:	e7e7      	b.n	247d0 <cbpprintf_external+0x2a>
}
   24800:	f06f 0015 	mvn.w	r0, #21
   24804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00024808 <arch_printk_char_out>:
}
   24808:	2000      	movs	r0, #0
   2480a:	4770      	bx	lr

0002480c <str_out>:
{
   2480c:	b530      	push	{r4, r5, lr}
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   2480e:	688a      	ldr	r2, [r1, #8]
   24810:	680c      	ldr	r4, [r1, #0]
		ctx->str[ctx->count++] = '\0';
   24812:	1c55      	adds	r5, r2, #1
	if (ctx->str == NULL || ctx->count >= ctx->max) {
   24814:	b114      	cbz	r4, 2481c <str_out+0x10>
   24816:	684b      	ldr	r3, [r1, #4]
   24818:	4293      	cmp	r3, r2
   2481a:	dc01      	bgt.n	24820 <str_out+0x14>
		ctx->count++;
   2481c:	608d      	str	r5, [r1, #8]
}
   2481e:	bd30      	pop	{r4, r5, pc}
	if (ctx->count == ctx->max - 1) {
   24820:	3b01      	subs	r3, #1
   24822:	4293      	cmp	r3, r2
		ctx->str[ctx->count++] = '\0';
   24824:	bf08      	it	eq
   24826:	2200      	moveq	r2, #0
   24828:	608d      	str	r5, [r1, #8]
   2482a:	bf0c      	ite	eq
   2482c:	54e2      	strbeq	r2, [r4, r3]
		ctx->str[ctx->count++] = c;
   2482e:	54a0      	strbne	r0, [r4, r2]
   24830:	e7f5      	b.n	2481e <str_out+0x12>

00024832 <printk>:
{
   24832:	b40f      	push	{r0, r1, r2, r3}
   24834:	b507      	push	{r0, r1, r2, lr}
   24836:	a904      	add	r1, sp, #16
   24838:	f851 0b04 	ldr.w	r0, [r1], #4
	va_start(ap, fmt);
   2483c:	9101      	str	r1, [sp, #4]
	vprintk(fmt, ap);
   2483e:	f7e8 f96b 	bl	cb18 <vprintk>
}
   24842:	b003      	add	sp, #12
   24844:	f85d eb04 	ldr.w	lr, [sp], #4
   24848:	b004      	add	sp, #16
   2484a:	4770      	bx	lr

0002484c <snprintk>:
{
   2484c:	b40c      	push	{r2, r3}
   2484e:	b507      	push	{r0, r1, r2, lr}
   24850:	ab04      	add	r3, sp, #16
   24852:	f853 2b04 	ldr.w	r2, [r3], #4
	va_start(ap, fmt);
   24856:	9301      	str	r3, [sp, #4]
	ret = vsnprintk(str, size, fmt, ap);
   24858:	f7e8 f96c 	bl	cb34 <vsnprintk>
}
   2485c:	b003      	add	sp, #12
   2485e:	f85d eb04 	ldr.w	lr, [sp], #4
   24862:	b002      	add	sp, #8
   24864:	4770      	bx	lr

00024866 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
   24866:	4604      	mov	r4, r0
   24868:	b508      	push	{r3, lr}
   2486a:	4608      	mov	r0, r1
   2486c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
   2486e:	461a      	mov	r2, r3
   24870:	47a0      	blx	r4
	return z_impl_z_current_get();
   24872:	f7fd f963 	bl	21b3c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
   24876:	f7ec f89b 	bl	109b0 <z_impl_k_thread_abort>

0002487a <chunk_size>:
		return ((uint16_t *)cmem)[f];
   2487a:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
   2487e:	8840      	ldrh	r0, [r0, #2]
}
   24880:	0840      	lsrs	r0, r0, #1
   24882:	4770      	bx	lr

00024884 <free_list_add>:
{
   24884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   24886:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   24888:	f7ff fff7 	bl	2487a <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   2488c:	fab0 f080 	clz	r0, r0
   24890:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
   24894:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
   24898:	f8dc 6010 	ldr.w	r6, [ip, #16]
	void *cmem = &buf[c];
   2489c:	00ca      	lsls	r2, r1, #3
		((uint16_t *)cmem)[f] = val;
   2489e:	1d17      	adds	r7, r2, #4
{
   248a0:	460c      	mov	r4, r1
   248a2:	3206      	adds	r2, #6
   248a4:	b28d      	uxth	r5, r1
	if (b->next == 0U) {
   248a6:	b956      	cbnz	r6, 248be <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
   248a8:	2101      	movs	r1, #1
   248aa:	fa01 f000 	lsl.w	r0, r1, r0
   248ae:	68d9      	ldr	r1, [r3, #12]
   248b0:	4301      	orrs	r1, r0
   248b2:	60d9      	str	r1, [r3, #12]
		b->next = c;
   248b4:	f8cc 4010 	str.w	r4, [ip, #16]
   248b8:	53dd      	strh	r5, [r3, r7]
   248ba:	529d      	strh	r5, [r3, r2]
}
   248bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
   248be:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
   248c0:	3104      	adds	r1, #4
   248c2:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
   248c4:	53d8      	strh	r0, [r3, r7]
   248c6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
   248ca:	529e      	strh	r6, [r3, r2]
   248cc:	80c5      	strh	r5, [r0, #6]
   248ce:	525d      	strh	r5, [r3, r1]
   248d0:	e7f4      	b.n	248bc <free_list_add+0x38>

000248d2 <free_list_remove_bidx>:
{
   248d2:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
   248d4:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
   248d8:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
   248da:	4299      	cmp	r1, r3
   248dc:	f102 0104 	add.w	r1, r2, #4
   248e0:	d10a      	bne.n	248f8 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
   248e2:	2301      	movs	r3, #1
   248e4:	fa03 f202 	lsl.w	r2, r3, r2
   248e8:	68c3      	ldr	r3, [r0, #12]
   248ea:	ea23 0302 	bic.w	r3, r3, r2
   248ee:	60c3      	str	r3, [r0, #12]
		b->next = 0;
   248f0:	2300      	movs	r3, #0
   248f2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
   248f6:	bd10      	pop	{r4, pc}
   248f8:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
   248fa:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
   248fe:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
   24902:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
   24906:	80cb      	strh	r3, [r1, #6]
   24908:	8082      	strh	r2, [r0, #4]
}
   2490a:	e7f4      	b.n	248f6 <free_list_remove_bidx+0x24>

0002490c <free_list_remove>:
{
   2490c:	b508      	push	{r3, lr}
   2490e:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
   24910:	f7ff ffb3 	bl	2487a <chunk_size>
	return 31 - __builtin_clz(usable_sz);
   24914:	fab0 f280 	clz	r2, r0
		free_list_remove_bidx(h, c, bidx);
   24918:	4618      	mov	r0, r3
}
   2491a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		free_list_remove_bidx(h, c, bidx);
   2491e:	f1c2 021f 	rsb	r2, r2, #31
   24922:	f7ff bfd6 	b.w	248d2 <free_list_remove_bidx>

00024926 <alloc_chunk>:
{
   24926:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   2492a:	fab1 f581 	clz	r5, r1
   2492e:	f1c5 091f 	rsb	r9, r5, #31
	if (b->next) {
   24932:	eb00 0889 	add.w	r8, r0, r9, lsl #2
   24936:	f8d8 2010 	ldr.w	r2, [r8, #16]
{
   2493a:	4603      	mov	r3, r0
   2493c:	460e      	mov	r6, r1
	if (b->next) {
   2493e:	b1c2      	cbz	r2, 24972 <alloc_chunk+0x4c>
   24940:	2703      	movs	r7, #3
			chunkid_t c = b->next;
   24942:	f8d8 4010 	ldr.w	r4, [r8, #16]
			if (chunk_size(h, c) >= sz) {
   24946:	4618      	mov	r0, r3
   24948:	4621      	mov	r1, r4
   2494a:	f7ff ff96 	bl	2487a <chunk_size>
   2494e:	42b0      	cmp	r0, r6
   24950:	d306      	bcc.n	24960 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
   24952:	464a      	mov	r2, r9
		free_list_remove_bidx(h, c, minbucket);
   24954:	4618      	mov	r0, r3
   24956:	f7ff ffbc 	bl	248d2 <free_list_remove_bidx>
}
   2495a:	4620      	mov	r0, r4
   2495c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
   24960:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
   24964:	88e0      	ldrh	r0, [r4, #6]
		} while (--i && b->next != first);
   24966:	3f01      	subs	r7, #1
			b->next = next_free_chunk(h, c);
   24968:	f8c8 0010 	str.w	r0, [r8, #16]
		} while (--i && b->next != first);
   2496c:	d001      	beq.n	24972 <alloc_chunk+0x4c>
   2496e:	4282      	cmp	r2, r0
   24970:	d1e7      	bne.n	24942 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
   24972:	f04f 34ff 	mov.w	r4, #4294967295
   24976:	f1c5 0220 	rsb	r2, r5, #32
   2497a:	4094      	lsls	r4, r2
   2497c:	68da      	ldr	r2, [r3, #12]
	if (bmask != 0U) {
   2497e:	4014      	ands	r4, r2
   24980:	d0eb      	beq.n	2495a <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
   24982:	fa94 f2a4 	rbit	r2, r4
   24986:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
   2498a:	1d11      	adds	r1, r2, #4
   2498c:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
		free_list_remove_bidx(h, c, minbucket);
   24990:	4621      	mov	r1, r4
   24992:	e7df      	b.n	24954 <alloc_chunk+0x2e>

00024994 <merge_chunks>:
{
   24994:	b538      	push	{r3, r4, r5, lr}
   24996:	4603      	mov	r3, r0
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   24998:	f7ff ff6f 	bl	2487a <chunk_size>
{
   2499c:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
   2499e:	4604      	mov	r4, r0
   249a0:	4611      	mov	r1, r2
   249a2:	4618      	mov	r0, r3
   249a4:	f7ff ff69 	bl	2487a <chunk_size>
   249a8:	4404      	add	r4, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   249aa:	0060      	lsls	r0, r4, #1
		((uint16_t *)cmem)[f] = val;
   249ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
   249b0:	8068      	strh	r0, [r5, #2]
	return c + chunk_size(h, c);
   249b2:	4618      	mov	r0, r3
   249b4:	f7ff ff61 	bl	2487a <chunk_size>
	void *cmem = &buf[c];
   249b8:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   249ba:	f823 4031 	strh.w	r4, [r3, r1, lsl #3]
}
   249be:	bd38      	pop	{r3, r4, r5, pc}

000249c0 <split_chunks>:
{
   249c0:	b538      	push	{r3, r4, r5, lr}
   249c2:	460c      	mov	r4, r1
   249c4:	4603      	mov	r3, r0
	chunksz_t sz0 = chunk_size(h, lc);
   249c6:	f7ff ff58 	bl	2487a <chunk_size>
	chunksz_t rsz = sz0 - lsz;
   249ca:	1aa5      	subs	r5, r4, r2
	chunksz_t lsz = rc - lc;
   249cc:	1a51      	subs	r1, r2, r1
	chunksz_t rsz = sz0 - lsz;
   249ce:	4405      	add	r5, r0
   249d0:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   249d4:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
   249d6:	8060      	strh	r0, [r4, #2]
   249d8:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
   249dc:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
   249de:	8044      	strh	r4, [r0, #2]
   249e0:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
   249e4:	4618      	mov	r0, r3
   249e6:	4611      	mov	r1, r2
   249e8:	f7ff ff47 	bl	2487a <chunk_size>
	void *cmem = &buf[c];
   249ec:	4401      	add	r1, r0
		((uint16_t *)cmem)[f] = val;
   249ee:	f823 5031 	strh.w	r5, [r3, r1, lsl #3]
}
   249f2:	bd38      	pop	{r3, r4, r5, pc}

000249f4 <free_chunk>:
{
   249f4:	b538      	push	{r3, r4, r5, lr}
   249f6:	4605      	mov	r5, r0
	return c + chunk_size(h, c);
   249f8:	f7ff ff3f 	bl	2487a <chunk_size>
   249fc:	460c      	mov	r4, r1
   249fe:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
   24a00:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   24a04:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
   24a06:	07da      	lsls	r2, r3, #31
   24a08:	d40a      	bmi.n	24a20 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
   24a0a:	4628      	mov	r0, r5
   24a0c:	f7ff ff7e 	bl	2490c <free_list_remove>
	return c + chunk_size(h, c);
   24a10:	4621      	mov	r1, r4
   24a12:	4628      	mov	r0, r5
   24a14:	f7ff ff31 	bl	2487a <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
   24a18:	1822      	adds	r2, r4, r0
   24a1a:	4628      	mov	r0, r5
   24a1c:	f7ff ffba 	bl	24994 <merge_chunks>
		return ((uint16_t *)cmem)[f];
   24a20:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   24a24:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
   24a26:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
   24a2a:	885b      	ldrh	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
   24a2c:	07db      	lsls	r3, r3, #31
   24a2e:	d40c      	bmi.n	24a4a <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
   24a30:	4628      	mov	r0, r5
   24a32:	f7ff ff6b 	bl	2490c <free_list_remove>
		return ((uint16_t *)cmem)[f];
   24a36:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
   24a3a:	4622      	mov	r2, r4
   24a3c:	1a61      	subs	r1, r4, r1
   24a3e:	4628      	mov	r0, r5
   24a40:	f7ff ffa8 	bl	24994 <merge_chunks>
   24a44:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
   24a48:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
   24a4a:	4621      	mov	r1, r4
   24a4c:	4628      	mov	r0, r5
}
   24a4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
   24a52:	f7ff bf17 	b.w	24884 <free_list_add>

00024a56 <sys_heap_alloc>:
{
   24a56:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
   24a58:	6805      	ldr	r5, [r0, #0]
	if (bytes == 0U || size_too_big(h, bytes)) {
   24a5a:	b909      	cbnz	r1, 24a60 <sys_heap_alloc+0xa>
		return NULL;
   24a5c:	2000      	movs	r0, #0
}
   24a5e:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
   24a60:	68ab      	ldr	r3, [r5, #8]
   24a62:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   24a66:	d9f9      	bls.n	24a5c <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
   24a68:	310b      	adds	r1, #11
   24a6a:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
   24a6c:	4621      	mov	r1, r4
   24a6e:	4628      	mov	r0, r5
   24a70:	f7ff ff59 	bl	24926 <alloc_chunk>
	if (c == 0U) {
   24a74:	4606      	mov	r6, r0
   24a76:	2800      	cmp	r0, #0
   24a78:	d0f0      	beq.n	24a5c <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
   24a7a:	4601      	mov	r1, r0
   24a7c:	4628      	mov	r0, r5
   24a7e:	f7ff fefc 	bl	2487a <chunk_size>
   24a82:	42a0      	cmp	r0, r4
   24a84:	d907      	bls.n	24a96 <sys_heap_alloc+0x40>
		split_chunks(h, c, c + chunk_sz);
   24a86:	4628      	mov	r0, r5
   24a88:	1932      	adds	r2, r6, r4
   24a8a:	f7ff ff99 	bl	249c0 <split_chunks>
		free_list_add(h, c + chunk_sz);
   24a8e:	4611      	mov	r1, r2
   24a90:	4628      	mov	r0, r5
   24a92:	f7ff fef7 	bl	24884 <free_list_add>
	void *cmem = &buf[c];
   24a96:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
   24a9a:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
   24a9c:	8853      	ldrh	r3, [r2, #2]
   24a9e:	3004      	adds	r0, #4
   24aa0:	f043 0301 	orr.w	r3, r3, #1
   24aa4:	8053      	strh	r3, [r2, #2]
	return mem;
   24aa6:	e7da      	b.n	24a5e <sys_heap_alloc+0x8>

00024aa8 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
   24aa8:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
   24aaa:	f013 0307 	ands.w	r3, r3, #7
   24aae:	d105      	bne.n	24abc <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
   24ab0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
   24ab2:	2b00      	cmp	r3, #0
   24ab4:	bf0c      	ite	eq
   24ab6:	2000      	moveq	r0, #0
   24ab8:	2003      	movne	r0, #3
   24aba:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
   24abc:	2b02      	cmp	r3, #2
   24abe:	d105      	bne.n	24acc <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
   24ac0:	8bc0      	ldrh	r0, [r0, #30]
   24ac2:	fab0 f080 	clz	r0, r0
   24ac6:	0940      	lsrs	r0, r0, #5
   24ac8:	0080      	lsls	r0, r0, #2
   24aca:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
   24acc:	2b01      	cmp	r3, #1
   24ace:	d105      	bne.n	24adc <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
   24ad0:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
   24ad2:	2b00      	cmp	r3, #0
   24ad4:	bf0c      	ite	eq
   24ad6:	2000      	moveq	r0, #0
   24ad8:	2005      	movne	r0, #5
   24ada:	4770      	bx	lr
	int evt = EVT_NOP;
   24adc:	2000      	movs	r0, #0
}
   24ade:	4770      	bx	lr

00024ae0 <validate_args>:
{
   24ae0:	b510      	push	{r4, lr}
   24ae2:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
   24ae4:	b100      	cbz	r0, 24ae8 <validate_args+0x8>
   24ae6:	b911      	cbnz	r1, 24aee <validate_args+0xe>
		return -EINVAL;
   24ae8:	f06f 0015 	mvn.w	r0, #21
}
   24aec:	bd10      	pop	{r4, pc}
	int rv = sys_notify_validate(&cli->notify);
   24aee:	1d08      	adds	r0, r1, #4
   24af0:	f000 f82f 	bl	24b52 <sys_notify_validate>
	if ((rv == 0)
   24af4:	2800      	cmp	r0, #0
   24af6:	d1f9      	bne.n	24aec <validate_args+0xc>
	    && ((cli->notify.flags
   24af8:	68a3      	ldr	r3, [r4, #8]
   24afa:	2b03      	cmp	r3, #3
   24afc:	d9f6      	bls.n	24aec <validate_args+0xc>
   24afe:	e7f3      	b.n	24ae8 <validate_args+0x8>

00024b00 <notify_one>:
{
   24b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24b04:	460d      	mov	r5, r1
   24b06:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   24b08:	4619      	mov	r1, r3
   24b0a:	1d28      	adds	r0, r5, #4
{
   24b0c:	4690      	mov	r8, r2
   24b0e:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
   24b10:	f7e8 fc16 	bl	d340 <sys_notify_finalize>
	if (cb) {
   24b14:	4604      	mov	r4, r0
   24b16:	b138      	cbz	r0, 24b28 <notify_one+0x28>
		cb(mgr, cli, state, res);
   24b18:	4633      	mov	r3, r6
   24b1a:	4642      	mov	r2, r8
   24b1c:	4629      	mov	r1, r5
   24b1e:	4638      	mov	r0, r7
   24b20:	46a4      	mov	ip, r4
}
   24b22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
   24b26:	4760      	bx	ip
}
   24b28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00024b2c <onoff_manager_init>:
{
   24b2c:	b538      	push	{r3, r4, r5, lr}
   24b2e:	460c      	mov	r4, r1
	if ((mgr == NULL)
   24b30:	4605      	mov	r5, r0
   24b32:	b158      	cbz	r0, 24b4c <onoff_manager_init+0x20>
	    || (transitions == NULL)
   24b34:	b151      	cbz	r1, 24b4c <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
   24b36:	680b      	ldr	r3, [r1, #0]
   24b38:	b143      	cbz	r3, 24b4c <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
   24b3a:	684b      	ldr	r3, [r1, #4]
   24b3c:	b133      	cbz	r3, 24b4c <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   24b3e:	2220      	movs	r2, #32
   24b40:	2100      	movs	r1, #0
   24b42:	f004 fdd8 	bl	296f6 <memset>
	return 0;
   24b46:	2000      	movs	r0, #0
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
   24b48:	612c      	str	r4, [r5, #16]
}
   24b4a:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
   24b4c:	f06f 0015 	mvn.w	r0, #21
   24b50:	e7fb      	b.n	24b4a <onoff_manager_init+0x1e>

00024b52 <sys_notify_validate>:
	if (notify == NULL) {
   24b52:	4603      	mov	r3, r0
   24b54:	b140      	cbz	r0, 24b68 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
   24b56:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
   24b58:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
   24b5c:	2a02      	cmp	r2, #2
   24b5e:	d006      	beq.n	24b6e <sys_notify_validate+0x1c>
   24b60:	2a03      	cmp	r2, #3
   24b62:	d004      	beq.n	24b6e <sys_notify_validate+0x1c>
   24b64:	2a01      	cmp	r2, #1
   24b66:	d005      	beq.n	24b74 <sys_notify_validate+0x22>
   24b68:	f06f 0015 	mvn.w	r0, #21
}
   24b6c:	4770      	bx	lr
		if (notify->method.signal == NULL) {
   24b6e:	681a      	ldr	r2, [r3, #0]
   24b70:	2a00      	cmp	r2, #0
   24b72:	d0f9      	beq.n	24b68 <sys_notify_validate+0x16>
		notify->result = 0;
   24b74:	2000      	movs	r0, #0
   24b76:	6098      	str	r0, [r3, #8]
   24b78:	4770      	bx	lr

00024b7a <outs>:
{
   24b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24b7e:	4607      	mov	r7, r0
   24b80:	4688      	mov	r8, r1
   24b82:	4615      	mov	r5, r2
   24b84:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   24b86:	4614      	mov	r4, r2
   24b88:	42b4      	cmp	r4, r6
   24b8a:	d305      	bcc.n	24b98 <outs+0x1e>
   24b8c:	b10e      	cbz	r6, 24b92 <outs+0x18>
	return (int)count;
   24b8e:	1b60      	subs	r0, r4, r5
   24b90:	e008      	b.n	24ba4 <outs+0x2a>
	while ((sp < ep) || ((ep == NULL) && *sp)) {
   24b92:	7823      	ldrb	r3, [r4, #0]
   24b94:	2b00      	cmp	r3, #0
   24b96:	d0fa      	beq.n	24b8e <outs+0x14>
		int rc = out((int)*sp++, ctx);
   24b98:	4641      	mov	r1, r8
   24b9a:	f814 0b01 	ldrb.w	r0, [r4], #1
   24b9e:	47b8      	blx	r7
		if (rc < 0) {
   24ba0:	2800      	cmp	r0, #0
   24ba2:	daf1      	bge.n	24b88 <outs+0xe>
}
   24ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00024ba8 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
   24ba8:	4040      	eors	r0, r0
   24baa:	f380 8811 	msr	BASEPRI, r0
   24bae:	f04f 0004 	mov.w	r0, #4
   24bb2:	df02      	svc	2
}
   24bb4:	4770      	bx	lr

00024bb6 <assert_print>:

void assert_print(const char *fmt, ...)
{
   24bb6:	b40f      	push	{r0, r1, r2, r3}
   24bb8:	b507      	push	{r0, r1, r2, lr}
   24bba:	a904      	add	r1, sp, #16
   24bbc:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
   24bc0:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
   24bc2:	f7e7 ffa9 	bl	cb18 <vprintk>

	va_end(ap);
}
   24bc6:	b003      	add	sp, #12
   24bc8:	f85d eb04 	ldr.w	lr, [sp], #4
   24bcc:	b004      	add	sp, #16
   24bce:	4770      	bx	lr

00024bd0 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_THREAD_STACK_SIZE, 1024);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_BUFFER_SIZE, 40);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_SECURITY_ENABLED, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BT_NUS_UART_RX_WAIT_TIME, 50);

GEN_ABS_SYM_END
   24bd0:	4770      	bx	lr

00024bd2 <nordicsemi_nrf53_init>:
{
   24bd2:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
   24bd4:	f04f 0320 	mov.w	r3, #32
   24bd8:	f3ef 8511 	mrs	r5, BASEPRI
   24bdc:	f383 8812 	msr	BASEPRI_MAX, r3
   24be0:	f3bf 8f6f 	isb	sy
}

NRF_STATIC_INLINE void nrf_oscillators_lfxo_cap_set(NRF_OSCILLATORS_Type *     p_reg,
                                                    nrf_oscillators_lfxo_cap_t cap)
{
    p_reg->XOSC32KI.INTCAP = (uint32_t)cap;
   24be4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
NRF_STATIC_INLINE void nrf_regulators_dcdcen_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
#if defined(REGULATORS_DCDCEN_DCDCEN_Msk)
    p_reg->DCDCEN = (enable ? REGULATORS_DCDCEN_DCDCEN_Msk : 0);
#else
    p_reg->VREGMAIN.DCDCEN = (enable ? REGULATORS_VREGMAIN_DCDCEN_DCDCEN_Msk : 0);
   24be8:	2401      	movs	r4, #1
   24bea:	2202      	movs	r2, #2
		soc_secure_gpio_pin_mcu_select(forwarded_psels[i], NRF_GPIO_PIN_SEL_NETWORK);
   24bec:	4621      	mov	r1, r4
   24bee:	f8c3 26d0 	str.w	r2, [r3, #1744]	; 0x6d0
   24bf2:	2021      	movs	r0, #33	; 0x21
   24bf4:	f8c3 4704 	str.w	r4, [r3, #1796]	; 0x704
#endif

#if NRF_REGULATORS_HAS_DCDCEN_RADIO
NRF_STATIC_INLINE void nrf_regulators_dcdcen_radio_set(NRF_REGULATORS_Type * p_reg, bool enable)
{
    p_reg->VREGRADIO.DCDCEN = (enable) ? REGULATORS_VREGRADIO_DCDCEN_DCDCEN_Enabled :
   24bf8:	f8c3 4904 	str.w	r4, [r3, #2308]	; 0x904
    p_reg->VREGH.DCDCEN = (enable) ? REGULATORS_VREGH_DCDCEN_DCDCEN_Enabled :
   24bfc:	f8c3 4b00 	str.w	r4, [r3, #2816]	; 0xb00
   24c00:	f7e9 f974 	bl	deec <soc_secure_gpio_pin_mcu_select>
   24c04:	4621      	mov	r1, r4
   24c06:	2020      	movs	r0, #32
   24c08:	f7e9 f970 	bl	deec <soc_secure_gpio_pin_mcu_select>
   24c0c:	4621      	mov	r1, r4
   24c0e:	200b      	movs	r0, #11
   24c10:	f7e9 f96c 	bl	deec <soc_secure_gpio_pin_mcu_select>
   24c14:	4621      	mov	r1, r4
   24c16:	200a      	movs	r0, #10
   24c18:	f7e9 f968 	bl	deec <soc_secure_gpio_pin_mcu_select>
	__asm__ volatile(
   24c1c:	f385 8811 	msr	BASEPRI, r5
   24c20:	f3bf 8f6f 	isb	sy
}
   24c24:	2000      	movs	r0, #0
   24c26:	bd38      	pop	{r3, r4, r5, pc}

00024c28 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
   24c28:	2806      	cmp	r0, #6
   24c2a:	d108      	bne.n	24c3e <pm_state_set+0x16>
    p_reg->SYSTEMOFF = REGULATORS_SYSTEMOFF_SYSTEMOFF_Msk;
   24c2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   24c30:	2201      	movs	r2, #1
   24c32:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
   24c36:	f3bf 8f4f 	dsb	sy
        __WFE();
   24c3a:	bf20      	wfe
    while (true)
   24c3c:	e7fd      	b.n	24c3a <pm_state_set+0x12>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
   24c3e:	4770      	bx	lr

00024c40 <pm_state_exit_post_ops>:
   24c40:	2300      	movs	r3, #0
   24c42:	f383 8811 	msr	BASEPRI, r3
   24c46:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
   24c4a:	4770      	bx	lr

00024c4c <soc_secure_mem_read>:
#endif /* NRF_GPIO_HAS_SEL */

int soc_secure_mem_read(void *dst, void *src, size_t len)
{
   24c4c:	b507      	push	{r0, r1, r2, lr}
	enum tfm_platform_err_t status;
	uint32_t result;

	status = tfm_platform_mem_read(dst, (uintptr_t)src, len, &result);
   24c4e:	ab01      	add	r3, sp, #4
   24c50:	f003 fce2 	bl	28618 <tfm_platform_mem_read>

	switch (status) {
   24c54:	2802      	cmp	r0, #2
   24c56:	d00a      	beq.n	24c6e <soc_secure_mem_read+0x22>
   24c58:	2803      	cmp	r0, #3
   24c5a:	d00b      	beq.n	24c74 <soc_secure_mem_read+0x28>
   24c5c:	b968      	cbnz	r0, 24c7a <soc_secure_mem_read+0x2e>
	case TFM_PLATFORM_ERR_INVALID_PARAM:
		return -EINVAL;
	case TFM_PLATFORM_ERR_NOT_SUPPORTED:
		return -ENOTSUP;
	case TFM_PLATFORM_ERR_SUCCESS:
		if (result == 0) {
   24c5e:	9801      	ldr	r0, [sp, #4]
   24c60:	3800      	subs	r0, #0
   24c62:	bf18      	it	ne
   24c64:	2001      	movne	r0, #1
   24c66:	4240      	negs	r0, r0
		}
		/* Fallthrough */
	default:
		return -EPERM;
	}
}
   24c68:	b003      	add	sp, #12
   24c6a:	f85d fb04 	ldr.w	pc, [sp], #4
		return -EINVAL;
   24c6e:	f06f 0015 	mvn.w	r0, #21
   24c72:	e7f9      	b.n	24c68 <soc_secure_mem_read+0x1c>
	switch (status) {
   24c74:	f06f 0085 	mvn.w	r0, #133	; 0x85
   24c78:	e7f6      	b.n	24c68 <soc_secure_mem_read+0x1c>
		return -EPERM;
   24c7a:	f04f 30ff 	mov.w	r0, #4294967295
   24c7e:	e7f3      	b.n	24c68 <soc_secure_mem_read+0x1c>

00024c80 <dummy_timestamp>:
}
   24c80:	2000      	movs	r0, #0
   24c82:	4770      	bx	lr

00024c84 <default_get_timestamp>:
   24c84:	f003 bbab 	b.w	283de <sys_clock_cycle_get_32>

00024c88 <atomic_inc>:
{
   24c88:	4603      	mov	r3, r0
}
   24c8a:	e8d3 0fef 	ldaex	r0, [r3]
   24c8e:	1c42      	adds	r2, r0, #1
   24c90:	e8c3 2fe1 	stlex	r1, r2, [r3]
   24c94:	2900      	cmp	r1, #0
   24c96:	d1f8      	bne.n	24c8a <atomic_inc+0x2>
   24c98:	4770      	bx	lr

00024c9a <enable_logger>:
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		(void)z_log_init(false, false);
   24c9a:	2100      	movs	r1, #0
{
   24c9c:	b508      	push	{r3, lr}
		(void)z_log_init(false, false);
   24c9e:	4608      	mov	r0, r1
   24ca0:	f7e9 f954 	bl	df4c <z_log_init.isra.0>
	}

	return 0;
}
   24ca4:	2000      	movs	r0, #0
   24ca6:	bd08      	pop	{r3, pc}

00024ca8 <z_log_notify_backend_enabled>:
}
   24ca8:	4770      	bx	lr

00024caa <z_log_get_tag>:
}
   24caa:	2000      	movs	r0, #0
   24cac:	4770      	bx	lr

00024cae <z_log_msg_finalize>:
{
   24cae:	b570      	push	{r4, r5, r6, lr}
   24cb0:	460e      	mov	r6, r1
   24cb2:	4615      	mov	r5, r2
   24cb4:	4619      	mov	r1, r3
	if (!msg) {
   24cb6:	4604      	mov	r4, r0
   24cb8:	f3c2 42cb 	ubfx	r2, r2, #19, #12
   24cbc:	b918      	cbnz	r0, 24cc6 <z_log_msg_finalize+0x18>
}
   24cbe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_log_dropped(false);
   24cc2:	f7e9 ba31 	b.w	e128 <z_log_dropped>
	if (data) {
   24cc6:	b12b      	cbz	r3, 24cd4 <z_log_msg_finalize+0x26>
		uint8_t *d = msg->data + desc.package_len;
   24cc8:	3010      	adds	r0, #16
   24cca:	f3c5 2349 	ubfx	r3, r5, #9, #10
   24cce:	4418      	add	r0, r3
   24cd0:	f004 fcd7 	bl	29682 <memcpy>
	msg->hdr.source = source;
   24cd4:	e9c4 5600 	strd	r5, r6, [r4]
	z_log_msg_commit(msg);
   24cd8:	4620      	mov	r0, r4
}
   24cda:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	z_log_msg_commit(msg);
   24cde:	f7e9 ba37 	b.w	e150 <z_log_msg_commit>

00024ce2 <out_func>:
{
   24ce2:	b507      	push	{r0, r1, r2, lr}
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24ce4:	e9d1 3200 	ldrd	r3, r2, [r1]
		char x = (char)c;
   24ce8:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
   24cec:	2101      	movs	r1, #1
   24cee:	6852      	ldr	r2, [r2, #4]
   24cf0:	f10d 0007 	add.w	r0, sp, #7
   24cf4:	4798      	blx	r3
}
   24cf6:	2000      	movs	r0, #0
   24cf8:	b003      	add	sp, #12
   24cfa:	f85d fb04 	ldr.w	pc, [sp], #4

00024cfe <cr_out_func>:
	if (c == '\n') {
   24cfe:	280a      	cmp	r0, #10
{
   24d00:	b538      	push	{r3, r4, r5, lr}
   24d02:	4604      	mov	r4, r0
   24d04:	460d      	mov	r5, r1
	if (c == '\n') {
   24d06:	d102      	bne.n	24d0e <cr_out_func+0x10>
		out_func((int)'\r', ctx);
   24d08:	200d      	movs	r0, #13
   24d0a:	f7ff ffea 	bl	24ce2 <out_func>
	out_func(c, ctx);
   24d0e:	4629      	mov	r1, r5
   24d10:	4620      	mov	r0, r4
   24d12:	f7ff ffe6 	bl	24ce2 <out_func>
}
   24d16:	2000      	movs	r0, #0
   24d18:	bd38      	pop	{r3, r4, r5, pc}

00024d1a <buffer_write>:
{
   24d1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   24d1c:	4606      	mov	r6, r0
   24d1e:	460d      	mov	r5, r1
   24d20:	4614      	mov	r4, r2
   24d22:	461f      	mov	r7, r3
		processed = outf(buf, len, ctx);
   24d24:	4621      	mov	r1, r4
   24d26:	4628      	mov	r0, r5
   24d28:	463a      	mov	r2, r7
   24d2a:	47b0      	blx	r6
	} while (len != 0);
   24d2c:	1a24      	subs	r4, r4, r0
		buf += processed;
   24d2e:	4405      	add	r5, r0
	} while (len != 0);
   24d30:	d1f8      	bne.n	24d24 <buffer_write+0xa>
}
   24d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00024d34 <cbvprintf>:
{
   24d34:	b513      	push	{r0, r1, r4, lr}
	return z_cbvprintf_impl(out, ctx, format, ap, 0);
   24d36:	2400      	movs	r4, #0
   24d38:	9400      	str	r4, [sp, #0]
   24d3a:	f7e8 fba5 	bl	d488 <z_cbvprintf_impl>
}
   24d3e:	b002      	add	sp, #8
   24d40:	bd10      	pop	{r4, pc}

00024d42 <log_output_flush>:
{
   24d42:	b510      	push	{r4, lr}
		     output->control_block->offset,
   24d44:	6842      	ldr	r2, [r0, #4]
{
   24d46:	4604      	mov	r4, r0
	buffer_write(output->func, output->buf,
   24d48:	e9d2 2300 	ldrd	r2, r3, [r2]
   24d4c:	6881      	ldr	r1, [r0, #8]
   24d4e:	6800      	ldr	r0, [r0, #0]
   24d50:	f7ff ffe3 	bl	24d1a <buffer_write>
	output->control_block->offset = 0;
   24d54:	2200      	movs	r2, #0
   24d56:	6863      	ldr	r3, [r4, #4]
   24d58:	601a      	str	r2, [r3, #0]
}
   24d5a:	bd10      	pop	{r4, pc}

00024d5c <nvs_flash_rd>:
{
   24d5c:	b470      	push	{r4, r5, r6}
	offset += addr & ADDR_OFFS_MASK;
   24d5e:	6806      	ldr	r6, [r0, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   24d60:	8984      	ldrh	r4, [r0, #12]
   24d62:	0c0d      	lsrs	r5, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   24d64:	fa16 f181 	uxtah	r1, r6, r1
   24d68:	fb05 1104 	mla	r1, r5, r4, r1
	rc = flash_read(fs->flash_device, offset, data, len);
   24d6c:	6a80      	ldr	r0, [r0, #40]	; 0x28
	return api->read(dev, offset, data, len);
   24d6e:	6884      	ldr	r4, [r0, #8]
   24d70:	6824      	ldr	r4, [r4, #0]
   24d72:	46a4      	mov	ip, r4
}
   24d74:	bc70      	pop	{r4, r5, r6}
   24d76:	4760      	bx	ip

00024d78 <nvs_sector_advance>:
	*addr += (1 << ADDR_SECT_SHIFT);
   24d78:	680b      	ldr	r3, [r1, #0]
   24d7a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
   24d7e:	600b      	str	r3, [r1, #0]
	if ((*addr >> ADDR_SECT_SHIFT) == fs->sector_count) {
   24d80:	89c0      	ldrh	r0, [r0, #14]
   24d82:	0c1a      	lsrs	r2, r3, #16
   24d84:	ebb0 4f13 	cmp.w	r0, r3, lsr #16
		*addr -= (fs->sector_count << ADDR_SECT_SHIFT);
   24d88:	bf04      	itt	eq
   24d8a:	eba3 4302 	subeq.w	r3, r3, r2, lsl #16
   24d8e:	600b      	streq	r3, [r1, #0]
}
   24d90:	4770      	bx	lr

00024d92 <nvs_flash_block_cmp>:
{
   24d92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24d96:	4681      	mov	r9, r0
   24d98:	460e      	mov	r6, r1
   24d9a:	4617      	mov	r7, r2
   24d9c:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24d9e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24da0:	b089      	sub	sp, #36	; 0x24
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24da2:	681d      	ldr	r5, [r3, #0]
   24da4:	426d      	negs	r5, r5
	block_size =
   24da6:	f005 0520 	and.w	r5, r5, #32
	while (len) {
   24daa:	b91c      	cbnz	r4, 24db4 <nvs_flash_block_cmp+0x22>
	return 0;
   24dac:	4620      	mov	r0, r4
}
   24dae:	b009      	add	sp, #36	; 0x24
   24db0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		bytes_to_cmp = MIN(block_size, len);
   24db4:	42ac      	cmp	r4, r5
   24db6:	46a0      	mov	r8, r4
   24db8:	bf28      	it	cs
   24dba:	46a8      	movcs	r8, r5
		rc = nvs_flash_rd(fs, addr, buf, bytes_to_cmp);
   24dbc:	466a      	mov	r2, sp
   24dbe:	4643      	mov	r3, r8
   24dc0:	4631      	mov	r1, r6
   24dc2:	4648      	mov	r0, r9
   24dc4:	f7ff ffca 	bl	24d5c <nvs_flash_rd>
		if (rc) {
   24dc8:	2800      	cmp	r0, #0
   24dca:	d1f0      	bne.n	24dae <nvs_flash_block_cmp+0x1c>
		rc = memcmp(data8, buf, bytes_to_cmp);
   24dcc:	4642      	mov	r2, r8
   24dce:	4669      	mov	r1, sp
   24dd0:	4638      	mov	r0, r7
   24dd2:	f004 fc46 	bl	29662 <memcmp>
		if (rc) {
   24dd6:	b920      	cbnz	r0, 24de2 <nvs_flash_block_cmp+0x50>
		len -= bytes_to_cmp;
   24dd8:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24ddc:	4446      	add	r6, r8
		data8 += bytes_to_cmp;
   24dde:	4447      	add	r7, r8
   24de0:	e7e3      	b.n	24daa <nvs_flash_block_cmp+0x18>
			return 1;
   24de2:	2001      	movs	r0, #1
   24de4:	e7e3      	b.n	24dae <nvs_flash_block_cmp+0x1c>

00024de6 <nvs_ate_crc8_update>:
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24de6:	4601      	mov	r1, r0
{
   24de8:	b510      	push	{r4, lr}
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24dea:	2207      	movs	r2, #7
{
   24dec:	4604      	mov	r4, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24dee:	20ff      	movs	r0, #255	; 0xff
   24df0:	f7e8 fad2 	bl	d398 <crc8_ccitt>
	entry->crc8 = crc8;
   24df4:	71e0      	strb	r0, [r4, #7]
}
   24df6:	bd10      	pop	{r4, pc}

00024df8 <nvs_flash_cmp_const>:
{
   24df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   24dfc:	461c      	mov	r4, r3
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24dfe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
{
   24e00:	b088      	sub	sp, #32
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24e02:	681d      	ldr	r5, [r3, #0]
{
   24e04:	4607      	mov	r7, r0
		NVS_BLOCK_SIZE & ~(fs->flash_parameters->write_block_size - 1U);
   24e06:	426d      	negs	r5, r5
	block_size =
   24e08:	f005 0520 	and.w	r5, r5, #32
{
   24e0c:	460e      	mov	r6, r1
	(void)memset(cmp, value, block_size);
   24e0e:	4668      	mov	r0, sp
{
   24e10:	4611      	mov	r1, r2
	(void)memset(cmp, value, block_size);
   24e12:	462a      	mov	r2, r5
   24e14:	f004 fc6f 	bl	296f6 <memset>
	while (len) {
   24e18:	b91c      	cbnz	r4, 24e22 <nvs_flash_cmp_const+0x2a>
	return 0;
   24e1a:	4620      	mov	r0, r4
}
   24e1c:	b008      	add	sp, #32
   24e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		bytes_to_cmp = MIN(block_size, len);
   24e22:	42ac      	cmp	r4, r5
   24e24:	46a0      	mov	r8, r4
   24e26:	bf28      	it	cs
   24e28:	46a8      	movcs	r8, r5
		rc = nvs_flash_block_cmp(fs, addr, cmp, bytes_to_cmp);
   24e2a:	466a      	mov	r2, sp
   24e2c:	4643      	mov	r3, r8
   24e2e:	4631      	mov	r1, r6
   24e30:	4638      	mov	r0, r7
   24e32:	f7ff ffae 	bl	24d92 <nvs_flash_block_cmp>
		if (rc) {
   24e36:	2800      	cmp	r0, #0
   24e38:	d1f0      	bne.n	24e1c <nvs_flash_cmp_const+0x24>
		len -= bytes_to_cmp;
   24e3a:	eba4 0408 	sub.w	r4, r4, r8
		addr += bytes_to_cmp;
   24e3e:	4446      	add	r6, r8
   24e40:	e7ea      	b.n	24e18 <nvs_flash_cmp_const+0x20>

00024e42 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   24e42:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   24e44:	ab0b      	add	r3, sp, #44	; 0x2c
   24e46:	9305      	str	r3, [sp, #20]
   24e48:	9303      	str	r3, [sp, #12]
   24e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   24e4c:	9302      	str	r3, [sp, #8]
   24e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   24e50:	9301      	str	r3, [sp, #4]
   24e52:	2300      	movs	r3, #0
   24e54:	4618      	mov	r0, r3
   24e56:	9300      	str	r3, [sp, #0]
   24e58:	f7e9 f9e2 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   24e5c:	b007      	add	sp, #28
   24e5e:	f85d fb04 	ldr.w	pc, [sp], #4

00024e62 <nvs_al_size.isra.0>:
	if (write_block_size <= 1U) {
   24e62:	7803      	ldrb	r3, [r0, #0]
   24e64:	2b01      	cmp	r3, #1
	return (len + (write_block_size - 1U)) & ~(write_block_size - 1U);
   24e66:	bf81      	itttt	hi
   24e68:	f101 31ff 	addhi.w	r1, r1, #4294967295
   24e6c:	18c9      	addhi	r1, r1, r3
   24e6e:	425b      	neghi	r3, r3
   24e70:	4019      	andhi	r1, r3
}
   24e72:	4608      	mov	r0, r1
   24e74:	4770      	bx	lr

00024e76 <nvs_ate_valid>:
{
   24e76:	b570      	push	{r4, r5, r6, lr}
   24e78:	460c      	mov	r4, r1
   24e7a:	4605      	mov	r5, r0
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24e7c:	2108      	movs	r1, #8
   24e7e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   24e80:	f7ff ffef 	bl	24e62 <nvs_al_size.isra.0>
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24e84:	2207      	movs	r2, #7
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24e86:	4606      	mov	r6, r0
	crc8 = crc8_ccitt(0xff, entry, offsetof(struct nvs_ate, crc8));
   24e88:	4621      	mov	r1, r4
   24e8a:	20ff      	movs	r0, #255	; 0xff
   24e8c:	f7e8 fa84 	bl	d398 <crc8_ccitt>
	if (crc8 == entry->crc8) {
   24e90:	79e3      	ldrb	r3, [r4, #7]
   24e92:	4283      	cmp	r3, r0
   24e94:	d107      	bne.n	24ea6 <nvs_ate_valid+0x30>
	    (entry->offset >= (fs->sector_size - ate_size))) {
   24e96:	89aa      	ldrh	r2, [r5, #12]
   24e98:	8863      	ldrh	r3, [r4, #2]
   24e9a:	1b90      	subs	r0, r2, r6
	if ((nvs_ate_crc8_check(entry)) ||
   24e9c:	4283      	cmp	r3, r0
   24e9e:	bf2c      	ite	cs
   24ea0:	2000      	movcs	r0, #0
   24ea2:	2001      	movcc	r0, #1
}
   24ea4:	bd70      	pop	{r4, r5, r6, pc}
		return 0;
   24ea6:	2000      	movs	r0, #0
   24ea8:	e7fc      	b.n	24ea4 <nvs_ate_valid+0x2e>

00024eaa <nvs_close_ate_valid>:
{
   24eaa:	b538      	push	{r3, r4, r5, lr}
   24eac:	4605      	mov	r5, r0
   24eae:	460c      	mov	r4, r1
	if ((!nvs_ate_valid(fs, entry)) || (entry->len != 0U) ||
   24eb0:	f7ff ffe1 	bl	24e76 <nvs_ate_valid>
   24eb4:	b1a0      	cbz	r0, 24ee0 <nvs_close_ate_valid+0x36>
   24eb6:	88a0      	ldrh	r0, [r4, #4]
   24eb8:	b998      	cbnz	r0, 24ee2 <nvs_close_ate_valid+0x38>
   24eba:	f64f 73ff 	movw	r3, #65535	; 0xffff
   24ebe:	8822      	ldrh	r2, [r4, #0]
   24ec0:	429a      	cmp	r2, r3
   24ec2:	d10d      	bne.n	24ee0 <nvs_close_ate_valid+0x36>
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24ec4:	2108      	movs	r1, #8
   24ec6:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
   24ec8:	f7ff ffcb 	bl	24e62 <nvs_al_size.isra.0>
	if ((fs->sector_size - entry->offset) % ate_size) {
   24ecc:	8862      	ldrh	r2, [r4, #2]
   24ece:	89ab      	ldrh	r3, [r5, #12]
   24ed0:	1a9b      	subs	r3, r3, r2
   24ed2:	fbb3 f2f0 	udiv	r2, r3, r0
   24ed6:	fb02 3010 	mls	r0, r2, r0, r3
   24eda:	fab0 f080 	clz	r0, r0
   24ede:	0940      	lsrs	r0, r0, #5
}
   24ee0:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
   24ee2:	2000      	movs	r0, #0
   24ee4:	e7fc      	b.n	24ee0 <nvs_close_ate_valid+0x36>

00024ee6 <nvs_prev_ate>:
{
   24ee6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   24ee8:	4604      	mov	r4, r0
   24eea:	460d      	mov	r5, r1
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24eec:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   24eee:	2108      	movs	r1, #8
   24ef0:	f7ff ffb7 	bl	24e62 <nvs_al_size.isra.0>
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24ef4:	2308      	movs	r3, #8
	ate_size = nvs_al_size(fs, sizeof(struct nvs_ate));
   24ef6:	4607      	mov	r7, r0
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24ef8:	6829      	ldr	r1, [r5, #0]
   24efa:	4620      	mov	r0, r4
   24efc:	f7ff ff2e 	bl	24d5c <nvs_flash_rd>
	if (rc) {
   24f00:	4606      	mov	r6, r0
   24f02:	2800      	cmp	r0, #0
   24f04:	d136      	bne.n	24f74 <nvs_prev_ate+0x8e>
	*addr += ate_size;
   24f06:	682b      	ldr	r3, [r5, #0]
   24f08:	443b      	add	r3, r7
   24f0a:	602b      	str	r3, [r5, #0]
	if (((*addr) & ADDR_OFFS_MASK) != (fs->sector_size - ate_size)) {
   24f0c:	89a2      	ldrh	r2, [r4, #12]
   24f0e:	b299      	uxth	r1, r3
   24f10:	1bd2      	subs	r2, r2, r7
   24f12:	4291      	cmp	r1, r2
   24f14:	d12e      	bne.n	24f74 <nvs_prev_ate+0x8e>
	if (((*addr) >> ADDR_SECT_SHIFT) == 0U) {
   24f16:	0c1a      	lsrs	r2, r3, #16
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   24f18:	bf09      	itett	eq
   24f1a:	89e2      	ldrheq	r2, [r4, #14]
		*addr -= (1 << ADDR_SECT_SHIFT);
   24f1c:	f5a3 3180 	subne.w	r1, r3, #65536	; 0x10000
		*addr += ((fs->sector_count - 1) << ADDR_SECT_SHIFT);
   24f20:	f102 32ff 	addeq.w	r2, r2, #4294967295
   24f24:	eb03 4102 	addeq.w	r1, r3, r2, lsl #16
	return nvs_flash_rd(fs, addr, entry, sizeof(struct nvs_ate));
   24f28:	4620      	mov	r0, r4
   24f2a:	2308      	movs	r3, #8
   24f2c:	466a      	mov	r2, sp
   24f2e:	6029      	str	r1, [r5, #0]
   24f30:	f7ff ff14 	bl	24d5c <nvs_flash_rd>
	if (rc) {
   24f34:	b9e8      	cbnz	r0, 24f72 <nvs_prev_ate+0x8c>
	rc = nvs_ate_cmp_const(&close_ate, fs->flash_parameters->erase_value);
   24f36:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   24f38:	791a      	ldrb	r2, [r3, #4]
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   24f3a:	466b      	mov	r3, sp
		if (data8[i] != value) {
   24f3c:	f813 1b01 	ldrb.w	r1, [r3], #1
   24f40:	428a      	cmp	r2, r1
   24f42:	d10c      	bne.n	24f5e <nvs_prev_ate+0x78>
	for (i = 0; i < sizeof(struct nvs_ate); i++) {
   24f44:	3001      	adds	r0, #1
   24f46:	2808      	cmp	r0, #8
   24f48:	d1f8      	bne.n	24f3c <nvs_prev_ate+0x56>
		*addr = fs->ate_wra;
   24f4a:	6863      	ldr	r3, [r4, #4]
   24f4c:	e005      	b.n	24f5a <nvs_prev_ate+0x74>
		(*addr) &= ADDR_SECT_MASK;
   24f4e:	682b      	ldr	r3, [r5, #0]
		(*addr) += close_ate.offset;
   24f50:	f8bd 2002 	ldrh.w	r2, [sp, #2]
		(*addr) &= ADDR_SECT_MASK;
   24f54:	0c1b      	lsrs	r3, r3, #16
   24f56:	041b      	lsls	r3, r3, #16
		(*addr) += close_ate.offset;
   24f58:	4413      	add	r3, r2
		*addr = fs->ate_wra;
   24f5a:	602b      	str	r3, [r5, #0]
		return 0;
   24f5c:	e00a      	b.n	24f74 <nvs_prev_ate+0x8e>
	if (nvs_close_ate_valid(fs, &close_ate)) {
   24f5e:	4669      	mov	r1, sp
   24f60:	4620      	mov	r0, r4
   24f62:	f7ff ffa2 	bl	24eaa <nvs_close_ate_valid>
   24f66:	2800      	cmp	r0, #0
   24f68:	d1f1      	bne.n	24f4e <nvs_prev_ate+0x68>
	return nvs_recover_last_ate(fs, addr);
   24f6a:	4629      	mov	r1, r5
   24f6c:	4620      	mov	r0, r4
   24f6e:	f7e9 fc23 	bl	e7b8 <nvs_recover_last_ate>
   24f72:	4606      	mov	r6, r0
}
   24f74:	4630      	mov	r0, r6
   24f76:	b003      	add	sp, #12
   24f78:	bdf0      	pop	{r4, r5, r6, r7, pc}

00024f7a <nvs_flash_al_wrt>:
{
   24f7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   24f7e:	4607      	mov	r7, r0
   24f80:	4690      	mov	r8, r2
	if (!len) {
   24f82:	461e      	mov	r6, r3
{
   24f84:	b089      	sub	sp, #36	; 0x24
	if (!len) {
   24f86:	b91b      	cbnz	r3, 24f90 <nvs_flash_al_wrt+0x16>
		return 0;
   24f88:	2000      	movs	r0, #0
}
   24f8a:	b009      	add	sp, #36	; 0x24
   24f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	offset += addr & ADDR_OFFS_MASK;
   24f90:	683c      	ldr	r4, [r7, #0]
	offset += fs->sector_size * (addr >> ADDR_SECT_SHIFT);
   24f92:	8983      	ldrh	r3, [r0, #12]
   24f94:	0c08      	lsrs	r0, r1, #16
	offset += addr & ADDR_OFFS_MASK;
   24f96:	fa14 f181 	uxtah	r1, r4, r1
   24f9a:	fb00 1403 	mla	r4, r0, r3, r1
	blen = len & ~(fs->flash_parameters->write_block_size - 1U);
   24f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   24fa0:	681d      	ldr	r5, [r3, #0]
   24fa2:	426d      	negs	r5, r5
	if (blen > 0) {
   24fa4:	4035      	ands	r5, r6
   24fa6:	d00c      	beq.n	24fc2 <nvs_flash_al_wrt+0x48>
		rc = flash_write(fs->flash_device, offset, data8, blen);
   24fa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	rc = api->write(dev, offset, data, len);
   24faa:	6883      	ldr	r3, [r0, #8]
   24fac:	4621      	mov	r1, r4
   24fae:	f8d3 9004 	ldr.w	r9, [r3, #4]
   24fb2:	462b      	mov	r3, r5
   24fb4:	47c8      	blx	r9
		if (rc) {
   24fb6:	2800      	cmp	r0, #0
   24fb8:	d1e7      	bne.n	24f8a <nvs_flash_al_wrt+0x10>
	if (len) {
   24fba:	1b76      	subs	r6, r6, r5
   24fbc:	d0e4      	beq.n	24f88 <nvs_flash_al_wrt+0xe>
		offset += blen;
   24fbe:	442c      	add	r4, r5
		data8 += blen;
   24fc0:	44a8      	add	r8, r5
		memcpy(buf, data8, len);
   24fc2:	2320      	movs	r3, #32
   24fc4:	4632      	mov	r2, r6
   24fc6:	4641      	mov	r1, r8
   24fc8:	4668      	mov	r0, sp
   24fca:	f004 fb67 	bl	2969c <__memcpy_chk>
		(void)memset(buf + len, fs->flash_parameters->erase_value,
   24fce:	6afd      	ldr	r5, [r7, #44]	; 0x2c
__ssp_bos_icheck3(memset, void *, int)
   24fd0:	eb0d 0006 	add.w	r0, sp, r6
   24fd4:	682a      	ldr	r2, [r5, #0]
   24fd6:	7929      	ldrb	r1, [r5, #4]
   24fd8:	1b92      	subs	r2, r2, r6
   24fda:	f004 fb8c 	bl	296f6 <memset>
		rc = flash_write(fs->flash_device, offset, buf,
   24fde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
				 fs->flash_parameters->write_block_size);
   24fe0:	682b      	ldr	r3, [r5, #0]
   24fe2:	6882      	ldr	r2, [r0, #8]
   24fe4:	4621      	mov	r1, r4
   24fe6:	6855      	ldr	r5, [r2, #4]
   24fe8:	466a      	mov	r2, sp
   24fea:	47a8      	blx	r5
	return rc;
   24fec:	e7cd      	b.n	24f8a <nvs_flash_al_wrt+0x10>

00024fee <nvs_flash_ate_wrt>:
{
   24fee:	b510      	push	{r4, lr}
   24ff0:	460a      	mov	r2, r1
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24ff2:	2308      	movs	r3, #8
   24ff4:	6841      	ldr	r1, [r0, #4]
{
   24ff6:	4604      	mov	r4, r0
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24ff8:	f7ff ffbf 	bl	24f7a <nvs_flash_al_wrt>
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   24ffc:	2108      	movs	r1, #8
	rc = nvs_flash_al_wrt(fs, fs->ate_wra, entry,
   24ffe:	4602      	mov	r2, r0
	fs->ate_wra -= nvs_al_size(fs, sizeof(struct nvs_ate));
   25000:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   25002:	f7ff ff2e 	bl	24e62 <nvs_al_size.isra.0>
   25006:	6863      	ldr	r3, [r4, #4]
   25008:	1a1b      	subs	r3, r3, r0
   2500a:	6063      	str	r3, [r4, #4]
}
   2500c:	4610      	mov	r0, r2
   2500e:	bd10      	pop	{r4, pc}

00025010 <nvs_read>:

ssize_t nvs_read(struct nvs_fs *fs, uint16_t id, void *data, size_t len)
{
   25010:	b513      	push	{r0, r1, r4, lr}
	int rc;

	rc = nvs_read_hist(fs, id, data, len, 0);
   25012:	2400      	movs	r4, #0
   25014:	9400      	str	r4, [sp, #0]
   25016:	f7e9 ffd7 	bl	efc8 <nvs_read_hist>
	return rc;
}
   2501a:	b002      	add	sp, #8
   2501c:	bd10      	pop	{r4, pc}

0002501e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2501e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25020:	ab0b      	add	r3, sp, #44	; 0x2c
   25022:	9305      	str	r3, [sp, #20]
   25024:	9303      	str	r3, [sp, #12]
   25026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25028:	2201      	movs	r2, #1
   2502a:	9302      	str	r3, [sp, #8]
   2502c:	2300      	movs	r3, #0
   2502e:	4618      	mov	r0, r3
   25030:	e9cd 3300 	strd	r3, r3, [sp]
   25034:	f7e9 f8f4 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   25038:	b007      	add	sp, #28
   2503a:	f85d fb04 	ldr.w	pc, [sp], #4

0002503e <get_tx_buffer_size>:
	return data->tx_buffer_size;
   2503e:	6903      	ldr	r3, [r0, #16]
}
   25040:	f8d3 0370 	ldr.w	r0, [r3, #880]	; 0x370
   25044:	4770      	bx	lr

00025046 <drop_tx_buffer>:
}
   25046:	f06f 0085 	mvn.w	r0, #133	; 0x85
   2504a:	4770      	bx	lr

0002504c <release_rx_buffer>:
{
   2504c:	4608      	mov	r0, r1
   2504e:	b508      	push	{r3, lr}
   25050:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   25052:	b118      	cbz	r0, 2505c <release_rx_buffer+0x10>
	rpmsg_release_rx_buffer(&rpmsg_ept->ep, data);
   25054:	f003 feee 	bl	28e34 <rpmsg_release_rx_buffer>
	return 0;
   25058:	2000      	movs	r0, #0
}
   2505a:	bd08      	pop	{r3, pc}
		return -ENOENT;
   2505c:	f06f 0001 	mvn.w	r0, #1
   25060:	e7fb      	b.n	2505a <release_rx_buffer+0xe>

00025062 <hold_rx_buffer>:
{
   25062:	4608      	mov	r0, r1
   25064:	b508      	push	{r3, lr}
   25066:	4611      	mov	r1, r2
	if (!rpmsg_ept) {
   25068:	b118      	cbz	r0, 25072 <hold_rx_buffer+0x10>
	rpmsg_hold_rx_buffer(&rpmsg_ept->ep, data);
   2506a:	f003 fedb 	bl	28e24 <rpmsg_hold_rx_buffer>
	return 0;
   2506e:	2000      	movs	r0, #0
}
   25070:	bd08      	pop	{r3, pc}
		return -ENOENT;
   25072:	f06f 0001 	mvn.w	r0, #1
   25076:	e7fb      	b.n	25070 <hold_rx_buffer+0xe>

00025078 <send_nocopy>:
{
   25078:	b513      	push	{r0, r1, r4, lr}
   2507a:	4604      	mov	r4, r0
   2507c:	4608      	mov	r0, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2507e:	6921      	ldr	r1, [r4, #16]
   25080:	f501 715b 	add.w	r1, r1, #876	; 0x36c
   25084:	e8d1 1faf 	lda	r1, [r1]
	if (atomic_get(&data->state) != STATE_INITED) {
   25088:	2902      	cmp	r1, #2
   2508a:	d109      	bne.n	250a0 <send_nocopy+0x28>
	if (len == 0) {
   2508c:	b15b      	cbz	r3, 250a6 <send_nocopy+0x2e>
	if (!rpmsg_ept) {
   2508e:	b168      	cbz	r0, 250ac <send_nocopy+0x34>
				    const void *data, int len)
{
	if (!ept)
		return RPMSG_ERR_PARAM;

	return rpmsg_send_offchannel_nocopy(ept, ept->addr,
   25090:	9300      	str	r3, [sp, #0]
   25092:	4613      	mov	r3, r2
   25094:	e9d0 1209 	ldrd	r1, r2, [r0, #36]	; 0x24
   25098:	f7f9 fb14 	bl	1e6c4 <rpmsg_send_offchannel_nocopy>
}
   2509c:	b002      	add	sp, #8
   2509e:	bd10      	pop	{r4, pc}
		return -EBUSY;
   250a0:	f06f 000f 	mvn.w	r0, #15
   250a4:	e7fa      	b.n	2509c <send_nocopy+0x24>
		return -EBADMSG;
   250a6:	f06f 004c 	mvn.w	r0, #76	; 0x4c
   250aa:	e7f7      	b.n	2509c <send_nocopy+0x24>
		return -ENOENT;
   250ac:	f06f 0001 	mvn.w	r0, #1
   250b0:	e7f4      	b.n	2509c <send_nocopy+0x24>

000250b2 <get_tx_buffer>:
{
   250b2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   250b6:	461c      	mov	r4, r3
   250b8:	e9dd 5308 	ldrd	r5, r3, [sp, #32]
   250bc:	4616      	mov	r6, r2
   250be:	4698      	mov	r8, r3
	if (!rpmsg_ept) {
   250c0:	460f      	mov	r7, r1
	struct backend_data_t *data = instance->data;
   250c2:	6900      	ldr	r0, [r0, #16]
	if (!rpmsg_ept) {
   250c4:	b339      	cbz	r1, 25116 <get_tx_buffer+0x64>
	if (!r_data || !size) {
   250c6:	b34a      	cbz	r2, 2511c <get_tx_buffer+0x6a>
   250c8:	b344      	cbz	r4, 2511c <get_tx_buffer+0x6a>
	if (!K_TIMEOUT_EQ(wait, K_FOREVER) && !K_TIMEOUT_EQ(wait, K_NO_WAIT)) {
   250ca:	1c6a      	adds	r2, r5, #1
   250cc:	f143 0300 	adc.w	r3, r3, #0
   250d0:	2a02      	cmp	r2, #2
   250d2:	f173 0300 	sbcs.w	r3, r3, #0
   250d6:	d224      	bcs.n	25122 <get_tx_buffer+0x70>
	if ((*size) && (*size > data->tx_buffer_size)) {
   250d8:	6822      	ldr	r2, [r4, #0]
   250da:	b142      	cbz	r2, 250ee <get_tx_buffer+0x3c>
   250dc:	f8d0 3370 	ldr.w	r3, [r0, #880]	; 0x370
   250e0:	429a      	cmp	r2, r3
   250e2:	d904      	bls.n	250ee <get_tx_buffer+0x3c>
		return -ENOMEM;
   250e4:	f06f 000b 	mvn.w	r0, #11
		*size = data->tx_buffer_size;
   250e8:	6023      	str	r3, [r4, #0]
}
   250ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		payload = rpmsg_get_tx_payload_buffer(&rpmsg_ept->ep, size,
   250ee:	ea05 0908 	and.w	r9, r5, r8
   250f2:	f109 0301 	add.w	r3, r9, #1
   250f6:	425a      	negs	r2, r3
   250f8:	415a      	adcs	r2, r3
   250fa:	4621      	mov	r1, r4
   250fc:	4638      	mov	r0, r7
   250fe:	f003 fea2 	bl	28e46 <rpmsg_get_tx_payload_buffer>
	} while ((!payload) && K_TIMEOUT_EQ(wait, K_FOREVER));
   25102:	b988      	cbnz	r0, 25128 <get_tx_buffer+0x76>
   25104:	f1b8 3fff 	cmp.w	r8, #4294967295
   25108:	bf08      	it	eq
   2510a:	f1b5 3fff 	cmpeq.w	r5, #4294967295
   2510e:	d0f0      	beq.n	250f2 <get_tx_buffer+0x40>
		return -ENOBUFS;
   25110:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25114:	e7e9      	b.n	250ea <get_tx_buffer+0x38>
		return -ENOENT;
   25116:	f06f 0001 	mvn.w	r0, #1
   2511a:	e7e6      	b.n	250ea <get_tx_buffer+0x38>
		return -EINVAL;
   2511c:	f06f 0015 	mvn.w	r0, #21
   25120:	e7e3      	b.n	250ea <get_tx_buffer+0x38>
		return -ENOTSUP;
   25122:	f06f 0085 	mvn.w	r0, #133	; 0x85
   25126:	e7e0      	b.n	250ea <get_tx_buffer+0x38>
	(*r_data) = payload;
   25128:	6030      	str	r0, [r6, #0]
	return 0;
   2512a:	2000      	movs	r0, #0
   2512c:	e7dd      	b.n	250ea <get_tx_buffer+0x38>

0002512e <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   2512e:	f003 becf 	b.w	28ed0 <rpmsg_destroy_ept>

00025132 <get_ept_slot_with_name>:
{
   25132:	b538      	push	{r3, r4, r5, lr}
   25134:	460d      	mov	r5, r1
   25136:	4604      	mov	r4, r0
		if (strcmp(name, rpmsg_ept->name) == 0) {
   25138:	f100 0140 	add.w	r1, r0, #64	; 0x40
   2513c:	4628      	mov	r0, r5
   2513e:	f7e4 f905 	bl	934c <strcmp>
   25142:	b130      	cbz	r0, 25152 <get_ept_slot_with_name+0x20>
   25144:	4628      	mov	r0, r5
   25146:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   2514a:	f7e4 f8ff 	bl	934c <strcmp>
   2514e:	b920      	cbnz	r0, 2515a <get_ept_slot_with_name+0x28>
	for (size_t i = 0; i < NUM_ENDPOINTS; i++) {
   25150:	2001      	movs	r0, #1
			return &rpmsg_inst->endpoint[i];
   25152:	2370      	movs	r3, #112	; 0x70
   25154:	fb03 4000 	mla	r0, r3, r0, r4
}
   25158:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
   2515a:	2000      	movs	r0, #0
   2515c:	e7fc      	b.n	25158 <get_ept_slot_with_name+0x26>

0002515e <mbox_callback>:
	k_work_submit_to_queue(&data->mbox_wq, &data->mbox_work);
   2515e:	f502 712c 	add.w	r1, r2, #688	; 0x2b0
   25162:	f502 7030 	add.w	r0, r2, #704	; 0x2c0
   25166:	f004 b93b 	b.w	293e0 <k_work_submit_to_queue>

0002516a <mbox_callback_process>:
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   2516a:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
	virtqueue_notification(data->vr.vq[vq_id]);
   2516e:	f5a0 702c 	sub.w	r0, r0, #688	; 0x2b0
	vq_id = (data->role == ROLE_HOST) ? VIRTQUEUE_ID_HOST : VIRTQUEUE_ID_REMOTE;
   25172:	3b00      	subs	r3, #0
   25174:	bf18      	it	ne
   25176:	2301      	movne	r3, #1
	virtqueue_notification(data->vr.vq[vq_id]);
   25178:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   2517c:	f8d0 029c 	ldr.w	r0, [r0, #668]	; 0x29c
   25180:	f003 be02 	b.w	28d88 <virtqueue_notification>

00025184 <virtio_notify_cb>:
	if (conf->mbox_tx.dev) {
   25184:	68cb      	ldr	r3, [r1, #12]
   25186:	b133      	cbz	r3, 25196 <virtio_notify_cb+0x12>
		(const struct mbox_driver_api *)channel->dev->api;
   25188:	68c8      	ldr	r0, [r1, #12]
	if (api->send == NULL) {
   2518a:	6883      	ldr	r3, [r0, #8]
   2518c:	681b      	ldr	r3, [r3, #0]
   2518e:	b113      	cbz	r3, 25196 <virtio_notify_cb+0x12>
	return api->send(channel->dev, channel->id, msg);
   25190:	2200      	movs	r2, #0
   25192:	6909      	ldr	r1, [r1, #16]
   25194:	4718      	bx	r3
}
   25196:	4770      	bx	lr

00025198 <k_mutex_unlock.isra.0>:
	return z_impl_k_mutex_unlock(mutex);
   25198:	f7fa bc16 	b.w	1f9c8 <z_impl_k_mutex_unlock>

0002519c <atomic_set.isra.0>:
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   2519c:	e8d0 3fef 	ldaex	r3, [r0]
   251a0:	e8c0 1fe2 	stlex	r2, r1, [r0]
   251a4:	2a00      	cmp	r2, #0
   251a6:	d1f9      	bne.n	2519c <atomic_set.isra.0>
}
   251a8:	4770      	bx	lr

000251aa <backend_init>:
{
   251aa:	b510      	push	{r4, lr}
	data->role = conf->role;
   251ac:	6843      	ldr	r3, [r0, #4]
	struct backend_data_t *data = instance->data;
   251ae:	6904      	ldr	r4, [r0, #16]
	data->role = conf->role;
   251b0:	681b      	ldr	r3, [r3, #0]
   251b2:	f8c4 3368 	str.w	r3, [r4, #872]	; 0x368
	return z_impl_k_mutex_init(mutex);
   251b6:	f504 70d8 	add.w	r0, r4, #432	; 0x1b0
   251ba:	f004 f879 	bl	292b0 <z_impl_k_mutex_init>
	atomic_set(&data->state, STATE_READY);
   251be:	2100      	movs	r1, #0
   251c0:	f504 705b 	add.w	r0, r4, #876	; 0x36c
   251c4:	f7ff ffea 	bl	2519c <atomic_set.isra.0>
}
   251c8:	4608      	mov	r0, r1
   251ca:	bd10      	pop	{r4, pc}

000251cc <ns_bind_cb>:
{
   251cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   251d0:	4617      	mov	r7, r2
	if (name == NULL || name[0] == '\0') {
   251d2:	460d      	mov	r5, r1
   251d4:	b379      	cbz	r1, 25236 <ns_bind_cb+0x6a>
   251d6:	780b      	ldrb	r3, [r1, #0]
   251d8:	b36b      	cbz	r3, 25236 <ns_bind_cb+0x6a>
	rpmsg_inst = CONTAINER_OF(p_rvdev->shpool, struct ipc_rpmsg_instance, shm_pool);
   251da:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
   251de:	f5a4 78ce 	sub.w	r8, r4, #412	; 0x19c
	k_mutex_lock(&rpmsg_inst->mtx, K_FOREVER);
   251e2:	3414      	adds	r4, #20
	return z_impl_k_mutex_lock(mutex, timeout);
   251e4:	f04f 32ff 	mov.w	r2, #4294967295
   251e8:	f04f 33ff 	mov.w	r3, #4294967295
   251ec:	4620      	mov	r0, r4
   251ee:	f7fa fb1b 	bl	1f828 <z_impl_k_mutex_lock>
	ept_cached = get_ept(rpmsg_inst, &rpmsg_ept, name);
   251f2:	462a      	mov	r2, r5
   251f4:	4640      	mov	r0, r8
   251f6:	a901      	add	r1, sp, #4
   251f8:	f7ea f81a 	bl	f230 <get_ept>
	if (rpmsg_ept == NULL) {
   251fc:	9e01      	ldr	r6, [sp, #4]
   251fe:	b92e      	cbnz	r6, 2520c <ns_bind_cb+0x40>
		k_mutex_unlock(&rpmsg_inst->mtx);
   25200:	4620      	mov	r0, r4
}
   25202:	b002      	add	sp, #8
   25204:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		k_mutex_unlock(&rpmsg_inst->mtx);
   25208:	f7ff bfc6 	b.w	25198 <k_mutex_unlock.isra.0>
	if (ept_cached) {
   2520c:	b158      	cbz	r0, 25226 <ns_bind_cb+0x5a>
		k_mutex_unlock(&rpmsg_inst->mtx);
   2520e:	4620      	mov	r0, r4
   25210:	f7ff ffc2 	bl	25198 <k_mutex_unlock.isra.0>
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25214:	463b      	mov	r3, r7
   25216:	462a      	mov	r2, r5
   25218:	4631      	mov	r1, r6
   2521a:	4640      	mov	r0, r8
}
   2521c:	b002      	add	sp, #8
   2521e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		advertise_ept(rpmsg_inst, rpmsg_ept, name, dest);
   25222:	f7e9 bfe3 	b.w	f1ec <advertise_ept>
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
   25226:	2220      	movs	r2, #32
   25228:	4629      	mov	r1, r5
   2522a:	f106 0040 	add.w	r0, r6, #64	; 0x40
   2522e:	f004 fba4 	bl	2997a <strncpy>
		rpmsg_ept->dest = dest;
   25232:	6637      	str	r7, [r6, #96]	; 0x60
   25234:	e7e4      	b.n	25200 <ns_bind_cb+0x34>
}
   25236:	b002      	add	sp, #8
   25238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0002523c <ept_cb>:
{
   2523c:	b510      	push	{r4, lr}
   2523e:	4608      	mov	r0, r1
   25240:	9b02      	ldr	r3, [sp, #8]
	if (len == 0) {
   25242:	4611      	mov	r1, r2
   25244:	b952      	cbnz	r2, 2525c <ept_cb+0x20>
		if (!ept->bound) {
   25246:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
   2524a:	b92a      	cbnz	r2, 25258 <ept_cb+0x1c>
			ept->bound = true;
   2524c:	2201      	movs	r2, #1
			bound_cb(ept);
   2524e:	4618      	mov	r0, r3
			ept->bound = true;
   25250:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
			bound_cb(ept);
   25254:	f7ea f93e 	bl	f4d4 <bound_cb>
}
   25258:	2000      	movs	r0, #0
   2525a:	bd10      	pop	{r4, pc}
	if (ept->cb->received) {
   2525c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
   2525e:	6854      	ldr	r4, [r2, #4]
   25260:	2c00      	cmp	r4, #0
   25262:	d0f9      	beq.n	25258 <ept_cb+0x1c>
		ept->cb->received(data, len, ept->priv);
   25264:	6eda      	ldr	r2, [r3, #108]	; 0x6c
   25266:	47a0      	blx	r4
   25268:	e7f6      	b.n	25258 <ept_cb+0x1c>

0002526a <deregister_ept>:
{
   2526a:	b510      	push	{r4, lr}
   2526c:	460c      	mov	r4, r1
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2526e:	6903      	ldr	r3, [r0, #16]
   25270:	f503 735b 	add.w	r3, r3, #876	; 0x36c
   25274:	e8d3 3faf 	lda	r3, [r3]
	if (atomic_get(&data->state) != STATE_INITED) {
   25278:	2b02      	cmp	r3, #2
   2527a:	d10a      	bne.n	25292 <deregister_ept+0x28>
	if (!rpmsg_ept) {
   2527c:	b161      	cbz	r1, 25298 <deregister_ept+0x2e>
	rpmsg_destroy_ept(&rpmsg_ept->ep);
   2527e:	4608      	mov	r0, r1
   25280:	f003 fe26 	bl	28ed0 <rpmsg_destroy_ept>
__ssp_bos_icheck3(memset, void *, int)
   25284:	2270      	movs	r2, #112	; 0x70
   25286:	2100      	movs	r1, #0
   25288:	4620      	mov	r0, r4
   2528a:	f004 fa34 	bl	296f6 <memset>
	return 0;
   2528e:	2000      	movs	r0, #0
}
   25290:	bd10      	pop	{r4, pc}
		return -EBUSY;
   25292:	f06f 000f 	mvn.w	r0, #15
   25296:	e7fb      	b.n	25290 <deregister_ept+0x26>
		return -ENOENT;
   25298:	f06f 0001 	mvn.w	r0, #1
   2529c:	e7f8      	b.n	25290 <deregister_ept+0x26>

0002529e <rpmsg_service_unbind>:
	rpmsg_destroy_ept(ep);
   2529e:	f003 be17 	b.w	28ed0 <rpmsg_destroy_ept>

000252a2 <ipc_rpmsg_deinit>:

int ipc_rpmsg_deinit(struct ipc_rpmsg_instance *instance,
		   unsigned int role)
{
   252a2:	b538      	push	{r3, r4, r5, lr}
   252a4:	460d      	mov	r5, r1
	if (!instance) {
   252a6:	4604      	mov	r4, r0
   252a8:	b160      	cbz	r0, 252c4 <ipc_rpmsg_deinit+0x22>
		return -EINVAL;
	}

	rpmsg_deinit_vdev(&instance->rvdev);
   252aa:	30e0      	adds	r0, #224	; 0xe0
   252ac:	f003 ff91 	bl	291d2 <rpmsg_deinit_vdev>

	if (role == RPMSG_HOST) {
   252b0:	b10d      	cbz	r5, 252b6 <ipc_rpmsg_deinit+0x14>
		memset(&instance->shm_pool, 0, sizeof(struct rpmsg_virtio_shm_pool));
	}

	return 0;
   252b2:	2000      	movs	r0, #0
}
   252b4:	bd38      	pop	{r3, r4, r5, pc}
   252b6:	f8c4 519c 	str.w	r5, [r4, #412]	; 0x19c
   252ba:	f8c4 51a0 	str.w	r5, [r4, #416]	; 0x1a0
   252be:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
   252c2:	e7f6      	b.n	252b2 <ipc_rpmsg_deinit+0x10>
		return -EINVAL;
   252c4:	f06f 0015 	mvn.w	r0, #21
   252c8:	e7f4      	b.n	252b4 <ipc_rpmsg_deinit+0x12>

000252ca <virtio_notify>:
	vr = CONTAINER_OF(vq->vq_dev, struct ipc_static_vrings, vdev);
   252ca:	6802      	ldr	r2, [r0, #0]
	if (vr->notify_cb) {
   252cc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	; 0xe0
   252d0:	b113      	cbz	r3, 252d8 <virtio_notify+0xe>
		vr->notify_cb(vq, vr->priv);
   252d2:	f8d2 10dc 	ldr.w	r1, [r2, #220]	; 0xdc
   252d6:	4718      	bx	r3
}
   252d8:	4770      	bx	lr

000252da <virtio_set_features>:
}
   252da:	4770      	bx	lr

000252dc <virtio_set_status>:
	if (p_vdev->role != VIRTIO_DEV_DRIVER) {
   252dc:	6983      	ldr	r3, [r0, #24]
   252de:	b913      	cbnz	r3, 252e6 <virtio_set_status+0xa>
	return *(volatile uint8_t *)addr;
}

static ALWAYS_INLINE void sys_write8(uint8_t data, mem_addr_t addr)
{
	*(volatile uint8_t *)addr = data;
   252e0:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   252e4:	7019      	strb	r1, [r3, #0]
}
   252e6:	4770      	bx	lr

000252e8 <virtio_get_features>:
}
   252e8:	2001      	movs	r0, #1
   252ea:	4770      	bx	lr

000252ec <virtio_get_status>:
	if (p_vdev->role == VIRTIO_DEV_DEVICE) {
   252ec:	6983      	ldr	r3, [r0, #24]
   252ee:	2b01      	cmp	r3, #1
   252f0:	d104      	bne.n	252fc <virtio_get_status+0x10>
	return *(volatile uint8_t *)addr;
   252f2:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
   252f6:	7818      	ldrb	r0, [r3, #0]
   252f8:	b2c0      	uxtb	r0, r0
   252fa:	4770      	bx	lr
	ret = VIRTIO_CONFIG_STATUS_DRIVER_OK;
   252fc:	2004      	movs	r0, #4
}
   252fe:	4770      	bx	lr

00025300 <virtqueue_allocate>:
int virtqueue_enable_cb(struct virtqueue *vq);

void virtqueue_kick(struct virtqueue *vq);

static inline struct virtqueue *virtqueue_allocate(unsigned int num_desc_extra)
{
   25300:	b538      	push	{r3, r4, r5, lr}
	struct virtqueue *vqs;
	uint32_t vq_size = sizeof(struct virtqueue) +
		 num_desc_extra * sizeof(struct vq_desc_extra);
   25302:	00c4      	lsls	r4, r0, #3
	uint32_t vq_size = sizeof(struct virtqueue) +
   25304:	3434      	adds	r4, #52	; 0x34
	return k_malloc(size);
   25306:	4620      	mov	r0, r4
   25308:	f004 f9a6 	bl	29658 <k_malloc>

	vqs = (struct virtqueue *)metal_allocate_memory(vq_size);
	if (vqs) {
   2530c:	4605      	mov	r5, r0
   2530e:	b118      	cbz	r0, 25318 <virtqueue_allocate+0x18>
   25310:	4622      	mov	r2, r4
   25312:	2100      	movs	r1, #0
   25314:	f004 f9ef 	bl	296f6 <memset>
		memset(vqs, 0x00, vq_size);
	}

	return vqs;
}
   25318:	4628      	mov	r0, r5
   2531a:	bd38      	pop	{r3, r4, r5, pc}

0002531c <ipc_static_vrings_deinit>:

int ipc_static_vrings_deinit(struct ipc_static_vrings *vr, unsigned int role)
{
   2531c:	b538      	push	{r3, r4, r5, lr}
   2531e:	4604      	mov	r4, r0
   25320:	2230      	movs	r2, #48	; 0x30
   25322:	2100      	movs	r1, #0
   25324:	f004 f9e7 	bl	296f6 <memset>
   25328:	2218      	movs	r2, #24
   2532a:	2100      	movs	r1, #0
   2532c:	f104 00bc 	add.w	r0, r4, #188	; 0xbc
   25330:	f004 f9e1 	bl	296f6 <memset>
   25334:	2218      	movs	r2, #24
   25336:	2100      	movs	r1, #0
   25338:	f104 00a4 	add.w	r0, r4, #164	; 0xa4
   2533c:	f004 f9db 	bl	296f6 <memset>
	virtqueue_free(vr->vq[RPMSG_VQ_1]);
   25340:	f8d4 00d8 	ldr.w	r0, [r4, #216]	; 0xd8
   25344:	f7f9 f970 	bl	1e628 <virtqueue_free>
	virtqueue_free(vr->vq[RPMSG_VQ_0]);
   25348:	f8d4 00d4 	ldr.w	r0, [r4, #212]	; 0xd4
   2534c:	f7f9 f96c 	bl	1e628 <virtqueue_free>
	vr->shm_io = 0;
   25350:	2300      	movs	r3, #0
	metal_device_close(&vr->shm_device);
   25352:	f104 0034 	add.w	r0, r4, #52	; 0x34
	vr->shm_io = 0;
   25356:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	metal_device_close(&vr->shm_device);
   2535a:	f7f9 f881 	bl	1e460 <metal_device_close>
	metal_finish();
   2535e:	f7f9 f8db 	bl	1e518 <metal_finish>
	if (io->ops.close)
   25362:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	err = libmetal_teardown(vr);
	if (err != 0) {
		return err;
	}

	metal_io_finish(vr->shm_device.regions);
   25364:	f104 0540 	add.w	r5, r4, #64	; 0x40
   25368:	b10b      	cbz	r3, 2536e <ipc_static_vrings_deinit+0x52>
		(*io->ops.close)(io);
   2536a:	4628      	mov	r0, r5
   2536c:	4798      	blx	r3
   2536e:	2238      	movs	r2, #56	; 0x38
   25370:	2100      	movs	r1, #0
   25372:	4628      	mov	r0, r5
   25374:	f004 f9bf 	bl	296f6 <memset>

	return 0;
}
   25378:	2000      	movs	r0, #0
   2537a:	bd38      	pop	{r3, r4, r5, pc}

0002537c <_copy>:

#define MASK_TWENTY_SEVEN 0x1b

unsigned int _copy(uint8_t *to, unsigned int to_len,
		   const uint8_t *from, unsigned int from_len)
{
   2537c:	b538      	push	{r3, r4, r5, lr}
   2537e:	460d      	mov	r5, r1
	if (from_len <= to_len) {
   25380:	42ab      	cmp	r3, r5
{
   25382:	4611      	mov	r1, r2
   25384:	461c      	mov	r4, r3
	if (from_len <= to_len) {
   25386:	d804      	bhi.n	25392 <_copy+0x16>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   25388:	461a      	mov	r2, r3
   2538a:	f004 f97a 	bl	29682 <memcpy>
		(void)memcpy(to, from, from_len);
		return from_len;
	} else {
		return TC_CRYPTO_FAIL;
	}
}
   2538e:	4620      	mov	r0, r4
   25390:	bd38      	pop	{r3, r4, r5, pc}
		return TC_CRYPTO_FAIL;
   25392:	2400      	movs	r4, #0
   25394:	e7fb      	b.n	2538e <_copy+0x12>

00025396 <_set>:
__ssp_bos_icheck3(memset, void *, int)
   25396:	f004 b9ae 	b.w	296f6 <memset>

0002539a <_double_byte>:
/*
 * Doubles the value of a byte for values up to 127.
 */
uint8_t _double_byte(uint8_t a)
{
	return ((a<<1) ^ ((a>>7) * MASK_TWENTY_SEVEN));
   2539a:	09c3      	lsrs	r3, r0, #7
   2539c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   253a0:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
   253a4:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
   253a8:	b2c0      	uxtb	r0, r0
   253aa:	4770      	bx	lr

000253ac <add_round_key>:
	s[0] ^= (uint8_t)(k[0] >> 24); s[1] ^= (uint8_t)(k[0] >> 16);
   253ac:	78cb      	ldrb	r3, [r1, #3]
   253ae:	7802      	ldrb	r2, [r0, #0]
   253b0:	4053      	eors	r3, r2
   253b2:	7003      	strb	r3, [r0, #0]
   253b4:	884b      	ldrh	r3, [r1, #2]
   253b6:	7842      	ldrb	r2, [r0, #1]
   253b8:	4053      	eors	r3, r2
   253ba:	7043      	strb	r3, [r0, #1]
	s[2] ^= (uint8_t)(k[0] >> 8); s[3] ^= (uint8_t)(k[0]);
   253bc:	680a      	ldr	r2, [r1, #0]
   253be:	7883      	ldrb	r3, [r0, #2]
   253c0:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   253c4:	7083      	strb	r3, [r0, #2]
   253c6:	680a      	ldr	r2, [r1, #0]
   253c8:	78c3      	ldrb	r3, [r0, #3]
   253ca:	4053      	eors	r3, r2
   253cc:	70c3      	strb	r3, [r0, #3]
	s[4] ^= (uint8_t)(k[1] >> 24); s[5] ^= (uint8_t)(k[1] >> 16);
   253ce:	79cb      	ldrb	r3, [r1, #7]
   253d0:	7902      	ldrb	r2, [r0, #4]
   253d2:	4053      	eors	r3, r2
   253d4:	7103      	strb	r3, [r0, #4]
   253d6:	88cb      	ldrh	r3, [r1, #6]
   253d8:	7942      	ldrb	r2, [r0, #5]
   253da:	4053      	eors	r3, r2
   253dc:	7143      	strb	r3, [r0, #5]
	s[6] ^= (uint8_t)(k[1] >> 8); s[7] ^= (uint8_t)(k[1]);
   253de:	684a      	ldr	r2, [r1, #4]
   253e0:	7983      	ldrb	r3, [r0, #6]
   253e2:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   253e6:	7183      	strb	r3, [r0, #6]
   253e8:	684a      	ldr	r2, [r1, #4]
   253ea:	79c3      	ldrb	r3, [r0, #7]
   253ec:	4053      	eors	r3, r2
   253ee:	71c3      	strb	r3, [r0, #7]
	s[8] ^= (uint8_t)(k[2] >> 24); s[9] ^= (uint8_t)(k[2] >> 16);
   253f0:	7acb      	ldrb	r3, [r1, #11]
   253f2:	7a02      	ldrb	r2, [r0, #8]
   253f4:	4053      	eors	r3, r2
   253f6:	7203      	strb	r3, [r0, #8]
   253f8:	7a42      	ldrb	r2, [r0, #9]
   253fa:	894b      	ldrh	r3, [r1, #10]
   253fc:	4053      	eors	r3, r2
   253fe:	7243      	strb	r3, [r0, #9]
	s[10] ^= (uint8_t)(k[2] >> 8); s[11] ^= (uint8_t)(k[2]);
   25400:	688a      	ldr	r2, [r1, #8]
   25402:	7a83      	ldrb	r3, [r0, #10]
   25404:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   25408:	7283      	strb	r3, [r0, #10]
   2540a:	688a      	ldr	r2, [r1, #8]
   2540c:	7ac3      	ldrb	r3, [r0, #11]
   2540e:	4053      	eors	r3, r2
   25410:	72c3      	strb	r3, [r0, #11]
	s[12] ^= (uint8_t)(k[3] >> 24); s[13] ^= (uint8_t)(k[3] >> 16);
   25412:	7bcb      	ldrb	r3, [r1, #15]
   25414:	7b02      	ldrb	r2, [r0, #12]
   25416:	4053      	eors	r3, r2
   25418:	7303      	strb	r3, [r0, #12]
   2541a:	89cb      	ldrh	r3, [r1, #14]
   2541c:	7b42      	ldrb	r2, [r0, #13]
   2541e:	4053      	eors	r3, r2
   25420:	7343      	strb	r3, [r0, #13]
	s[14] ^= (uint8_t)(k[3] >> 8); s[15] ^= (uint8_t)(k[3]);
   25422:	68ca      	ldr	r2, [r1, #12]
   25424:	7b83      	ldrb	r3, [r0, #14]
   25426:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
   2542a:	7383      	strb	r3, [r0, #14]
   2542c:	68ca      	ldr	r2, [r1, #12]
   2542e:	7bc3      	ldrb	r3, [r0, #15]
   25430:	4053      	eors	r3, r2
   25432:	73c3      	strb	r3, [r0, #15]
}
   25434:	4770      	bx	lr

00025436 <shift_rows>:
/*
 * This shift_rows also implements the matrix flip required for mix_columns, but
 * performs it here to reduce the number of memory operations.
 */
static inline void shift_rows(uint8_t *s)
{
   25436:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t t[Nb * Nk];

	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   25438:	7802      	ldrb	r2, [r0, #0]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   2543a:	7ac3      	ldrb	r3, [r0, #11]
	t[0]  = s[0]; t[1] = s[5]; t[2] = s[10]; t[3] = s[15];
   2543c:	f88d 2000 	strb.w	r2, [sp]
   25440:	7942      	ldrb	r2, [r0, #5]
   25442:	f88d 2001 	strb.w	r2, [sp, #1]
   25446:	7a82      	ldrb	r2, [r0, #10]
   25448:	f88d 2002 	strb.w	r2, [sp, #2]
   2544c:	7bc2      	ldrb	r2, [r0, #15]
   2544e:	f88d 2003 	strb.w	r2, [sp, #3]
	t[4]  = s[4]; t[5] = s[9]; t[6] = s[14]; t[7] = s[3];
   25452:	7902      	ldrb	r2, [r0, #4]
   25454:	f88d 2004 	strb.w	r2, [sp, #4]
   25458:	7a42      	ldrb	r2, [r0, #9]
   2545a:	f88d 2005 	strb.w	r2, [sp, #5]
   2545e:	7b82      	ldrb	r2, [r0, #14]
   25460:	f88d 2006 	strb.w	r2, [sp, #6]
   25464:	78c2      	ldrb	r2, [r0, #3]
   25466:	f88d 2007 	strb.w	r2, [sp, #7]
	t[8]  = s[8]; t[9] = s[13]; t[10] = s[2]; t[11] = s[7];
   2546a:	7a02      	ldrb	r2, [r0, #8]
   2546c:	f88d 2008 	strb.w	r2, [sp, #8]
   25470:	7b42      	ldrb	r2, [r0, #13]
   25472:	f88d 2009 	strb.w	r2, [sp, #9]
   25476:	7882      	ldrb	r2, [r0, #2]
   25478:	f88d 200a 	strb.w	r2, [sp, #10]
   2547c:	79c2      	ldrb	r2, [r0, #7]
   2547e:	f88d 200b 	strb.w	r2, [sp, #11]
	t[12] = s[12]; t[13] = s[1]; t[14] = s[6]; t[15] = s[11];
   25482:	7b02      	ldrb	r2, [r0, #12]
   25484:	f88d 200c 	strb.w	r2, [sp, #12]
   25488:	7842      	ldrb	r2, [r0, #1]
   2548a:	f88d 200d 	strb.w	r2, [sp, #13]
   2548e:	7982      	ldrb	r2, [r0, #6]
   25490:	f88d 200e 	strb.w	r2, [sp, #14]
   25494:	f88d 300f 	strb.w	r3, [sp, #15]
	(void) _copy(s, sizeof(t), t, sizeof(t));
   25498:	2310      	movs	r3, #16
   2549a:	466a      	mov	r2, sp
   2549c:	4619      	mov	r1, r3
   2549e:	f7ff ff6d 	bl	2537c <_copy>
}
   254a2:	b005      	add	sp, #20
   254a4:	f85d fb04 	ldr.w	pc, [sp], #4

000254a8 <mult_row_column>:
{
   254a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   254aa:	4606      	mov	r6, r0
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   254ac:	7808      	ldrb	r0, [r1, #0]
{
   254ae:	460c      	mov	r4, r1
	out[0] = _double_byte(in[0]) ^ triple(in[1]) ^ in[2] ^ in[3];
   254b0:	f7ff ff73 	bl	2539a <_double_byte>
   254b4:	4605      	mov	r5, r0
   254b6:	7860      	ldrb	r0, [r4, #1]
   254b8:	f7ff ff6f 	bl	2539a <_double_byte>
   254bc:	78a2      	ldrb	r2, [r4, #2]
   254be:	7863      	ldrb	r3, [r4, #1]
   254c0:	4053      	eors	r3, r2
   254c2:	78e2      	ldrb	r2, [r4, #3]
   254c4:	4053      	eors	r3, r2
   254c6:	405d      	eors	r5, r3
   254c8:	4068      	eors	r0, r5
   254ca:	7030      	strb	r0, [r6, #0]
	out[1] = in[0] ^ _double_byte(in[1]) ^ triple(in[2]) ^ in[3];
   254cc:	7860      	ldrb	r0, [r4, #1]
   254ce:	7827      	ldrb	r7, [r4, #0]
   254d0:	f7ff ff63 	bl	2539a <_double_byte>
   254d4:	4605      	mov	r5, r0
   254d6:	78a0      	ldrb	r0, [r4, #2]
   254d8:	f7ff ff5f 	bl	2539a <_double_byte>
   254dc:	78a3      	ldrb	r3, [r4, #2]
   254de:	405f      	eors	r7, r3
   254e0:	78e3      	ldrb	r3, [r4, #3]
   254e2:	405f      	eors	r7, r3
   254e4:	407d      	eors	r5, r7
   254e6:	4068      	eors	r0, r5
   254e8:	7070      	strb	r0, [r6, #1]
	out[2] = in[0] ^ in[1] ^ _double_byte(in[2]) ^ triple(in[3]);
   254ea:	7863      	ldrb	r3, [r4, #1]
   254ec:	7827      	ldrb	r7, [r4, #0]
   254ee:	78a0      	ldrb	r0, [r4, #2]
   254f0:	405f      	eors	r7, r3
   254f2:	f7ff ff52 	bl	2539a <_double_byte>
   254f6:	4605      	mov	r5, r0
   254f8:	78e0      	ldrb	r0, [r4, #3]
   254fa:	f7ff ff4e 	bl	2539a <_double_byte>
   254fe:	78e3      	ldrb	r3, [r4, #3]
   25500:	405f      	eors	r7, r3
   25502:	407d      	eors	r5, r7
   25504:	4068      	eors	r0, r5
   25506:	70b0      	strb	r0, [r6, #2]
	out[3] = triple(in[0]) ^ in[1] ^ in[2] ^ _double_byte(in[3]);
   25508:	7820      	ldrb	r0, [r4, #0]
   2550a:	f7ff ff46 	bl	2539a <_double_byte>
   2550e:	7862      	ldrb	r2, [r4, #1]
   25510:	7823      	ldrb	r3, [r4, #0]
   25512:	4053      	eors	r3, r2
   25514:	78a2      	ldrb	r2, [r4, #2]
   25516:	4053      	eors	r3, r2
   25518:	ea80 0503 	eor.w	r5, r0, r3
   2551c:	78e0      	ldrb	r0, [r4, #3]
   2551e:	f7ff ff3c 	bl	2539a <_double_byte>
   25522:	b2ed      	uxtb	r5, r5
   25524:	4045      	eors	r5, r0
   25526:	70f5      	strb	r5, [r6, #3]
}
   25528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0002552a <tc_aes_encrypt>:

int tc_aes_encrypt(uint8_t *out, const uint8_t *in, const TCAesKeySched_t s)
{
   2552a:	b570      	push	{r4, r5, r6, lr}
   2552c:	4614      	mov	r4, r2
	uint8_t state[Nk*Nb];
	unsigned int i;

	if (out == (uint8_t *) 0) {
   2552e:	4605      	mov	r5, r0
{
   25530:	b088      	sub	sp, #32
	if (out == (uint8_t *) 0) {
   25532:	2800      	cmp	r0, #0
   25534:	d049      	beq.n	255ca <tc_aes_encrypt+0xa0>
		return TC_CRYPTO_FAIL;
	} else if (in == (const uint8_t *) 0) {
   25536:	2900      	cmp	r1, #0
   25538:	d049      	beq.n	255ce <tc_aes_encrypt+0xa4>
		return TC_CRYPTO_FAIL;
	} else if (s == (TCAesKeySched_t) 0) {
   2553a:	2a00      	cmp	r2, #0
   2553c:	d049      	beq.n	255d2 <tc_aes_encrypt+0xa8>
		return TC_CRYPTO_FAIL;
	}

	(void)_copy(state, sizeof(state), in, sizeof(state));
   2553e:	2310      	movs	r3, #16
   25540:	460a      	mov	r2, r1
   25542:	4668      	mov	r0, sp
   25544:	4619      	mov	r1, r3
   25546:	f7ff ff19 	bl	2537c <_copy>
	add_round_key(state, s->words);
   2554a:	4621      	mov	r1, r4
   2554c:	4668      	mov	r0, sp
   2554e:	f7ff ff2d 	bl	253ac <add_round_key>

	for (i = 0; i < (Nr - 1); ++i) {
   25552:	3410      	adds	r4, #16
   25554:	f101 06a0 	add.w	r6, r1, #160	; 0xa0
		sub_bytes(state);
   25558:	4668      	mov	r0, sp
   2555a:	f7ea fb5b 	bl	fc14 <sub_bytes>
		shift_rows(state);
   2555e:	4668      	mov	r0, sp
   25560:	f7ff ff69 	bl	25436 <shift_rows>
	mult_row_column(t, s);
   25564:	4669      	mov	r1, sp
   25566:	a804      	add	r0, sp, #16
   25568:	f7ff ff9e 	bl	254a8 <mult_row_column>
	mult_row_column(&t[Nb], s+Nb);
   2556c:	a901      	add	r1, sp, #4
   2556e:	a805      	add	r0, sp, #20
   25570:	f7ff ff9a 	bl	254a8 <mult_row_column>
	mult_row_column(&t[2 * Nb], s + (2 * Nb));
   25574:	a902      	add	r1, sp, #8
   25576:	a806      	add	r0, sp, #24
   25578:	f7ff ff96 	bl	254a8 <mult_row_column>
	mult_row_column(&t[3 * Nb], s + (3 * Nb));
   2557c:	a903      	add	r1, sp, #12
   2557e:	a807      	add	r0, sp, #28
   25580:	f7ff ff92 	bl	254a8 <mult_row_column>
	(void) _copy(s, sizeof(t), t, sizeof(t));
   25584:	2310      	movs	r3, #16
   25586:	4668      	mov	r0, sp
   25588:	4619      	mov	r1, r3
   2558a:	eb0d 0203 	add.w	r2, sp, r3
   2558e:	f7ff fef5 	bl	2537c <_copy>
		mix_columns(state);
		add_round_key(state, s->words + Nb*(i+1));
   25592:	4621      	mov	r1, r4
   25594:	4668      	mov	r0, sp
	for (i = 0; i < (Nr - 1); ++i) {
   25596:	3410      	adds	r4, #16
		add_round_key(state, s->words + Nb*(i+1));
   25598:	f7ff ff08 	bl	253ac <add_round_key>
	for (i = 0; i < (Nr - 1); ++i) {
   2559c:	42b4      	cmp	r4, r6
   2559e:	d1db      	bne.n	25558 <tc_aes_encrypt+0x2e>
	}

	sub_bytes(state);
   255a0:	f7ea fb38 	bl	fc14 <sub_bytes>
	shift_rows(state);
   255a4:	4668      	mov	r0, sp
   255a6:	f7ff ff46 	bl	25436 <shift_rows>
	add_round_key(state, s->words + Nb*(i+1));
   255aa:	4621      	mov	r1, r4
   255ac:	4668      	mov	r0, sp
   255ae:	f7ff fefd 	bl	253ac <add_round_key>

	(void)_copy(out, sizeof(state), state, sizeof(state));
   255b2:	2310      	movs	r3, #16
   255b4:	466a      	mov	r2, sp
   255b6:	4619      	mov	r1, r3
   255b8:	4628      	mov	r0, r5
   255ba:	f7ff fedf 	bl	2537c <_copy>

	/* zeroing out the state buffer */
	_set(state, TC_ZERO_BYTE, sizeof(state));
   255be:	4668      	mov	r0, sp
   255c0:	2210      	movs	r2, #16
   255c2:	2100      	movs	r1, #0
   255c4:	f7ff fee7 	bl	25396 <_set>

	return TC_CRYPTO_SUCCESS;
   255c8:	2001      	movs	r0, #1
}
   255ca:	b008      	add	sp, #32
   255cc:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   255ce:	4608      	mov	r0, r1
   255d0:	e7fb      	b.n	255ca <tc_aes_encrypt+0xa0>
   255d2:	4610      	mov	r0, r2
   255d4:	e7f9      	b.n	255ca <tc_aes_encrypt+0xa0>

000255d6 <gf_double>:

	/* start with low order byte */
	uint8_t *x = in + (TC_AES_BLOCK_SIZE - 1);

	/* if msb == 1, we need to add the gf_wrap value, otherwise add 0 */
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   255d6:	460a      	mov	r2, r1
{
   255d8:	b510      	push	{r4, lr}
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   255da:	f912 3b10 	ldrsb.w	r3, [r2], #16

	out += (TC_AES_BLOCK_SIZE - 1);
   255de:	300f      	adds	r0, #15
	uint8_t carry = (in[0] >> 7) ? gf_wrap : 0;
   255e0:	2b00      	cmp	r3, #0
   255e2:	bfac      	ite	ge
   255e4:	2300      	movge	r3, #0
   255e6:	2387      	movlt	r3, #135	; 0x87
	for (;;) {
		*out-- = (*x << 1) ^ carry;
   255e8:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
   255ec:	ea83 0344 	eor.w	r3, r3, r4, lsl #1
		if (x == in) {
   255f0:	428a      	cmp	r2, r1
		*out-- = (*x << 1) ^ carry;
   255f2:	f800 3901 	strb.w	r3, [r0], #-1
		if (x == in) {
   255f6:	d002      	beq.n	255fe <gf_double+0x28>
			break;
		}
		carry = *x-- >> 7;
   255f8:	7813      	ldrb	r3, [r2, #0]
   255fa:	09db      	lsrs	r3, r3, #7
		*out-- = (*x << 1) ^ carry;
   255fc:	e7f4      	b.n	255e8 <gf_double+0x12>
	}
}
   255fe:	bd10      	pop	{r4, pc}

00025600 <tc_cmac_erase>:

	return TC_CRYPTO_SUCCESS;
}

int tc_cmac_erase(TCCmacState_t s)
{
   25600:	b508      	push	{r3, lr}
	if (s == (TCCmacState_t) 0) {
   25602:	b120      	cbz	r0, 2560e <tc_cmac_erase+0xe>
		return TC_CRYPTO_FAIL;
	}

	/* destroy the current state */
	_set(s, 0, sizeof(*s));
   25604:	2258      	movs	r2, #88	; 0x58
   25606:	2100      	movs	r1, #0
   25608:	f7ff fec5 	bl	25396 <_set>
   2560c:	2001      	movs	r0, #1

	return TC_CRYPTO_SUCCESS;
}
   2560e:	bd08      	pop	{r3, pc}

00025610 <tc_cmac_init>:

int tc_cmac_init(TCCmacState_t s)
{
   25610:	b510      	push	{r4, lr}
	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   25612:	4604      	mov	r4, r0
   25614:	b188      	cbz	r0, 2563a <tc_cmac_init+0x2a>
		return TC_CRYPTO_FAIL;
	}

	/* CMAC starts with an all zero initialization vector */
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   25616:	2210      	movs	r2, #16
   25618:	2100      	movs	r1, #0
   2561a:	f7ff febc 	bl	25396 <_set>

	/* and the leftover buffer is empty */
	_set(s->leftover, 0, TC_AES_BLOCK_SIZE);
   2561e:	2210      	movs	r2, #16
   25620:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25624:	2100      	movs	r1, #0
   25626:	f7ff feb6 	bl	25396 <_set>
	s->leftover_offset = 0;
   2562a:	2300      	movs	r3, #0

	/* Set countdown to max number of calls allowed before re-keying: */
	s->countdown = MAX_CALLS;
   2562c:	2200      	movs	r2, #0
	s->leftover_offset = 0;
   2562e:	6463      	str	r3, [r4, #68]	; 0x44
	s->countdown = MAX_CALLS;
   25630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
   25634:	2001      	movs	r0, #1
   25636:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

	return TC_CRYPTO_SUCCESS;
}
   2563a:	bd10      	pop	{r4, pc}

0002563c <tc_cmac_setup>:
{
   2563c:	b570      	push	{r4, r5, r6, lr}
   2563e:	4604      	mov	r4, r0
   25640:	460d      	mov	r5, r1
   25642:	4616      	mov	r6, r2
	if (s == (TCCmacState_t) 0 ||
   25644:	b310      	cbz	r0, 2568c <tc_cmac_setup+0x50>
   25646:	b311      	cbz	r1, 2568e <tc_cmac_setup+0x52>
	_set(s, 0, sizeof(*s));
   25648:	2258      	movs	r2, #88	; 0x58
   2564a:	2100      	movs	r1, #0
   2564c:	f7ff fea3 	bl	25396 <_set>
	tc_aes128_set_encrypt_key(s->sched, key);
   25650:	4629      	mov	r1, r5
   25652:	4630      	mov	r0, r6
	s->sched = sched;
   25654:	64a6      	str	r6, [r4, #72]	; 0x48
	tc_aes128_set_encrypt_key(s->sched, key);
   25656:	f7ea fae9 	bl	fc2c <tc_aes128_set_encrypt_key>
	_set(s->iv, 0, TC_AES_BLOCK_SIZE);
   2565a:	2210      	movs	r2, #16
   2565c:	2100      	movs	r1, #0
   2565e:	4620      	mov	r0, r4
   25660:	f7ff fe99 	bl	25396 <_set>
	gf_double (s->K1, s->iv);
   25664:	f104 0510 	add.w	r5, r4, #16
	tc_aes_encrypt(s->iv, s->iv, s->sched);
   25668:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2566a:	4621      	mov	r1, r4
   2566c:	4620      	mov	r0, r4
   2566e:	f7ff ff5c 	bl	2552a <tc_aes_encrypt>
	gf_double (s->K1, s->iv);
   25672:	4621      	mov	r1, r4
   25674:	4628      	mov	r0, r5
   25676:	f7ff ffae 	bl	255d6 <gf_double>
	gf_double (s->K2, s->K1);
   2567a:	4629      	mov	r1, r5
   2567c:	f104 0020 	add.w	r0, r4, #32
   25680:	f7ff ffa9 	bl	255d6 <gf_double>
	tc_cmac_init(s);
   25684:	4620      	mov	r0, r4
   25686:	f7ff ffc3 	bl	25610 <tc_cmac_init>
	return TC_CRYPTO_SUCCESS;
   2568a:	2001      	movs	r0, #1
}
   2568c:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   2568e:	4608      	mov	r0, r1
   25690:	e7fc      	b.n	2568c <tc_cmac_setup+0x50>

00025692 <tc_cmac_update>:

int tc_cmac_update(TCCmacState_t s, const uint8_t *data, size_t data_length)
{
   25692:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   25696:	460e      	mov	r6, r1
   25698:	4615      	mov	r5, r2
	unsigned int i;

	/* input sanity check: */
	if (s == (TCCmacState_t) 0) {
   2569a:	4604      	mov	r4, r0
   2569c:	2800      	cmp	r0, #0
   2569e:	d060      	beq.n	25762 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}
	if (data_length == 0) {
   256a0:	b1fa      	cbz	r2, 256e2 <tc_cmac_update+0x50>
		return  TC_CRYPTO_SUCCESS;
	}
	if (data == (const uint8_t *) 0) {
   256a2:	2900      	cmp	r1, #0
   256a4:	d05d      	beq.n	25762 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	if (s->countdown == 0) {
   256a6:	e9d0 3214 	ldrd	r3, r2, [r0, #80]	; 0x50
   256aa:	ea53 0102 	orrs.w	r1, r3, r2
   256ae:	d058      	beq.n	25762 <tc_cmac_update+0xd0>
		return TC_CRYPTO_FAIL;
	}

	s->countdown--;
   256b0:	3b01      	subs	r3, #1

	if (s->leftover_offset > 0) {
   256b2:	f8d0 8044 	ldr.w	r8, [r0, #68]	; 0x44
	s->countdown--;
   256b6:	f142 32ff 	adc.w	r2, r2, #4294967295
   256ba:	e9c0 3214 	strd	r3, r2, [r0, #80]	; 0x50
	if (s->leftover_offset > 0) {
   256be:	f1b8 0f00 	cmp.w	r8, #0
   256c2:	d02c      	beq.n	2571e <tc_cmac_update+0x8c>
		/* last data added to s didn't end on a TC_AES_BLOCK_SIZE byte boundary */
		size_t remaining_space = TC_AES_BLOCK_SIZE - s->leftover_offset;
   256c4:	f1c8 0710 	rsb	r7, r8, #16

		if (data_length < remaining_space) {
			/* still not enough data to encrypt this time either */
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   256c8:	f108 0030 	add.w	r0, r8, #48	; 0x30
		if (data_length < remaining_space) {
   256cc:	42bd      	cmp	r5, r7
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   256ce:	4420      	add	r0, r4
		if (data_length < remaining_space) {
   256d0:	d20a      	bcs.n	256e8 <tc_cmac_update+0x56>
			_copy(&s->leftover[s->leftover_offset], data_length, data, data_length);
   256d2:	462b      	mov	r3, r5
   256d4:	4632      	mov	r2, r6
   256d6:	4629      	mov	r1, r5
   256d8:	f7ff fe50 	bl	2537c <_copy>
			s->leftover_offset += data_length;
   256dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
   256de:	442b      	add	r3, r5
   256e0:	6463      	str	r3, [r4, #68]	; 0x44
		return  TC_CRYPTO_SUCCESS;
   256e2:	2001      	movs	r0, #1
		_copy(s->leftover, data_length, data, data_length);
		s->leftover_offset = data_length;
	}

	return TC_CRYPTO_SUCCESS;
}
   256e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		_copy(&s->leftover[s->leftover_offset],
   256e8:	463b      	mov	r3, r7
   256ea:	4632      	mov	r2, r6
   256ec:	4639      	mov	r1, r7
   256ee:	f7ff fe45 	bl	2537c <_copy>
		s->leftover_offset = 0;
   256f2:	2300      	movs	r3, #0
   256f4:	3d10      	subs	r5, #16
   256f6:	6463      	str	r3, [r4, #68]	; 0x44
		data_length -= remaining_space;
   256f8:	4445      	add	r5, r8
		data += remaining_space;
   256fa:	443e      	add	r6, r7
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   256fc:	1e63      	subs	r3, r4, #1
   256fe:	f104 010f 	add.w	r1, r4, #15
			s->iv[i] ^= s->leftover[i];
   25702:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25706:	f893 0030 	ldrb.w	r0, [r3, #48]	; 0x30
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   2570a:	428b      	cmp	r3, r1
			s->iv[i] ^= s->leftover[i];
   2570c:	ea82 0200 	eor.w	r2, r2, r0
   25710:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25712:	d1f6      	bne.n	25702 <tc_cmac_update+0x70>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   25714:	4621      	mov	r1, r4
   25716:	4620      	mov	r0, r4
   25718:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2571a:	f7ff ff06 	bl	2552a <tc_aes_encrypt>
   2571e:	f104 070f 	add.w	r7, r4, #15
	while (data_length > TC_AES_BLOCK_SIZE) {
   25722:	2d10      	cmp	r5, #16
   25724:	d80a      	bhi.n	2573c <tc_cmac_update+0xaa>
	if (data_length > 0) {
   25726:	2d00      	cmp	r5, #0
   25728:	d0db      	beq.n	256e2 <tc_cmac_update+0x50>
		_copy(s->leftover, data_length, data, data_length);
   2572a:	462b      	mov	r3, r5
   2572c:	4632      	mov	r2, r6
   2572e:	4629      	mov	r1, r5
   25730:	f104 0030 	add.w	r0, r4, #48	; 0x30
   25734:	f7ff fe22 	bl	2537c <_copy>
		s->leftover_offset = data_length;
   25738:	6465      	str	r5, [r4, #68]	; 0x44
   2573a:	e7d2      	b.n	256e2 <tc_cmac_update+0x50>
   2573c:	1e63      	subs	r3, r4, #1
   2573e:	1e71      	subs	r1, r6, #1
			s->iv[i] ^= data[i];
   25740:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25744:	f811 0f01 	ldrb.w	r0, [r1, #1]!
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25748:	42bb      	cmp	r3, r7
			s->iv[i] ^= data[i];
   2574a:	ea82 0200 	eor.w	r2, r2, r0
   2574e:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25750:	d1f6      	bne.n	25740 <tc_cmac_update+0xae>
		tc_aes_encrypt(s->iv, s->iv, s->sched);
   25752:	4621      	mov	r1, r4
   25754:	4620      	mov	r0, r4
   25756:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   25758:	f7ff fee7 	bl	2552a <tc_aes_encrypt>
		data += TC_AES_BLOCK_SIZE;
   2575c:	3610      	adds	r6, #16
		data_length  -= TC_AES_BLOCK_SIZE;
   2575e:	3d10      	subs	r5, #16
   25760:	e7df      	b.n	25722 <tc_cmac_update+0x90>
		return TC_CRYPTO_FAIL;
   25762:	2000      	movs	r0, #0
   25764:	e7be      	b.n	256e4 <tc_cmac_update+0x52>

00025766 <tc_cmac_final>:

int tc_cmac_final(uint8_t *tag, TCCmacState_t s)
{
   25766:	b570      	push	{r4, r5, r6, lr}
   25768:	460c      	mov	r4, r1
	uint8_t *k;
	unsigned int i;

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   2576a:	4605      	mov	r5, r0
   2576c:	b1f0      	cbz	r0, 257ac <tc_cmac_final+0x46>
   2576e:	b371      	cbz	r1, 257ce <tc_cmac_final+0x68>
	    s == (TCCmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	if (s->leftover_offset == TC_AES_BLOCK_SIZE) {
   25770:	6c4a      	ldr	r2, [r1, #68]	; 0x44
   25772:	2a10      	cmp	r2, #16
   25774:	d11b      	bne.n	257ae <tc_cmac_final+0x48>
		/* the last message block is a full-sized block */
		k = (uint8_t *) s->K1;
   25776:	3110      	adds	r1, #16

		_set(&s->leftover[s->leftover_offset], 0, remaining);
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
		k = (uint8_t *) s->K2;
	}
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25778:	1e63      	subs	r3, r4, #1
   2577a:	3901      	subs	r1, #1
   2577c:	f104 000f 	add.w	r0, r4, #15
		s->iv[i] ^= s->leftover[i] ^ k[i];
   25780:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   25784:	f893 6030 	ldrb.w	r6, [r3, #48]	; 0x30
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25788:	4298      	cmp	r0, r3
		s->iv[i] ^= s->leftover[i] ^ k[i];
   2578a:	ea82 0206 	eor.w	r2, r2, r6
   2578e:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   25792:	ea82 0206 	eor.w	r2, r2, r6
   25796:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < TC_AES_BLOCK_SIZE; ++i) {
   25798:	d1f2      	bne.n	25780 <tc_cmac_final+0x1a>
	}

	tc_aes_encrypt(tag, s->iv, s->sched);
   2579a:	4621      	mov	r1, r4
   2579c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   2579e:	4628      	mov	r0, r5
   257a0:	f7ff fec3 	bl	2552a <tc_aes_encrypt>

	/* erasing state: */
	tc_cmac_erase(s);
   257a4:	4620      	mov	r0, r4
   257a6:	f7ff ff2b 	bl	25600 <tc_cmac_erase>

	return TC_CRYPTO_SUCCESS;
   257aa:	2001      	movs	r0, #1
}
   257ac:	bd70      	pop	{r4, r5, r6, pc}
		_set(&s->leftover[s->leftover_offset], 0, remaining);
   257ae:	f102 0030 	add.w	r0, r2, #48	; 0x30
   257b2:	2100      	movs	r1, #0
   257b4:	f1c2 0210 	rsb	r2, r2, #16
   257b8:	4420      	add	r0, r4
   257ba:	f7ff fdec 	bl	25396 <_set>
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   257be:	2280      	movs	r2, #128	; 0x80
   257c0:	6c63      	ldr	r3, [r4, #68]	; 0x44
		k = (uint8_t *) s->K2;
   257c2:	f104 0120 	add.w	r1, r4, #32
		s->leftover[s->leftover_offset] = TC_CMAC_PADDING;
   257c6:	4423      	add	r3, r4
   257c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		k = (uint8_t *) s->K2;
   257cc:	e7d4      	b.n	25778 <tc_cmac_final+0x12>
		return TC_CRYPTO_FAIL;
   257ce:	4608      	mov	r0, r1
   257d0:	e7ec      	b.n	257ac <tc_cmac_final+0x46>

000257d2 <tc_sha256_update>:
{
   257d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   257d4:	460c      	mov	r4, r1
	if (s == (TCSha256State_t) 0 ||
   257d6:	b110      	cbz	r0, 257de <tc_sha256_update+0xc>
   257d8:	b1f9      	cbz	r1, 2581a <tc_sha256_update+0x48>
	} else if (datalen == 0) {
   257da:	b90a      	cbnz	r2, 257e0 <tc_sha256_update+0xe>
		return TC_CRYPTO_SUCCESS;
   257dc:	2001      	movs	r0, #1
}
   257de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			s->leftover_offset = 0;
   257e0:	2700      	movs	r7, #0
   257e2:	188d      	adds	r5, r1, r2
			compress(s->iv, s->leftover);
   257e4:	f100 0628 	add.w	r6, r0, #40	; 0x28
		s->leftover[s->leftover_offset++] = *(data++);
   257e8:	6e83      	ldr	r3, [r0, #104]	; 0x68
   257ea:	1c5a      	adds	r2, r3, #1
   257ec:	6682      	str	r2, [r0, #104]	; 0x68
   257ee:	f814 1b01 	ldrb.w	r1, [r4], #1
   257f2:	4403      	add	r3, r0
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   257f4:	2a3f      	cmp	r2, #63	; 0x3f
		s->leftover[s->leftover_offset++] = *(data++);
   257f6:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
		if (s->leftover_offset >= TC_SHA256_BLOCK_SIZE) {
   257fa:	d90b      	bls.n	25814 <tc_sha256_update+0x42>
			compress(s->iv, s->leftover);
   257fc:	4631      	mov	r1, r6
   257fe:	f7ea fa69 	bl	fcd4 <compress>
			s->bits_hashed += (TC_SHA256_BLOCK_SIZE << 3);
   25802:	e9d0 3208 	ldrd	r3, r2, [r0, #32]
   25806:	f513 7300 	adds.w	r3, r3, #512	; 0x200
   2580a:	f142 0200 	adc.w	r2, r2, #0
   2580e:	e9c0 3208 	strd	r3, r2, [r0, #32]
			s->leftover_offset = 0;
   25812:	6687      	str	r7, [r0, #104]	; 0x68
	while (datalen-- > 0) {
   25814:	42a5      	cmp	r5, r4
   25816:	d1e7      	bne.n	257e8 <tc_sha256_update+0x16>
   25818:	e7e0      	b.n	257dc <tc_sha256_update+0xa>
		return TC_CRYPTO_FAIL;
   2581a:	4608      	mov	r0, r1
   2581c:	e7df      	b.n	257de <tc_sha256_update+0xc>

0002581e <tc_sha256_final>:
{
   2581e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25820:	460c      	mov	r4, r1
	if (digest == (uint8_t *) 0 ||
   25822:	4605      	mov	r5, r0
   25824:	2800      	cmp	r0, #0
   25826:	d054      	beq.n	258d2 <tc_sha256_final+0xb4>
   25828:	2900      	cmp	r1, #0
   2582a:	d053      	beq.n	258d4 <tc_sha256_final+0xb6>
	s->bits_hashed += (s->leftover_offset << 3);
   2582c:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   2582e:	e9d1 2108 	ldrd	r2, r1, [r1, #32]
   25832:	00d8      	lsls	r0, r3, #3
   25834:	1812      	adds	r2, r2, r0
   25836:	f141 0100 	adc.w	r1, r1, #0
   2583a:	e9c4 2108 	strd	r2, r1, [r4, #32]
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   2583e:	2280      	movs	r2, #128	; 0x80
   25840:	1c58      	adds	r0, r3, #1
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   25842:	2838      	cmp	r0, #56	; 0x38
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   25844:	4423      	add	r3, r4
   25846:	66a0      	str	r0, [r4, #104]	; 0x68
	s->bits_hashed += (s->leftover_offset << 3);
   25848:	f04f 0700 	mov.w	r7, #0
	s->leftover[s->leftover_offset++] = 0x80; /* always room for one byte */
   2584c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		_set(s->leftover + s->leftover_offset, 0x00,
   25850:	f104 0628 	add.w	r6, r4, #40	; 0x28
	if (s->leftover_offset > (sizeof(s->leftover) - 8)) {
   25854:	d90a      	bls.n	2586c <tc_sha256_final+0x4e>
		_set(s->leftover + s->leftover_offset, 0x00,
   25856:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
   2585a:	4639      	mov	r1, r7
   2585c:	4430      	add	r0, r6
   2585e:	f7ff fd9a 	bl	25396 <_set>
		compress(s->iv, s->leftover);
   25862:	4631      	mov	r1, r6
   25864:	4620      	mov	r0, r4
   25866:	f7ea fa35 	bl	fcd4 <compress>
		s->leftover_offset = 0;
   2586a:	66a7      	str	r7, [r4, #104]	; 0x68
	_set(s->leftover + s->leftover_offset, 0x00,
   2586c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
   2586e:	2100      	movs	r1, #0
   25870:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
   25874:	4430      	add	r0, r6
   25876:	f7ff fd8e 	bl	25396 <_set>
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   2587a:	6a23      	ldr	r3, [r4, #32]
	compress(s->iv, s->leftover);
   2587c:	4631      	mov	r1, r6
   2587e:	ba1a      	rev	r2, r3
	s->leftover[sizeof(s->leftover) - 1] = (uint8_t)(s->bits_hashed);
   25880:	6a63      	ldr	r3, [r4, #36]	; 0x24
	s->leftover[sizeof(s->leftover) - 4] = (uint8_t)(s->bits_hashed >> 24);
   25882:	6662      	str	r2, [r4, #100]	; 0x64
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   25884:	0a1a      	lsrs	r2, r3, #8
	s->leftover[sizeof(s->leftover) - 5] = (uint8_t)(s->bits_hashed >> 32);
   25886:	f884 3063 	strb.w	r3, [r4, #99]	; 0x63
	s->leftover[sizeof(s->leftover) - 6] = (uint8_t)(s->bits_hashed >> 40);
   2588a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   2588e:	0c1a      	lsrs	r2, r3, #16
	s->leftover[sizeof(s->leftover) - 8] = (uint8_t)(s->bits_hashed >> 56);
   25890:	0e1b      	lsrs	r3, r3, #24
   25892:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
	compress(s->iv, s->leftover);
   25896:	4620      	mov	r0, r4
	s->leftover[sizeof(s->leftover) - 7] = (uint8_t)(s->bits_hashed >> 48);
   25898:	f884 2061 	strb.w	r2, [r4, #97]	; 0x61
	compress(s->iv, s->leftover);
   2589c:	f7ea fa1a 	bl	fcd4 <compress>
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   258a0:	1d2b      	adds	r3, r5, #4
   258a2:	1f21      	subs	r1, r4, #4
   258a4:	3524      	adds	r5, #36	; 0x24
		unsigned int t = *((unsigned int *) &s->iv[i]);
   258a6:	f851 2f04 	ldr.w	r2, [r1, #4]!
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   258aa:	3304      	adds	r3, #4
		*digest++ = (uint8_t)(t >> 24);
   258ac:	0e10      	lsrs	r0, r2, #24
   258ae:	f803 0c08 	strb.w	r0, [r3, #-8]
		*digest++ = (uint8_t)(t >> 16);
   258b2:	0c10      	lsrs	r0, r2, #16
   258b4:	f803 0c07 	strb.w	r0, [r3, #-7]
		*digest++ = (uint8_t)(t >> 8);
   258b8:	0a10      	lsrs	r0, r2, #8
   258ba:	f803 0c06 	strb.w	r0, [r3, #-6]
		*digest++ = (uint8_t)(t);
   258be:	f803 2c05 	strb.w	r2, [r3, #-5]
	for (i = 0; i < TC_SHA256_STATE_BLOCKS; ++i) {
   258c2:	42ab      	cmp	r3, r5
   258c4:	d1ef      	bne.n	258a6 <tc_sha256_final+0x88>
	_set(s, 0, sizeof(*s));
   258c6:	4620      	mov	r0, r4
   258c8:	2270      	movs	r2, #112	; 0x70
   258ca:	2100      	movs	r1, #0
   258cc:	f7ff fd63 	bl	25396 <_set>
	return TC_CRYPTO_SUCCESS;
   258d0:	2001      	movs	r0, #1
}
   258d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   258d4:	4608      	mov	r0, r1
   258d6:	e7fc      	b.n	258d2 <tc_sha256_final+0xb4>

000258d8 <rekey>:
#include <tinycrypt/hmac.h>
#include <tinycrypt/constants.h>
#include <tinycrypt/utils.h>

static void rekey(uint8_t *key, const uint8_t *new_key, unsigned int key_size)
{
   258d8:	b530      	push	{r4, r5, lr}
   258da:	1e43      	subs	r3, r0, #1
   258dc:	188d      	adds	r5, r1, r2
	const uint8_t inner_pad = (uint8_t) 0x36;
	const uint8_t outer_pad = (uint8_t) 0x5c;
	unsigned int i;

	for (i = 0; i < key_size; ++i) {
   258de:	42a9      	cmp	r1, r5
   258e0:	d106      	bne.n	258f0 <rekey+0x18>
		key[i] = inner_pad ^ new_key[i];
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
	}
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   258e2:	2136      	movs	r1, #54	; 0x36
   258e4:	245c      	movs	r4, #92	; 0x5c
   258e6:	4402      	add	r2, r0
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   258e8:	1a13      	subs	r3, r2, r0
   258ea:	2b3f      	cmp	r3, #63	; 0x3f
   258ec:	d90c      	bls.n	25908 <rekey+0x30>
	}
}
   258ee:	bd30      	pop	{r4, r5, pc}
		key[i] = inner_pad ^ new_key[i];
   258f0:	780c      	ldrb	r4, [r1, #0]
   258f2:	f084 0436 	eor.w	r4, r4, #54	; 0x36
   258f6:	f803 4f01 	strb.w	r4, [r3, #1]!
		key[i + TC_SHA256_BLOCK_SIZE] = outer_pad ^ new_key[i];
   258fa:	f811 4b01 	ldrb.w	r4, [r1], #1
   258fe:	f084 045c 	eor.w	r4, r4, #92	; 0x5c
   25902:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
	for (i = 0; i < key_size; ++i) {
   25906:	e7ea      	b.n	258de <rekey+0x6>
		key[i] = inner_pad; key[i + TC_SHA256_BLOCK_SIZE] = outer_pad;
   25908:	f802 1b01 	strb.w	r1, [r2], #1
   2590c:	f882 403f 	strb.w	r4, [r2, #63]	; 0x3f
	for (; i < TC_SHA256_BLOCK_SIZE; ++i) {
   25910:	e7ea      	b.n	258e8 <rekey+0x10>

00025912 <tc_hmac_set_key>:

int tc_hmac_set_key(TCHmacState_t ctx, const uint8_t *key,
		    unsigned int key_size)
{
   25912:	b5f0      	push	{r4, r5, r6, r7, lr}
   25914:	460e      	mov	r6, r1
   25916:	4614      	mov	r4, r2
	/* Input sanity check */
	if (ctx == (TCHmacState_t) 0 ||
   25918:	4605      	mov	r5, r0
{
   2591a:	b0cd      	sub	sp, #308	; 0x134
	if (ctx == (TCHmacState_t) 0 ||
   2591c:	b1b8      	cbz	r0, 2594e <tc_hmac_set_key+0x3c>
   2591e:	b341      	cbz	r1, 25972 <tc_hmac_set_key+0x60>
	    key == (const uint8_t *) 0 ||
   25920:	b34a      	cbz	r2, 25976 <tc_hmac_set_key+0x64>
	}

	const uint8_t dummy_key[TC_SHA256_BLOCK_SIZE];
	struct tc_hmac_state_struct dummy_state;

	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   25922:	2a40      	cmp	r2, #64	; 0x40
				       key_size);
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
				      &dummy_state.hash_state);

		/* Actual code for when key_size <= TC_SHA256_BLOCK_SIZE: */
		rekey(ctx->key, key, key_size);
   25924:	f100 0770 	add.w	r7, r0, #112	; 0x70
	if (key_size <= TC_SHA256_BLOCK_SIZE) {
   25928:	d813      	bhi.n	25952 <tc_hmac_set_key+0x40>
		(void)tc_sha256_init(&dummy_state.hash_state);
   2592a:	a810      	add	r0, sp, #64	; 0x40
   2592c:	f7ea fabc 	bl	fea8 <tc_sha256_init>
		(void)tc_sha256_update(&dummy_state.hash_state,
   25930:	4622      	mov	r2, r4
   25932:	4669      	mov	r1, sp
   25934:	a810      	add	r0, sp, #64	; 0x40
   25936:	f7ff ff4c 	bl	257d2 <tc_sha256_update>
		(void)tc_sha256_final(&dummy_state.key[TC_SHA256_DIGEST_SIZE],
   2593a:	a910      	add	r1, sp, #64	; 0x40
   2593c:	a834      	add	r0, sp, #208	; 0xd0
   2593e:	f7ff ff6e 	bl	2581e <tc_sha256_final>
		rekey(ctx->key, key, key_size);
   25942:	4622      	mov	r2, r4
   25944:	4631      	mov	r1, r6
	} else {
		(void)tc_sha256_init(&ctx->hash_state);
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
				      &ctx->hash_state);
		rekey(ctx->key,
   25946:	4638      	mov	r0, r7
   25948:	f7ff ffc6 	bl	258d8 <rekey>
		      &ctx->key[TC_SHA256_DIGEST_SIZE],
		      TC_SHA256_DIGEST_SIZE);
	}

	return TC_CRYPTO_SUCCESS;
   2594c:	2001      	movs	r0, #1
}
   2594e:	b04d      	add	sp, #308	; 0x134
   25950:	bdf0      	pop	{r4, r5, r6, r7, pc}
		(void)tc_sha256_init(&ctx->hash_state);
   25952:	f7ea faa9 	bl	fea8 <tc_sha256_init>
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   25956:	4622      	mov	r2, r4
   25958:	4631      	mov	r1, r6
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   2595a:	f105 0490 	add.w	r4, r5, #144	; 0x90
		(void)tc_sha256_update(&ctx->hash_state, key, key_size);
   2595e:	4628      	mov	r0, r5
   25960:	f7ff ff37 	bl	257d2 <tc_sha256_update>
		(void)tc_sha256_final(&ctx->key[TC_SHA256_DIGEST_SIZE],
   25964:	4629      	mov	r1, r5
   25966:	4620      	mov	r0, r4
   25968:	f7ff ff59 	bl	2581e <tc_sha256_final>
		rekey(ctx->key,
   2596c:	2220      	movs	r2, #32
   2596e:	4621      	mov	r1, r4
   25970:	e7e9      	b.n	25946 <tc_hmac_set_key+0x34>
		return TC_CRYPTO_FAIL;
   25972:	4608      	mov	r0, r1
   25974:	e7eb      	b.n	2594e <tc_hmac_set_key+0x3c>
   25976:	4610      	mov	r0, r2
   25978:	e7e9      	b.n	2594e <tc_hmac_set_key+0x3c>

0002597a <tc_hmac_init>:

int tc_hmac_init(TCHmacState_t ctx)
{
   2597a:	b510      	push	{r4, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   2597c:	4604      	mov	r4, r0
   2597e:	b140      	cbz	r0, 25992 <tc_hmac_init+0x18>
		return TC_CRYPTO_FAIL;
	}

  (void) tc_sha256_init(&ctx->hash_state);
   25980:	f7ea fa92 	bl	fea8 <tc_sha256_init>
  (void) tc_sha256_update(&ctx->hash_state, ctx->key, TC_SHA256_BLOCK_SIZE);
   25984:	2240      	movs	r2, #64	; 0x40
   25986:	4620      	mov	r0, r4
   25988:	f104 0170 	add.w	r1, r4, #112	; 0x70
   2598c:	f7ff ff21 	bl	257d2 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   25990:	2001      	movs	r0, #1
}
   25992:	bd10      	pop	{r4, pc}

00025994 <tc_hmac_update>:

int tc_hmac_update(TCHmacState_t ctx,
		   const void *data,
		   unsigned int data_length)
{
   25994:	b508      	push	{r3, lr}

	/* input sanity check: */
	if (ctx == (TCHmacState_t) 0) {
   25996:	b110      	cbz	r0, 2599e <tc_hmac_update+0xa>
		return TC_CRYPTO_FAIL;
	}

	(void)tc_sha256_update(&ctx->hash_state, data, data_length);
   25998:	f7ff ff1b 	bl	257d2 <tc_sha256_update>

	return TC_CRYPTO_SUCCESS;
   2599c:	2001      	movs	r0, #1
}
   2599e:	bd08      	pop	{r3, pc}

000259a0 <tc_hmac_final>:

int tc_hmac_final(uint8_t *tag, unsigned int taglen, TCHmacState_t ctx)
{
   259a0:	b570      	push	{r4, r5, r6, lr}
   259a2:	460e      	mov	r6, r1
   259a4:	4614      	mov	r4, r2

	/* input sanity check: */
	if (tag == (uint8_t *) 0 ||
   259a6:	4605      	mov	r5, r0
   259a8:	b1f0      	cbz	r0, 259e8 <tc_hmac_final+0x48>
   259aa:	2920      	cmp	r1, #32
   259ac:	d11c      	bne.n	259e8 <tc_hmac_final+0x48>
	    taglen != TC_SHA256_DIGEST_SIZE ||
   259ae:	b1ea      	cbz	r2, 259ec <tc_hmac_final+0x4c>
	    ctx == (TCHmacState_t) 0) {
		return TC_CRYPTO_FAIL;
	}

	(void) tc_sha256_final(tag, &ctx->hash_state);
   259b0:	4611      	mov	r1, r2
   259b2:	f7ff ff34 	bl	2581e <tc_sha256_final>

	(void)tc_sha256_init(&ctx->hash_state);
   259b6:	4620      	mov	r0, r4
   259b8:	f7ea fa76 	bl	fea8 <tc_sha256_init>
	(void)tc_sha256_update(&ctx->hash_state,
   259bc:	2240      	movs	r2, #64	; 0x40
   259be:	f104 01b0 	add.w	r1, r4, #176	; 0xb0
   259c2:	4620      	mov	r0, r4
   259c4:	f7ff ff05 	bl	257d2 <tc_sha256_update>
			       &ctx->key[TC_SHA256_BLOCK_SIZE],
				TC_SHA256_BLOCK_SIZE);
	(void)tc_sha256_update(&ctx->hash_state, tag, TC_SHA256_DIGEST_SIZE);
   259c8:	4632      	mov	r2, r6
   259ca:	4629      	mov	r1, r5
   259cc:	4620      	mov	r0, r4
   259ce:	f7ff ff00 	bl	257d2 <tc_sha256_update>
	(void)tc_sha256_final(tag, &ctx->hash_state);
   259d2:	4621      	mov	r1, r4
   259d4:	4628      	mov	r0, r5
   259d6:	f7ff ff22 	bl	2581e <tc_sha256_final>

	/* destroy the current state */
	_set(ctx, 0, sizeof(*ctx));
   259da:	4620      	mov	r0, r4
   259dc:	22f0      	movs	r2, #240	; 0xf0
   259de:	2100      	movs	r1, #0
   259e0:	f7ff fcd9 	bl	25396 <_set>

	return TC_CRYPTO_SUCCESS;
   259e4:	2001      	movs	r0, #1
}
   259e6:	bd70      	pop	{r4, r5, r6, pc}
		return TC_CRYPTO_FAIL;
   259e8:	2000      	movs	r0, #0
   259ea:	e7fc      	b.n	259e6 <tc_hmac_final+0x46>
   259ec:	4610      	mov	r0, r2
   259ee:	e7fa      	b.n	259e6 <tc_hmac_final+0x46>

000259f0 <update>:

/*
 * Assumes: prng != NULL
 */
static void update(TCHmacPrng_t prng, const uint8_t *data, unsigned int datalen, const uint8_t *additional_data, unsigned int additional_datalen)
{
   259f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   259f4:	4604      	mov	r4, r0
	const uint8_t separator0 = 0x00;
	const uint8_t separator1 = 0x01;
   259f6:	f04f 0b01 	mov.w	fp, #1
{
   259fa:	461f      	mov	r7, r3
	const uint8_t separator0 = 0x00;
   259fc:	2300      	movs	r3, #0
{
   259fe:	4688      	mov	r8, r1

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a00:	f100 06f0 	add.w	r6, r0, #240	; 0xf0
   25a04:	4631      	mov	r1, r6
{
   25a06:	4691      	mov	r9, r2
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a08:	2220      	movs	r2, #32
	const uint8_t separator0 = 0x00;
   25a0a:	f88d 3006 	strb.w	r3, [sp, #6]
{
   25a0e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
	const uint8_t separator1 = 0x01;
   25a12:	f88d b007 	strb.w	fp, [sp, #7]

	/* use current state, e and separator 0 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25a16:	f504 7588 	add.w	r5, r4, #272	; 0x110
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a1a:	f7ff ff7a 	bl	25912 <tc_hmac_set_key>
	(void)tc_hmac_init(&prng->h);
   25a1e:	4620      	mov	r0, r4
   25a20:	f7ff ffab 	bl	2597a <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25a24:	2220      	movs	r2, #32
   25a26:	4629      	mov	r1, r5
   25a28:	4620      	mov	r0, r4
   25a2a:	f7ff ffb3 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator0, sizeof(separator0));
   25a2e:	465a      	mov	r2, fp
   25a30:	4620      	mov	r0, r4
   25a32:	f10d 0106 	add.w	r1, sp, #6
   25a36:	f7ff ffad 	bl	25994 <tc_hmac_update>

	if (data && datalen)
   25a3a:	f1b8 0f00 	cmp.w	r8, #0
   25a3e:	d007      	beq.n	25a50 <update+0x60>
   25a40:	f1b9 0f00 	cmp.w	r9, #0
   25a44:	d004      	beq.n	25a50 <update+0x60>
		(void)tc_hmac_update(&prng->h, data, datalen);
   25a46:	464a      	mov	r2, r9
   25a48:	4641      	mov	r1, r8
   25a4a:	4620      	mov	r0, r4
   25a4c:	f7ff ffa2 	bl	25994 <tc_hmac_update>
	if (additional_data && additional_datalen)
   25a50:	b13f      	cbz	r7, 25a62 <update+0x72>
   25a52:	f1ba 0f00 	cmp.w	sl, #0
   25a56:	d004      	beq.n	25a62 <update+0x72>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   25a58:	4652      	mov	r2, sl
   25a5a:	4639      	mov	r1, r7
   25a5c:	4620      	mov	r0, r4
   25a5e:	f7ff ff99 	bl	25994 <tc_hmac_update>

	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   25a62:	4622      	mov	r2, r4
   25a64:	2120      	movs	r1, #32
   25a66:	4630      	mov	r0, r6
   25a68:	f7ff ff9a 	bl	259a0 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a6c:	2220      	movs	r2, #32
   25a6e:	4631      	mov	r1, r6
   25a70:	4620      	mov	r0, r4
   25a72:	f7ff ff4e 	bl	25912 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   25a76:	4620      	mov	r0, r4
   25a78:	f7ff ff7f 	bl	2597a <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25a7c:	2220      	movs	r2, #32
   25a7e:	4629      	mov	r1, r5
   25a80:	4620      	mov	r0, r4
   25a82:	f7ff ff87 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25a86:	4622      	mov	r2, r4
   25a88:	2120      	movs	r1, #32
   25a8a:	4628      	mov	r0, r5
   25a8c:	f7ff ff88 	bl	259a0 <tc_hmac_final>

	if (data == 0 || datalen == 0)
   25a90:	f1b8 0f00 	cmp.w	r8, #0
   25a94:	d03a      	beq.n	25b0c <update+0x11c>
   25a96:	f1b9 0f00 	cmp.w	r9, #0
   25a9a:	d037      	beq.n	25b0c <update+0x11c>
		return;

	/* configure the new prng key into the prng's instance of hmac */
	tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25a9c:	2220      	movs	r2, #32
   25a9e:	4631      	mov	r1, r6
   25aa0:	4620      	mov	r0, r4
   25aa2:	f7ff ff36 	bl	25912 <tc_hmac_set_key>

	/* use current state, e and separator 1 to compute a new prng key: */
	(void)tc_hmac_init(&prng->h);
   25aa6:	4620      	mov	r0, r4
   25aa8:	f7ff ff67 	bl	2597a <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25aac:	2220      	movs	r2, #32
   25aae:	4629      	mov	r1, r5
   25ab0:	4620      	mov	r0, r4
   25ab2:	f7ff ff6f 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, &separator1, sizeof(separator1));
   25ab6:	2201      	movs	r2, #1
   25ab8:	f10d 0107 	add.w	r1, sp, #7
   25abc:	4620      	mov	r0, r4
   25abe:	f7ff ff69 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_update(&prng->h, data, datalen);
   25ac2:	464a      	mov	r2, r9
   25ac4:	4641      	mov	r1, r8
   25ac6:	4620      	mov	r0, r4
   25ac8:	f7ff ff64 	bl	25994 <tc_hmac_update>
	if (additional_data && additional_datalen)
   25acc:	b13f      	cbz	r7, 25ade <update+0xee>
   25ace:	f1ba 0f00 	cmp.w	sl, #0
   25ad2:	d004      	beq.n	25ade <update+0xee>
		(void)tc_hmac_update(&prng->h, additional_data, additional_datalen);
   25ad4:	4652      	mov	r2, sl
   25ad6:	4639      	mov	r1, r7
   25ad8:	4620      	mov	r0, r4
   25ada:	f7ff ff5b 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_final(prng->key, sizeof(prng->key), &prng->h);
   25ade:	4622      	mov	r2, r4
   25ae0:	2120      	movs	r1, #32
   25ae2:	4630      	mov	r0, r6
   25ae4:	f7ff ff5c 	bl	259a0 <tc_hmac_final>

	/* configure the new prng key into the prng's instance of hmac */
	(void)tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25ae8:	2220      	movs	r2, #32
   25aea:	4631      	mov	r1, r6
   25aec:	4620      	mov	r0, r4
   25aee:	f7ff ff10 	bl	25912 <tc_hmac_set_key>

	/* use the new key to compute a new state variable v */
	(void)tc_hmac_init(&prng->h);
   25af2:	4620      	mov	r0, r4
   25af4:	f7ff ff41 	bl	2597a <tc_hmac_init>
	(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25af8:	2220      	movs	r2, #32
   25afa:	4629      	mov	r1, r5
   25afc:	4620      	mov	r0, r4
   25afe:	f7ff ff49 	bl	25994 <tc_hmac_update>
	(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25b02:	4622      	mov	r2, r4
   25b04:	2120      	movs	r1, #32
   25b06:	4628      	mov	r0, r5
   25b08:	f7ff ff4a 	bl	259a0 <tc_hmac_final>
}
   25b0c:	b003      	add	sp, #12
   25b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00025b12 <tc_hmac_prng_init>:

int tc_hmac_prng_init(TCHmacPrng_t prng,
		      const uint8_t *personalization,
		      unsigned int plen)
{
   25b12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25b14:	460c      	mov	r4, r1
   25b16:	4617      	mov	r7, r2

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   25b18:	4605      	mov	r5, r0
   25b1a:	b1b0      	cbz	r0, 25b4a <tc_hmac_prng_init+0x38>
	    personalization == (uint8_t *) 0 ||
   25b1c:	b1b9      	cbz	r1, 25b4e <tc_hmac_prng_init+0x3c>

	/* put the generator into a known state: */
	_set(prng->key, 0x00, sizeof(prng->key));
	_set(prng->v, 0x01, sizeof(prng->v));

	update(prng, personalization, plen, 0, 0);
   25b1e:	2600      	movs	r6, #0
	_set(prng->key, 0x00, sizeof(prng->key));
   25b20:	2220      	movs	r2, #32
   25b22:	2100      	movs	r1, #0
   25b24:	30f0      	adds	r0, #240	; 0xf0
   25b26:	f7ff fc36 	bl	25396 <_set>
	_set(prng->v, 0x01, sizeof(prng->v));
   25b2a:	2220      	movs	r2, #32
   25b2c:	2101      	movs	r1, #1
   25b2e:	f505 7088 	add.w	r0, r5, #272	; 0x110
   25b32:	f7ff fc30 	bl	25396 <_set>
	update(prng, personalization, plen, 0, 0);
   25b36:	4628      	mov	r0, r5
   25b38:	4633      	mov	r3, r6
   25b3a:	463a      	mov	r2, r7
   25b3c:	4621      	mov	r1, r4
   25b3e:	9600      	str	r6, [sp, #0]
   25b40:	f7ff ff56 	bl	259f0 <update>

	/* force a reseed before allowing tc_hmac_prng_generate to succeed: */
	prng->countdown = 0;

	return TC_CRYPTO_SUCCESS;
   25b44:	2001      	movs	r0, #1
	prng->countdown = 0;
   25b46:	f8c5 6130 	str.w	r6, [r5, #304]	; 0x130
}
   25b4a:	b003      	add	sp, #12
   25b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return TC_CRYPTO_FAIL;
   25b4e:	4608      	mov	r0, r1
   25b50:	e7fb      	b.n	25b4a <tc_hmac_prng_init+0x38>

00025b52 <tc_hmac_prng_reseed>:
int tc_hmac_prng_reseed(TCHmacPrng_t prng,
			const uint8_t *seed,
			unsigned int seedlen,
			const uint8_t *additional_input,
			unsigned int additionallen)
{
   25b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   25b54:	9c08      	ldr	r4, [sp, #32]

	/* input sanity check: */
	if (prng == (TCHmacPrng_t) 0 ||
   25b56:	4605      	mov	r5, r0
   25b58:	b180      	cbz	r0, 25b7c <tc_hmac_prng_reseed+0x2a>
   25b5a:	b179      	cbz	r1, 25b7c <tc_hmac_prng_reseed+0x2a>
	    seed == (const uint8_t *) 0 ||
	    seedlen < MIN_SLEN ||
   25b5c:	2a1f      	cmp	r2, #31
   25b5e:	d90d      	bls.n	25b7c <tc_hmac_prng_reseed+0x2a>
	    seedlen > MAX_SLEN) {
		return TC_CRYPTO_FAIL;
	}

	if (additional_input != (const uint8_t *) 0) {
   25b60:	b153      	cbz	r3, 25b78 <tc_hmac_prng_reseed+0x26>
		/*
		 * Abort if additional_input is provided but has inappropriate
		 * length
		 */
		if (additionallen == 0 ||
   25b62:	b16c      	cbz	r4, 25b80 <tc_hmac_prng_reseed+0x2e>
		    additionallen > MAX_ALEN) {
			return TC_CRYPTO_FAIL;
		} else {
			/* call update for the seed and additional_input */
			update(prng, seed, seedlen, additional_input, additionallen);
   25b64:	9400      	str	r4, [sp, #0]
		}
	} else {
		/* call update only for the seed */
		update(prng, seed, seedlen, 0, 0);
   25b66:	f7ff ff43 	bl	259f0 <update>
	}

	/* ... and enable hmac_prng_generate */
	prng->countdown = MAX_GENS;
   25b6a:	f04f 33ff 	mov.w	r3, #4294967295

	return TC_CRYPTO_SUCCESS;
   25b6e:	2001      	movs	r0, #1
	prng->countdown = MAX_GENS;
   25b70:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
}
   25b74:	b003      	add	sp, #12
   25b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
		update(prng, seed, seedlen, 0, 0);
   25b78:	9300      	str	r3, [sp, #0]
   25b7a:	e7f4      	b.n	25b66 <tc_hmac_prng_reseed+0x14>
		return TC_CRYPTO_FAIL;
   25b7c:	2000      	movs	r0, #0
   25b7e:	e7f9      	b.n	25b74 <tc_hmac_prng_reseed+0x22>
   25b80:	4620      	mov	r0, r4
   25b82:	e7f7      	b.n	25b74 <tc_hmac_prng_reseed+0x22>

00025b84 <tc_hmac_prng_generate>:

int tc_hmac_prng_generate(uint8_t *out, unsigned int outlen, TCHmacPrng_t prng)
{
   25b84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   25b88:	460d      	mov	r5, r1
   25b8a:	4614      	mov	r4, r2
	unsigned int bufferlen;

	/* input sanity check: */
	if (out == (uint8_t *) 0 ||
   25b8c:	4680      	mov	r8, r0
   25b8e:	b3d8      	cbz	r0, 25c08 <tc_hmac_prng_generate+0x84>
   25b90:	b3d2      	cbz	r2, 25c08 <tc_hmac_prng_generate+0x84>
	    prng == (TCHmacPrng_t) 0 ||
   25b92:	1e4b      	subs	r3, r1, #1
   25b94:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
   25b98:	d236      	bcs.n	25c08 <tc_hmac_prng_generate+0x84>
	    outlen == 0 ||
	    outlen > MAX_OUT) {
		return TC_CRYPTO_FAIL;
	} else if (prng->countdown == 0) {
   25b9a:	f8d2 3130 	ldr.w	r3, [r2, #304]	; 0x130
   25b9e:	b3ab      	cbz	r3, 25c0c <tc_hmac_prng_generate+0x88>
		return TC_HMAC_PRNG_RESEED_REQ;
	}

	prng->countdown--;
   25ba0:	3b01      	subs	r3, #1
   25ba2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

	while (outlen != 0) {
		/* configure the new prng key into the prng's instance of hmac */
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25ba6:	f102 09f0 	add.w	r9, r2, #240	; 0xf0

		/* operate HMAC in OFB mode to create "random" outputs */
		(void)tc_hmac_init(&prng->h);
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25baa:	f502 7788 	add.w	r7, r2, #272	; 0x110
		tc_hmac_set_key(&prng->h, prng->key, sizeof(prng->key));
   25bae:	2220      	movs	r2, #32
   25bb0:	4649      	mov	r1, r9
   25bb2:	4620      	mov	r0, r4
   25bb4:	f7ff fead 	bl	25912 <tc_hmac_set_key>
		(void)tc_hmac_init(&prng->h);
   25bb8:	4620      	mov	r0, r4
   25bba:	f7ff fede 	bl	2597a <tc_hmac_init>
		(void)tc_hmac_update(&prng->h, prng->v, sizeof(prng->v));
   25bbe:	2220      	movs	r2, #32
   25bc0:	4639      	mov	r1, r7
   25bc2:	4620      	mov	r0, r4
   25bc4:	f7ff fee6 	bl	25994 <tc_hmac_update>
		(void)tc_hmac_final(prng->v, sizeof(prng->v), &prng->h);
   25bc8:	4622      	mov	r2, r4
   25bca:	2120      	movs	r1, #32
   25bcc:	4638      	mov	r0, r7
   25bce:	f7ff fee7 	bl	259a0 <tc_hmac_final>

		bufferlen = (TC_SHA256_DIGEST_SIZE > outlen) ?
   25bd2:	2d20      	cmp	r5, #32
   25bd4:	462e      	mov	r6, r5
   25bd6:	bf28      	it	cs
   25bd8:	2620      	movcs	r6, #32
			outlen : TC_SHA256_DIGEST_SIZE;
		(void)_copy(out, bufferlen, prng->v, bufferlen);
   25bda:	4640      	mov	r0, r8
   25bdc:	4633      	mov	r3, r6
   25bde:	463a      	mov	r2, r7
   25be0:	4631      	mov	r1, r6
   25be2:	f7ff fbcb 	bl	2537c <_copy>

		out += bufferlen;
		outlen = (outlen > TC_SHA256_DIGEST_SIZE) ?
			(outlen - TC_SHA256_DIGEST_SIZE) : 0;
   25be6:	2d20      	cmp	r5, #32
   25be8:	bf38      	it	cc
   25bea:	2520      	movcc	r5, #32
	while (outlen != 0) {
   25bec:	3d20      	subs	r5, #32
		out += bufferlen;
   25bee:	44b0      	add	r8, r6
	while (outlen != 0) {
   25bf0:	d1dd      	bne.n	25bae <tc_hmac_prng_generate+0x2a>
	}

	/* block future PRNG compromises from revealing past state */
	update(prng, 0, 0, 0, 0);
   25bf2:	4620      	mov	r0, r4
   25bf4:	462b      	mov	r3, r5
   25bf6:	462a      	mov	r2, r5
   25bf8:	4629      	mov	r1, r5
   25bfa:	9500      	str	r5, [sp, #0]
   25bfc:	f7ff fef8 	bl	259f0 <update>

	return TC_CRYPTO_SUCCESS;
   25c00:	2001      	movs	r0, #1
}
   25c02:	b003      	add	sp, #12
   25c04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return TC_CRYPTO_FAIL;
   25c08:	2000      	movs	r0, #0
   25c0a:	e7fa      	b.n	25c02 <tc_hmac_prng_generate+0x7e>
		return TC_HMAC_PRNG_RESEED_REQ;
   25c0c:	f04f 30ff 	mov.w	r0, #4294967295
   25c10:	e7f7      	b.n	25c02 <tc_hmac_prng_generate+0x7e>

00025c12 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25c12:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25c14:	ab0b      	add	r3, sp, #44	; 0x2c
   25c16:	9305      	str	r3, [sp, #20]
   25c18:	9303      	str	r3, [sp, #12]
   25c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25c1c:	2201      	movs	r2, #1
   25c1e:	9302      	str	r3, [sp, #8]
   25c20:	2300      	movs	r3, #0
   25c22:	4618      	mov	r0, r3
   25c24:	e9cd 3300 	strd	r3, r3, [sp]
   25c28:	f7e8 fafa 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   25c2c:	b007      	add	sp, #28
   25c2e:	f85d fb04 	ldr.w	pc, [sp], #4

00025c32 <z_do_kernel_oops>:
 *
 * @param esf exception frame
 * @param callee_regs Callee-saved registers (R4-R11)
 */
void z_do_kernel_oops(const z_arch_esf_t *esf, _callee_saved_t *callee_regs)
{
   25c32:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
   25c34:	6800      	ldr	r0, [r0, #0]
   25c36:	f7ea b981 	b.w	ff3c <z_arm_fatal_error>

00025c3a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
   25c3a:	2100      	movs	r1, #0
   25c3c:	2001      	movs	r0, #1
   25c3e:	f7ea b97d 	b.w	ff3c <z_arm_fatal_error>

00025c42 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
   25c42:	b508      	push	{r3, lr}
	handler();
   25c44:	f7ea fa2c 	bl	100a0 <z_SysNmiOnReset>
	z_arm_int_exit();
}
   25c48:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
   25c4c:	f7ea baf6 	b.w	1023c <z_arm_exc_exit>

00025c50 <configure_builtin_stack_guard>:
  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
   25c50:	6e83      	ldr	r3, [r0, #104]	; 0x68
   25c52:	f383 880b 	msr	PSPLIM, r3
}
   25c56:	4770      	bx	lr

00025c58 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25c58:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25c5a:	ab0b      	add	r3, sp, #44	; 0x2c
   25c5c:	9305      	str	r3, [sp, #20]
   25c5e:	9303      	str	r3, [sp, #12]
   25c60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25c62:	2201      	movs	r2, #1
   25c64:	9302      	str	r3, [sp, #8]
   25c66:	2300      	movs	r3, #0
   25c68:	4618      	mov	r0, r3
   25c6a:	e9cd 3300 	strd	r3, r3, [sp]
   25c6e:	f7e8 fad7 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   25c72:	b007      	add	sp, #28
   25c74:	f85d fb04 	ldr.w	pc, [sp], #4

00025c78 <z_arm_save_fp_context>:
		 * here though, since FPCA should have no impact on instruction
		 * fetching.
		 */
	}
#endif
}
   25c78:	4770      	bx	lr

00025c7a <z_arm_restore_fp_context>:

void z_arm_restore_fp_context(const struct fpu_ctx_full *buffer)
   25c7a:	4770      	bx	lr

00025c7c <arm_cmse_mpu_region_get>:
__CMSE_TT_ASM ()

__extension__ static __inline __attribute__ ((__always_inline__))
cmse_address_info_t
cmse_TT (void *__p)
__CMSE_TT_ASM ()
   25c7c:	e840 f300 	tt	r3, r0
int arm_cmse_mpu_region_get(uint32_t addr)
{
	cmse_address_info_t addr_info =	cmse_TT((void *)addr);

	if (addr_info.flags.mpu_region_valid) {
		return addr_info.flags.mpu_region;
   25c80:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   25c84:	b2d8      	uxtb	r0, r3
	}

	return -EINVAL;
}
   25c86:	bf08      	it	eq
   25c88:	f06f 0015 	mvneq.w	r0, #21
   25c8c:	4770      	bx	lr

00025c8e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25c8e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25c90:	ab0b      	add	r3, sp, #44	; 0x2c
   25c92:	9305      	str	r3, [sp, #20]
   25c94:	9303      	str	r3, [sp, #12]
   25c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25c98:	2201      	movs	r2, #1
   25c9a:	9302      	str	r3, [sp, #8]
   25c9c:	2300      	movs	r3, #0
   25c9e:	4618      	mov	r0, r3
   25ca0:	e9cd 3300 	strd	r3, r3, [sp]
   25ca4:	f7e8 fabc 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   25ca8:	b007      	add	sp, #28
   25caa:	f85d fb04 	ldr.w	pc, [sp], #4

00025cae <mpu_configure_region>:
{
   25cae:	b530      	push	{r4, r5, lr}
	region_conf.base = new_region->start;
   25cb0:	680c      	ldr	r4, [r1, #0]
		&new_region->attr, new_region->start, new_region->size);
   25cb2:	684b      	ldr	r3, [r1, #4]
{
   25cb4:	b085      	sub	sp, #20
	p_attr->rbar = attr->rbar &
   25cb6:	890a      	ldrh	r2, [r1, #8]
   25cb8:	894d      	ldrh	r5, [r1, #10]
	region_conf.base = new_region->start;
   25cba:	9400      	str	r4, [sp, #0]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25cbc:	3b01      	subs	r3, #1
   25cbe:	f024 041f 	bic.w	r4, r4, #31
   25cc2:	4423      	add	r3, r4
	p_attr->rbar = attr->rbar &
   25cc4:	f002 021f 	and.w	r2, r2, #31
   25cc8:	ea42 1245 	orr.w	r2, r2, r5, lsl #5
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25ccc:	f023 031f 	bic.w	r3, r3, #31
	return region_allocate_and_init(index,
   25cd0:	4669      	mov	r1, sp
	p_attr->rbar = attr->rbar &
   25cd2:	f88d 2008 	strb.w	r2, [sp, #8]
	p_attr->r_limit = REGION_LIMIT_ADDR(base, size);
   25cd6:	9303      	str	r3, [sp, #12]
   25cd8:	f7ea feb6 	bl	10a48 <region_allocate_and_init>
}
   25cdc:	b005      	add	sp, #20
   25cde:	bd30      	pop	{r4, r5, pc}

00025ce0 <_stdout_hook_default>:
}
   25ce0:	f04f 30ff 	mov.w	r0, #4294967295
   25ce4:	4770      	bx	lr

00025ce6 <_stdin_hook_default>:
}
   25ce6:	2000      	movs	r0, #0
   25ce8:	4770      	bx	lr

00025cea <_read>:
{
   25cea:	4608      	mov	r0, r1
   25cec:	4611      	mov	r1, r2
	return z_impl_zephyr_read_stdin(buf, nbytes);
   25cee:	f7eb b8a9 	b.w	10e44 <z_impl_zephyr_read_stdin>

00025cf2 <_write>:
{
   25cf2:	4608      	mov	r0, r1
   25cf4:	4611      	mov	r1, r2
	return z_impl_zephyr_write_stdout(buf, nbytes);
   25cf6:	f7eb b8b9 	b.w	10e6c <z_impl_zephyr_write_stdout>

00025cfa <_close>:
int _close(int file)
   25cfa:	f04f 30ff 	mov.w	r0, #4294967295
   25cfe:	4770      	bx	lr

00025d00 <_lseek>:
}
   25d00:	2000      	movs	r0, #0
   25d02:	4770      	bx	lr

00025d04 <_isatty>:
}
   25d04:	2802      	cmp	r0, #2
   25d06:	bfcc      	ite	gt
   25d08:	2000      	movgt	r0, #0
   25d0a:	2001      	movle	r0, #1
   25d0c:	4770      	bx	lr

00025d0e <_kill>:
}
   25d0e:	2000      	movs	r0, #0
   25d10:	4770      	bx	lr

00025d12 <_getpid>:
}
   25d12:	2000      	movs	r0, #0
   25d14:	4770      	bx	lr

00025d16 <_fstat>:
	st->st_mode = S_IFCHR;
   25d16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
}
   25d1a:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
   25d1c:	604b      	str	r3, [r1, #4]
}
   25d1e:	4770      	bx	lr

00025d20 <__errno>:
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
   25d20:	f7f9 b892 	b.w	1ee48 <z_impl_z_errno>

00025d24 <bt_rpa_irk_matches>:
	return 0;
}

#if defined(CONFIG_BT_SMP) || defined(CONFIG_BT_CTLR_PRIVACY)
bool bt_rpa_irk_matches(const uint8_t irk[16], const bt_addr_t *addr)
{
   25d24:	b530      	push	{r4, r5, lr}
   25d26:	4605      	mov	r5, r0
	memcpy(res, r, 3);
   25d28:	f8b1 2003 	ldrh.w	r2, [r1, #3]
{
   25d2c:	b087      	sub	sp, #28
	memcpy(res, r, 3);
   25d2e:	794b      	ldrb	r3, [r1, #5]
   25d30:	f8ad 2008 	strh.w	r2, [sp, #8]
{
   25d34:	460c      	mov	r4, r1
	(void)memset(res + 3, 0, 13);
   25d36:	220d      	movs	r2, #13
   25d38:	2100      	movs	r1, #0
   25d3a:	f10d 000b 	add.w	r0, sp, #11
	memcpy(res, r, 3);
   25d3e:	f88d 300a 	strb.w	r3, [sp, #10]
	(void)memset(res + 3, 0, 13);
   25d42:	f003 fcd8 	bl	296f6 <memset>
	return bt_encrypt_le(key, plaintext, enc_data);
   25d46:	aa02      	add	r2, sp, #8
   25d48:	4611      	mov	r1, r2
   25d4a:	4628      	mov	r0, r5
   25d4c:	f000 fb46 	bl	263dc <bt_encrypt_le>
	if (err) {
   25d50:	b110      	cbz	r0, 25d58 <bt_rpa_irk_matches+0x34>

	LOG_DBG("IRK %s bdaddr %s", bt_hex(irk, 16), bt_addr_str(addr));

	err = ah(irk, addr->val + 3, hash);
	if (err) {
		return false;
   25d52:	2000      	movs	r0, #0
	}

	return !memcmp(addr->val, hash, 3);
}
   25d54:	b007      	add	sp, #28
   25d56:	bd30      	pop	{r4, r5, pc}
	memcpy(out, res, 3);
   25d58:	9b02      	ldr	r3, [sp, #8]
	return !memcmp(addr->val, hash, 3);
   25d5a:	2203      	movs	r2, #3
	memcpy(out, res, 3);
   25d5c:	f8ad 3004 	strh.w	r3, [sp, #4]
	return !memcmp(addr->val, hash, 3);
   25d60:	4620      	mov	r0, r4
	memcpy(out, res, 3);
   25d62:	0c1b      	lsrs	r3, r3, #16
	return !memcmp(addr->val, hash, 3);
   25d64:	a901      	add	r1, sp, #4
	memcpy(out, res, 3);
   25d66:	f88d 3006 	strb.w	r3, [sp, #6]
	return !memcmp(addr->val, hash, 3);
   25d6a:	f003 fc7a 	bl	29662 <memcmp>
   25d6e:	fab0 f080 	clz	r0, r0
   25d72:	0940      	lsrs	r0, r0, #5
   25d74:	e7ee      	b.n	25d54 <bt_rpa_irk_matches+0x30>

00025d76 <bt_uuid_cmp>:

	return memcmp(uuid1.val, uuid2.val, 16);
}

int bt_uuid_cmp(const struct bt_uuid *u1, const struct bt_uuid *u2)
{
   25d76:	b510      	push	{r4, lr}
   25d78:	460c      	mov	r4, r1
	/* Convert to 128 bit if types don't match */
	if (u1->type != u2->type) {
   25d7a:	7801      	ldrb	r1, [r0, #0]
   25d7c:	7822      	ldrb	r2, [r4, #0]
{
   25d7e:	b08a      	sub	sp, #40	; 0x28
	if (u1->type != u2->type) {
   25d80:	428a      	cmp	r2, r1
   25d82:	d00f      	beq.n	25da4 <bt_uuid_cmp+0x2e>
	uuid_to_uuid128(u1, &uuid1);
   25d84:	4669      	mov	r1, sp
   25d86:	f7eb f9a1 	bl	110cc <uuid_to_uuid128>
	uuid_to_uuid128(u2, &uuid2);
   25d8a:	4620      	mov	r0, r4
   25d8c:	a905      	add	r1, sp, #20
   25d8e:	f7eb f99d 	bl	110cc <uuid_to_uuid128>
	return memcmp(uuid1.val, uuid2.val, 16);
   25d92:	2210      	movs	r2, #16
   25d94:	f10d 0115 	add.w	r1, sp, #21
   25d98:	f10d 0001 	add.w	r0, sp, #1
   25d9c:	f003 fc61 	bl	29662 <memcmp>
	case BT_UUID_TYPE_128:
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
	}

	return -EINVAL;
}
   25da0:	b00a      	add	sp, #40	; 0x28
   25da2:	bd10      	pop	{r4, pc}
	switch (u1->type) {
   25da4:	2a01      	cmp	r2, #1
   25da6:	d006      	beq.n	25db6 <bt_uuid_cmp+0x40>
   25da8:	2a02      	cmp	r2, #2
   25daa:	d007      	beq.n	25dbc <bt_uuid_cmp+0x46>
   25dac:	b972      	cbnz	r2, 25dcc <bt_uuid_cmp+0x56>
		return (int)BT_UUID_16(u1)->val - (int)BT_UUID_16(u2)->val;
   25dae:	8840      	ldrh	r0, [r0, #2]
   25db0:	8863      	ldrh	r3, [r4, #2]
		return (int)BT_UUID_32(u1)->val - (int)BT_UUID_32(u2)->val;
   25db2:	1ac0      	subs	r0, r0, r3
   25db4:	e7f4      	b.n	25da0 <bt_uuid_cmp+0x2a>
   25db6:	6840      	ldr	r0, [r0, #4]
   25db8:	6863      	ldr	r3, [r4, #4]
   25dba:	e7fa      	b.n	25db2 <bt_uuid_cmp+0x3c>
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25dbc:	2210      	movs	r2, #16
   25dbe:	1c61      	adds	r1, r4, #1
   25dc0:	3001      	adds	r0, #1
}
   25dc2:	b00a      	add	sp, #40	; 0x28
   25dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return memcmp(BT_UUID_128(u1)->val, BT_UUID_128(u2)->val, 16);
   25dc8:	f003 bc4b 	b.w	29662 <memcmp>
	switch (u1->type) {
   25dcc:	f06f 0015 	mvn.w	r0, #21
   25dd0:	e7e6      	b.n	25da0 <bt_uuid_cmp+0x2a>

00025dd2 <bt_uuid_create>:

bool bt_uuid_create(struct bt_uuid *uuid, const uint8_t *data, uint8_t data_len)
{
	/* Copy UUID from packet data/internal variable to internal bt_uuid */
	switch (data_len) {
   25dd2:	2a04      	cmp	r2, #4
   25dd4:	d00a      	beq.n	25dec <bt_uuid_create+0x1a>
   25dd6:	2a10      	cmp	r2, #16
   25dd8:	d00d      	beq.n	25df6 <bt_uuid_create+0x24>
   25dda:	2a02      	cmp	r2, #2
   25ddc:	f04f 0300 	mov.w	r3, #0
   25de0:	d115      	bne.n	25e0e <bt_uuid_create+0x3c>
	case BT_UUID_SIZE_16:
		uuid->type = BT_UUID_TYPE_16;
   25de2:	7003      	strb	r3, [r0, #0]
		BT_UUID_16(uuid)->val = sys_get_le16(data);
   25de4:	880b      	ldrh	r3, [r1, #0]
   25de6:	8043      	strh	r3, [r0, #2]
		memcpy(&BT_UUID_128(uuid)->val, data, 16);
		break;
	default:
		return false;
	}
	return true;
   25de8:	2001      	movs	r0, #1
   25dea:	4770      	bx	lr
		uuid->type = BT_UUID_TYPE_32;
   25dec:	2301      	movs	r3, #1
   25dee:	7003      	strb	r3, [r0, #0]
	return ((uint32_t)sys_get_le16(&src[2]) << 16) | sys_get_le16(&src[0]);
   25df0:	680b      	ldr	r3, [r1, #0]
		BT_UUID_32(uuid)->val = sys_get_le32(data);
   25df2:	6043      	str	r3, [r0, #4]
		break;
   25df4:	e7f8      	b.n	25de8 <bt_uuid_create+0x16>
		uuid->type = BT_UUID_TYPE_128;
   25df6:	2302      	movs	r3, #2
   25df8:	f800 3b01 	strb.w	r3, [r0], #1
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   25dfc:	f101 0310 	add.w	r3, r1, #16
   25e00:	f851 2b04 	ldr.w	r2, [r1], #4
   25e04:	4299      	cmp	r1, r3
   25e06:	f840 2b04 	str.w	r2, [r0], #4
   25e0a:	d1f9      	bne.n	25e00 <bt_uuid_create+0x2e>
   25e0c:	e7ec      	b.n	25de8 <bt_uuid_create+0x16>
	switch (data_len) {
   25e0e:	4618      	mov	r0, r3
}
   25e10:	4770      	bx	lr

00025e12 <bt_addr_le_create_static>:
#include <zephyr/bluetooth/addr.h>
#include <zephyr/bluetooth/crypto.h>

static inline int create_random_addr(bt_addr_le_t *addr)
{
	addr->type = BT_ADDR_LE_RANDOM;
   25e12:	2301      	movs	r3, #1

	return 0;
}

int bt_addr_le_create_static(bt_addr_le_t *addr)
{
   25e14:	b510      	push	{r4, lr}
	return bt_rand(addr->a.val, 6);
   25e16:	2106      	movs	r1, #6
{
   25e18:	4604      	mov	r4, r0
	addr->type = BT_ADDR_LE_RANDOM;
   25e1a:	f800 3b01 	strb.w	r3, [r0], #1
	return bt_rand(addr->a.val, 6);
   25e1e:	f7ed fc83 	bl	13728 <bt_rand>
	int err;

	err = create_random_addr(addr);
	if (err) {
   25e22:	b918      	cbnz	r0, 25e2c <bt_addr_le_create_static+0x1a>
		return err;
	}

	BT_ADDR_SET_STATIC(&addr->a);
   25e24:	79a3      	ldrb	r3, [r4, #6]
   25e26:	f063 033f 	orn	r3, r3, #63	; 0x3f
   25e2a:	71a3      	strb	r3, [r4, #6]

	return 0;
}
   25e2c:	bd10      	pop	{r4, pc}

00025e2e <bt_hci_evt_get_flags>:
 *
 * @return HCI event flags for the specified event.
 */
static inline uint8_t bt_hci_evt_get_flags(uint8_t evt)
{
	switch (evt) {
   25e2e:	280f      	cmp	r0, #15
   25e30:	d807      	bhi.n	25e42 <bt_hci_evt_get_flags+0x14>
   25e32:	280d      	cmp	r0, #13
   25e34:	d80b      	bhi.n	25e4e <bt_hci_evt_get_flags+0x20>
#endif /* CONFIG_BT_CONN ||  CONFIG_BT_ISO */
	case BT_HCI_EVT_CMD_COMPLETE:
	case BT_HCI_EVT_CMD_STATUS:
		return BT_HCI_EVT_FLAG_RECV_PRIO;
	default:
		return BT_HCI_EVT_FLAG_RECV;
   25e36:	2805      	cmp	r0, #5
   25e38:	bf08      	it	eq
   25e3a:	2003      	moveq	r0, #3
   25e3c:	bf18      	it	ne
   25e3e:	2002      	movne	r0, #2
   25e40:	4770      	bx	lr
	switch (evt) {
   25e42:	2813      	cmp	r0, #19
   25e44:	d003      	beq.n	25e4e <bt_hci_evt_get_flags+0x20>
		return BT_HCI_EVT_FLAG_RECV;
   25e46:	281a      	cmp	r0, #26
   25e48:	bf08      	it	eq
   25e4a:	2001      	moveq	r0, #1
   25e4c:	e7f6      	b.n	25e3c <bt_hci_evt_get_flags+0xe>
	switch (evt) {
   25e4e:	2001      	movs	r0, #1
	}
}
   25e50:	4770      	bx	lr

00025e52 <update_sec_level>:
	if (conn->le.keys && (conn->le.keys->flags & BT_KEYS_AUTHENTICATED)) {
   25e52:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   25e56:	b183      	cbz	r3, 25e7a <update_sec_level+0x28>
   25e58:	7b5a      	ldrb	r2, [r3, #13]
   25e5a:	07d1      	lsls	r1, r2, #31
   25e5c:	d50d      	bpl.n	25e7a <update_sec_level+0x28>
		if (conn->le.keys->flags & BT_KEYS_SC &&
   25e5e:	06d2      	lsls	r2, r2, #27
   25e60:	d50d      	bpl.n	25e7e <update_sec_level+0x2c>
   25e62:	7b1b      	ldrb	r3, [r3, #12]
   25e64:	2b10      	cmp	r3, #16
   25e66:	bf14      	ite	ne
   25e68:	2303      	movne	r3, #3
   25e6a:	2304      	moveq	r3, #4
			conn->sec_level = BT_SECURITY_L3;
   25e6c:	7243      	strb	r3, [r0, #9]
	return !(conn->required_sec_level > conn->sec_level);
   25e6e:	7a80      	ldrb	r0, [r0, #10]
}
   25e70:	4298      	cmp	r0, r3
   25e72:	bf8c      	ite	hi
   25e74:	2000      	movhi	r0, #0
   25e76:	2001      	movls	r0, #1
   25e78:	4770      	bx	lr
   25e7a:	2302      	movs	r3, #2
   25e7c:	e7f6      	b.n	25e6c <update_sec_level+0x1a>
   25e7e:	2303      	movs	r3, #3
   25e80:	e7f4      	b.n	25e6c <update_sec_level+0x1a>

00025e82 <hci_vendor_event>:
}
   25e82:	4770      	bx	lr

00025e84 <atomic_or>:
{
   25e84:	4603      	mov	r3, r0
   25e86:	b510      	push	{r4, lr}
}
   25e88:	e8d3 0fef 	ldaex	r0, [r3]
   25e8c:	ea40 0201 	orr.w	r2, r0, r1
   25e90:	e8c3 2fe4 	stlex	r4, r2, [r3]
   25e94:	2c00      	cmp	r4, #0
   25e96:	d1f7      	bne.n	25e88 <atomic_or+0x4>
   25e98:	bd10      	pop	{r4, pc}

00025e9a <bt_addr_copy>:
   25e9a:	680b      	ldr	r3, [r1, #0]
   25e9c:	6003      	str	r3, [r0, #0]
   25e9e:	888b      	ldrh	r3, [r1, #4]
   25ea0:	8083      	strh	r3, [r0, #4]
}
   25ea2:	4770      	bx	lr

00025ea4 <bt_addr_le_copy>:
   25ea4:	680b      	ldr	r3, [r1, #0]
   25ea6:	6003      	str	r3, [r0, #0]
   25ea8:	888b      	ldrh	r3, [r1, #4]
   25eaa:	8083      	strh	r3, [r0, #4]
   25eac:	798b      	ldrb	r3, [r1, #6]
   25eae:	7183      	strb	r3, [r0, #6]
}
   25eb0:	4770      	bx	lr

00025eb2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   25eb2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   25eb4:	ab0b      	add	r3, sp, #44	; 0x2c
   25eb6:	9305      	str	r3, [sp, #20]
   25eb8:	9303      	str	r3, [sp, #12]
   25eba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   25ebc:	9302      	str	r3, [sp, #8]
   25ebe:	2300      	movs	r3, #0
   25ec0:	4618      	mov	r0, r3
   25ec2:	e9cd 3300 	strd	r3, r3, [sp]
   25ec6:	f7e8 f9ab 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   25eca:	b007      	add	sp, #28
   25ecc:	f85d fb04 	ldr.w	pc, [sp], #4

00025ed0 <atomic_and.isra.0>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   25ed0:	e8d0 3fef 	ldaex	r3, [r0]
   25ed4:	400b      	ands	r3, r1
   25ed6:	e8c0 3fe2 	stlex	r2, r3, [r0]
   25eda:	2a00      	cmp	r2, #0
   25edc:	d1f8      	bne.n	25ed0 <atomic_and.isra.0>
}
   25ede:	4770      	bx	lr

00025ee0 <sys_put_le64>:
	dst[1] = val >> 8;
   25ee0:	f3c0 2307 	ubfx	r3, r0, #8, #8
   25ee4:	7053      	strb	r3, [r2, #1]
	dst[0] = val;
   25ee6:	2300      	movs	r3, #0
   25ee8:	7010      	strb	r0, [r2, #0]
	dst[1] = val >> 8;
   25eea:	0e00      	lsrs	r0, r0, #24
   25eec:	70d0      	strb	r0, [r2, #3]
   25eee:	f3c1 2007 	ubfx	r0, r1, #8, #8
   25ef2:	0e09      	lsrs	r1, r1, #24
	dst[0] = val;
   25ef4:	7093      	strb	r3, [r2, #2]
   25ef6:	7113      	strb	r3, [r2, #4]
	dst[1] = val >> 8;
   25ef8:	7150      	strb	r0, [r2, #5]
	dst[0] = val;
   25efa:	7193      	strb	r3, [r2, #6]
	dst[1] = val >> 8;
   25efc:	71d1      	strb	r1, [r2, #7]
}
   25efe:	4770      	bx	lr

00025f00 <bt_hci_disconnect>:
{
   25f00:	b570      	push	{r4, r5, r6, lr}
   25f02:	4606      	mov	r6, r0
   25f04:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_DISCONNECT, sizeof(*disconn));
   25f06:	f240 4006 	movw	r0, #1030	; 0x406
   25f0a:	2103      	movs	r1, #3
   25f0c:	f7eb fd74 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   25f10:	4604      	mov	r4, r0
   25f12:	b168      	cbz	r0, 25f30 <bt_hci_disconnect+0x30>
	return net_buf_simple_add(&buf->b, len);
   25f14:	2103      	movs	r1, #3
   25f16:	300c      	adds	r0, #12
   25f18:	f7f3 faac 	bl	19474 <net_buf_simple_add>
	disconn->handle = sys_cpu_to_le16(handle);
   25f1c:	8006      	strh	r6, [r0, #0]
	disconn->reason = reason;
   25f1e:	7085      	strb	r5, [r0, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   25f20:	4621      	mov	r1, r4
}
   25f22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_DISCONNECT, buf, NULL);
   25f26:	2200      	movs	r2, #0
   25f28:	f240 4006 	movw	r0, #1030	; 0x406
   25f2c:	f7eb bdb2 	b.w	11a94 <bt_hci_cmd_send_sync>
}
   25f30:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25f34:	bd70      	pop	{r4, r5, r6, pc}

00025f36 <bt_le_set_data_len>:
{
   25f36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   25f38:	4607      	mov	r7, r0
   25f3a:	460e      	mov	r6, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   25f3c:	f242 0022 	movw	r0, #8226	; 0x2022
   25f40:	2106      	movs	r1, #6
{
   25f42:	4615      	mov	r5, r2
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_DATA_LEN, sizeof(*cp));
   25f44:	f7eb fd58 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   25f48:	4604      	mov	r4, r0
   25f4a:	b178      	cbz	r0, 25f6c <bt_le_set_data_len+0x36>
   25f4c:	2106      	movs	r1, #6
   25f4e:	300c      	adds	r0, #12
   25f50:	f7f3 fa90 	bl	19474 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   25f54:	883b      	ldrh	r3, [r7, #0]
	cp->tx_octets = sys_cpu_to_le16(tx_octets);
   25f56:	8046      	strh	r6, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   25f58:	8003      	strh	r3, [r0, #0]
	cp->tx_time = sys_cpu_to_le16(tx_time);
   25f5a:	8085      	strh	r5, [r0, #4]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   25f5c:	4621      	mov	r1, r4
}
   25f5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_DATA_LEN, buf, NULL);
   25f62:	2200      	movs	r2, #0
   25f64:	f242 0022 	movw	r0, #8226	; 0x2022
   25f68:	f7eb bd94 	b.w	11a94 <bt_hci_cmd_send_sync>
}
   25f6c:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00025f72 <bt_le_set_phy>:
{
   25f72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   25f76:	4681      	mov	r9, r0
   25f78:	4688      	mov	r8, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   25f7a:	f242 0032 	movw	r0, #8242	; 0x2032
   25f7e:	2107      	movs	r1, #7
{
   25f80:	4617      	mov	r7, r2
   25f82:	461e      	mov	r6, r3
   25f84:	f89d a020 	ldrb.w	sl, [sp, #32]
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_PHY, sizeof(*cp));
   25f88:	f7eb fd36 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   25f8c:	4605      	mov	r5, r0
   25f8e:	b1a0      	cbz	r0, 25fba <bt_le_set_phy+0x48>
   25f90:	2107      	movs	r1, #7
   25f92:	300c      	adds	r0, #12
   25f94:	f7f3 fa6e 	bl	19474 <net_buf_simple_add>
	cp->handle = sys_cpu_to_le16(conn->handle);
   25f98:	f8b9 3000 	ldrh.w	r3, [r9]
	cp->all_phys = all_phys;
   25f9c:	f880 8002 	strb.w	r8, [r0, #2]
	cp->handle = sys_cpu_to_le16(conn->handle);
   25fa0:	8003      	strh	r3, [r0, #0]
	cp->tx_phys = pref_tx_phy;
   25fa2:	70c7      	strb	r7, [r0, #3]
	cp->rx_phys = pref_rx_phy;
   25fa4:	7106      	strb	r6, [r0, #4]
	cp->phy_opts = phy_opts;
   25fa6:	f8a0 a005 	strh.w	sl, [r0, #5]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   25faa:	4629      	mov	r1, r5
}
   25fac:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_PHY, buf, NULL);
   25fb0:	2200      	movs	r2, #0
   25fb2:	f242 0032 	movw	r0, #8242	; 0x2032
   25fb6:	f7eb bd6d 	b.w	11a94 <bt_hci_cmd_send_sync>
}
   25fba:	f06f 0068 	mvn.w	r0, #104	; 0x68
   25fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00025fc2 <le_enh_conn_complete>:
	bt_hci_le_enh_conn_complete(evt);
   25fc2:	68c0      	ldr	r0, [r0, #12]
   25fc4:	f7eb be30 	b.w	11c28 <bt_hci_le_enh_conn_complete>

00025fc8 <bt_le_conn_params_valid>:
{
   25fc8:	b510      	push	{r4, lr}
	if (param->interval_min > param->interval_max ||
   25fca:	8803      	ldrh	r3, [r0, #0]
   25fcc:	8842      	ldrh	r2, [r0, #2]
   25fce:	4293      	cmp	r3, r2
   25fd0:	d819      	bhi.n	26006 <bt_le_conn_params_valid+0x3e>
   25fd2:	2b05      	cmp	r3, #5
   25fd4:	d917      	bls.n	26006 <bt_le_conn_params_valid+0x3e>
	    param->interval_min < 6 || param->interval_max > 3200) {
   25fd6:	f5b2 6f48 	cmp.w	r2, #3200	; 0xc80
   25fda:	d814      	bhi.n	26006 <bt_le_conn_params_valid+0x3e>
	if (param->latency > 499) {
   25fdc:	8883      	ldrh	r3, [r0, #4]
   25fde:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
   25fe2:	d210      	bcs.n	26006 <bt_le_conn_params_valid+0x3e>
	if (param->timeout < 10 || param->timeout > 3200 ||
   25fe4:	f640 4476 	movw	r4, #3190	; 0xc76
   25fe8:	88c0      	ldrh	r0, [r0, #6]
   25fea:	f1a0 010a 	sub.w	r1, r0, #10
   25fee:	b289      	uxth	r1, r1
   25ff0:	42a1      	cmp	r1, r4
   25ff2:	d808      	bhi.n	26006 <bt_le_conn_params_valid+0x3e>
	     ((1U + param->latency) * param->interval_max))) {
   25ff4:	3301      	adds	r3, #1
   25ff6:	b29b      	uxth	r3, r3
   25ff8:	4353      	muls	r3, r2
	if (param->timeout < 10 || param->timeout > 3200 ||
   25ffa:	ebb3 0f80 	cmp.w	r3, r0, lsl #2
   25ffe:	bf34      	ite	cc
   26000:	2001      	movcc	r0, #1
   26002:	2000      	movcs	r0, #0
}
   26004:	bd10      	pop	{r4, pc}
		return false;
   26006:	2000      	movs	r0, #0
   26008:	e7fc      	b.n	26004 <bt_le_conn_params_valid+0x3c>

0002600a <bt_get_appearance>:
#if defined(CONFIG_BT_DEVICE_APPEARANCE_DYNAMIC)
	return bt_dev.appearance;
#else
	return CONFIG_BT_DEVICE_APPEARANCE;
#endif
}
   2600a:	f240 3041 	movw	r0, #833	; 0x341
   2600e:	4770      	bx	lr

00026010 <bt_addr_le_is_bonded>:
	return 0;
}
#endif

bool bt_addr_le_is_bonded(uint8_t id, const bt_addr_le_t *addr)
{
   26010:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_BT_SMP)) {
		struct bt_keys *keys = bt_keys_find_addr(id, addr);
   26012:	f7f2 fd81 	bl	18b18 <bt_keys_find_addr>

		/* if there are any keys stored then device is bonded */
		return keys && keys->keys;
   26016:	b118      	cbz	r0, 26020 <bt_addr_le_is_bonded+0x10>
   26018:	89c0      	ldrh	r0, [r0, #14]
   2601a:	3800      	subs	r0, #0
   2601c:	bf18      	it	ne
   2601e:	2001      	movne	r0, #1
	} else {
		return false;
	}
}
   26020:	bd08      	pop	{r3, pc}

00026022 <bt_addr_le_eq>:
	return memcmp(a, b, sizeof(*a));
   26022:	2207      	movs	r2, #7
{
   26024:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   26026:	f003 fb1c 	bl	29662 <memcmp>
}
   2602a:	fab0 f080 	clz	r0, r0
   2602e:	0940      	lsrs	r0, r0, #5
   26030:	bd08      	pop	{r3, pc}

00026032 <bt_addr_copy>:
   26032:	680b      	ldr	r3, [r1, #0]
   26034:	6003      	str	r3, [r0, #0]
   26036:	888b      	ldrh	r3, [r1, #4]
   26038:	8083      	strh	r3, [r0, #4]
}
   2603a:	4770      	bx	lr

0002603c <bt_addr_le_copy>:
   2603c:	680b      	ldr	r3, [r1, #0]
   2603e:	6003      	str	r3, [r0, #0]
   26040:	888b      	ldrh	r3, [r1, #4]
   26042:	8083      	strh	r3, [r0, #4]
   26044:	798b      	ldrb	r3, [r1, #6]
   26046:	7183      	strb	r3, [r0, #6]
}
   26048:	4770      	bx	lr

0002604a <hci_id_add>:
{
   2604a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2604c:	460f      	mov	r7, r1
   2604e:	4614      	mov	r4, r2
	if (id >= CONFIG_BT_ID_MAX) {
   26050:	bb30      	cbnz	r0, 260a0 <hci_id_add+0x56>
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_ADD_DEV_TO_RL, sizeof(*cp));
   26052:	2127      	movs	r1, #39	; 0x27
   26054:	f242 0027 	movw	r0, #8231	; 0x2027
   26058:	f7eb fcce 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   2605c:	4605      	mov	r5, r0
   2605e:	b310      	cbz	r0, 260a6 <hci_id_add+0x5c>
   26060:	2127      	movs	r1, #39	; 0x27
   26062:	300c      	adds	r0, #12
   26064:	f7f3 fa06 	bl	19474 <net_buf_simple_add>
   26068:	4622      	mov	r2, r4
   2606a:	4606      	mov	r6, r0
	bt_addr_le_copy(&cp->peer_id_addr, addr);
   2606c:	4639      	mov	r1, r7
   2606e:	f7ff ffe5 	bl	2603c <bt_addr_le_copy>
   26072:	1dc3      	adds	r3, r0, #7
   26074:	f104 0110 	add.w	r1, r4, #16
   26078:	f852 0b04 	ldr.w	r0, [r2], #4
   2607c:	428a      	cmp	r2, r1
   2607e:	f843 0b04 	str.w	r0, [r3], #4
   26082:	d1f9      	bne.n	26078 <hci_id_add+0x2e>
__ssp_bos_icheck3(memset, void *, int)
   26084:	2210      	movs	r2, #16
   26086:	2100      	movs	r1, #0
   26088:	f106 0017 	add.w	r0, r6, #23
   2608c:	f003 fb33 	bl	296f6 <memset>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   26090:	4629      	mov	r1, r5
}
   26092:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_ADD_DEV_TO_RL, buf, NULL);
   26096:	2200      	movs	r2, #0
   26098:	f242 0027 	movw	r0, #8231	; 0x2027
   2609c:	f7eb bcfa 	b.w	11a94 <bt_hci_cmd_send_sync>
		return -EINVAL;
   260a0:	f06f 0015 	mvn.w	r0, #21
}
   260a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -ENOBUFS;
   260a6:	f06f 0068 	mvn.w	r0, #104	; 0x68
   260aa:	e7fb      	b.n	260a4 <hci_id_add+0x5a>

000260ac <keys_add_id>:
	if (keys->state & BT_KEYS_ID_ADDED) {
   260ac:	7a03      	ldrb	r3, [r0, #8]
{
   260ae:	4602      	mov	r2, r0
	if (keys->state & BT_KEYS_ID_ADDED) {
   260b0:	075b      	lsls	r3, r3, #29
   260b2:	d505      	bpl.n	260c0 <keys_add_id+0x14>
		hci_id_add(keys->id, &keys->addr, keys->irk.val);
   260b4:	4601      	mov	r1, r0
   260b6:	322a      	adds	r2, #42	; 0x2a
   260b8:	f811 0b01 	ldrb.w	r0, [r1], #1
   260bc:	f7ff bfc5 	b.w	2604a <hci_id_add>
}
   260c0:	4770      	bx	lr

000260c2 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   260c2:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   260c4:	ab0b      	add	r3, sp, #44	; 0x2c
   260c6:	9305      	str	r3, [sp, #20]
   260c8:	9303      	str	r3, [sp, #12]
   260ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   260cc:	9302      	str	r3, [sp, #8]
   260ce:	2300      	movs	r3, #0
   260d0:	4618      	mov	r0, r3
   260d2:	e9cd 3300 	strd	r3, r3, [sp]
   260d6:	f7e8 f8a3 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   260da:	b007      	add	sp, #28
   260dc:	f85d fb04 	ldr.w	pc, [sp], #4

000260e0 <addr_res_enable>:
{
   260e0:	b538      	push	{r3, r4, r5, lr}
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   260e2:	2101      	movs	r1, #1
{
   260e4:	4605      	mov	r5, r0
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE, 1);
   260e6:	f242 002d 	movw	r0, #8237	; 0x202d
   260ea:	f7eb fc85 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   260ee:	4604      	mov	r4, r0
   260f0:	b158      	cbz	r0, 2610a <addr_res_enable+0x2a>
	return net_buf_simple_add_u8(&buf->b, val);
   260f2:	4629      	mov	r1, r5
   260f4:	300c      	adds	r0, #12
   260f6:	f001 fd58 	bl	27baa <net_buf_simple_add_u8>
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   260fa:	4621      	mov	r1, r4
}
   260fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADDR_RES_ENABLE,
   26100:	2200      	movs	r2, #0
   26102:	f242 002d 	movw	r0, #8237	; 0x202d
   26106:	f7eb bcc5 	b.w	11a94 <bt_hci_cmd_send_sync>
}
   2610a:	f06f 0068 	mvn.w	r0, #104	; 0x68
   2610e:	bd38      	pop	{r3, r4, r5, pc}

00026110 <adv_unpause_enabled>:
{
   26110:	b410      	push	{r4}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26112:	f100 0310 	add.w	r3, r0, #16
   26116:	e8d3 2fef 	ldaex	r2, [r3]
   2611a:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
   2611e:	e8c3 1fe4 	stlex	r4, r1, [r3]
   26122:	2c00      	cmp	r4, #0
   26124:	d1f7      	bne.n	26116 <adv_unpause_enabled+0x6>
	if (atomic_test_and_clear_bit(adv->flags, BT_ADV_PAUSED)) {
   26126:	0413      	lsls	r3, r2, #16
   26128:	d503      	bpl.n	26132 <adv_unpause_enabled+0x22>
		bt_le_adv_set_enable(adv, true);
   2612a:	2101      	movs	r1, #1
}
   2612c:	bc10      	pop	{r4}
		bt_le_adv_set_enable(adv, true);
   2612e:	f000 b940 	b.w	263b2 <bt_le_adv_set_enable>
}
   26132:	bc10      	pop	{r4}
   26134:	4770      	bx	lr

00026136 <adv_pause_enabled>:
	if (atomic_test_bit(adv->flags, BT_ADV_ENABLED)) {
   26136:	f100 0310 	add.w	r3, r0, #16
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2613a:	e8d3 2faf 	lda	r2, [r3]
   2613e:	0612      	lsls	r2, r2, #24
   26140:	d50a      	bpl.n	26158 <adv_pause_enabled+0x22>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   26142:	e8d3 1fef 	ldaex	r1, [r3]
   26146:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
   2614a:	e8c3 1fe2 	stlex	r2, r1, [r3]
   2614e:	2a00      	cmp	r2, #0
   26150:	d1f7      	bne.n	26142 <adv_pause_enabled+0xc>
		bt_le_adv_set_enable(adv, false);
   26152:	2100      	movs	r1, #0
   26154:	f000 b92d 	b.w	263b2 <bt_le_adv_set_enable>
}
   26158:	4770      	bx	lr

0002615a <bt_lookup_id_addr>:
{
   2615a:	b510      	push	{r4, lr}
   2615c:	460c      	mov	r4, r1
	CHECKIF(id >= CONFIG_BT_ID_MAX || addr == NULL) {
   2615e:	b930      	cbnz	r0, 2616e <bt_lookup_id_addr+0x14>
   26160:	b119      	cbz	r1, 2616a <bt_lookup_id_addr+0x10>
		keys = bt_keys_find_irk(id, addr);
   26162:	f7f2 fc81 	bl	18a68 <bt_keys_find_irk>
		if (keys) {
   26166:	b100      	cbz	r0, 2616a <bt_lookup_id_addr+0x10>
			return &keys->addr;
   26168:	1c44      	adds	r4, r0, #1
}
   2616a:	4620      	mov	r0, r4
   2616c:	bd10      	pop	{r4, pc}
		return NULL;
   2616e:	2400      	movs	r4, #0
   26170:	e7fb      	b.n	2616a <bt_lookup_id_addr+0x10>

00026172 <bt_id_set_adv_random_addr>:
	CHECKIF(adv == NULL || addr == NULL) {
   26172:	b118      	cbz	r0, 2617c <bt_id_set_adv_random_addr+0xa>
   26174:	b111      	cbz	r1, 2617c <bt_id_set_adv_random_addr+0xa>
		return set_random_address(addr);
   26176:	4608      	mov	r0, r1
   26178:	f7ec bb6e 	b.w	12858 <set_random_address>
}
   2617c:	f06f 0015 	mvn.w	r0, #21
   26180:	4770      	bx	lr

00026182 <bt_id_set_adv_private_addr>:
{
   26182:	b513      	push	{r0, r1, r4, lr}
	CHECKIF(adv == NULL) {
   26184:	4604      	mov	r4, r0
   26186:	b180      	cbz	r0, 261aa <bt_id_set_adv_private_addr+0x28>
	err = bt_rand(nrpa.val, sizeof(nrpa.val));
   26188:	2106      	movs	r1, #6
   2618a:	4668      	mov	r0, sp
   2618c:	f7ed facc 	bl	13728 <bt_rand>
	if (err) {
   26190:	b948      	cbnz	r0, 261a6 <bt_id_set_adv_private_addr+0x24>
	BT_ADDR_SET_NRPA(&nrpa);
   26192:	f89d 3005 	ldrb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   26196:	4669      	mov	r1, sp
	BT_ADDR_SET_NRPA(&nrpa);
   26198:	f003 033f 	and.w	r3, r3, #63	; 0x3f
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   2619c:	4620      	mov	r0, r4
	BT_ADDR_SET_NRPA(&nrpa);
   2619e:	f88d 3005 	strb.w	r3, [sp, #5]
	err = bt_id_set_adv_random_addr(adv, &nrpa);
   261a2:	f7ff ffe6 	bl	26172 <bt_id_set_adv_random_addr>
}
   261a6:	b002      	add	sp, #8
   261a8:	bd10      	pop	{r4, pc}
		return -EINVAL;
   261aa:	f06f 0015 	mvn.w	r0, #21
   261ae:	e7fa      	b.n	261a6 <bt_id_set_adv_private_addr+0x24>

000261b0 <bt_id_adv_random_addr_check>:
}
   261b0:	3800      	subs	r0, #0
   261b2:	bf18      	it	ne
   261b4:	2001      	movne	r0, #1
   261b6:	4770      	bx	lr

000261b8 <pending_id_update>:
	if (keys->state & BT_KEYS_ID_PENDING_ADD) {
   261b8:	7a03      	ldrb	r3, [r0, #8]
   261ba:	07d9      	lsls	r1, r3, #31
   261bc:	d504      	bpl.n	261c8 <pending_id_update+0x10>
		keys->state &= ~BT_KEYS_ID_PENDING_ADD;
   261be:	f023 0301 	bic.w	r3, r3, #1
   261c2:	7203      	strb	r3, [r0, #8]
		bt_id_add(keys);
   261c4:	f7ec bc00 	b.w	129c8 <bt_id_add>
	if (keys->state & BT_KEYS_ID_PENDING_DEL) {
   261c8:	0799      	lsls	r1, r3, #30
   261ca:	d504      	bpl.n	261d6 <pending_id_update+0x1e>
		keys->state &= ~BT_KEYS_ID_PENDING_DEL;
   261cc:	f023 0302 	bic.w	r3, r3, #2
   261d0:	7203      	strb	r3, [r0, #8]
		bt_id_del(keys);
   261d2:	f7ec bcc5 	b.w	12b60 <bt_id_del>
}
   261d6:	4770      	bx	lr

000261d8 <get_adv_channel_map>:
{
   261d8:	4603      	mov	r3, r0
		channel_map &= ~0x01;
   261da:	f410 4f00 	tst.w	r0, #32768	; 0x8000
   261de:	bf0c      	ite	eq
   261e0:	2007      	moveq	r0, #7
   261e2:	2006      	movne	r0, #6
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_38) {
   261e4:	03da      	lsls	r2, r3, #15
		channel_map &= ~0x02;
   261e6:	bf48      	it	mi
   261e8:	f000 0005 	andmi.w	r0, r0, #5
	if (options & BT_LE_ADV_OPT_DISABLE_CHAN_39) {
   261ec:	039b      	lsls	r3, r3, #14
		channel_map &= ~0x04;
   261ee:	bf48      	it	mi
   261f0:	f000 00fb 	andmi.w	r0, r0, #251	; 0xfb
}
   261f4:	4770      	bx	lr

000261f6 <atomic_get>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   261f6:	e8d0 0faf 	lda	r0, [r0]
}
   261fa:	4770      	bx	lr

000261fc <atomic_and>:
{
   261fc:	4603      	mov	r3, r0
   261fe:	b510      	push	{r4, lr}
}
   26200:	e8d3 0fef 	ldaex	r0, [r3]
   26204:	ea00 0201 	and.w	r2, r0, r1
   26208:	e8c3 2fe4 	stlex	r4, r2, [r3]
   2620c:	2c00      	cmp	r4, #0
   2620e:	d1f7      	bne.n	26200 <atomic_and+0x4>
   26210:	bd10      	pop	{r4, pc}

00026212 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   26212:	680b      	ldr	r3, [r1, #0]
   26214:	6003      	str	r3, [r0, #0]
   26216:	888b      	ldrh	r3, [r1, #4]
   26218:	8083      	strh	r3, [r0, #4]
   2621a:	798b      	ldrb	r3, [r1, #6]
   2621c:	7183      	strb	r3, [r0, #6]
   2621e:	4770      	bx	lr

00026220 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26220:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26222:	ab0b      	add	r3, sp, #44	; 0x2c
   26224:	9305      	str	r3, [sp, #20]
   26226:	9303      	str	r3, [sp, #12]
   26228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2622a:	9302      	str	r3, [sp, #8]
   2622c:	2300      	movs	r3, #0
   2622e:	4618      	mov	r0, r3
   26230:	e9cd 3300 	strd	r3, r3, [sp]
   26234:	f7e7 fff4 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   26238:	b007      	add	sp, #28
   2623a:	f85d fb04 	ldr.w	pc, [sp], #4

0002623e <atomic_set_bit_to>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2623e:	2301      	movs	r3, #1
{
   26240:	b410      	push	{r4}
	atomic_val_t mask = ATOMIC_MASK(bit);
   26242:	fa03 f101 	lsl.w	r1, r3, r1
{
   26246:	4604      	mov	r4, r0
	if (val) {
   26248:	b142      	cbz	r2, 2625c <atomic_set_bit_to+0x1e>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   2624a:	e8d4 3fef 	ldaex	r3, [r4]
   2624e:	430b      	orrs	r3, r1
   26250:	e8c4 3fe2 	stlex	r2, r3, [r4]
   26254:	2a00      	cmp	r2, #0
   26256:	d1f8      	bne.n	2624a <atomic_set_bit_to+0xc>
	}
}
   26258:	bc10      	pop	{r4}
   2625a:	4770      	bx	lr
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   2625c:	43c9      	mvns	r1, r1
}
   2625e:	bc10      	pop	{r4}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   26260:	f7ff bfcc 	b.w	261fc <atomic_and>

00026264 <le_adv_update.constprop.0>:
static int le_adv_update(struct bt_le_ext_adv *adv,
   26264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26268:	b087      	sub	sp, #28
   2626a:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   2626e:	4605      	mov	r5, r0
   26270:	460c      	mov	r4, r1
   26272:	4690      	mov	r8, r2
	struct bt_ad d[2] = {};
   26274:	2100      	movs	r1, #0
   26276:	2210      	movs	r2, #16
   26278:	a802      	add	r0, sp, #8
static int le_adv_update(struct bt_le_ext_adv *adv,
   2627a:	461f      	mov	r7, r3
   2627c:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
   26280:	f89d a044 	ldrb.w	sl, [sp, #68]	; 0x44
	struct bt_ad d[2] = {};
   26284:	f003 fa37 	bl	296f6 <memset>
	if (name_type != ADV_NAME_TYPE_NONE) {
   26288:	b9ce      	cbnz	r6, 262be <le_adv_update.constprop.0+0x5a>
		d[0].len = ad_len;
   2628a:	e9cd 4802 	strd	r4, r8, [sp, #8]
		d_len = 1;
   2628e:	2201      	movs	r2, #1
	return hci_set_ad(BT_HCI_OP_LE_SET_ADV_DATA, ad, ad_len);
   26290:	f242 0008 	movw	r0, #8200	; 0x2008
   26294:	a902      	add	r1, sp, #8
   26296:	f7ec fed1 	bl	1303c <hci_set_ad>
		if (err) {
   2629a:	4604      	mov	r4, r0
   2629c:	b958      	cbnz	r0, 262b6 <le_adv_update.constprop.0+0x52>
	if (scannable) {
   2629e:	f1ba 0f00 	cmp.w	sl, #0
   262a2:	d13a      	bne.n	2631a <le_adv_update.constprop.0+0xb6>
   262a4:	3510      	adds	r5, #16
   262a6:	e8d5 3fef 	ldaex	r3, [r5]
   262aa:	f043 0304 	orr.w	r3, r3, #4
   262ae:	e8c5 3fe2 	stlex	r2, r3, [r5]
   262b2:	2a00      	cmp	r2, #0
   262b4:	d1f7      	bne.n	262a6 <le_adv_update.constprop.0+0x42>
}
   262b6:	4620      	mov	r0, r4
   262b8:	b007      	add	sp, #28
   262ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		const char *name = bt_get_name();
   262be:	f7ec fa81 	bl	127c4 <bt_get_name>
   262c2:	4683      	mov	fp, r0
		if ((ad && ad_has_name(ad, ad_len)) ||
   262c4:	b9e4      	cbnz	r4, 26300 <le_adv_update.constprop.0+0x9c>
   262c6:	bb37      	cbnz	r7, 26316 <le_adv_update.constprop.0+0xb2>
		data = (struct bt_data)BT_DATA(
   262c8:	4658      	mov	r0, fp
   262ca:	f7e3 f849 	bl	9360 <strlen>
   262ce:	2309      	movs	r3, #9
		if (name_type == ADV_NAME_TYPE_AD) {
   262d0:	2e01      	cmp	r6, #1
		d[0].data = ad;
   262d2:	e9cd b401 	strd	fp, r4, [sp, #4]
		data = (struct bt_data)BT_DATA(
   262d6:	f88d 3000 	strb.w	r3, [sp]
   262da:	f88d 0001 	strb.w	r0, [sp, #1]
		d[0].len = ad_len;
   262de:	f8cd 800c 	str.w	r8, [sp, #12]
		if (name_type == ADV_NAME_TYPE_AD) {
   262e2:	d1d4      	bne.n	2628e <le_adv_update.constprop.0+0x2a>
			d_len = 2;
   262e4:	2202      	movs	r2, #2
			d[1].data = &data;
   262e6:	f8cd d010 	str.w	sp, [sp, #16]
			d[1].len = 1;
   262ea:	9605      	str	r6, [sp, #20]
			d_len = 2;
   262ec:	e7d0      	b.n	26290 <le_adv_update.constprop.0+0x2c>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   262ee:	f814 2033 	ldrb.w	r2, [r4, r3, lsl #3]
   262f2:	3a08      	subs	r2, #8
   262f4:	2a01      	cmp	r2, #1
   262f6:	d924      	bls.n	26342 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   262f8:	3301      	adds	r3, #1
   262fa:	4598      	cmp	r8, r3
   262fc:	d1f7      	bne.n	262ee <le_adv_update.constprop.0+0x8a>
   262fe:	e7e2      	b.n	262c6 <le_adv_update.constprop.0+0x62>
   26300:	2300      	movs	r3, #0
   26302:	e7fa      	b.n	262fa <le_adv_update.constprop.0+0x96>
		if (ad[i].type == BT_DATA_NAME_COMPLETE ||
   26304:	f817 2033 	ldrb.w	r2, [r7, r3, lsl #3]
   26308:	3a08      	subs	r2, #8
   2630a:	2a01      	cmp	r2, #1
   2630c:	d919      	bls.n	26342 <le_adv_update.constprop.0+0xde>
	for (i = 0; i < ad_len; i++) {
   2630e:	3301      	adds	r3, #1
   26310:	4599      	cmp	r9, r3
   26312:	d1f7      	bne.n	26304 <le_adv_update.constprop.0+0xa0>
   26314:	e7d8      	b.n	262c8 <le_adv_update.constprop.0+0x64>
   26316:	2300      	movs	r3, #0
   26318:	e7fa      	b.n	26310 <le_adv_update.constprop.0+0xac>
		d[0].data = sd;
   2631a:	2201      	movs	r2, #1
		if (name_type == ADV_NAME_TYPE_SD) {
   2631c:	2e02      	cmp	r6, #2
			d[1].len = 1;
   2631e:	bf08      	it	eq
   26320:	9205      	streq	r2, [sp, #20]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   26322:	f242 0009 	movw	r0, #8201	; 0x2009
			d_len = 2;
   26326:	bf08      	it	eq
   26328:	4632      	moveq	r2, r6
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   2632a:	a902      	add	r1, sp, #8
			d[1].data = &data;
   2632c:	bf08      	it	eq
   2632e:	f8cd d010 	streq.w	sp, [sp, #16]
		d[0].len = sd_len;
   26332:	e9cd 7902 	strd	r7, r9, [sp, #8]
	return hci_set_ad(BT_HCI_OP_LE_SET_SCAN_RSP_DATA, sd, sd_len);
   26336:	f7ec fe81 	bl	1303c <hci_set_ad>
		if (err) {
   2633a:	2800      	cmp	r0, #0
   2633c:	d0b2      	beq.n	262a4 <le_adv_update.constprop.0+0x40>
   2633e:	4604      	mov	r4, r0
   26340:	e7b9      	b.n	262b6 <le_adv_update.constprop.0+0x52>
			return -EINVAL;
   26342:	f06f 0415 	mvn.w	r4, #21
   26346:	e7b6      	b.n	262b6 <le_adv_update.constprop.0+0x52>

00026348 <get_adv_name_type_param>:
	if (param->options & BT_LE_ADV_OPT_USE_NAME) {
   26348:	6843      	ldr	r3, [r0, #4]
   2634a:	f013 0008 	ands.w	r0, r3, #8
   2634e:	d00a      	beq.n	26366 <get_adv_name_type_param+0x1e>
		if (param->options & BT_LE_ADV_OPT_FORCE_NAME_IN_AD) {
   26350:	035a      	lsls	r2, r3, #13
   26352:	d407      	bmi.n	26364 <get_adv_name_type_param+0x1c>
		if ((param->options & BT_LE_ADV_OPT_EXT_ADV) &&
   26354:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
			return ADV_NAME_TYPE_AD;
   26358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   2635c:	bf14      	ite	ne
   2635e:	2002      	movne	r0, #2
   26360:	2001      	moveq	r0, #1
   26362:	4770      	bx	lr
   26364:	2001      	movs	r0, #1
}
   26366:	4770      	bx	lr

00026368 <bt_le_adv_set_enable_legacy>:
{
   26368:	b570      	push	{r4, r5, r6, lr}
   2636a:	4606      	mov	r6, r0
   2636c:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   2636e:	f242 000a 	movw	r0, #8202	; 0x200a
   26372:	2101      	movs	r1, #1
{
   26374:	b086      	sub	sp, #24
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_SET_ADV_ENABLE, 1);
   26376:	f7eb fb3f 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   2637a:	4604      	mov	r4, r0
   2637c:	b1b0      	cbz	r0, 263ac <bt_le_adv_set_enable_legacy+0x44>
   2637e:	300c      	adds	r0, #12
	if (enable) {
   26380:	b195      	cbz	r5, 263a8 <bt_le_adv_set_enable_legacy+0x40>
   26382:	2101      	movs	r1, #1
   26384:	f001 fc11 	bl	27baa <net_buf_simple_add_u8>
	bt_hci_cmd_state_set_init(buf, &state, adv->flags, BT_ADV_ENABLED, enable);
   26388:	4620      	mov	r0, r4
   2638a:	f106 0210 	add.w	r2, r6, #16
   2638e:	a903      	add	r1, sp, #12
   26390:	2307      	movs	r3, #7
   26392:	9500      	str	r5, [sp, #0]
   26394:	f7eb fb1e 	bl	119d4 <bt_hci_cmd_state_set_init>
	err = bt_hci_cmd_send_sync(BT_HCI_OP_LE_SET_ADV_ENABLE, buf, NULL);
   26398:	2200      	movs	r2, #0
   2639a:	4621      	mov	r1, r4
   2639c:	f242 000a 	movw	r0, #8202	; 0x200a
   263a0:	f7eb fb78 	bl	11a94 <bt_hci_cmd_send_sync>
}
   263a4:	b006      	add	sp, #24
   263a6:	bd70      	pop	{r4, r5, r6, pc}
   263a8:	4629      	mov	r1, r5
   263aa:	e7eb      	b.n	26384 <bt_le_adv_set_enable_legacy+0x1c>
		return -ENOBUFS;
   263ac:	f06f 0068 	mvn.w	r0, #104	; 0x68
   263b0:	e7f8      	b.n	263a4 <bt_le_adv_set_enable_legacy+0x3c>

000263b2 <bt_le_adv_set_enable>:
	return bt_le_adv_set_enable_legacy(adv, enable);
   263b2:	f7ff bfd9 	b.w	26368 <bt_le_adv_set_enable_legacy>

000263b6 <bt_le_lim_adv_cancel_timeout>:
	return k_work_cancel_delayable(&adv->lim_adv_timeout_work);
   263b6:	3018      	adds	r0, #24
   263b8:	f7fa ba3e 	b.w	20838 <k_work_cancel_delayable>

000263bc <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   263bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   263be:	ab0b      	add	r3, sp, #44	; 0x2c
   263c0:	9305      	str	r3, [sp, #20]
   263c2:	9303      	str	r3, [sp, #12]
   263c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   263c6:	2201      	movs	r2, #1
   263c8:	9302      	str	r3, [sp, #8]
   263ca:	2300      	movs	r3, #0
   263cc:	4618      	mov	r0, r3
   263ce:	e9cd 3300 	strd	r3, r3, [sp]
   263d2:	f7e7 ff25 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   263d6:	b007      	add	sp, #28
   263d8:	f85d fb04 	ldr.w	pc, [sp], #4

000263dc <bt_encrypt_le>:
}
#endif /* CONFIG_BT_HOST_CRYPTO_PRNG */

int bt_encrypt_le(const uint8_t key[16], const uint8_t plaintext[16],
		  uint8_t enc_data[16])
{
   263dc:	b530      	push	{r4, r5, lr}
   263de:	460d      	mov	r5, r1
   263e0:	4614      	mov	r4, r2
	struct tc_aes_key_sched_struct s;
	uint8_t tmp[16];

	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   263e2:	4601      	mov	r1, r0
{
   263e4:	b0b1      	sub	sp, #196	; 0xc4
	CHECKIF(key == NULL || plaintext == NULL || enc_data == NULL) {
   263e6:	b310      	cbz	r0, 2642e <bt_encrypt_le+0x52>
   263e8:	b30d      	cbz	r5, 2642e <bt_encrypt_le+0x52>
   263ea:	b302      	cbz	r2, 2642e <bt_encrypt_le+0x52>
	}

	LOG_DBG("key %s", bt_hex(key, 16));
	LOG_DBG("plaintext %s", bt_hex(plaintext, 16));

	sys_memcpy_swap(tmp, key, 16);
   263ec:	4668      	mov	r0, sp
   263ee:	f7ed f949 	bl	13684 <sys_memcpy_swap.constprop.0>

	if (tc_aes128_set_encrypt_key(&s, tmp) == TC_CRYPTO_FAIL) {
   263f2:	4669      	mov	r1, sp
   263f4:	a804      	add	r0, sp, #16
   263f6:	f7e9 fc19 	bl	fc2c <tc_aes128_set_encrypt_key>
   263fa:	b1c0      	cbz	r0, 2642e <bt_encrypt_le+0x52>
		return -EINVAL;
	}

	sys_memcpy_swap(tmp, plaintext, 16);
   263fc:	4629      	mov	r1, r5
   263fe:	4668      	mov	r0, sp
   26400:	f7ed f940 	bl	13684 <sys_memcpy_swap.constprop.0>

	if (tc_aes_encrypt(enc_data, tmp, &s) == TC_CRYPTO_FAIL) {
   26404:	4669      	mov	r1, sp
   26406:	4620      	mov	r0, r4
   26408:	aa04      	add	r2, sp, #16
   2640a:	f7ff f88e 	bl	2552a <tc_aes_encrypt>
   2640e:	b170      	cbz	r0, 2642e <bt_encrypt_le+0x52>
   26410:	1e63      	subs	r3, r4, #1
   26412:	f104 0210 	add.w	r2, r4, #16
   26416:	3407      	adds	r4, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   26418:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   2641c:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   26420:	42a3      	cmp	r3, r4
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   26422:	7018      	strb	r0, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   26424:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   26426:	d1f7      	bne.n	26418 <bt_encrypt_le+0x3c>

	sys_mem_swap(enc_data, 16);

	LOG_DBG("enc_data %s", bt_hex(enc_data, 16));

	return 0;
   26428:	2000      	movs	r0, #0
}
   2642a:	b031      	add	sp, #196	; 0xc4
   2642c:	bd30      	pop	{r4, r5, pc}
		return -EINVAL;
   2642e:	f06f 0015 	mvn.w	r0, #21
   26432:	e7fa      	b.n	2642a <bt_encrypt_le+0x4e>

00026434 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26434:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26436:	ab0b      	add	r3, sp, #44	; 0x2c
   26438:	9305      	str	r3, [sp, #20]
   2643a:	9303      	str	r3, [sp, #12]
   2643c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2643e:	9302      	str	r3, [sp, #8]
   26440:	2300      	movs	r3, #0
   26442:	4618      	mov	r0, r3
   26444:	e9cd 3300 	strd	r3, r3, [sp]
   26448:	f7e7 feea 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   2644c:	b007      	add	sp, #28
   2644e:	f85d fb04 	ldr.w	pc, [sp], #4

00026452 <sys_slist_find_and_remove>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26452:	2200      	movs	r2, #0
	return list->head;
   26454:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26456:	b90b      	cbnz	r3, 2645c <sys_slist_find_and_remove+0xa>
   26458:	4618      	mov	r0, r3
   2645a:	4770      	bx	lr
   2645c:	428b      	cmp	r3, r1
   2645e:	d110      	bne.n	26482 <sys_slist_find_and_remove+0x30>
	return node->next;
   26460:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26462:	b942      	cbnz	r2, 26476 <sys_slist_find_and_remove+0x24>
   26464:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   26466:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   26468:	4291      	cmp	r1, r2
   2646a:	d100      	bne.n	2646e <sys_slist_find_and_remove+0x1c>
	list->tail = node;
   2646c:	6043      	str	r3, [r0, #4]
	parent->next = child;
   2646e:	2300      	movs	r3, #0
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26470:	2001      	movs	r0, #1
	parent->next = child;
   26472:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26474:	4770      	bx	lr
	parent->next = child;
   26476:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   26478:	6843      	ldr	r3, [r0, #4]
   2647a:	4299      	cmp	r1, r3
	list->tail = node;
   2647c:	bf08      	it	eq
   2647e:	6042      	streq	r2, [r0, #4]
}
   26480:	e7f5      	b.n	2646e <sys_slist_find_and_remove+0x1c>
	return node->next;
   26482:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26484:	681b      	ldr	r3, [r3, #0]
   26486:	e7e6      	b.n	26456 <sys_slist_find_and_remove+0x4>

00026488 <atomic_and>:
{
   26488:	4603      	mov	r3, r0
   2648a:	b510      	push	{r4, lr}
}
   2648c:	e8d3 0fef 	ldaex	r0, [r3]
   26490:	ea00 0201 	and.w	r2, r0, r1
   26494:	e8c3 2fe4 	stlex	r4, r2, [r3]
   26498:	2c00      	cmp	r4, #0
   2649a:	d1f7      	bne.n	2648c <atomic_and+0x4>
   2649c:	bd10      	pop	{r4, pc}

0002649e <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2649e:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   264a0:	ab0b      	add	r3, sp, #44	; 0x2c
   264a2:	9305      	str	r3, [sp, #20]
   264a4:	9303      	str	r3, [sp, #12]
   264a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   264a8:	9302      	str	r3, [sp, #8]
   264aa:	2300      	movs	r3, #0
   264ac:	4618      	mov	r0, r3
   264ae:	e9cd 3300 	strd	r3, r3, [sp]
   264b2:	f7e7 feb5 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   264b6:	b007      	add	sp, #28
   264b8:	f85d fb04 	ldr.w	pc, [sp], #4

000264bc <tx_complete_work>:
	tx_notify(conn);
   264bc:	3828      	subs	r0, #40	; 0x28
   264be:	f7ed bac3 	b.w	13a48 <tx_notify>

000264c2 <bt_conn_reset_rx_state>:
{
   264c2:	b510      	push	{r4, lr}
   264c4:	4604      	mov	r4, r0
	if (!conn->rx) {
   264c6:	6900      	ldr	r0, [r0, #16]
   264c8:	b118      	cbz	r0, 264d2 <bt_conn_reset_rx_state+0x10>
	net_buf_unref(conn->rx);
   264ca:	f7f2 feb1 	bl	19230 <net_buf_unref>
	conn->rx = NULL;
   264ce:	2300      	movs	r3, #0
   264d0:	6123      	str	r3, [r4, #16]
}
   264d2:	bd10      	pop	{r4, pc}

000264d4 <conn_lookup_handle>:
{
   264d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   264d8:	4607      	mov	r7, r0
   264da:	460e      	mov	r6, r1
   264dc:	4690      	mov	r8, r2
	for (i = 0; i < size; i++) {
   264de:	2400      	movs	r4, #0
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   264e0:	f04f 09c8 	mov.w	r9, #200	; 0xc8
	for (i = 0; i < size; i++) {
   264e4:	42b4      	cmp	r4, r6
   264e6:	d103      	bne.n	264f0 <conn_lookup_handle+0x1c>
	return NULL;
   264e8:	2300      	movs	r3, #0
}
   264ea:	4618      	mov	r0, r3
   264ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		struct bt_conn *conn = bt_conn_ref(&conns[i]);
   264f0:	fb09 7004 	mla	r0, r9, r4, r7
   264f4:	f7ed fd5a 	bl	13fac <bt_conn_ref>
   264f8:	4603      	mov	r3, r0
		if (!conn) {
   264fa:	b158      	cbz	r0, 26514 <conn_lookup_handle+0x40>
		if (!bt_conn_is_handle_valid(conn)) {
   264fc:	7b45      	ldrb	r5, [r0, #13]
/* Look up an existing connection */
struct bt_conn *bt_conn_lookup_handle(uint16_t handle);

static inline bool bt_conn_is_handle_valid(struct bt_conn *conn)
{
	switch (conn->state) {
   264fe:	2d01      	cmp	r5, #1
   26500:	d002      	beq.n	26508 <conn_lookup_handle+0x34>
   26502:	3d07      	subs	r5, #7
   26504:	2d01      	cmp	r5, #1
   26506:	d803      	bhi.n	26510 <conn_lookup_handle+0x3c>
		if (conn->handle != handle) {
   26508:	881a      	ldrh	r2, [r3, #0]
   2650a:	4542      	cmp	r2, r8
   2650c:	d0ed      	beq.n	264ea <conn_lookup_handle+0x16>
			bt_conn_unref(conn);
   2650e:	4618      	mov	r0, r3
   26510:	f7ed fd74 	bl	13ffc <bt_conn_unref>
	for (i = 0; i < size; i++) {
   26514:	3401      	adds	r4, #1
   26516:	e7e5      	b.n	264e4 <conn_lookup_handle+0x10>

00026518 <bt_conn_connected>:
{
   26518:	b510      	push	{r4, lr}
   2651a:	4604      	mov	r4, r0
	bt_l2cap_connected(conn);
   2651c:	f7ee faa8 	bl	14a70 <bt_l2cap_connected>
	notify_connected(conn);
   26520:	4620      	mov	r0, r4
}
   26522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	notify_connected(conn);
   26526:	f7ed ba59 	b.w	139dc <notify_connected>

0002652a <bt_conn_disconnect>:
{
   2652a:	b510      	push	{r4, lr}
	switch (conn->state) {
   2652c:	7b43      	ldrb	r3, [r0, #13]
{
   2652e:	4604      	mov	r4, r0
	switch (conn->state) {
   26530:	3b02      	subs	r3, #2
   26532:	2b06      	cmp	r3, #6
   26534:	d816      	bhi.n	26564 <bt_conn_disconnect+0x3a>
   26536:	e8df f003 	tbb	[pc, r3]
   2653a:	1504      	.short	0x1504
   2653c:	0b091515 	.word	0x0b091515
   26540:	09          	.byte	0x09
   26541:	00          	.byte	0x00
		conn->err = reason;
   26542:	7301      	strb	r1, [r0, #12]
		bt_conn_set_state(conn, BT_CONN_DISCONNECTED);
   26544:	2100      	movs	r1, #0
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   26546:	4620      	mov	r0, r4
   26548:	f7ed fd90 	bl	1406c <bt_conn_set_state>
{
   2654c:	2000      	movs	r0, #0
}
   2654e:	bd10      	pop	{r4, pc}
	err = bt_hci_disconnect(conn->handle, reason);
   26550:	8800      	ldrh	r0, [r0, #0]
   26552:	f7ff fcd5 	bl	25f00 <bt_hci_disconnect>
	if (err) {
   26556:	2800      	cmp	r0, #0
   26558:	d1f9      	bne.n	2654e <bt_conn_disconnect+0x24>
	if (conn->state == BT_CONN_CONNECTED) {
   2655a:	7b63      	ldrb	r3, [r4, #13]
   2655c:	2b07      	cmp	r3, #7
   2655e:	d1f5      	bne.n	2654c <bt_conn_disconnect+0x22>
		bt_conn_set_state(conn, BT_CONN_DISCONNECTING);
   26560:	2108      	movs	r1, #8
   26562:	e7f0      	b.n	26546 <bt_conn_disconnect+0x1c>
		return -ENOTCONN;
   26564:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   26568:	e7f1      	b.n	2654e <bt_conn_disconnect+0x24>

0002656a <bt_conn_set_security>:
{
   2656a:	b538      	push	{r3, r4, r5, lr}
	if (conn->state != BT_CONN_CONNECTED) {
   2656c:	7b43      	ldrb	r3, [r0, #13]
{
   2656e:	4604      	mov	r4, r0
	if (conn->state != BT_CONN_CONNECTED) {
   26570:	2b07      	cmp	r3, #7
{
   26572:	460d      	mov	r5, r1
	if (conn->state != BT_CONN_CONNECTED) {
   26574:	d122      	bne.n	265bc <bt_conn_set_security+0x52>
	if (conn->sec_level >= sec || conn->required_sec_level >= sec) {
   26576:	7a43      	ldrb	r3, [r0, #9]
   26578:	428b      	cmp	r3, r1
   2657a:	d215      	bcs.n	265a8 <bt_conn_set_security+0x3e>
   2657c:	7a83      	ldrb	r3, [r0, #10]
   2657e:	428b      	cmp	r3, r1
   26580:	d212      	bcs.n	265a8 <bt_conn_set_security+0x3e>
	if (val) {
   26582:	060b      	lsls	r3, r1, #24
	atomic_set_bit_to(conn->flags, BT_CONN_FORCE_PAIR,
   26584:	f100 0004 	add.w	r0, r0, #4
   26588:	d510      	bpl.n	265ac <bt_conn_set_security+0x42>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   2658a:	e8d0 3fef 	ldaex	r3, [r0]
   2658e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   26592:	e8c0 3fe2 	stlex	r2, r3, [r0]
   26596:	2a00      	cmp	r2, #0
   26598:	d1f7      	bne.n	2658a <bt_conn_set_security+0x20>
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   2659a:	f005 057f 	and.w	r5, r5, #127	; 0x7f
		return bt_smp_start_security(conn);
   2659e:	4620      	mov	r0, r4
	conn->required_sec_level = sec & ~BT_SECURITY_FORCE_PAIR;
   265a0:	72a5      	strb	r5, [r4, #10]
		return bt_smp_start_security(conn);
   265a2:	f7f1 fc05 	bl	17db0 <bt_smp_start_security>
	if (err) {
   265a6:	b930      	cbnz	r0, 265b6 <bt_conn_set_security+0x4c>
		return -ENOTCONN;
   265a8:	2000      	movs	r0, #0
}
   265aa:	bd38      	pop	{r3, r4, r5, pc}
		(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   265ac:	f46f 6100 	mvn.w	r1, #2048	; 0x800
   265b0:	f7ff ff6a 	bl	26488 <atomic_and>
   265b4:	e7f1      	b.n	2659a <bt_conn_set_security+0x30>
		conn->required_sec_level = conn->sec_level;
   265b6:	7a63      	ldrb	r3, [r4, #9]
   265b8:	72a3      	strb	r3, [r4, #10]
   265ba:	e7f6      	b.n	265aa <bt_conn_set_security+0x40>
		return -ENOTCONN;
   265bc:	f06f 007f 	mvn.w	r0, #127	; 0x7f
   265c0:	e7f3      	b.n	265aa <bt_conn_set_security+0x40>

000265c2 <bt_conn_get_security>:
}
   265c2:	7a40      	ldrb	r0, [r0, #9]
   265c4:	4770      	bx	lr

000265c6 <bt_conn_is_peer_addr_le>:
{
   265c6:	b538      	push	{r3, r4, r5, lr}
	if (id != conn->id) {
   265c8:	7a03      	ldrb	r3, [r0, #8]
{
   265ca:	4604      	mov	r4, r0
	if (id != conn->id) {
   265cc:	428b      	cmp	r3, r1
{
   265ce:	4615      	mov	r5, r2
	if (id != conn->id) {
   265d0:	d115      	bne.n	265fe <bt_conn_is_peer_addr_le+0x38>
	return memcmp(a, b, sizeof(*a));
   265d2:	f100 0190 	add.w	r1, r0, #144	; 0x90
   265d6:	2207      	movs	r2, #7
   265d8:	4628      	mov	r0, r5
   265da:	f003 f842 	bl	29662 <memcmp>
	if (bt_addr_le_eq(peer, &conn->le.dst)) {
   265de:	b180      	cbz	r0, 26602 <bt_conn_is_peer_addr_le+0x3c>
	if (conn->role == BT_HCI_ROLE_CENTRAL) {
   265e0:	78e3      	ldrb	r3, [r4, #3]
   265e2:	2207      	movs	r2, #7
   265e4:	b943      	cbnz	r3, 265f8 <bt_conn_is_peer_addr_le+0x32>
   265e6:	f104 019e 	add.w	r1, r4, #158	; 0x9e
   265ea:	4628      	mov	r0, r5
   265ec:	f003 f839 	bl	29662 <memcmp>
	return bt_addr_le_cmp(a, b) == 0;
   265f0:	fab0 f080 	clz	r0, r0
   265f4:	0940      	lsrs	r0, r0, #5
}
   265f6:	bd38      	pop	{r3, r4, r5, pc}
	return memcmp(a, b, sizeof(*a));
   265f8:	f104 0197 	add.w	r1, r4, #151	; 0x97
   265fc:	e7f5      	b.n	265ea <bt_conn_is_peer_addr_le+0x24>
		return false;
   265fe:	2000      	movs	r0, #0
   26600:	e7f9      	b.n	265f6 <bt_conn_is_peer_addr_le+0x30>
		return true;
   26602:	2001      	movs	r0, #1
   26604:	e7f7      	b.n	265f6 <bt_conn_is_peer_addr_le+0x30>

00026606 <bt_conn_get_dst>:
}
   26606:	3090      	adds	r0, #144	; 0x90
   26608:	4770      	bx	lr

0002660a <bt_conn_le_conn_update>:
{
   2660a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2660c:	4607      	mov	r7, r0
   2660e:	460d      	mov	r5, r1
	buf = bt_hci_cmd_create(BT_HCI_OP_LE_CONN_UPDATE,
   26610:	f242 0013 	movw	r0, #8211	; 0x2013
   26614:	210e      	movs	r1, #14
   26616:	f7eb f9ef 	bl	119f8 <bt_hci_cmd_create>
	if (!buf) {
   2661a:	4606      	mov	r6, r0
   2661c:	b1d0      	cbz	r0, 26654 <bt_conn_le_conn_update+0x4a>
	return net_buf_simple_add(&buf->b, len);
   2661e:	210e      	movs	r1, #14
   26620:	300c      	adds	r0, #12
   26622:	f7f2 ff27 	bl	19474 <net_buf_simple_add>
   26626:	4604      	mov	r4, r0
__ssp_bos_icheck3(memset, void *, int)
   26628:	220e      	movs	r2, #14
   2662a:	2100      	movs	r1, #0
   2662c:	f003 f863 	bl	296f6 <memset>
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26630:	883b      	ldrh	r3, [r7, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26632:	4631      	mov	r1, r6
	conn_update->handle = sys_cpu_to_le16(conn->handle);
   26634:	8023      	strh	r3, [r4, #0]
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   26636:	882b      	ldrh	r3, [r5, #0]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26638:	2200      	movs	r2, #0
	conn_update->conn_interval_min = sys_cpu_to_le16(param->interval_min);
   2663a:	8063      	strh	r3, [r4, #2]
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   2663c:	886b      	ldrh	r3, [r5, #2]
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   2663e:	f242 0013 	movw	r0, #8211	; 0x2013
	conn_update->conn_interval_max = sys_cpu_to_le16(param->interval_max);
   26642:	80a3      	strh	r3, [r4, #4]
	conn_update->conn_latency = sys_cpu_to_le16(param->latency);
   26644:	88ab      	ldrh	r3, [r5, #4]
   26646:	80e3      	strh	r3, [r4, #6]
	conn_update->supervision_timeout = sys_cpu_to_le16(param->timeout);
   26648:	88eb      	ldrh	r3, [r5, #6]
   2664a:	8123      	strh	r3, [r4, #8]
}
   2664c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return bt_hci_cmd_send_sync(BT_HCI_OP_LE_CONN_UPDATE, buf, NULL);
   26650:	f7eb ba20 	b.w	11a94 <bt_hci_cmd_send_sync>
}
   26654:	f06f 0068 	mvn.w	r0, #104	; 0x68
   26658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0002665a <l2cap_connected>:
}
   2665a:	4770      	bx	lr

0002665c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2665c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2665e:	ab0b      	add	r3, sp, #44	; 0x2c
   26660:	9305      	str	r3, [sp, #20]
   26662:	9303      	str	r3, [sp, #12]
   26664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   26666:	9302      	str	r3, [sp, #8]
   26668:	2300      	movs	r3, #0
   2666a:	4618      	mov	r0, r3
   2666c:	e9cd 3300 	strd	r3, r3, [sp]
   26670:	f7e7 fdd6 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   26674:	b007      	add	sp, #28
   26676:	f85d fb04 	ldr.w	pc, [sp], #4

0002667a <l2cap_disconnected>:
static void l2cap_disconnected(struct bt_l2cap_chan *chan)
   2667a:	4770      	bx	lr

0002667c <bt_l2cap_chan_del>:
{
   2667c:	b570      	push	{r4, r5, r6, lr}
   2667e:	4604      	mov	r4, r0
	if (!chan->conn) {
   26680:	e9d0 3500 	ldrd	r3, r5, [r0]
   26684:	b123      	cbz	r3, 26690 <bt_l2cap_chan_del+0x14>
	if (ops->disconnected) {
   26686:	686b      	ldr	r3, [r5, #4]
   26688:	b103      	cbz	r3, 2668c <bt_l2cap_chan_del+0x10>
		ops->disconnected(chan);
   2668a:	4798      	blx	r3
	chan->conn = NULL;
   2668c:	2300      	movs	r3, #0
   2668e:	6023      	str	r3, [r4, #0]
	if (chan->destroy) {
   26690:	68e3      	ldr	r3, [r4, #12]
   26692:	b10b      	cbz	r3, 26698 <bt_l2cap_chan_del+0x1c>
		chan->destroy(chan);
   26694:	4620      	mov	r0, r4
   26696:	4798      	blx	r3
	if (ops->released) {
   26698:	6a2b      	ldr	r3, [r5, #32]
   2669a:	b11b      	cbz	r3, 266a4 <bt_l2cap_chan_del+0x28>
		ops->released(chan);
   2669c:	4620      	mov	r0, r4
}
   2669e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		ops->released(chan);
   266a2:	4718      	bx	r3
}
   266a4:	bd70      	pop	{r4, r5, r6, pc}

000266a6 <bt_l2cap_disconnected>:
{
   266a6:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   266a8:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266aa:	b130      	cbz	r0, 266ba <bt_l2cap_disconnected+0x14>
	return node->next;
   266ac:	f850 4908 	ldr.w	r4, [r0], #-8
   266b0:	b104      	cbz	r4, 266b4 <bt_l2cap_disconnected+0xe>
   266b2:	3c08      	subs	r4, #8
		bt_l2cap_chan_del(chan);
   266b4:	f7ff ffe2 	bl	2667c <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266b8:	b904      	cbnz	r4, 266bc <bt_l2cap_disconnected+0x16>
}
   266ba:	bd38      	pop	{r3, r4, r5, pc}
   266bc:	68a5      	ldr	r5, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266be:	b12d      	cbz	r5, 266cc <bt_l2cap_disconnected+0x26>
		bt_l2cap_chan_del(chan);
   266c0:	4620      	mov	r0, r4
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266c2:	3d08      	subs	r5, #8
		bt_l2cap_chan_del(chan);
   266c4:	f7ff ffda 	bl	2667c <bt_l2cap_chan_del>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266c8:	462c      	mov	r4, r5
   266ca:	e7f7      	b.n	266bc <bt_l2cap_disconnected+0x16>
		bt_l2cap_chan_del(chan);
   266cc:	4620      	mov	r0, r4
}
   266ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		bt_l2cap_chan_del(chan);
   266d2:	f7ff bfd3 	b.w	2667c <bt_l2cap_chan_del>

000266d6 <bt_l2cap_security_changed>:
{
   266d6:	b538      	push	{r3, r4, r5, lr}
	return list->head;
   266d8:	6d43      	ldr	r3, [r0, #84]	; 0x54
   266da:	460d      	mov	r5, r1
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266dc:	b1bb      	cbz	r3, 2670e <bt_l2cap_security_changed+0x38>
   266de:	4618      	mov	r0, r3
	return node->next;
   266e0:	f850 4908 	ldr.w	r4, [r0], #-8
   266e4:	b104      	cbz	r4, 266e8 <bt_l2cap_security_changed+0x12>
   266e6:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   266e8:	f853 3c04 	ldr.w	r3, [r3, #-4]
   266ec:	689b      	ldr	r3, [r3, #8]
   266ee:	b10b      	cbz	r3, 266f4 <bt_l2cap_security_changed+0x1e>
			chan->ops->encrypt_change(chan, hci_status);
   266f0:	4629      	mov	r1, r5
   266f2:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   266f4:	b15c      	cbz	r4, 2670e <bt_l2cap_security_changed+0x38>
   266f6:	4620      	mov	r0, r4
   266f8:	68a4      	ldr	r4, [r4, #8]
   266fa:	6843      	ldr	r3, [r0, #4]
   266fc:	b124      	cbz	r4, 26708 <bt_l2cap_security_changed+0x32>
		if (chan->ops->encrypt_change) {
   266fe:	689b      	ldr	r3, [r3, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&conn->channels, chan, next, node) {
   26700:	3c08      	subs	r4, #8
		if (chan->ops->encrypt_change) {
   26702:	2b00      	cmp	r3, #0
   26704:	d1f4      	bne.n	266f0 <bt_l2cap_security_changed+0x1a>
   26706:	e7f6      	b.n	266f6 <bt_l2cap_security_changed+0x20>
   26708:	689b      	ldr	r3, [r3, #8]
   2670a:	2b00      	cmp	r3, #0
   2670c:	d1f0      	bne.n	266f0 <bt_l2cap_security_changed+0x1a>
}
   2670e:	bd38      	pop	{r3, r4, r5, pc}

00026710 <bt_l2cap_create_pdu_timeout>:
	return bt_conn_create_pdu_timeout(pool,
   26710:	3104      	adds	r1, #4
   26712:	f7ed bdb5 	b.w	14280 <bt_conn_create_pdu_timeout>

00026716 <bt_l2cap_send_cb>:
{
   26716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   2671a:	4614      	mov	r4, r2
   2671c:	4605      	mov	r5, r0
   2671e:	460f      	mov	r7, r1
	return net_buf_simple_push(&buf->b, len);
   26720:	f102 000c 	add.w	r0, r2, #12
   26724:	2104      	movs	r1, #4
   26726:	461e      	mov	r6, r3
   26728:	f8dd 8018 	ldr.w	r8, [sp, #24]
   2672c:	f7f2 fe46 	bl	193bc <net_buf_simple_push>
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26730:	8a22      	ldrh	r2, [r4, #16]
	hdr->cid = sys_cpu_to_le16(cid);
   26732:	8047      	strh	r7, [r0, #2]
	hdr->len = sys_cpu_to_le16(buf->len - sizeof(*hdr));
   26734:	3a04      	subs	r2, #4
   26736:	8002      	strh	r2, [r0, #0]
	return bt_conn_send_cb(conn, buf, cb, user_data);
   26738:	4643      	mov	r3, r8
   2673a:	4632      	mov	r2, r6
   2673c:	4621      	mov	r1, r4
   2673e:	4628      	mov	r0, r5
}
   26740:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_conn_send_cb(conn, buf, cb, user_data);
   26744:	f7ed bb92 	b.w	13e6c <bt_conn_send_cb>

00026748 <bt_l2cap_le_lookup_tx_cid>:
	return list->head;
   26748:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2674a:	b128      	cbz	r0, 26758 <bt_l2cap_le_lookup_tx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   2674c:	8b83      	ldrh	r3, [r0, #28]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2674e:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->tx.cid == cid) {
   26750:	428b      	cmp	r3, r1
   26752:	d001      	beq.n	26758 <bt_l2cap_le_lookup_tx_cid+0x10>
	return node->next;
   26754:	6880      	ldr	r0, [r0, #8]
   26756:	e7f8      	b.n	2674a <bt_l2cap_le_lookup_tx_cid+0x2>
}
   26758:	4770      	bx	lr

0002675a <bt_l2cap_le_lookup_rx_cid>:
	return list->head;
   2675a:	6d40      	ldr	r0, [r0, #84]	; 0x54
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   2675c:	b128      	cbz	r0, 2676a <bt_l2cap_le_lookup_rx_cid+0x10>
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   2675e:	8983      	ldrh	r3, [r0, #12]
	SYS_SLIST_FOR_EACH_CONTAINER(&conn->channels, chan, node) {
   26760:	3808      	subs	r0, #8
		if (BT_L2CAP_LE_CHAN(chan)->rx.cid == cid) {
   26762:	428b      	cmp	r3, r1
   26764:	d001      	beq.n	2676a <bt_l2cap_le_lookup_rx_cid+0x10>
	return node->next;
   26766:	6880      	ldr	r0, [r0, #8]
   26768:	e7f8      	b.n	2675c <bt_l2cap_le_lookup_rx_cid+0x2>
}
   2676a:	4770      	bx	lr

0002676c <bt_l2cap_init>:
		(void)memset(&l2cap_tx_meta_data_storage[i], 0,
					sizeof(l2cap_tx_meta_data_storage[i]));
		k_fifo_put(&free_l2cap_tx_meta_data, &l2cap_tx_meta_data_storage[i]);
	}
#endif /* CONFIG_BT_L2CAP_DYNAMIC_CHANNEL */
}
   2676c:	4770      	bx	lr

0002676e <sys_slist_get>:
Z_GENLIST_GET(slist, snode)
   2676e:	4603      	mov	r3, r0
	return list->head;
   26770:	6800      	ldr	r0, [r0, #0]
Z_GENLIST_GET(slist, snode)
   26772:	b128      	cbz	r0, 26780 <sys_slist_get+0x12>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   26774:	6859      	ldr	r1, [r3, #4]
	return node->next;
   26776:	6802      	ldr	r2, [r0, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
   26778:	4288      	cmp	r0, r1
	list->head = node;
   2677a:	601a      	str	r2, [r3, #0]
	list->tail = node;
   2677c:	bf08      	it	eq
   2677e:	605a      	streq	r2, [r3, #4]
Z_GENLIST_GET(slist, snode)
   26780:	4770      	bx	lr

00026782 <net_buf_frags_len>:
 * @param buf Buffer to start off with.
 *
 * @return Number of bytes in the buffer and its fragments.
 */
static inline size_t net_buf_frags_len(struct net_buf *buf)
{
   26782:	4603      	mov	r3, r0
	size_t bytes = 0;
   26784:	2000      	movs	r0, #0

	while (buf) {
   26786:	b903      	cbnz	r3, 2678a <net_buf_frags_len+0x8>
		bytes += buf->len;
		buf = buf->frags;
	}

	return bytes;
}
   26788:	4770      	bx	lr
		bytes += buf->len;
   2678a:	8a1a      	ldrh	r2, [r3, #16]
		buf = buf->frags;
   2678c:	685b      	ldr	r3, [r3, #4]
		bytes += buf->len;
   2678e:	4410      	add	r0, r2
		buf = buf->frags;
   26790:	e7f9      	b.n	26786 <net_buf_frags_len+0x4>

00026792 <attr_read_type_cb>:
{
   26792:	b510      	push	{r4, lr}
	if (!data->rsp->len) {
   26794:	68d4      	ldr	r4, [r2, #12]
   26796:	3102      	adds	r1, #2
   26798:	7823      	ldrb	r3, [r4, #0]
   2679a:	b913      	cbnz	r3, 267a2 <attr_read_type_cb+0x10>
		data->rsp->len = read + sizeof(*data->item);
   2679c:	7021      	strb	r1, [r4, #0]
	return true;
   2679e:	2001      	movs	r0, #1
}
   267a0:	bd10      	pop	{r4, pc}
	} else if (data->rsp->len != read + sizeof(*data->item)) {
   267a2:	428b      	cmp	r3, r1
   267a4:	d0fb      	beq.n	2679e <attr_read_type_cb+0xc>
		frag->len -= sizeof(*data->item);
   267a6:	8a03      	ldrh	r3, [r0, #16]
   267a8:	3b02      	subs	r3, #2
   267aa:	8203      	strh	r3, [r0, #16]
		data->item = NULL;
   267ac:	2000      	movs	r0, #0
   267ae:	6110      	str	r0, [r2, #16]
		return false;
   267b0:	e7f6      	b.n	267a0 <attr_read_type_cb+0xe>

000267b2 <att_prepare_write_req>:
}
   267b2:	2006      	movs	r0, #6
   267b4:	4770      	bx	lr

000267b6 <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   267b6:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   267ba:	4108      	asrs	r0, r1
}
   267bc:	f000 0001 	and.w	r0, r0, #1
   267c0:	4770      	bx	lr

000267c2 <write_cb>:
{
   267c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
   267c4:	4614      	mov	r4, r2
	data->err = bt_gatt_check_perm(data->conn, attr,
   267c6:	4601      	mov	r1, r0
{
   267c8:	4605      	mov	r5, r0
	data->err = bt_gatt_check_perm(data->conn, attr,
   267ca:	f44f 7295 	mov.w	r2, #298	; 0x12a
   267ce:	6820      	ldr	r0, [r4, #0]
   267d0:	f000 fddc 	bl	2738c <bt_gatt_check_perm>
   267d4:	7520      	strb	r0, [r4, #20]
	if (data->err) {
   267d6:	bb00      	cbnz	r0, 2681a <write_cb+0x58>
	if (!data->req) {
   267d8:	7a23      	ldrb	r3, [r4, #8]
   267da:	b1b3      	cbz	r3, 2680a <write_cb+0x48>
	} else if (data->req == BT_ATT_OP_EXEC_WRITE_REQ) {
   267dc:	f1a3 0218 	sub.w	r2, r3, #24
   267e0:	4253      	negs	r3, r2
   267e2:	4153      	adcs	r3, r2
   267e4:	009b      	lsls	r3, r3, #2
	write = attr->write(data->conn, attr, data->value, data->len,
   267e6:	9301      	str	r3, [sp, #4]
   267e8:	8a63      	ldrh	r3, [r4, #18]
   267ea:	4629      	mov	r1, r5
   267ec:	9300      	str	r3, [sp, #0]
   267ee:	68ae      	ldr	r6, [r5, #8]
   267f0:	8a23      	ldrh	r3, [r4, #16]
   267f2:	68e2      	ldr	r2, [r4, #12]
   267f4:	6820      	ldr	r0, [r4, #0]
   267f6:	47b0      	blx	r6
	if (write < 0 || write != data->len) {
   267f8:	2800      	cmp	r0, #0
   267fa:	db08      	blt.n	2680e <write_cb+0x4c>
   267fc:	8a23      	ldrh	r3, [r4, #16]
   267fe:	4283      	cmp	r3, r0
   26800:	d10e      	bne.n	26820 <write_cb+0x5e>
	data->err = 0U;
   26802:	2300      	movs	r3, #0
	return BT_GATT_ITER_CONTINUE;
   26804:	2001      	movs	r0, #1
	data->err = 0U;
   26806:	7523      	strb	r3, [r4, #20]
	return BT_GATT_ITER_CONTINUE;
   26808:	e008      	b.n	2681c <write_cb+0x5a>
		flags |= BT_GATT_WRITE_FLAG_CMD;
   2680a:	2302      	movs	r3, #2
   2680c:	e7eb      	b.n	267e6 <write_cb+0x24>
	if (err < 0 && err >= -0xff) {
   2680e:	f110 0fff 	cmn.w	r0, #255	; 0xff
   26812:	d305      	bcc.n	26820 <write_cb+0x5e>
		return -err;
   26814:	4240      	negs	r0, r0
   26816:	b2c0      	uxtb	r0, r0
		data->err = err_to_att(write);
   26818:	7520      	strb	r0, [r4, #20]
		return BT_GATT_ITER_STOP;
   2681a:	2000      	movs	r0, #0
}
   2681c:	b002      	add	sp, #8
   2681e:	bd70      	pop	{r4, r5, r6, pc}
	return BT_ATT_ERR_UNLIKELY;
   26820:	200e      	movs	r0, #14
   26822:	e7f9      	b.n	26818 <write_cb+0x56>

00026824 <bt_gatt_foreach_attr>:
 *  @param user_data Data to pass to the callback.
 */
static inline void bt_gatt_foreach_attr(uint16_t start_handle, uint16_t end_handle,
					bt_gatt_attr_func_t func,
					void *user_data)
{
   26824:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   26826:	e9cd 2301 	strd	r2, r3, [sp, #4]
   2682a:	2300      	movs	r3, #0
   2682c:	461a      	mov	r2, r3
   2682e:	9300      	str	r3, [sp, #0]
   26830:	f7ef fe0e 	bl	16450 <bt_gatt_foreach_attr_type>
				  user_data);
}
   26834:	b005      	add	sp, #20
   26836:	f85d fb04 	ldr.w	pc, [sp], #4

0002683a <att_chan_mtu_updated>:
{
   2683a:	b470      	push	{r4, r5, r6}
	struct bt_att *att = updated_chan->att;
   2683c:	6805      	ldr	r5, [r0, #0]
	return list->head;
   2683e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26840:	b352      	cbz	r2, 26898 <att_chan_mtu_updated+0x5e>
	return node->next;
   26842:	6813      	ldr	r3, [r2, #0]
   26844:	b103      	cbz	r3, 26848 <att_chan_mtu_updated+0xe>
   26846:	3bf0      	subs	r3, #240	; 0xf0
   26848:	f1a2 04f0 	sub.w	r4, r2, #240	; 0xf0
   2684c:	2200      	movs	r2, #0
   2684e:	4611      	mov	r1, r2
   26850:	e000      	b.n	26854 <att_chan_mtu_updated+0x1a>
   26852:	3bf0      	subs	r3, #240	; 0xf0
		if (chan == updated_chan) {
   26854:	4284      	cmp	r4, r0
   26856:	d007      	beq.n	26868 <att_chan_mtu_updated+0x2e>
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   26858:	8d66      	ldrh	r6, [r4, #42]	; 0x2a
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   2685a:	8b64      	ldrh	r4, [r4, #26]
		max_tx = MAX(max_tx, chan->chan.tx.mtu);
   2685c:	42b1      	cmp	r1, r6
   2685e:	bf38      	it	cc
   26860:	4631      	movcc	r1, r6
		max_rx = MAX(max_rx, chan->chan.rx.mtu);
   26862:	42a2      	cmp	r2, r4
   26864:	bf38      	it	cc
   26866:	4622      	movcc	r2, r4
   26868:	461c      	mov	r4, r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   2686a:	b12b      	cbz	r3, 26878 <att_chan_mtu_updated+0x3e>
   2686c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   26870:	2b00      	cmp	r3, #0
   26872:	d1ee      	bne.n	26852 <att_chan_mtu_updated+0x18>
		if (chan == updated_chan) {
   26874:	4284      	cmp	r4, r0
   26876:	d1ef      	bne.n	26858 <att_chan_mtu_updated+0x1e>
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   26878:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
	    (updated_chan->chan.rx.mtu > max_rx)) {
   2687a:	8b40      	ldrh	r0, [r0, #26]
	if ((updated_chan->chan.tx.mtu > max_tx) ||
   2687c:	428b      	cmp	r3, r1
   2687e:	d801      	bhi.n	26884 <att_chan_mtu_updated+0x4a>
   26880:	4290      	cmp	r0, r2
   26882:	d90b      	bls.n	2689c <att_chan_mtu_updated+0x62>
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   26884:	4282      	cmp	r2, r0
   26886:	bf38      	it	cc
   26888:	4602      	movcc	r2, r0
   2688a:	4299      	cmp	r1, r3
   2688c:	6828      	ldr	r0, [r5, #0]
   2688e:	bf38      	it	cc
   26890:	4619      	movcc	r1, r3
}
   26892:	bc70      	pop	{r4, r5, r6}
		bt_gatt_att_max_mtu_changed(att->conn, max_tx, max_rx);
   26894:	f7f0 bb7a 	b.w	16f8c <bt_gatt_att_max_mtu_changed>
   26898:	4611      	mov	r1, r2
   2689a:	e7ed      	b.n	26878 <att_chan_mtu_updated+0x3e>
}
   2689c:	bc70      	pop	{r4, r5, r6}
   2689e:	4770      	bx	lr

000268a0 <attr_read_group_cb>:
	if (!data->rsp->len) {
   268a0:	68d0      	ldr	r0, [r2, #12]
   268a2:	3104      	adds	r1, #4
   268a4:	7803      	ldrb	r3, [r0, #0]
   268a6:	b913      	cbnz	r3, 268ae <attr_read_group_cb+0xe>
		data->rsp->len = read + sizeof(*data->group);
   268a8:	7001      	strb	r1, [r0, #0]
	return true;
   268aa:	2001      	movs	r0, #1
   268ac:	4770      	bx	lr
	} else if (data->rsp->len != read + sizeof(*data->group)) {
   268ae:	428b      	cmp	r3, r1
   268b0:	d0fb      	beq.n	268aa <attr_read_group_cb+0xa>
		data->group = NULL;
   268b2:	2000      	movs	r0, #0
		data->buf->len -= sizeof(*data->group);
   268b4:	6891      	ldr	r1, [r2, #8]
   268b6:	8a0b      	ldrh	r3, [r1, #16]
   268b8:	3b04      	subs	r3, #4
   268ba:	820b      	strh	r3, [r1, #16]
		data->group = NULL;
   268bc:	6110      	str	r0, [r2, #16]
}
   268be:	4770      	bx	lr

000268c0 <find_info_cb>:
{
   268c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (!data->rsp) {
   268c2:	6893      	ldr	r3, [r2, #8]
{
   268c4:	4605      	mov	r5, r0
   268c6:	460f      	mov	r7, r1
   268c8:	4614      	mov	r4, r2
	struct bt_att_chan *chan = data->chan;
   268ca:	6816      	ldr	r6, [r2, #0]
	if (!data->rsp) {
   268cc:	b963      	cbnz	r3, 268e8 <find_info_cb+0x28>
	return net_buf_simple_add(&buf->b, len);
   268ce:	6850      	ldr	r0, [r2, #4]
   268d0:	2101      	movs	r1, #1
   268d2:	300c      	adds	r0, #12
   268d4:	f7f2 fdce 	bl	19474 <net_buf_simple_add>
		data->rsp = net_buf_add(data->buf, sizeof(*data->rsp));
   268d8:	60a0      	str	r0, [r4, #8]
		data->rsp->format = (attr->uuid->type == BT_UUID_TYPE_16) ?
   268da:	682b      	ldr	r3, [r5, #0]
   268dc:	781b      	ldrb	r3, [r3, #0]
   268de:	2b00      	cmp	r3, #0
   268e0:	bf14      	ite	ne
   268e2:	2302      	movne	r3, #2
   268e4:	2301      	moveq	r3, #1
   268e6:	7003      	strb	r3, [r0, #0]
	switch (data->rsp->format) {
   268e8:	68a3      	ldr	r3, [r4, #8]
   268ea:	781b      	ldrb	r3, [r3, #0]
   268ec:	2b01      	cmp	r3, #1
   268ee:	d003      	beq.n	268f8 <find_info_cb+0x38>
   268f0:	2b02      	cmp	r3, #2
   268f2:	d019      	beq.n	26928 <find_info_cb+0x68>
   268f4:	2000      	movs	r0, #0
   268f6:	e016      	b.n	26926 <find_info_cb+0x66>
		if (attr->uuid->type != BT_UUID_TYPE_16) {
   268f8:	682b      	ldr	r3, [r5, #0]
   268fa:	781b      	ldrb	r3, [r3, #0]
   268fc:	2b00      	cmp	r3, #0
   268fe:	d1f9      	bne.n	268f4 <find_info_cb+0x34>
   26900:	6860      	ldr	r0, [r4, #4]
   26902:	2104      	movs	r1, #4
   26904:	300c      	adds	r0, #12
   26906:	f7f2 fdb5 	bl	19474 <net_buf_simple_add>
		data->info16 = net_buf_add(data->buf, sizeof(*data->info16));
   2690a:	60e0      	str	r0, [r4, #12]
		data->info16->handle = sys_cpu_to_le16(handle);
   2690c:	8007      	strh	r7, [r0, #0]
		data->info16->uuid = sys_cpu_to_le16(BT_UUID_16(attr->uuid)->val);
   2690e:	682a      	ldr	r2, [r5, #0]
   26910:	68e3      	ldr	r3, [r4, #12]
   26912:	8852      	ldrh	r2, [r2, #2]
   26914:	805a      	strh	r2, [r3, #2]
		if (chan->chan.tx.mtu - data->buf->len >
   26916:	6863      	ldr	r3, [r4, #4]
   26918:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   2691a:	8a1b      	ldrh	r3, [r3, #16]
   2691c:	1ac0      	subs	r0, r0, r3
   2691e:	2804      	cmp	r0, #4
		if (chan->chan.tx.mtu - data->buf->len >
   26920:	bf94      	ite	ls
   26922:	2000      	movls	r0, #0
   26924:	2001      	movhi	r0, #1
}
   26926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (attr->uuid->type != BT_UUID_TYPE_128) {
   26928:	682b      	ldr	r3, [r5, #0]
   2692a:	781b      	ldrb	r3, [r3, #0]
   2692c:	2b02      	cmp	r3, #2
   2692e:	d1e1      	bne.n	268f4 <find_info_cb+0x34>
   26930:	6860      	ldr	r0, [r4, #4]
   26932:	2112      	movs	r1, #18
   26934:	300c      	adds	r0, #12
   26936:	f7f2 fd9d 	bl	19474 <net_buf_simple_add>
		data->info128 = net_buf_add(data->buf, sizeof(*data->info128));
   2693a:	60e0      	str	r0, [r4, #12]
		data->info128->handle = sys_cpu_to_le16(handle);
   2693c:	8007      	strh	r7, [r0, #0]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   2693e:	682b      	ldr	r3, [r5, #0]
   26940:	68e2      	ldr	r2, [r4, #12]
   26942:	1c59      	adds	r1, r3, #1
   26944:	3202      	adds	r2, #2
   26946:	3311      	adds	r3, #17
   26948:	f851 0b04 	ldr.w	r0, [r1], #4
   2694c:	4299      	cmp	r1, r3
   2694e:	f842 0b04 	str.w	r0, [r2], #4
   26952:	d1f9      	bne.n	26948 <find_info_cb+0x88>
		if (chan->chan.tx.mtu - data->buf->len >
   26954:	6863      	ldr	r3, [r4, #4]
   26956:	8d70      	ldrh	r0, [r6, #42]	; 0x2a
   26958:	8a1b      	ldrh	r3, [r3, #16]
   2695a:	1ac0      	subs	r0, r0, r3
   2695c:	2812      	cmp	r0, #18
   2695e:	e7df      	b.n	26920 <find_info_cb+0x60>

00026960 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   26960:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   26962:	ab0b      	add	r3, sp, #44	; 0x2c
   26964:	9305      	str	r3, [sp, #20]
   26966:	9303      	str	r3, [sp, #12]
   26968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2696a:	9302      	str	r3, [sp, #8]
   2696c:	2300      	movs	r3, #0
   2696e:	4618      	mov	r0, r3
   26970:	e9cd 3300 	strd	r3, r3, [sp]
   26974:	f7e7 fc54 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   26978:	b007      	add	sp, #28
   2697a:	f85d fb04 	ldr.w	pc, [sp], #4

0002697e <chan_req_send>:
{
   2697e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26980:	4605      	mov	r5, r0
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   26982:	6888      	ldr	r0, [r1, #8]
   26984:	f7ff fefd 	bl	26782 <net_buf_frags_len>
   26988:	8d6b      	ldrh	r3, [r5, #42]	; 0x2a
{
   2698a:	460c      	mov	r4, r1
	if (chan->chan.tx.mtu < net_buf_frags_len(req->buf)) {
   2698c:	4283      	cmp	r3, r0
   2698e:	d30d      	bcc.n	269ac <chan_req_send+0x2e>
	req->buf = NULL;
   26990:	2600      	movs	r6, #0
	chan->req = req;
   26992:	f8c5 109c 	str.w	r1, [r5, #156]	; 0x9c
	buf = req->buf;
   26996:	688f      	ldr	r7, [r1, #8]
	return chan_send(chan, buf);
   26998:	4628      	mov	r0, r5
	req->buf = NULL;
   2699a:	608e      	str	r6, [r1, #8]
	return chan_send(chan, buf);
   2699c:	4639      	mov	r1, r7
   2699e:	f7ee faaf 	bl	14f00 <chan_send>
	if (err) {
   269a2:	b110      	cbz	r0, 269aa <chan_req_send+0x2c>
		req->buf = buf;
   269a4:	60a7      	str	r7, [r4, #8]
		chan->req = NULL;
   269a6:	f8c5 609c 	str.w	r6, [r5, #156]	; 0x9c
}
   269aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -EMSGSIZE;
   269ac:	f06f 0079 	mvn.w	r0, #121	; 0x79
   269b0:	e7fb      	b.n	269aa <chan_req_send+0x2c>

000269b2 <process_queue>:
{
   269b2:	b570      	push	{r4, r5, r6, lr}
		return net_buf_get(fifo, K_NO_WAIT);
   269b4:	2200      	movs	r2, #0
{
   269b6:	4604      	mov	r4, r0
		return net_buf_get(fifo, K_NO_WAIT);
   269b8:	2300      	movs	r3, #0
   269ba:	4608      	mov	r0, r1
{
   269bc:	460e      	mov	r6, r1
		return net_buf_get(fifo, K_NO_WAIT);
   269be:	f001 f8cb 	bl	27b58 <net_buf_get>
	if (buf) {
   269c2:	4605      	mov	r5, r0
   269c4:	b158      	cbz	r0, 269de <process_queue+0x2c>
	return chan_send(chan, buf);
   269c6:	4601      	mov	r1, r0
   269c8:	4620      	mov	r0, r4
   269ca:	f7ee fa99 	bl	14f00 <chan_send>
		if (err) {
   269ce:	4604      	mov	r4, r0
   269d0:	b118      	cbz	r0, 269da <process_queue+0x28>
			k_queue_prepend(&queue->_queue, buf);
   269d2:	4629      	mov	r1, r5
   269d4:	4630      	mov	r0, r6
   269d6:	f002 fc96 	bl	29306 <k_queue_prepend>
}
   269da:	4620      	mov	r0, r4
   269dc:	bd70      	pop	{r4, r5, r6, pc}
	return -ENOENT;
   269de:	f06f 0401 	mvn.w	r4, #1
   269e2:	e7fa      	b.n	269da <process_queue+0x28>

000269e4 <bt_att_chan_send_rsp>:
{
   269e4:	b538      	push	{r3, r4, r5, lr}
   269e6:	4604      	mov	r4, r0
   269e8:	460d      	mov	r5, r1
	err = chan_send(chan, buf);
   269ea:	f7ee fa89 	bl	14f00 <chan_send>
	if (err) {
   269ee:	b130      	cbz	r0, 269fe <bt_att_chan_send_rsp+0x1a>
		net_buf_put(&chan->tx_queue, buf);
   269f0:	4629      	mov	r1, r5
   269f2:	f104 00a0 	add.w	r0, r4, #160	; 0xa0
}
   269f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		net_buf_put(&chan->tx_queue, buf);
   269fa:	f7f2 bbf3 	b.w	191e4 <net_buf_put>
}
   269fe:	bd38      	pop	{r3, r4, r5, pc}

00026a00 <att_chan_read>:
{
   26a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26a04:	4680      	mov	r8, r0
   26a06:	b085      	sub	sp, #20
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26a08:	4610      	mov	r0, r2
{
   26a0a:	4699      	mov	r9, r3
   26a0c:	4616      	mov	r6, r2
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26a0e:	f7ff feb8 	bl	26782 <net_buf_frags_len>
   26a12:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
{
   26a16:	468b      	mov	fp, r1
	if (chan->chan.tx.mtu <= net_buf_frags_len(buf)) {
   26a18:	4283      	cmp	r3, r0
   26a1a:	d97a      	bls.n	26b12 <att_chan_read+0x112>
	struct bt_conn *conn = chan->chan.chan.conn;
   26a1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	frag = net_buf_frag_last(buf);
   26a20:	4630      	mov	r0, r6
	struct bt_conn *conn = chan->chan.chan.conn;
   26a22:	9303      	str	r3, [sp, #12]
	frag = net_buf_frag_last(buf);
   26a24:	f7f2 fc60 	bl	192e8 <net_buf_frag_last>
	size_t len, total = 0;
   26a28:	f04f 0a00 	mov.w	sl, #0
	frag = net_buf_frag_last(buf);
   26a2c:	4605      	mov	r5, r0
		len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   26a2e:	4630      	mov	r0, r6
   26a30:	f7ff fea7 	bl	26782 <net_buf_frags_len>
   26a34:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
	return net_buf_simple_tailroom(&buf->b);
   26a38:	f105 070c 	add.w	r7, r5, #12
   26a3c:	1a24      	subs	r4, r4, r0
   26a3e:	4638      	mov	r0, r7
   26a40:	f001 f89f 	bl	27b82 <net_buf_simple_tailroom>
   26a44:	4284      	cmp	r4, r0
   26a46:	d211      	bcs.n	26a6c <att_chan_read+0x6c>
   26a48:	4630      	mov	r0, r6
   26a4a:	f7ff fe9a 	bl	26782 <net_buf_frags_len>
   26a4e:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26a52:	1a24      	subs	r4, r4, r0
		if (!len) {
   26a54:	bb34      	cbnz	r4, 26aa4 <att_chan_read+0xa4>
			frag = net_buf_alloc(net_buf_pool_get(buf->pool_id),
   26a56:	7ab0      	ldrb	r0, [r6, #10]
   26a58:	f7f2 f9b0 	bl	18dbc <net_buf_pool_get>
	return net_buf_alloc_fixed(pool, timeout);
   26a5c:	2200      	movs	r2, #0
   26a5e:	2300      	movs	r3, #0
   26a60:	f001 f875 	bl	27b4e <net_buf_alloc_fixed>
			if (!frag) {
   26a64:	4605      	mov	r5, r0
   26a66:	b930      	cbnz	r0, 26a76 <att_chan_read+0x76>
	return total;
   26a68:	4657      	mov	r7, sl
   26a6a:	e02c      	b.n	26ac6 <att_chan_read+0xc6>
	return net_buf_simple_tailroom(&buf->b);
   26a6c:	4638      	mov	r0, r7
   26a6e:	f001 f888 	bl	27b82 <net_buf_simple_tailroom>
   26a72:	4604      	mov	r4, r0
   26a74:	e7ee      	b.n	26a54 <att_chan_read+0x54>
			net_buf_frag_add(buf, frag);
   26a76:	4601      	mov	r1, r0
   26a78:	4630      	mov	r0, r6
   26a7a:	f7f2 fc7b 	bl	19374 <net_buf_frag_add>
			len = MIN(chan->chan.tx.mtu - net_buf_frags_len(buf),
   26a7e:	4630      	mov	r0, r6
   26a80:	f7ff fe7f 	bl	26782 <net_buf_frags_len>
   26a84:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26a88:	f105 070c 	add.w	r7, r5, #12
   26a8c:	1a24      	subs	r4, r4, r0
   26a8e:	4638      	mov	r0, r7
   26a90:	f001 f877 	bl	27b82 <net_buf_simple_tailroom>
   26a94:	4284      	cmp	r4, r0
   26a96:	d21a      	bcs.n	26ace <att_chan_read+0xce>
   26a98:	4630      	mov	r0, r6
   26a9a:	f7ff fe72 	bl	26782 <net_buf_frags_len>
   26a9e:	f8b8 402a 	ldrh.w	r4, [r8, #42]	; 0x2a
   26aa2:	1a24      	subs	r4, r4, r0
		read = attr->read(conn, attr, frag->data + frag->len, len,
   26aa4:	68e9      	ldr	r1, [r5, #12]
   26aa6:	8a2a      	ldrh	r2, [r5, #16]
   26aa8:	f8cd 9000 	str.w	r9, [sp]
   26aac:	f8db 7004 	ldr.w	r7, [fp, #4]
   26ab0:	440a      	add	r2, r1
   26ab2:	9803      	ldr	r0, [sp, #12]
   26ab4:	4659      	mov	r1, fp
   26ab6:	b2a3      	uxth	r3, r4
   26ab8:	47b8      	blx	r7
		if (read < 0) {
   26aba:	1e07      	subs	r7, r0, #0
   26abc:	da0c      	bge.n	26ad8 <att_chan_read+0xd8>
				return total;
   26abe:	f1ba 0f00 	cmp.w	sl, #0
   26ac2:	bf18      	it	ne
   26ac4:	4657      	movne	r7, sl
}
   26ac6:	4638      	mov	r0, r7
   26ac8:	b005      	add	sp, #20
   26aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26ace:	4638      	mov	r0, r7
   26ad0:	f001 f857 	bl	27b82 <net_buf_simple_tailroom>
   26ad4:	4604      	mov	r4, r0
   26ad6:	e7e5      	b.n	26aa4 <att_chan_read+0xa4>
		if (cb && !cb(frag, read, user_data)) {
   26ad8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   26ada:	b993      	cbnz	r3, 26b02 <att_chan_read+0x102>
	return net_buf_simple_add(&buf->b, len);
   26adc:	4639      	mov	r1, r7
   26ade:	f105 000c 	add.w	r0, r5, #12
   26ae2:	f7f2 fcc7 	bl	19474 <net_buf_simple_add>
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26ae6:	4630      	mov	r0, r6
   26ae8:	f7ff fe4b 	bl	26782 <net_buf_frags_len>
   26aec:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
		offset += read;
   26af0:	44b9      	add	r9, r7
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26af2:	4283      	cmp	r3, r0
		total += read;
   26af4:	44ba      	add	sl, r7
		offset += read;
   26af6:	fa1f f989 	uxth.w	r9, r9
	} while (chan->chan.tx.mtu > net_buf_frags_len(buf) && read == len);
   26afa:	d9b5      	bls.n	26a68 <att_chan_read+0x68>
   26afc:	42a7      	cmp	r7, r4
   26afe:	d096      	beq.n	26a2e <att_chan_read+0x2e>
   26b00:	e7b2      	b.n	26a68 <att_chan_read+0x68>
		if (cb && !cb(frag, read, user_data)) {
   26b02:	4639      	mov	r1, r7
   26b04:	4628      	mov	r0, r5
   26b06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   26b08:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   26b0a:	4798      	blx	r3
   26b0c:	2800      	cmp	r0, #0
   26b0e:	d1e5      	bne.n	26adc <att_chan_read+0xdc>
   26b10:	e7aa      	b.n	26a68 <att_chan_read+0x68>
		return 0;
   26b12:	2700      	movs	r7, #0
   26b14:	e7d7      	b.n	26ac6 <att_chan_read+0xc6>

00026b16 <sys_slist_find_and_remove.isra.0>:
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26b16:	2200      	movs	r2, #0
	return list->head;
   26b18:	6803      	ldr	r3, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26b1a:	b903      	cbnz	r3, 26b1e <sys_slist_find_and_remove.isra.0+0x8>
   26b1c:	4770      	bx	lr
   26b1e:	428b      	cmp	r3, r1
   26b20:	d10f      	bne.n	26b42 <sys_slist_find_and_remove.isra.0+0x2c>
	return node->next;
   26b22:	680b      	ldr	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26b24:	b93a      	cbnz	r2, 26b36 <sys_slist_find_and_remove.isra.0+0x20>
   26b26:	6842      	ldr	r2, [r0, #4]
	list->head = node;
   26b28:	6003      	str	r3, [r0, #0]
Z_GENLIST_REMOVE(slist, snode)
   26b2a:	4291      	cmp	r1, r2
   26b2c:	d100      	bne.n	26b30 <sys_slist_find_and_remove.isra.0+0x1a>
	list->tail = node;
   26b2e:	6043      	str	r3, [r0, #4]
	parent->next = child;
   26b30:	2300      	movs	r3, #0
   26b32:	600b      	str	r3, [r1, #0]
Z_GENLIST_REMOVE(slist, snode)
   26b34:	4770      	bx	lr
	parent->next = child;
   26b36:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
   26b38:	6843      	ldr	r3, [r0, #4]
   26b3a:	4299      	cmp	r1, r3
	list->tail = node;
   26b3c:	bf08      	it	eq
   26b3e:	6042      	streq	r2, [r0, #4]
}
   26b40:	e7f6      	b.n	26b30 <sys_slist_find_and_remove.isra.0+0x1a>
	return node->next;
   26b42:	461a      	mov	r2, r3
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   26b44:	681b      	ldr	r3, [r3, #0]
   26b46:	e7e8      	b.n	26b1a <sys_slist_find_and_remove.isra.0+0x4>

00026b48 <att_exec_write_req>:
static uint8_t att_exec_write_req(struct bt_att_chan *chan, struct net_buf *buf)
   26b48:	2006      	movs	r0, #6
   26b4a:	4770      	bx	lr

00026b4c <atomic_test_and_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   26b4c:	2301      	movs	r3, #1
{
   26b4e:	b510      	push	{r4, lr}
	atomic_val_t mask = ATOMIC_MASK(bit);
   26b50:	fa03 f101 	lsl.w	r1, r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   26b54:	e8d0 3fef 	ldaex	r3, [r0]
   26b58:	ea43 0201 	orr.w	r2, r3, r1
   26b5c:	e8c0 2fe4 	stlex	r4, r2, [r0]
   26b60:	2c00      	cmp	r4, #0
   26b62:	d1f7      	bne.n	26b54 <atomic_test_and_set_bit+0x8>
	return (old & mask) != 0;
   26b64:	4219      	tst	r1, r3
}
   26b66:	bf14      	ite	ne
   26b68:	2001      	movne	r0, #1
   26b6a:	2000      	moveq	r0, #0
   26b6c:	bd10      	pop	{r4, pc}

00026b6e <read_cb>:
{
   26b6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
	data->err = 0x00;
   26b70:	2300      	movs	r3, #0
{
   26b72:	4605      	mov	r5, r0
	struct bt_att_chan *chan = data->chan;
   26b74:	6816      	ldr	r6, [r2, #0]
{
   26b76:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   26b78:	6870      	ldr	r0, [r6, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26b7a:	4629      	mov	r1, r5
	data->err = 0x00;
   26b7c:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26b7e:	2295      	movs	r2, #149	; 0x95
   26b80:	f000 fc04 	bl	2738c <bt_gatt_check_perm>
   26b84:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   26b86:	b980      	cbnz	r0, 26baa <read_cb+0x3c>
	ret = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   26b88:	e9cd 0000 	strd	r0, r0, [sp]
   26b8c:	4629      	mov	r1, r5
   26b8e:	4630      	mov	r0, r6
   26b90:	88a3      	ldrh	r3, [r4, #4]
   26b92:	68a2      	ldr	r2, [r4, #8]
   26b94:	f7ff ff34 	bl	26a00 <att_chan_read>
	if (ret < 0) {
   26b98:	2800      	cmp	r0, #0
   26b9a:	da09      	bge.n	26bb0 <read_cb+0x42>
	if (err < 0 && err >= -0xff) {
   26b9c:	f110 0fff 	cmn.w	r0, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   26ba0:	bf32      	itee	cc
   26ba2:	200e      	movcc	r0, #14
		return -err;
   26ba4:	4240      	negcs	r0, r0
   26ba6:	b2c0      	uxtbcs	r0, r0
		data->err = err_to_att(ret);
   26ba8:	7320      	strb	r0, [r4, #12]
		return BT_GATT_ITER_STOP;
   26baa:	2000      	movs	r0, #0
}
   26bac:	b002      	add	sp, #8
   26bae:	bd70      	pop	{r4, r5, r6, pc}
	return BT_GATT_ITER_CONTINUE;
   26bb0:	2001      	movs	r0, #1
   26bb2:	e7fb      	b.n	26bac <read_cb+0x3e>

00026bb4 <read_vl_cb>:
{
   26bb4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	data->err = 0x00;
   26bb8:	2300      	movs	r3, #0
{
   26bba:	4606      	mov	r6, r0
	struct bt_att_chan *chan = data->chan;
   26bbc:	f8d2 8000 	ldr.w	r8, [r2]
{
   26bc0:	4614      	mov	r4, r2
	struct bt_conn *conn = chan->chan.chan.conn;
   26bc2:	f8d8 0004 	ldr.w	r0, [r8, #4]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26bc6:	4631      	mov	r1, r6
	data->err = 0x00;
   26bc8:	7313      	strb	r3, [r2, #12]
	data->err = bt_gatt_check_perm(conn, attr, BT_GATT_PERM_READ_MASK);
   26bca:	2295      	movs	r2, #149	; 0x95
   26bcc:	f000 fbde 	bl	2738c <bt_gatt_check_perm>
   26bd0:	4605      	mov	r5, r0
   26bd2:	7320      	strb	r0, [r4, #12]
	if (data->err) {
   26bd4:	b9e0      	cbnz	r0, 26c10 <read_vl_cb+0x5c>
	if (chan->chan.tx.mtu - data->buf->len < 2) {
   26bd6:	68a0      	ldr	r0, [r4, #8]
   26bd8:	f8b8 302a 	ldrh.w	r3, [r8, #42]	; 0x2a
   26bdc:	8a02      	ldrh	r2, [r0, #16]
   26bde:	1a9b      	subs	r3, r3, r2
   26be0:	2b01      	cmp	r3, #1
   26be2:	dd15      	ble.n	26c10 <read_vl_cb+0x5c>
   26be4:	2102      	movs	r1, #2
   26be6:	300c      	adds	r0, #12
   26be8:	f7f2 fc44 	bl	19474 <net_buf_simple_add>
	read = att_chan_read(chan, attr, data->buf, data->offset, NULL, NULL);
   26bec:	e9cd 5500 	strd	r5, r5, [sp]
   26bf0:	4607      	mov	r7, r0
   26bf2:	88a3      	ldrh	r3, [r4, #4]
   26bf4:	4631      	mov	r1, r6
   26bf6:	4640      	mov	r0, r8
   26bf8:	68a2      	ldr	r2, [r4, #8]
   26bfa:	f7ff ff01 	bl	26a00 <att_chan_read>
	if (read < 0) {
   26bfe:	1e03      	subs	r3, r0, #0
   26c00:	da0a      	bge.n	26c18 <read_vl_cb+0x64>
	if (err < 0 && err >= -0xff) {
   26c02:	f113 0fff 	cmn.w	r3, #255	; 0xff
	return BT_ATT_ERR_UNLIKELY;
   26c06:	bf32      	itee	cc
   26c08:	230e      	movcc	r3, #14
		return -err;
   26c0a:	425b      	negcs	r3, r3
   26c0c:	b2db      	uxtbcs	r3, r3
		data->err = err_to_att(read);
   26c0e:	7323      	strb	r3, [r4, #12]
		return BT_GATT_ITER_STOP;
   26c10:	2000      	movs	r0, #0
}
   26c12:	b002      	add	sp, #8
   26c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	return BT_GATT_ITER_CONTINUE;
   26c18:	2001      	movs	r0, #1
	rsp->len = read;
   26c1a:	803b      	strh	r3, [r7, #0]
	return BT_GATT_ITER_CONTINUE;
   26c1c:	e7f9      	b.n	26c12 <read_vl_cb+0x5e>

00026c1e <bt_att_sent>:
{
   26c1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26c20:	4605      	mov	r5, r0
	struct bt_att *att = chan->att;
   26c22:	f850 4c04 	ldr.w	r4, [r0, #-4]
	struct bt_att_chan *chan = ATT_CHAN(ch);
   26c26:	1f07      	subs	r7, r0, #4
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   26c28:	f100 0394 	add.w	r3, r0, #148	; 0x94
   26c2c:	e8d3 1fef 	ldaex	r1, [r3]
   26c30:	f021 0110 	bic.w	r1, r1, #16
   26c34:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26c38:	2a00      	cmp	r2, #0
   26c3a:	d1f7      	bne.n	26c2c <bt_att_sent+0xe>
	if (!att) {
   26c3c:	b30c      	cbz	r4, 26c82 <bt_att_sent+0x64>
	if (!chan->req && !sys_slist_is_empty(&att->reqs)) {
   26c3e:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26c42:	b98b      	cbnz	r3, 26c68 <bt_att_sent+0x4a>
   26c44:	6863      	ldr	r3, [r4, #4]
   26c46:	b17b      	cbz	r3, 26c68 <bt_att_sent+0x4a>
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26c48:	1d20      	adds	r0, r4, #4
   26c4a:	f7ff fd90 	bl	2676e <sys_slist_get>
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26c4e:	4601      	mov	r1, r0
		sys_snode_t *node = sys_slist_get(&att->reqs);
   26c50:	4606      	mov	r6, r0
		if (chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26c52:	4638      	mov	r0, r7
   26c54:	f7ff fe93 	bl	2697e <chan_req_send>
   26c58:	2800      	cmp	r0, #0
   26c5a:	da12      	bge.n	26c82 <bt_att_sent+0x64>
	return list->head;
   26c5c:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
   26c5e:	6033      	str	r3, [r6, #0]
Z_GENLIST_PREPEND(slist, snode)
   26c60:	68a3      	ldr	r3, [r4, #8]
	list->head = node;
   26c62:	6066      	str	r6, [r4, #4]
Z_GENLIST_PREPEND(slist, snode)
   26c64:	b903      	cbnz	r3, 26c68 <bt_att_sent+0x4a>
	list->tail = node;
   26c66:	60a6      	str	r6, [r4, #8]
	err = process_queue(chan, &chan->tx_queue);
   26c68:	4638      	mov	r0, r7
   26c6a:	f105 019c 	add.w	r1, r5, #156	; 0x9c
   26c6e:	f7ff fea0 	bl	269b2 <process_queue>
	if (!err) {
   26c72:	b130      	cbz	r0, 26c82 <bt_att_sent+0x64>
	(void)process_queue(chan, &att->tx_queue);
   26c74:	4638      	mov	r0, r7
   26c76:	f104 010c 	add.w	r1, r4, #12
}
   26c7a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	(void)process_queue(chan, &att->tx_queue);
   26c7e:	f7ff be98 	b.w	269b2 <process_queue>
}
   26c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00026c84 <att_req_send_process>:
{
   26c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return list->head;
   26c88:	6a84      	ldr	r4, [r0, #40]	; 0x28
   26c8a:	4680      	mov	r8, r0
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26c8c:	2c00      	cmp	r4, #0
   26c8e:	d03b      	beq.n	26d08 <att_req_send_process+0x84>
	return node->next;
   26c90:	f854 69f0 	ldr.w	r6, [r4], #-240
   26c94:	b106      	cbz	r6, 26c98 <att_req_send_process+0x14>
   26c96:	3ef0      	subs	r6, #240	; 0xf0
{
   26c98:	2300      	movs	r3, #0
		req = get_first_req_matching_chan(&att->reqs, chan);
   26c9a:	f108 0704 	add.w	r7, r8, #4
{
   26c9e:	461d      	mov	r5, r3
   26ca0:	e013      	b.n	26cca <att_req_send_process+0x46>
		if (!req && prev &&
   26ca2:	b1c3      	cbz	r3, 26cd6 <att_req_send_process+0x52>
		    (atomic_test_bit(chan->flags, ATT_ENHANCED) ==
   26ca4:	2103      	movs	r1, #3
   26ca6:	f104 0098 	add.w	r0, r4, #152	; 0x98
   26caa:	f7ff fd84 	bl	267b6 <atomic_test_bit>
   26cae:	4602      	mov	r2, r0
		     atomic_test_bit(prev->flags, ATT_ENHANCED))) {
   26cb0:	f103 0098 	add.w	r0, r3, #152	; 0x98
   26cb4:	f7ff fd7f 	bl	267b6 <atomic_test_bit>
		if (!req && prev &&
   26cb8:	4282      	cmp	r2, r0
   26cba:	d10c      	bne.n	26cd6 <att_req_send_process+0x52>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&att->chans, chan, tmp, node) {
   26cbc:	b326      	cbz	r6, 26d08 <att_req_send_process+0x84>
   26cbe:	f8d6 20f0 	ldr.w	r2, [r6, #240]	; 0xf0
   26cc2:	b102      	cbz	r2, 26cc6 <att_req_send_process+0x42>
   26cc4:	3af0      	subs	r2, #240	; 0xf0
{
   26cc6:	4634      	mov	r4, r6
   26cc8:	4616      	mov	r6, r2
		if (chan->req) {
   26cca:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
   26cce:	2a00      	cmp	r2, #0
   26cd0:	d1f4      	bne.n	26cbc <att_req_send_process+0x38>
		if (!req && prev &&
   26cd2:	2d00      	cmp	r5, #0
   26cd4:	d0e5      	beq.n	26ca2 <att_req_send_process+0x1e>
	sys_snode_t *node = sys_slist_get(reqs);
   26cd6:	4638      	mov	r0, r7
   26cd8:	f7ff fd49 	bl	2676e <sys_slist_get>
	if (node) {
   26cdc:	4605      	mov	r5, r0
   26cde:	b908      	cbnz	r0, 26ce4 <att_req_send_process+0x60>
   26ce0:	4623      	mov	r3, r4
   26ce2:	e7eb      	b.n	26cbc <att_req_send_process+0x38>
		if (bt_att_chan_req_send(chan, req) >= 0) {
   26ce4:	4601      	mov	r1, r0
   26ce6:	4620      	mov	r0, r4
   26ce8:	f7ee f97e 	bl	14fe8 <bt_att_chan_req_send>
   26cec:	2800      	cmp	r0, #0
   26cee:	da0b      	bge.n	26d08 <att_req_send_process+0x84>
	return list->head;
   26cf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
	parent->next = child;
   26cf4:	602b      	str	r3, [r5, #0]
Z_GENLIST_PREPEND(slist, snode)
   26cf6:	f8d8 3008 	ldr.w	r3, [r8, #8]
	list->head = node;
   26cfa:	f8c8 5004 	str.w	r5, [r8, #4]
Z_GENLIST_PREPEND(slist, snode)
   26cfe:	2b00      	cmp	r3, #0
   26d00:	d1ee      	bne.n	26ce0 <att_req_send_process+0x5c>
	list->tail = node;
   26d02:	f8c8 5008 	str.w	r5, [r8, #8]
}
   26d06:	e7eb      	b.n	26ce0 <att_req_send_process+0x5c>
}
   26d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026d0c <bt_att_status>:
{
   26d0c:	b538      	push	{r3, r4, r5, lr}
   26d0e:	4605      	mov	r5, r0
   26d10:	4608      	mov	r0, r1
	if (!atomic_test_bit(status, BT_L2CAP_STATUS_OUT)) {
   26d12:	2100      	movs	r1, #0
   26d14:	f7ff fd4f 	bl	267b6 <atomic_test_bit>
   26d18:	b1c0      	cbz	r0, 26d4c <bt_att_status+0x40>
	if (!chan->att) {
   26d1a:	f855 0c04 	ldr.w	r0, [r5, #-4]
   26d1e:	b1a8      	cbz	r0, 26d4c <bt_att_status+0x40>
	if (chan->req) {
   26d20:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
   26d24:	b993      	cbnz	r3, 26d4c <bt_att_status+0x40>
	node = sys_slist_get(&chan->att->reqs);
   26d26:	3004      	adds	r0, #4
   26d28:	f7ff fd21 	bl	2676e <sys_slist_get>
	if (!node) {
   26d2c:	4604      	mov	r4, r0
   26d2e:	b168      	cbz	r0, 26d4c <bt_att_status+0x40>
	if (bt_att_chan_req_send(chan, ATT_REQ(node)) >= 0) {
   26d30:	4601      	mov	r1, r0
   26d32:	1f28      	subs	r0, r5, #4
   26d34:	f7ee f958 	bl	14fe8 <bt_att_chan_req_send>
   26d38:	2800      	cmp	r0, #0
   26d3a:	da07      	bge.n	26d4c <bt_att_status+0x40>
	sys_slist_prepend(&chan->att->reqs, node);
   26d3c:	f855 3c04 	ldr.w	r3, [r5, #-4]
	return list->head;
   26d40:	685a      	ldr	r2, [r3, #4]
	parent->next = child;
   26d42:	6022      	str	r2, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
   26d44:	689a      	ldr	r2, [r3, #8]
	list->head = node;
   26d46:	605c      	str	r4, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
   26d48:	b902      	cbnz	r2, 26d4c <bt_att_status+0x40>
	list->tail = node;
   26d4a:	609c      	str	r4, [r3, #8]
}
   26d4c:	bd38      	pop	{r3, r4, r5, pc}

00026d4e <att_sent>:
	struct bt_att_chan *att_chan = data->att_chan;
   26d4e:	6808      	ldr	r0, [r1, #0]
	if (chan->ops->sent) {
   26d50:	6883      	ldr	r3, [r0, #8]
   26d52:	699b      	ldr	r3, [r3, #24]
   26d54:	b10b      	cbz	r3, 26d5a <att_sent+0xc>
		chan->ops->sent(chan);
   26d56:	3004      	adds	r0, #4
   26d58:	4718      	bx	r3
}
   26d5a:	4770      	bx	lr

00026d5c <att_tx_complete>:
{
   26d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   26d60:	4606      	mov	r6, r0
   26d62:	460d      	mov	r5, r1
	if (!err) {
   26d64:	4614      	mov	r4, r2
   26d66:	b122      	cbz	r2, 26d72 <att_tx_complete+0x16>
}
   26d68:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	tx_meta_data_free(data);
   26d6c:	4608      	mov	r0, r1
   26d6e:	f7ed bffb 	b.w	14d68 <tx_meta_data_free>
		att_sent(conn, user_data);
   26d72:	f7ff ffec 	bl	26d4e <att_sent>
	bt_gatt_complete_func_t func = data->func;
   26d76:	68af      	ldr	r7, [r5, #8]
	tx_meta_data_free(data);
   26d78:	4628      	mov	r0, r5
	uint16_t attr_count = data->attr_count;
   26d7a:	f8b5 8004 	ldrh.w	r8, [r5, #4]
	void *ud = data->user_data;
   26d7e:	f8d5 900c 	ldr.w	r9, [r5, #12]
	tx_meta_data_free(data);
   26d82:	f7ed fff1 	bl	14d68 <tx_meta_data_free>
	if (!err && func) {
   26d86:	b92f      	cbnz	r7, 26d94 <att_tx_complete+0x38>
}
   26d88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			func(conn, ud);
   26d8c:	4649      	mov	r1, r9
   26d8e:	4630      	mov	r0, r6
   26d90:	47b8      	blx	r7
		for (uint16_t i = 0; i < attr_count; i++) {
   26d92:	3401      	adds	r4, #1
   26d94:	b2a3      	uxth	r3, r4
   26d96:	4543      	cmp	r3, r8
   26d98:	d3f8      	bcc.n	26d8c <att_tx_complete+0x30>
   26d9a:	e7f5      	b.n	26d88 <att_tx_complete+0x2c>

00026d9c <att_req_sent>:
{
   26d9c:	b510      	push	{r4, lr}
   26d9e:	460c      	mov	r4, r1
	if (!err) {
   26da0:	b90a      	cbnz	r2, 26da6 <att_req_sent+0xa>
		att_sent(conn, user_data);
   26da2:	f7ff ffd4 	bl	26d4e <att_sent>
	struct bt_att_chan *chan = data->att_chan;
   26da6:	6820      	ldr	r0, [r4, #0]
	if (chan->req) {
   26da8:	f8d0 309c 	ldr.w	r3, [r0, #156]	; 0x9c
   26dac:	b12b      	cbz	r3, 26dba <att_req_sent+0x1e>
		k_work_reschedule(&chan->timeout_work, BT_ATT_TIMEOUT);
   26dae:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   26db2:	2300      	movs	r3, #0
   26db4:	30c0      	adds	r0, #192	; 0xc0
   26db6:	f7f9 fd39 	bl	2082c <k_work_reschedule>
	tx_meta_data_free(user_data);
   26dba:	4620      	mov	r0, r4
}
   26dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(user_data);
   26dc0:	f7ed bfd2 	b.w	14d68 <tx_meta_data_free>

00026dc4 <att_cfm_sent>:
{
   26dc4:	b510      	push	{r4, lr}
   26dc6:	460c      	mov	r4, r1
	if (!err) {
   26dc8:	b90a      	cbnz	r2, 26dce <att_cfm_sent+0xa>
		att_sent(conn, user_data);
   26dca:	f7ff ffc0 	bl	26d4e <att_sent>
   26dce:	6823      	ldr	r3, [r4, #0]
   26dd0:	3398      	adds	r3, #152	; 0x98
   26dd2:	e8d3 1fef 	ldaex	r1, [r3]
   26dd6:	f021 0102 	bic.w	r1, r1, #2
   26dda:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26dde:	2a00      	cmp	r2, #0
   26de0:	d1f7      	bne.n	26dd2 <att_cfm_sent+0xe>
	tx_meta_data_free(data);
   26de2:	4620      	mov	r0, r4
}
   26de4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26de8:	f7ed bfbe 	b.w	14d68 <tx_meta_data_free>

00026dec <att_rsp_sent>:
{
   26dec:	b510      	push	{r4, lr}
   26dee:	460c      	mov	r4, r1
	if (!err) {
   26df0:	b90a      	cbnz	r2, 26df6 <att_rsp_sent+0xa>
		att_sent(conn, user_data);
   26df2:	f7ff ffac 	bl	26d4e <att_sent>
   26df6:	6823      	ldr	r3, [r4, #0]
   26df8:	3398      	adds	r3, #152	; 0x98
   26dfa:	e8d3 1fef 	ldaex	r1, [r3]
   26dfe:	f021 0101 	bic.w	r1, r1, #1
   26e02:	e8c3 1fe2 	stlex	r2, r1, [r3]
   26e06:	2a00      	cmp	r2, #0
   26e08:	d1f7      	bne.n	26dfa <att_rsp_sent+0xe>
	tx_meta_data_free(data);
   26e0a:	4620      	mov	r0, r4
}
   26e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	tx_meta_data_free(data);
   26e10:	f7ed bfaa 	b.w	14d68 <tx_meta_data_free>

00026e14 <send_err_rsp.part.0>:
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   26e18:	4688      	mov	r8, r1
   26e1a:	4617      	mov	r7, r2
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26e1c:	2101      	movs	r1, #1
   26e1e:	2204      	movs	r2, #4
static void send_err_rsp(struct bt_att_chan *chan, uint8_t req, uint16_t handle,
   26e20:	4605      	mov	r5, r0
   26e22:	461e      	mov	r6, r3
	buf = bt_att_chan_create_pdu(chan, BT_ATT_OP_ERROR_RSP, sizeof(*rsp));
   26e24:	f7ee faa2 	bl	1536c <bt_att_chan_create_pdu>
	if (!buf) {
   26e28:	4604      	mov	r4, r0
   26e2a:	b170      	cbz	r0, 26e4a <send_err_rsp.part.0+0x36>
   26e2c:	2104      	movs	r1, #4
   26e2e:	300c      	adds	r0, #12
   26e30:	f7f2 fb20 	bl	19474 <net_buf_simple_add>
	rsp->request = req;
   26e34:	f880 8000 	strb.w	r8, [r0]
	rsp->handle = sys_cpu_to_le16(handle);
   26e38:	f8a0 7001 	strh.w	r7, [r0, #1]
	rsp->error = err;
   26e3c:	70c6      	strb	r6, [r0, #3]
	bt_att_chan_send_rsp(chan, buf);
   26e3e:	4621      	mov	r1, r4
   26e40:	4628      	mov	r0, r5
}
   26e42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	bt_att_chan_send_rsp(chan, buf);
   26e46:	f7ff bdcd 	b.w	269e4 <bt_att_chan_send_rsp>
}
   26e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00026e4e <att_write_req>:
{
   26e4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26e50:	460c      	mov	r4, r1
   26e52:	4605      	mov	r5, r0
	return net_buf_simple_pull_le16(&buf->b);
   26e54:	f101 000c 	add.w	r0, r1, #12
   26e58:	f000 fe87 	bl	27b6a <net_buf_simple_pull_le16>
	return att_write_rsp(chan, BT_ATT_OP_WRITE_REQ, BT_ATT_OP_WRITE_RSP,
   26e5c:	8a22      	ldrh	r2, [r4, #16]
   26e5e:	4603      	mov	r3, r0
   26e60:	9201      	str	r2, [sp, #4]
   26e62:	68e2      	ldr	r2, [r4, #12]
   26e64:	2112      	movs	r1, #18
   26e66:	9200      	str	r2, [sp, #0]
   26e68:	4628      	mov	r0, r5
   26e6a:	2213      	movs	r2, #19
   26e6c:	f7ee fb76 	bl	1555c <att_write_rsp.constprop.0>
}
   26e70:	b003      	add	sp, #12
   26e72:	bd30      	pop	{r4, r5, pc}

00026e74 <att_write_cmd>:
{
   26e74:	b537      	push	{r0, r1, r2, r4, r5, lr}
   26e76:	460c      	mov	r4, r1
   26e78:	4605      	mov	r5, r0
   26e7a:	f101 000c 	add.w	r0, r1, #12
   26e7e:	f000 fe74 	bl	27b6a <net_buf_simple_pull_le16>
	return att_write_rsp(chan, 0, 0, handle, 0, buf->data, buf->len);
   26e82:	8a22      	ldrh	r2, [r4, #16]
   26e84:	4603      	mov	r3, r0
   26e86:	9201      	str	r2, [sp, #4]
   26e88:	68e2      	ldr	r2, [r4, #12]
   26e8a:	4628      	mov	r0, r5
   26e8c:	9200      	str	r2, [sp, #0]
   26e8e:	2200      	movs	r2, #0
   26e90:	4611      	mov	r1, r2
   26e92:	f7ee fb63 	bl	1555c <att_write_rsp.constprop.0>
}
   26e96:	b003      	add	sp, #12
   26e98:	bd30      	pop	{r4, r5, pc}

00026e9a <att_read_blob_req>:
{
   26e9a:	b507      	push	{r0, r1, r2, lr}
	req = (void *)buf->data;
   26e9c:	68ca      	ldr	r2, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_BLOB_REQ,
   26e9e:	210c      	movs	r1, #12
   26ea0:	8813      	ldrh	r3, [r2, #0]
   26ea2:	8852      	ldrh	r2, [r2, #2]
   26ea4:	9200      	str	r2, [sp, #0]
   26ea6:	220d      	movs	r2, #13
   26ea8:	f7ee fd1a 	bl	158e0 <att_read_rsp>
}
   26eac:	b003      	add	sp, #12
   26eae:	f85d fb04 	ldr.w	pc, [sp], #4

00026eb2 <att_read_req>:
{
   26eb2:	b507      	push	{r0, r1, r2, lr}
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26eb4:	2200      	movs	r2, #0
	handle = sys_le16_to_cpu(req->handle);
   26eb6:	68cb      	ldr	r3, [r1, #12]
	return att_read_rsp(chan, BT_ATT_OP_READ_REQ, BT_ATT_OP_READ_RSP,
   26eb8:	210a      	movs	r1, #10
   26eba:	881b      	ldrh	r3, [r3, #0]
   26ebc:	9200      	str	r2, [sp, #0]
   26ebe:	220b      	movs	r2, #11
   26ec0:	f7ee fd0e 	bl	158e0 <att_read_rsp>
}
   26ec4:	b003      	add	sp, #12
   26ec6:	f85d fb04 	ldr.w	pc, [sp], #4

00026eca <att_mtu_req>:
{
   26eca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   26ecc:	4605      	mov	r5, r0
	struct bt_conn *conn = chan->att->conn;
   26ece:	f850 2b98 	ldr.w	r2, [r0], #152
{
   26ed2:	460b      	mov	r3, r1
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   26ed4:	2103      	movs	r1, #3
	struct bt_conn *conn = chan->att->conn;
   26ed6:	6817      	ldr	r7, [r2, #0]
	if (atomic_test_bit(chan->flags, ATT_ENHANCED)) {
   26ed8:	f7ff fc6d 	bl	267b6 <atomic_test_bit>
   26edc:	4604      	mov	r4, r0
   26ede:	b9f0      	cbnz	r0, 26f1e <att_mtu_req+0x54>
	mtu_client = sys_le16_to_cpu(req->mtu);
   26ee0:	68db      	ldr	r3, [r3, #12]
   26ee2:	881e      	ldrh	r6, [r3, #0]
	if (mtu_client < BT_ATT_DEFAULT_LE_MTU) {
   26ee4:	2e16      	cmp	r6, #22
   26ee6:	d91c      	bls.n	26f22 <att_mtu_req+0x58>
	pdu = bt_att_create_pdu(conn, BT_ATT_OP_MTU_RSP, sizeof(*rsp));
   26ee8:	4638      	mov	r0, r7
   26eea:	2202      	movs	r2, #2
   26eec:	f7ee fb9a 	bl	15624 <bt_att_create_pdu>
	if (!pdu) {
   26ef0:	4607      	mov	r7, r0
   26ef2:	b1c0      	cbz	r0, 26f26 <att_mtu_req+0x5c>
	return net_buf_simple_add(&buf->b, len);
   26ef4:	2102      	movs	r1, #2
   26ef6:	300c      	adds	r0, #12
   26ef8:	f7f2 fabc 	bl	19474 <net_buf_simple_add>
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   26efc:	2341      	movs	r3, #65	; 0x41
	bt_att_chan_send_rsp(chan, pdu);
   26efe:	4639      	mov	r1, r7
	rsp->mtu = sys_cpu_to_le16(mtu_server);
   26f00:	7003      	strb	r3, [r0, #0]
   26f02:	7044      	strb	r4, [r0, #1]
	bt_att_chan_send_rsp(chan, pdu);
   26f04:	4628      	mov	r0, r5
   26f06:	f7ff fd6d 	bl	269e4 <bt_att_chan_send_rsp>
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   26f0a:	2e41      	cmp	r6, #65	; 0x41
   26f0c:	bf28      	it	cs
   26f0e:	2641      	movcs	r6, #65	; 0x41
	att_chan_mtu_updated(chan);
   26f10:	4628      	mov	r0, r5
	chan->chan.rx.mtu = MIN(mtu_client, mtu_server);
   26f12:	836e      	strh	r6, [r5, #26]
	chan->chan.tx.mtu = chan->chan.rx.mtu;
   26f14:	856e      	strh	r6, [r5, #42]	; 0x2a
	att_chan_mtu_updated(chan);
   26f16:	f7ff fc90 	bl	2683a <att_chan_mtu_updated>
	return 0;
   26f1a:	4620      	mov	r0, r4
}
   26f1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return BT_ATT_ERR_NOT_SUPPORTED;
   26f1e:	2006      	movs	r0, #6
   26f20:	e7fc      	b.n	26f1c <att_mtu_req+0x52>
		return BT_ATT_ERR_INVALID_PDU;
   26f22:	2004      	movs	r0, #4
   26f24:	e7fa      	b.n	26f1c <att_mtu_req+0x52>
		return BT_ATT_ERR_UNLIKELY;
   26f26:	200e      	movs	r0, #14
   26f28:	e7f8      	b.n	26f1c <att_mtu_req+0x52>

00026f2a <att_confirm>:
	return att_handle_rsp(chan, buf->data, buf->len, 0);
   26f2a:	8a0a      	ldrh	r2, [r1, #16]
   26f2c:	2300      	movs	r3, #0
   26f2e:	68c9      	ldr	r1, [r1, #12]
   26f30:	f7ee be80 	b.w	15c34 <att_handle_rsp>

00026f34 <bt_att_encrypt_change>:
{
   26f34:	b570      	push	{r4, r5, r6, lr}
	struct bt_att_chan *att_chan = ATT_CHAN(chan);
   26f36:	4606      	mov	r6, r0
	if (!att_chan->att) {
   26f38:	f850 3c04 	ldr.w	r3, [r0, #-4]
{
   26f3c:	4604      	mov	r4, r0
	struct bt_conn *conn = le_chan->chan.conn;
   26f3e:	f856 5904 	ldr.w	r5, [r6], #-4
	if (!att_chan->att) {
   26f42:	2b00      	cmp	r3, #0
   26f44:	d038      	beq.n	26fb8 <bt_att_encrypt_change+0x84>
	if (hci_status) {
   26f46:	b141      	cbz	r1, 26f5a <bt_att_encrypt_change+0x26>
		if (att_chan->req && att_chan->req->retrying) {
   26f48:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
   26f4c:	2b00      	cmp	r3, #0
   26f4e:	d033      	beq.n	26fb8 <bt_att_encrypt_change+0x84>
   26f50:	7c1b      	ldrb	r3, [r3, #16]
   26f52:	07da      	lsls	r2, r3, #31
   26f54:	d530      	bpl.n	26fb8 <bt_att_encrypt_change+0x84>
		return BT_ATT_ERR_AUTHENTICATION;
   26f56:	2305      	movs	r3, #5
   26f58:	e021      	b.n	26f9e <bt_att_encrypt_change+0x6a>
	bt_gatt_encrypt_change(conn);
   26f5a:	4628      	mov	r0, r5
   26f5c:	f7f0 f82a 	bl	16fb4 <bt_gatt_encrypt_change>
	if (conn->sec_level == BT_SECURITY_L1) {
   26f60:	7a6b      	ldrb	r3, [r5, #9]
   26f62:	2b01      	cmp	r3, #1
   26f64:	d028      	beq.n	26fb8 <bt_att_encrypt_change+0x84>
	if (!(att_chan->req && att_chan->req->retrying)) {
   26f66:	f8d4 5098 	ldr.w	r5, [r4, #152]	; 0x98
   26f6a:	b32d      	cbz	r5, 26fb8 <bt_att_encrypt_change+0x84>
   26f6c:	7c2b      	ldrb	r3, [r5, #16]
   26f6e:	07db      	lsls	r3, r3, #31
   26f70:	d522      	bpl.n	26fb8 <bt_att_encrypt_change+0x84>
	if (!req->encode) {
   26f72:	68eb      	ldr	r3, [r5, #12]
   26f74:	2b00      	cmp	r3, #0
   26f76:	d0ee      	beq.n	26f56 <bt_att_encrypt_change+0x22>
	buf = bt_att_chan_create_pdu(att_chan, req->att_op, req->len);
   26f78:	4630      	mov	r0, r6
   26f7a:	696a      	ldr	r2, [r5, #20]
   26f7c:	7c69      	ldrb	r1, [r5, #17]
   26f7e:	f7ee f9f5 	bl	1536c <bt_att_chan_create_pdu>
	if (!buf) {
   26f82:	4604      	mov	r4, r0
   26f84:	b150      	cbz	r0, 26f9c <bt_att_encrypt_change+0x68>
	if (req->encode(buf, req->len, req->user_data)) {
   26f86:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
   26f8a:	68eb      	ldr	r3, [r5, #12]
   26f8c:	4798      	blx	r3
   26f8e:	b168      	cbz	r0, 26fac <bt_att_encrypt_change+0x78>
		tx_meta_data_free(bt_att_tx_meta_data(buf));
   26f90:	69a0      	ldr	r0, [r4, #24]
   26f92:	f7ed fee9 	bl	14d68 <tx_meta_data_free>
		net_buf_unref(buf);
   26f96:	4620      	mov	r0, r4
   26f98:	f7f2 f94a 	bl	19230 <net_buf_unref>
		return BT_ATT_ERR_UNLIKELY;
   26f9c:	230e      	movs	r3, #14
		att_handle_rsp(att_chan, NULL, 0, err);
   26f9e:	2200      	movs	r2, #0
   26fa0:	4630      	mov	r0, r6
}
   26fa2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		att_handle_rsp(att_chan, NULL, 0, err);
   26fa6:	4611      	mov	r1, r2
   26fa8:	f7ee be44 	b.w	15c34 <att_handle_rsp>
	if (chan_send(att_chan, buf)) {
   26fac:	4621      	mov	r1, r4
   26fae:	4630      	mov	r0, r6
   26fb0:	f7ed ffa6 	bl	14f00 <chan_send>
   26fb4:	2800      	cmp	r0, #0
   26fb6:	d1eb      	bne.n	26f90 <bt_att_encrypt_change+0x5c>
}
   26fb8:	bd70      	pop	{r4, r5, r6, pc}

00026fba <bt_att_fixed_chan_only>:
#if defined(CONFIG_BT_EATT)
	return bt_eatt_count(conn) == 0;
#else
	return true;
#endif /* CONFIG_BT_EATT */
}
   26fba:	2001      	movs	r0, #1
   26fbc:	4770      	bx	lr

00026fbe <bt_att_clear_out_of_sync_sent>:

void bt_att_clear_out_of_sync_sent(struct bt_conn *conn)
{
   26fbe:	b508      	push	{r3, lr}
	struct bt_att *att = att_get(conn);
   26fc0:	f7ee f854 	bl	1506c <att_get>
	struct bt_att_chan *chan;

	if (!att) {
   26fc4:	b178      	cbz	r0, 26fe6 <bt_att_clear_out_of_sync_sent+0x28>
	return list->head;
   26fc6:	6a83      	ldr	r3, [r0, #40]	; 0x28
		return;
	}

	SYS_SLIST_FOR_EACH_CONTAINER(&att->chans, chan, node) {
   26fc8:	b16b      	cbz	r3, 26fe6 <bt_att_clear_out_of_sync_sent+0x28>
   26fca:	3bf0      	subs	r3, #240	; 0xf0
   26fcc:	f103 0298 	add.w	r2, r3, #152	; 0x98
   26fd0:	e8d2 0fef 	ldaex	r0, [r2]
   26fd4:	f020 0020 	bic.w	r0, r0, #32
   26fd8:	e8c2 0fe1 	stlex	r1, r0, [r2]
   26fdc:	2900      	cmp	r1, #0
   26fde:	d1f7      	bne.n	26fd0 <bt_att_clear_out_of_sync_sent+0x12>
	return node->next;
   26fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
   26fe4:	e7f0      	b.n	26fc8 <bt_att_clear_out_of_sync_sent+0xa>
		atomic_clear_bit(chan->flags, ATT_OUT_OF_SYNC_SENT);
	}
}
   26fe6:	bd08      	pop	{r3, pc}

00026fe8 <bt_att_out_of_sync_sent_on_fixed>:

bool bt_att_out_of_sync_sent_on_fixed(struct bt_conn *conn)
{
   26fe8:	b508      	push	{r3, lr}
	struct bt_l2cap_chan *l2cap_chan;
	struct bt_att_chan *att_chan;

	l2cap_chan = bt_l2cap_le_lookup_rx_cid(conn, BT_L2CAP_CID_ATT);
   26fea:	2104      	movs	r1, #4
   26fec:	f7ff fbb5 	bl	2675a <bt_l2cap_le_lookup_rx_cid>
	if (!l2cap_chan) {
   26ff0:	b128      	cbz	r0, 26ffe <bt_att_out_of_sync_sent_on_fixed+0x16>
		return false;
	}

	att_chan = ATT_CHAN(l2cap_chan);
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
}
   26ff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	return atomic_test_bit(att_chan->flags, ATT_OUT_OF_SYNC_SENT);
   26ff6:	2105      	movs	r1, #5
   26ff8:	3094      	adds	r0, #148	; 0x94
   26ffa:	f7ff bbdc 	b.w	267b6 <atomic_test_bit>
}
   26ffe:	bd08      	pop	{r3, pc}

00027000 <bt_att_set_tx_meta_data>:

void bt_att_set_tx_meta_data(struct net_buf *buf, bt_gatt_complete_func_t func, void *user_data,
			     enum bt_att_chan_opt chan_opt)
{
	struct bt_att_tx_meta_data *data = bt_att_tx_meta_data(buf);
   27000:	6980      	ldr	r0, [r0, #24]

	data->func = func;
	data->user_data = user_data;
   27002:	e9c0 1202 	strd	r1, r2, [r0, #8]
	data->attr_count = 1;
   27006:	2201      	movs	r2, #1
	data->chan_opt = chan_opt;
   27008:	7403      	strb	r3, [r0, #16]
	data->attr_count = 1;
   2700a:	8082      	strh	r2, [r0, #4]
}
   2700c:	4770      	bx	lr

0002700e <find_next>:
	*next = (struct bt_gatt_attr *)attr;
   2700e:	6010      	str	r0, [r2, #0]
}
   27010:	2000      	movs	r0, #0
   27012:	4770      	bx	lr

00027014 <gatt_ccc_changed>:
{
   27014:	460b      	mov	r3, r1
   27016:	8909      	ldrh	r1, [r1, #8]
   27018:	8a5a      	ldrh	r2, [r3, #18]
   2701a:	4291      	cmp	r1, r2
   2701c:	bf38      	it	cc
   2701e:	4611      	movcc	r1, r2
	if (value != ccc->value) {
   27020:	8a9a      	ldrh	r2, [r3, #20]
   27022:	428a      	cmp	r2, r1
   27024:	d003      	beq.n	2702e <gatt_ccc_changed+0x1a>
		ccc->value = value;
   27026:	8299      	strh	r1, [r3, #20]
		if (ccc->cfg_changed) {
   27028:	699b      	ldr	r3, [r3, #24]
   2702a:	b103      	cbz	r3, 2702e <gatt_ccc_changed+0x1a>
			ccc->cfg_changed(attr, value);
   2702c:	4718      	bx	r3
}
   2702e:	4770      	bx	lr

00027030 <gatt_indicate_rsp>:
{
   27030:	b510      	push	{r4, lr}
   27032:	9c02      	ldr	r4, [sp, #8]
   27034:	460a      	mov	r2, r1
	if (params->func) {
   27036:	68a3      	ldr	r3, [r4, #8]
   27038:	b10b      	cbz	r3, 2703e <gatt_indicate_rsp+0xe>
		params->func(conn, params, err);
   2703a:	4621      	mov	r1, r4
   2703c:	4798      	blx	r3
	params->_ref--;
   2703e:	7da3      	ldrb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   27040:	68e2      	ldr	r2, [r4, #12]
	params->_ref--;
   27042:	3b01      	subs	r3, #1
   27044:	b2db      	uxtb	r3, r3
   27046:	75a3      	strb	r3, [r4, #22]
	if (params->destroy && (params->_ref == 0)) {
   27048:	b122      	cbz	r2, 27054 <gatt_indicate_rsp+0x24>
   2704a:	b91b      	cbnz	r3, 27054 <gatt_indicate_rsp+0x24>
		params->destroy(params);
   2704c:	4620      	mov	r0, r4
}
   2704e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		params->destroy(params);
   27052:	4710      	bx	r2
}
   27054:	bd10      	pop	{r4, pc}

00027056 <match_uuid>:
	data->attr = attr;
   27056:	6010      	str	r0, [r2, #0]
	data->handle = handle;
   27058:	8091      	strh	r1, [r2, #4]
}
   2705a:	2000      	movs	r0, #0
   2705c:	4770      	bx	lr

0002705e <gen_hash_m>:
{
   2705e:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (attr->uuid->type != BT_UUID_TYPE_16)
   27060:	6807      	ldr	r7, [r0, #0]
{
   27062:	4606      	mov	r6, r0
	if (attr->uuid->type != BT_UUID_TYPE_16)
   27064:	783d      	ldrb	r5, [r7, #0]
{
   27066:	4614      	mov	r4, r2
   27068:	b089      	sub	sp, #36	; 0x24
	if (attr->uuid->type != BT_UUID_TYPE_16)
   2706a:	b9dd      	cbnz	r5, 270a4 <gen_hash_m+0x46>
	switch (u16->val) {
   2706c:	887b      	ldrh	r3, [r7, #2]
   2706e:	f5b3 5f24 	cmp.w	r3, #10496	; 0x2900
   27072:	d004      	beq.n	2707e <gen_hash_m+0x20>
   27074:	d810      	bhi.n	27098 <gen_hash_m+0x3a>
   27076:	f5a3 5320 	sub.w	r3, r3, #10240	; 0x2800
   2707a:	2b03      	cmp	r3, #3
   2707c:	d812      	bhi.n	270a4 <gen_hash_m+0x46>
		value = sys_cpu_to_le16(handle);
   2707e:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   27082:	2202      	movs	r2, #2
   27084:	4620      	mov	r0, r4
   27086:	f10d 010a 	add.w	r1, sp, #10
   2708a:	f7fe fb02 	bl	25692 <tc_cmac_update>
   2708e:	b968      	cbnz	r0, 270ac <gen_hash_m+0x4e>
			return BT_GATT_ITER_STOP;
   27090:	f06f 0215 	mvn.w	r2, #21
			state->err = -EINVAL;
   27094:	65a2      	str	r2, [r4, #88]	; 0x58
   27096:	e006      	b.n	270a6 <gen_hash_m+0x48>
	switch (u16->val) {
   27098:	f503 4356 	add.w	r3, r3, #54784	; 0xd600
   2709c:	33ff      	adds	r3, #255	; 0xff
   2709e:	b29b      	uxth	r3, r3
   270a0:	2b04      	cmp	r3, #4
   270a2:	d91e      	bls.n	270e2 <gen_hash_m+0x84>
			return BT_GATT_ITER_STOP;
   270a4:	2501      	movs	r5, #1
}
   270a6:	4628      	mov	r0, r5
   270a8:	b009      	add	sp, #36	; 0x24
   270aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
		value = sys_cpu_to_le16(u16->val);
   270ac:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270ae:	2202      	movs	r2, #2
   270b0:	4620      	mov	r0, r4
   270b2:	f10d 010a 	add.w	r1, sp, #10
		value = sys_cpu_to_le16(u16->val);
   270b6:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270ba:	f7fe faea 	bl	25692 <tc_cmac_update>
   270be:	2800      	cmp	r0, #0
   270c0:	d0e6      	beq.n	27090 <gen_hash_m+0x32>
		len = attr->read(NULL, attr, data, sizeof(data), 0);
   270c2:	2000      	movs	r0, #0
   270c4:	9000      	str	r0, [sp, #0]
   270c6:	aa03      	add	r2, sp, #12
   270c8:	2313      	movs	r3, #19
   270ca:	4631      	mov	r1, r6
   270cc:	6877      	ldr	r7, [r6, #4]
   270ce:	47b8      	blx	r7
		if (len < 0) {
   270d0:	1e02      	subs	r2, r0, #0
   270d2:	dbdf      	blt.n	27094 <gen_hash_m+0x36>
		if (tc_cmac_update(&state->state, data, len) ==
   270d4:	a903      	add	r1, sp, #12
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270d6:	4620      	mov	r0, r4
   270d8:	f7fe fadb 	bl	25692 <tc_cmac_update>
   270dc:	2800      	cmp	r0, #0
   270de:	d1e1      	bne.n	270a4 <gen_hash_m+0x46>
   270e0:	e7d6      	b.n	27090 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(handle);
   270e2:	f8ad 100a 	strh.w	r1, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270e6:	2202      	movs	r2, #2
   270e8:	4620      	mov	r0, r4
   270ea:	f10d 010a 	add.w	r1, sp, #10
   270ee:	f7fe fad0 	bl	25692 <tc_cmac_update>
   270f2:	2800      	cmp	r0, #0
   270f4:	d0cc      	beq.n	27090 <gen_hash_m+0x32>
		value = sys_cpu_to_le16(u16->val);
   270f6:	887b      	ldrh	r3, [r7, #2]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270f8:	2202      	movs	r2, #2
		value = sys_cpu_to_le16(u16->val);
   270fa:	f8ad 300a 	strh.w	r3, [sp, #10]
		if (tc_cmac_update(&state->state, (uint8_t *)&value,
   270fe:	f10d 010a 	add.w	r1, sp, #10
   27102:	e7e8      	b.n	270d6 <gen_hash_m+0x78>

00027104 <bt_addr_le_eq>:
   27104:	2207      	movs	r2, #7
{
   27106:	b508      	push	{r3, lr}
	return memcmp(a, b, sizeof(*a));
   27108:	f002 faab 	bl	29662 <memcmp>
}
   2710c:	fab0 f080 	clz	r0, r0
   27110:	0940      	lsrs	r0, r0, #5
   27112:	bd08      	pop	{r3, pc}

00027114 <bt_addr_le_copy>:
   27114:	680b      	ldr	r3, [r1, #0]
   27116:	6003      	str	r3, [r0, #0]
   27118:	888b      	ldrh	r3, [r1, #4]
   2711a:	8083      	strh	r3, [r0, #4]
   2711c:	798b      	ldrb	r3, [r1, #6]
   2711e:	7183      	strb	r3, [r0, #6]
}
   27120:	4770      	bx	lr

00027122 <clear_sc_cfg>:
__ssp_bos_icheck3(memset, void *, int)
   27122:	2300      	movs	r3, #0
   27124:	6003      	str	r3, [r0, #0]
   27126:	6043      	str	r3, [r0, #4]
   27128:	6083      	str	r3, [r0, #8]
}
   2712a:	4770      	bx	lr

0002712c <bt_gatt_attr_read.constprop.0>:
ssize_t bt_gatt_attr_read(struct bt_conn *conn, const struct bt_gatt_attr *attr,
   2712c:	b538      	push	{r3, r4, r5, lr}
   2712e:	f8bd 4010 	ldrh.w	r4, [sp, #16]
   27132:	4615      	mov	r5, r2
	if (offset > value_len) {
   27134:	4294      	cmp	r4, r2
   27136:	d30a      	bcc.n	2714e <bt_gatt_attr_read.constprop.0+0x22>
	len = MIN(buf_len, value_len - offset);
   27138:	1aa4      	subs	r4, r4, r2
   2713a:	428c      	cmp	r4, r1
   2713c:	bfa8      	it	ge
   2713e:	460c      	movge	r4, r1
   27140:	b2a4      	uxth	r4, r4
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27142:	4622      	mov	r2, r4
   27144:	1959      	adds	r1, r3, r5
   27146:	f002 fa9c 	bl	29682 <memcpy>
}
   2714a:	4620      	mov	r0, r4
   2714c:	bd38      	pop	{r3, r4, r5, pc}
		return BT_GATT_ERR(BT_ATT_ERR_INVALID_OFFSET);
   2714e:	f06f 0406 	mvn.w	r4, #6
   27152:	e7fa      	b.n	2714a <bt_gatt_attr_read.constprop.0+0x1e>

00027154 <bt_gatt_attr_read_ccc>:
{
   27154:	b530      	push	{r4, r5, lr}
   27156:	b085      	sub	sp, #20
	cfg = find_ccc_cfg(conn, ccc);
   27158:	68c9      	ldr	r1, [r1, #12]
{
   2715a:	4614      	mov	r4, r2
   2715c:	461d      	mov	r5, r3
	cfg = find_ccc_cfg(conn, ccc);
   2715e:	f7ee ff0f 	bl	15f80 <find_ccc_cfg>
	if (cfg) {
   27162:	b100      	cbz	r0, 27166 <bt_gatt_attr_read_ccc+0x12>
		value = sys_cpu_to_le16(cfg->value);
   27164:	8900      	ldrh	r0, [r0, #8]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &value,
   27166:	2302      	movs	r3, #2
   27168:	f8ad 000e 	strh.w	r0, [sp, #14]
   2716c:	9300      	str	r3, [sp, #0]
   2716e:	4629      	mov	r1, r5
   27170:	4620      	mov	r0, r4
   27172:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27176:	f10d 030e 	add.w	r3, sp, #14
   2717a:	f7ff ffd7 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   2717e:	b005      	add	sp, #20
   27180:	bd30      	pop	{r4, r5, pc}

00027182 <bt_gatt_attr_read_service>:
{
   27182:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   27184:	460c      	mov	r4, r1
   27186:	4619      	mov	r1, r3
	struct bt_uuid *uuid = attr->user_data;
   27188:	68e3      	ldr	r3, [r4, #12]
{
   2718a:	4610      	mov	r0, r2
	if (uuid->type == BT_UUID_TYPE_16) {
   2718c:	781c      	ldrb	r4, [r3, #0]
{
   2718e:	f8bd 2018 	ldrh.w	r2, [sp, #24]
	if (uuid->type == BT_UUID_TYPE_16) {
   27192:	b13c      	cbz	r4, 271a4 <bt_gatt_attr_read_service+0x22>
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   27194:	2410      	movs	r4, #16
   27196:	3301      	adds	r3, #1
   27198:	9406      	str	r4, [sp, #24]
}
   2719a:	b004      	add	sp, #16
   2719c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset,
   271a0:	f7ff bfc4 	b.w	2712c <bt_gatt_attr_read.constprop.0>
		uint16_t uuid16 = sys_cpu_to_le16(BT_UUID_16(uuid)->val);
   271a4:	885b      	ldrh	r3, [r3, #2]
   271a6:	f8ad 300e 	strh.w	r3, [sp, #14]
		return bt_gatt_attr_read(conn, attr, buf, len, offset,
   271aa:	2302      	movs	r3, #2
   271ac:	9300      	str	r3, [sp, #0]
   271ae:	f10d 030e 	add.w	r3, sp, #14
   271b2:	f7ff ffbb 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   271b6:	b004      	add	sp, #16
   271b8:	bd10      	pop	{r4, pc}

000271ba <cf_read>:
{
   271ba:	b530      	push	{r4, r5, lr}
   271bc:	461d      	mov	r5, r3
	uint8_t data[1] = {};
   271be:	2300      	movs	r3, #0
{
   271c0:	b085      	sub	sp, #20
   271c2:	4614      	mov	r4, r2
	uint8_t data[1] = {};
   271c4:	f88d 300c 	strb.w	r3, [sp, #12]
	cfg = find_cf_cfg(conn);
   271c8:	f7ee fe8a 	bl	15ee0 <find_cf_cfg>
	if (cfg) {
   271cc:	b110      	cbz	r0, 271d4 <cf_read+0x1a>
		memcpy(data, cfg->data, sizeof(data));
   271ce:	7a03      	ldrb	r3, [r0, #8]
   271d0:	f88d 300c 	strb.w	r3, [sp, #12]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, data,
   271d4:	2301      	movs	r3, #1
   271d6:	4629      	mov	r1, r5
   271d8:	9300      	str	r3, [sp, #0]
   271da:	4620      	mov	r0, r4
   271dc:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   271e0:	ab03      	add	r3, sp, #12
   271e2:	f7ff ffa3 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   271e6:	b005      	add	sp, #20
   271e8:	bd30      	pop	{r4, r5, pc}

000271ea <read_name>:
{
   271ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   271ee:	4614      	mov	r4, r2
   271f0:	461d      	mov	r5, r3
   271f2:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	const char *name = bt_get_name();
   271f6:	f7eb fae5 	bl	127c4 <bt_get_name>
   271fa:	4606      	mov	r6, r0
				 strlen(name));
   271fc:	f7e2 f8b0 	bl	9360 <strlen>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27200:	b280      	uxth	r0, r0
   27202:	9006      	str	r0, [sp, #24]
   27204:	4633      	mov	r3, r6
   27206:	463a      	mov	r2, r7
   27208:	4629      	mov	r1, r5
   2720a:	4620      	mov	r0, r4
}
   2720c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return bt_gatt_attr_read(conn, attr, buf, len, offset, name,
   27210:	f7ff bf8c 	b.w	2712c <bt_gatt_attr_read.constprop.0>

00027214 <read_appearance>:
{
   27214:	b530      	push	{r4, r5, lr}
   27216:	b085      	sub	sp, #20
   27218:	4614      	mov	r4, r2
   2721a:	461d      	mov	r5, r3
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   2721c:	f7fe fef5 	bl	2600a <bt_get_appearance>
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   27220:	2302      	movs	r3, #2
	uint16_t appearance = sys_cpu_to_le16(bt_get_appearance());
   27222:	f8ad 000e 	strh.w	r0, [sp, #14]
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &appearance,
   27226:	9300      	str	r3, [sp, #0]
   27228:	4629      	mov	r1, r5
   2722a:	4620      	mov	r0, r4
   2722c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
   27230:	f10d 030e 	add.w	r3, sp, #14
   27234:	f7ff ff7a 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   27238:	b005      	add	sp, #20
   2723a:	bd30      	pop	{r4, r5, pc}

0002723c <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   2723c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2723e:	ab0b      	add	r3, sp, #44	; 0x2c
   27240:	9305      	str	r3, [sp, #20]
   27242:	9303      	str	r3, [sp, #12]
   27244:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27246:	9302      	str	r3, [sp, #8]
   27248:	2300      	movs	r3, #0
   2724a:	4618      	mov	r0, r3
   2724c:	e9cd 3300 	strd	r3, r3, [sp]
   27250:	f7e6 ffe6 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27254:	b007      	add	sp, #28
   27256:	f85d fb04 	ldr.w	pc, [sp], #4

0002725a <sc_clear>:
{
   2725a:	b538      	push	{r3, r4, r5, lr}
   2725c:	4604      	mov	r4, r0
	if (bt_addr_le_is_bonded(conn->id, &conn->le.dst)) {
   2725e:	f100 0590 	add.w	r5, r0, #144	; 0x90
   27262:	4629      	mov	r1, r5
   27264:	7a00      	ldrb	r0, [r0, #8]
   27266:	f7fe fed3 	bl	26010 <bt_addr_le_is_bonded>
	cfg = find_sc_cfg(id, (bt_addr_le_t *)addr);
   2726a:	4629      	mov	r1, r5
		cfg = find_sc_cfg(conn->id, &conn->le.dst);
   2726c:	7a20      	ldrb	r0, [r4, #8]
   2726e:	f7ee fe65 	bl	15f3c <find_sc_cfg>
		if (cfg) {
   27272:	b118      	cbz	r0, 2727c <sc_clear+0x22>
}
   27274:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			clear_sc_cfg(cfg);
   27278:	f7ff bf53 	b.w	27122 <clear_sc_cfg>
}
   2727c:	bd38      	pop	{r3, r4, r5, pc}

0002727e <sc_ccc_cfg_write>:
	if (value == BT_GATT_CCC_INDICATE) {
   2727e:	2a02      	cmp	r2, #2
{
   27280:	b510      	push	{r4, lr}
	if (value == BT_GATT_CCC_INDICATE) {
   27282:	d108      	bne.n	27296 <sc_ccc_cfg_write+0x18>
		sc_save(conn->id, &conn->le.dst, 0, 0);
   27284:	2300      	movs	r3, #0
   27286:	f100 0190 	add.w	r1, r0, #144	; 0x90
   2728a:	461a      	mov	r2, r3
   2728c:	7a00      	ldrb	r0, [r0, #8]
   2728e:	f7ee ff27 	bl	160e0 <sc_save>
}
   27292:	2002      	movs	r0, #2
   27294:	bd10      	pop	{r4, pc}
		sc_clear(conn);
   27296:	f7ff ffe0 	bl	2725a <sc_clear>
   2729a:	e7fa      	b.n	27292 <sc_ccc_cfg_write+0x14>

0002729c <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2729c:	2301      	movs	r3, #1
   2729e:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   272a0:	e8d0 2fef 	ldaex	r2, [r0]
   272a4:	431a      	orrs	r2, r3
   272a6:	e8c0 2fe1 	stlex	r1, r2, [r0]
   272aa:	2900      	cmp	r1, #0
   272ac:	d1f8      	bne.n	272a0 <atomic_set_bit+0x4>
}
   272ae:	4770      	bx	lr

000272b0 <sc_restore_rsp>:
{
   272b0:	b538      	push	{r3, r4, r5, lr}
   272b2:	4604      	mov	r4, r0
   272b4:	4615      	mov	r5, r2
	if (bt_att_fixed_chan_only(conn)) {
   272b6:	f7ff fe80 	bl	26fba <bt_att_fixed_chan_only>
   272ba:	b150      	cbz	r0, 272d2 <sc_restore_rsp+0x22>
		cfg = find_cf_cfg(conn);
   272bc:	4620      	mov	r0, r4
   272be:	f7ee fe0f 	bl	15ee0 <find_cf_cfg>
		if (cfg && CF_ROBUST_CACHING(cfg)) {
   272c2:	b130      	cbz	r0, 272d2 <sc_restore_rsp+0x22>
   272c4:	7a03      	ldrb	r3, [r0, #8]
   272c6:	07db      	lsls	r3, r3, #31
   272c8:	d503      	bpl.n	272d2 <sc_restore_rsp+0x22>
			atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   272ca:	2100      	movs	r1, #0
   272cc:	300c      	adds	r0, #12
   272ce:	f7ff ffe5 	bl	2729c <atomic_set_bit>
	if (!err && IS_ENABLED(CONFIG_BT_GATT_SERVICE_CHANGED)) {
   272d2:	b935      	cbnz	r5, 272e2 <sc_restore_rsp+0x32>
		struct gatt_sc_cfg *sc_cfg = find_sc_cfg(conn->id, &conn->le.dst);
   272d4:	7a20      	ldrb	r0, [r4, #8]
   272d6:	f104 0190 	add.w	r1, r4, #144	; 0x90
   272da:	f7ee fe2f 	bl	15f3c <find_sc_cfg>
		if (sc_cfg) {
   272de:	b100      	cbz	r0, 272e2 <sc_restore_rsp+0x32>
__ssp_bos_icheck3(memset, void *, int)
   272e0:	6085      	str	r5, [r0, #8]
}
   272e2:	bd38      	pop	{r3, r4, r5, pc}

000272e4 <bt_gatt_attr_value_handle>:
{
   272e4:	b513      	push	{r0, r1, r4, lr}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   272e6:	4604      	mov	r4, r0
   272e8:	b910      	cbnz	r0, 272f0 <bt_gatt_attr_value_handle+0xc>
	uint16_t handle = 0;
   272ea:	2000      	movs	r0, #0
}
   272ec:	b002      	add	sp, #8
   272ee:	bd10      	pop	{r4, pc}
	if (attr != NULL && bt_uuid_cmp(attr->uuid, BT_UUID_GATT_CHRC) == 0) {
   272f0:	2300      	movs	r3, #0
   272f2:	f88d 3004 	strb.w	r3, [sp, #4]
   272f6:	f642 0303 	movw	r3, #10243	; 0x2803
   272fa:	6800      	ldr	r0, [r0, #0]
   272fc:	a901      	add	r1, sp, #4
   272fe:	f8ad 3006 	strh.w	r3, [sp, #6]
   27302:	f7fe fd38 	bl	25d76 <bt_uuid_cmp>
   27306:	2800      	cmp	r0, #0
   27308:	d1ef      	bne.n	272ea <bt_gatt_attr_value_handle+0x6>
		handle = chrc->value_handle;
   2730a:	68e3      	ldr	r3, [r4, #12]
   2730c:	8898      	ldrh	r0, [r3, #4]
		if (handle == 0) {
   2730e:	2800      	cmp	r0, #0
   27310:	d1ec      	bne.n	272ec <bt_gatt_attr_value_handle+0x8>
			handle = bt_gatt_attr_get_handle(attr) + 1U;
   27312:	4620      	mov	r0, r4
   27314:	f7ef f854 	bl	163c0 <bt_gatt_attr_get_handle>
   27318:	3001      	adds	r0, #1
   2731a:	b280      	uxth	r0, r0
	return handle;
   2731c:	e7e6      	b.n	272ec <bt_gatt_attr_value_handle+0x8>

0002731e <bt_gatt_attr_read_chrc>:
{
   2731e:	b570      	push	{r4, r5, r6, lr}
	struct bt_gatt_chrc *chrc = attr->user_data;
   27320:	68cc      	ldr	r4, [r1, #12]
{
   27322:	461e      	mov	r6, r3
	pdu.properties = chrc->properties;
   27324:	79a3      	ldrb	r3, [r4, #6]
{
   27326:	b088      	sub	sp, #32
   27328:	4608      	mov	r0, r1
	pdu.properties = chrc->properties;
   2732a:	f88d 300c 	strb.w	r3, [sp, #12]
{
   2732e:	4615      	mov	r5, r2
	pdu.value_handle = sys_cpu_to_le16(bt_gatt_attr_value_handle(attr));
   27330:	f7ff ffd8 	bl	272e4 <bt_gatt_attr_value_handle>
   27334:	f8ad 000d 	strh.w	r0, [sp, #13]
	if (chrc->uuid->type == BT_UUID_TYPE_16) {
   27338:	6824      	ldr	r4, [r4, #0]
   2733a:	7823      	ldrb	r3, [r4, #0]
   2733c:	b96b      	cbnz	r3, 2735a <bt_gatt_attr_read_chrc+0x3c>
		pdu.uuid16 = sys_cpu_to_le16(BT_UUID_16(chrc->uuid)->val);
   2733e:	8863      	ldrh	r3, [r4, #2]
   27340:	f8ad 300f 	strh.w	r3, [sp, #15]
		value_len += 2U;
   27344:	2305      	movs	r3, #5
	return bt_gatt_attr_read(conn, attr, buf, len, offset, &pdu, value_len);
   27346:	9300      	str	r3, [sp, #0]
   27348:	4631      	mov	r1, r6
   2734a:	4628      	mov	r0, r5
   2734c:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
   27350:	ab03      	add	r3, sp, #12
   27352:	f7ff feeb 	bl	2712c <bt_gatt_attr_read.constprop.0>
}
   27356:	b008      	add	sp, #32
   27358:	bd70      	pop	{r4, r5, r6, pc}
		memcpy(pdu.uuid, BT_UUID_128(chrc->uuid)->val, 16);
   2735a:	1c63      	adds	r3, r4, #1
   2735c:	f10d 020f 	add.w	r2, sp, #15
   27360:	3411      	adds	r4, #17
   27362:	f853 1b04 	ldr.w	r1, [r3], #4
   27366:	42a3      	cmp	r3, r4
   27368:	f842 1b04 	str.w	r1, [r2], #4
   2736c:	d1f9      	bne.n	27362 <bt_gatt_attr_read_chrc+0x44>
		value_len += 16U;
   2736e:	2313      	movs	r3, #19
   27370:	e7e9      	b.n	27346 <bt_gatt_attr_read_chrc+0x28>

00027372 <bt_gatt_foreach_attr>:
{
   27372:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	bt_gatt_foreach_attr_type(start_handle, end_handle, NULL, NULL, 0, func,
   27374:	e9cd 2301 	strd	r2, r3, [sp, #4]
   27378:	2300      	movs	r3, #0
   2737a:	461a      	mov	r2, r3
   2737c:	9300      	str	r3, [sp, #0]
   2737e:	f7ef f867 	bl	16450 <bt_gatt_foreach_attr_type>
}
   27382:	b005      	add	sp, #20
   27384:	f85d fb04 	ldr.w	pc, [sp], #4

00027388 <db_hash_process>:
	db_hash_gen(true);
   27388:	f7ef b8d2 	b.w	16530 <db_hash_gen.constprop.0>

0002738c <bt_gatt_check_perm>:
{
   2738c:	b538      	push	{r3, r4, r5, lr}
	if ((mask & BT_GATT_PERM_READ) &&
   2738e:	07d4      	lsls	r4, r2, #31
{
   27390:	4605      	mov	r5, r0
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   27392:	8a4b      	ldrh	r3, [r1, #18]
	if ((mask & BT_GATT_PERM_READ) &&
   27394:	d504      	bpl.n	273a0 <bt_gatt_check_perm+0x14>
   27396:	f013 0f95 	tst.w	r3, #149	; 0x95
   2739a:	d027      	beq.n	273ec <bt_gatt_check_perm+0x60>
	    (!(attr->perm & BT_GATT_PERM_READ_MASK) || !attr->read)) {
   2739c:	6848      	ldr	r0, [r1, #4]
   2739e:	b328      	cbz	r0, 273ec <bt_gatt_check_perm+0x60>
	if ((mask & BT_GATT_PERM_WRITE) &&
   273a0:	0790      	lsls	r0, r2, #30
   273a2:	d504      	bpl.n	273ae <bt_gatt_check_perm+0x22>
   273a4:	f413 7f95 	tst.w	r3, #298	; 0x12a
   273a8:	d022      	beq.n	273f0 <bt_gatt_check_perm+0x64>
	    (!(attr->perm & BT_GATT_PERM_WRITE_MASK) || !attr->write)) {
   273aa:	6889      	ldr	r1, [r1, #8]
   273ac:	b301      	cbz	r1, 273f0 <bt_gatt_check_perm+0x64>
	mask &= attr->perm;
   273ae:	ea02 0403 	and.w	r4, r2, r3
	if (mask & BT_GATT_PERM_LESC_MASK) {
   273b2:	f414 7fc0 	tst.w	r4, #384	; 0x180
   273b6:	d007      	beq.n	273c8 <bt_gatt_check_perm+0x3c>
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   273b8:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   273bc:	b90b      	cbnz	r3, 273c2 <bt_gatt_check_perm+0x36>
			return BT_ATT_ERR_AUTHENTICATION;
   273be:	2005      	movs	r0, #5
}
   273c0:	bd38      	pop	{r3, r4, r5, pc}
		if (!IS_ENABLED(CONFIG_BT_SMP) || !conn->le.keys ||
   273c2:	7b5b      	ldrb	r3, [r3, #13]
   273c4:	06db      	lsls	r3, r3, #27
   273c6:	d5fa      	bpl.n	273be <bt_gatt_check_perm+0x32>
	if (mask & BT_GATT_PERM_AUTHEN_MASK) {
   273c8:	f014 0f30 	tst.w	r4, #48	; 0x30
   273cc:	d108      	bne.n	273e0 <bt_gatt_check_perm+0x54>
	if ((mask & BT_GATT_PERM_ENCRYPT_MASK)) {
   273ce:	f014 000c 	ands.w	r0, r4, #12
   273d2:	d0f5      	beq.n	273c0 <bt_gatt_check_perm+0x34>
		if (!conn->encrypt) {
   273d4:	7aeb      	ldrb	r3, [r5, #11]
			return BT_ATT_ERR_INSUFFICIENT_ENCRYPTION;
   273d6:	2b00      	cmp	r3, #0
   273d8:	bf14      	ite	ne
   273da:	2000      	movne	r0, #0
   273dc:	200f      	moveq	r0, #15
   273de:	e7ef      	b.n	273c0 <bt_gatt_check_perm+0x34>
		if (bt_conn_get_security(conn) < BT_SECURITY_L3) {
   273e0:	4628      	mov	r0, r5
   273e2:	f7ff f8ee 	bl	265c2 <bt_conn_get_security>
   273e6:	2802      	cmp	r0, #2
   273e8:	d8f1      	bhi.n	273ce <bt_gatt_check_perm+0x42>
   273ea:	e7e8      	b.n	273be <bt_gatt_check_perm+0x32>
		return BT_ATT_ERR_READ_NOT_PERMITTED;
   273ec:	2002      	movs	r0, #2
   273ee:	e7e7      	b.n	273c0 <bt_gatt_check_perm+0x34>
		return BT_ATT_ERR_WRITE_NOT_PERMITTED;
   273f0:	2003      	movs	r0, #3
   273f2:	e7e5      	b.n	273c0 <bt_gatt_check_perm+0x34>

000273f4 <bt_gatt_change_aware>:
{
   273f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   273f6:	4606      	mov	r6, r0
   273f8:	460f      	mov	r7, r1
	cfg = find_cf_cfg(conn);
   273fa:	f7ee fd71 	bl	15ee0 <find_cf_cfg>
	if (!cfg || !CF_ROBUST_CACHING(cfg)) {
   273fe:	b1e0      	cbz	r0, 2743a <bt_gatt_change_aware+0x46>
   27400:	7a03      	ldrb	r3, [r0, #8]
   27402:	07db      	lsls	r3, r3, #31
   27404:	d519      	bpl.n	2743a <bt_gatt_change_aware+0x46>
	if (atomic_test_bit(cfg->flags, CF_CHANGE_AWARE)) {
   27406:	f100 040c 	add.w	r4, r0, #12
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   2740a:	e8d4 5faf 	lda	r5, [r4]
   2740e:	f015 0501 	ands.w	r5, r5, #1
   27412:	d112      	bne.n	2743a <bt_gatt_change_aware+0x46>
	if (!req) {
   27414:	b197      	cbz	r7, 2743c <bt_gatt_change_aware+0x48>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   27416:	e8d4 1fef 	ldaex	r1, [r4]
   2741a:	f021 0302 	bic.w	r3, r1, #2
   2741e:	e8c4 3fe2 	stlex	r2, r3, [r4]
   27422:	2a00      	cmp	r2, #0
   27424:	d1f7      	bne.n	27416 <bt_gatt_change_aware+0x22>
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   27426:	f011 0702 	ands.w	r7, r1, #2
		bt_att_clear_out_of_sync_sent(conn);
   2742a:	4630      	mov	r0, r6
	if (atomic_test_and_clear_bit(cfg->flags, CF_DB_HASH_READ)) {
   2742c:	d008      	beq.n	27440 <bt_gatt_change_aware+0x4c>
		bt_att_clear_out_of_sync_sent(conn);
   2742e:	f7ff fdc6 	bl	26fbe <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27432:	4629      	mov	r1, r5
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27434:	4620      	mov	r0, r4
   27436:	f7ff ff31 	bl	2729c <atomic_set_bit>
		return true;
   2743a:	2501      	movs	r5, #1
}
   2743c:	4628      	mov	r0, r5
   2743e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (bt_att_fixed_chan_only(conn) && bt_att_out_of_sync_sent_on_fixed(conn)) {
   27440:	f7ff fdbb 	bl	26fba <bt_att_fixed_chan_only>
   27444:	2800      	cmp	r0, #0
   27446:	d0f9      	beq.n	2743c <bt_gatt_change_aware+0x48>
   27448:	4630      	mov	r0, r6
   2744a:	f7ff fdcd 	bl	26fe8 <bt_att_out_of_sync_sent_on_fixed>
   2744e:	2800      	cmp	r0, #0
   27450:	d0f4      	beq.n	2743c <bt_gatt_change_aware+0x48>
   27452:	e8d4 3fef 	ldaex	r3, [r4]
   27456:	f023 0302 	bic.w	r3, r3, #2
   2745a:	e8c4 3fe2 	stlex	r2, r3, [r4]
   2745e:	2a00      	cmp	r2, #0
   27460:	d1f7      	bne.n	27452 <bt_gatt_change_aware+0x5e>
		bt_att_clear_out_of_sync_sent(conn);
   27462:	4630      	mov	r0, r6
   27464:	f7ff fdab 	bl	26fbe <bt_att_clear_out_of_sync_sent>
		atomic_set_bit(cfg->flags, CF_CHANGE_AWARE);
   27468:	4639      	mov	r1, r7
   2746a:	e7e3      	b.n	27434 <bt_gatt_change_aware+0x40>

0002746c <smp_pairing_rsp>:
}
   2746c:	2007      	movs	r0, #7
   2746e:	4770      	bx	lr

00027470 <atomic_test_bit>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
   27470:	e8d0 0faf 	lda	r0, [r0]
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
   27474:	4108      	asrs	r0, r1
}
   27476:	f000 0001 	and.w	r0, r0, #1
   2747a:	4770      	bx	lr

0002747c <update_keys_check>:
{
   2747c:	4603      	mov	r3, r0
   2747e:	b510      	push	{r4, lr}
	if (!keys ||
   27480:	b1d9      	cbz	r1, 274ba <update_keys_check+0x3e>
	    !(keys->keys & (BT_KEYS_LTK_P256 | BT_KEYS_LTK))) {
   27482:	89c8      	ldrh	r0, [r1, #14]
	if (!keys ||
   27484:	f010 0f24 	tst.w	r0, #36	; 0x24
   27488:	d017      	beq.n	274ba <update_keys_check+0x3e>
	return MIN(req->max_key_size, rsp->max_key_size);
   2748a:	7d1a      	ldrb	r2, [r3, #20]
   2748c:	7b5c      	ldrb	r4, [r3, #13]
	if (keys->enc_size > get_encryption_key_size(smp)) {
   2748e:	7b09      	ldrb	r1, [r1, #12]
   27490:	42a2      	cmp	r2, r4
   27492:	bf28      	it	cs
   27494:	4622      	movcs	r2, r4
   27496:	4291      	cmp	r1, r2
   27498:	d901      	bls.n	2749e <update_keys_check+0x22>
			return false;
   2749a:	2000      	movs	r0, #0
}
   2749c:	bd10      	pop	{r4, pc}
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   2749e:	0682      	lsls	r2, r0, #26
   274a0:	d404      	bmi.n	274ac <update_keys_check+0x30>
	if ((keys->flags & BT_KEYS_AUTHENTICATED) &&
   274a2:	7a18      	ldrb	r0, [r3, #8]
   274a4:	3800      	subs	r0, #0
   274a6:	bf18      	it	ne
   274a8:	2001      	movne	r0, #1
   274aa:	e7f7      	b.n	2749c <update_keys_check+0x20>
	    !atomic_test_bit(smp->flags, SMP_FLAG_SC)) {
   274ac:	2105      	movs	r1, #5
   274ae:	1d18      	adds	r0, r3, #4
   274b0:	f7ff ffde 	bl	27470 <atomic_test_bit>
	if ((keys->keys & BT_KEYS_LTK_P256) &&
   274b4:	2800      	cmp	r0, #0
   274b6:	d1f4      	bne.n	274a2 <update_keys_check+0x26>
   274b8:	e7ef      	b.n	2749a <update_keys_check+0x1e>
	return true;
   274ba:	2001      	movs	r0, #1
   274bc:	e7ee      	b.n	2749c <update_keys_check+0x20>

000274be <atomic_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   274be:	2301      	movs	r3, #1
   274c0:	408b      	lsls	r3, r1
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   274c2:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   274c4:	e8d0 2fef 	ldaex	r2, [r0]
   274c8:	401a      	ands	r2, r3
   274ca:	e8c0 2fe1 	stlex	r1, r2, [r0]
   274ce:	2900      	cmp	r1, #0
   274d0:	d1f8      	bne.n	274c4 <atomic_clear_bit+0x6>
}
   274d2:	4770      	bx	lr

000274d4 <bt_addr_le_copy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   274d4:	680b      	ldr	r3, [r1, #0]
   274d6:	6003      	str	r3, [r0, #0]
   274d8:	888b      	ldrh	r3, [r1, #4]
   274da:	8083      	strh	r3, [r0, #4]
   274dc:	798b      	ldrb	r3, [r1, #6]
   274de:	7183      	strb	r3, [r0, #6]
   274e0:	4770      	bx	lr

000274e2 <smp_security_request>:
static uint8_t smp_security_request(struct bt_smp *smp, struct net_buf *buf)
   274e2:	2007      	movs	r0, #7
   274e4:	4770      	bx	lr

000274e6 <smp_send.constprop.0>:
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   274e6:	b537      	push	{r0, r1, r2, r4, r5, lr}
   274e8:	4613      	mov	r3, r2
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   274ea:	2200      	movs	r2, #0
   274ec:	9200      	str	r2, [sp, #0]
static void smp_send(struct bt_smp *smp, struct net_buf *buf,
   274ee:	4604      	mov	r4, r0
   274f0:	460d      	mov	r5, r1
	if (bt_l2cap_send_cb(smp->chan.chan.conn, BT_L2CAP_CID_SMP, buf, cb, NULL)) {
   274f2:	460a      	mov	r2, r1
   274f4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
   274f8:	2106      	movs	r1, #6
   274fa:	f7ff f90c 	bl	26716 <bt_l2cap_send_cb>
   274fe:	b128      	cbz	r0, 2750c <smp_send.constprop.0+0x26>
		net_buf_unref(buf);
   27500:	4628      	mov	r0, r5
}
   27502:	b003      	add	sp, #12
   27504:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		net_buf_unref(buf);
   27508:	f7f1 be92 	b.w	19230 <net_buf_unref>
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   2750c:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   27510:	2300      	movs	r3, #0
   27512:	f504 70c0 	add.w	r0, r4, #384	; 0x180
}
   27516:	b003      	add	sp, #12
   27518:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
	k_work_reschedule(&smp->work, SMP_TIMEOUT);
   2751c:	f7f9 b986 	b.w	2082c <k_work_reschedule>

00027520 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27520:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27522:	ab0b      	add	r3, sp, #44	; 0x2c
   27524:	9305      	str	r3, [sp, #20]
   27526:	9303      	str	r3, [sp, #12]
   27528:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2752a:	9302      	str	r3, [sp, #8]
   2752c:	2300      	movs	r3, #0
   2752e:	4618      	mov	r0, r3
   27530:	e9cd 3300 	strd	r3, r3, [sp]
   27534:	f7e6 fe74 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27538:	b007      	add	sp, #28
   2753a:	f85d fb04 	ldr.w	pc, [sp], #4

0002753e <atomic_set_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2753e:	2301      	movs	r3, #1
   27540:	408b      	lsls	r3, r1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
   27542:	e8d0 2fef 	ldaex	r2, [r0]
   27546:	431a      	orrs	r2, r3
   27548:	e8c0 2fe1 	stlex	r1, r2, [r0]
   2754c:	2900      	cmp	r1, #0
   2754e:	d1f8      	bne.n	27542 <atomic_set_bit+0x4>
}
   27550:	4770      	bx	lr

00027552 <smp_keypress_notif>:
{
   27552:	b508      	push	{r3, lr}
	atomic_set_bit(smp->allowed_cmds, BT_SMP_KEYPRESS_NOTIFICATION);
   27554:	210e      	movs	r1, #14
   27556:	f7ff fff2 	bl	2753e <atomic_set_bit>
}
   2755a:	2000      	movs	r0, #0
   2755c:	bd08      	pop	{r3, pc}

0002755e <smp_create_pdu.constprop.0>:
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   2755e:	b570      	push	{r4, r5, r6, lr}
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   27560:	1d05      	adds	r5, r0, #4
static struct net_buf *smp_create_pdu(struct bt_smp *smp, uint8_t op, size_t len)
   27562:	460e      	mov	r6, r1
	if (atomic_test_bit(smp->flags, SMP_FLAG_TIMEOUT)) {
   27564:	4628      	mov	r0, r5
   27566:	2104      	movs	r1, #4
   27568:	f7ff ff82 	bl	27470 <atomic_test_bit>
   2756c:	b168      	cbz	r0, 2758a <smp_create_pdu.constprop.0+0x2c>
		timeout = K_NO_WAIT;
   2756e:	2200      	movs	r2, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   27570:	2100      	movs	r1, #0
		timeout = SMP_TIMEOUT;
   27572:	2300      	movs	r3, #0
	buf = bt_l2cap_create_pdu_timeout(NULL, 0, timeout);
   27574:	4608      	mov	r0, r1
   27576:	f7ff f8cb 	bl	26710 <bt_l2cap_create_pdu_timeout>
	if (!buf) {
   2757a:	4604      	mov	r4, r0
   2757c:	b940      	cbnz	r0, 27590 <smp_create_pdu.constprop.0+0x32>
		atomic_set_bit(smp->flags, SMP_FLAG_TIMEOUT);
   2757e:	2104      	movs	r1, #4
   27580:	4628      	mov	r0, r5
   27582:	f7ff ffdc 	bl	2753e <atomic_set_bit>
}
   27586:	4620      	mov	r0, r4
   27588:	bd70      	pop	{r4, r5, r6, pc}
		timeout = SMP_TIMEOUT;
   2758a:	f44f 2270 	mov.w	r2, #983040	; 0xf0000
   2758e:	e7ef      	b.n	27570 <smp_create_pdu.constprop.0+0x12>
   27590:	2101      	movs	r1, #1
   27592:	300c      	adds	r0, #12
   27594:	f7f1 ff6e 	bl	19474 <net_buf_simple_add>
	hdr->code = op;
   27598:	7006      	strb	r6, [r0, #0]
	return buf;
   2759a:	e7f4      	b.n	27586 <smp_create_pdu.constprop.0+0x28>

0002759c <send_pairing_rsp>:
{
   2759c:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   2759e:	2102      	movs	r1, #2
{
   275a0:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RSP, sizeof(*rsp));
   275a2:	f7ff ffdc 	bl	2755e <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   275a6:	4605      	mov	r5, r0
   275a8:	b180      	cbz	r0, 275cc <send_pairing_rsp+0x30>
   275aa:	2106      	movs	r1, #6
   275ac:	300c      	adds	r0, #12
   275ae:	f7f1 ff61 	bl	19474 <net_buf_simple_add>
   275b2:	f8d4 3011 	ldr.w	r3, [r4, #17]
	smp_send(smp, rsp_buf, NULL, NULL);
   275b6:	2200      	movs	r2, #0
   275b8:	6003      	str	r3, [r0, #0]
   275ba:	f8b4 3015 	ldrh.w	r3, [r4, #21]
   275be:	4629      	mov	r1, r5
   275c0:	8083      	strh	r3, [r0, #4]
   275c2:	4620      	mov	r0, r4
   275c4:	f7ff ff8f 	bl	274e6 <smp_send.constprop.0>
	return 0;
   275c8:	2000      	movs	r0, #0
}
   275ca:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   275cc:	2008      	movs	r0, #8
   275ce:	e7fc      	b.n	275ca <send_pairing_rsp+0x2e>

000275d0 <smp_send_pairing_random>:
{
   275d0:	b538      	push	{r3, r4, r5, lr}
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   275d2:	2104      	movs	r1, #4
{
   275d4:	4604      	mov	r4, r0
	rsp_buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_RANDOM, sizeof(*req));
   275d6:	f7ff ffc2 	bl	2755e <smp_create_pdu.constprop.0>
	if (!rsp_buf) {
   275da:	4605      	mov	r5, r0
   275dc:	b1a0      	cbz	r0, 27608 <smp_send_pairing_random+0x38>
   275de:	2110      	movs	r1, #16
   275e0:	300c      	adds	r0, #12
   275e2:	f7f1 ff47 	bl	19474 <net_buf_simple_add>
   275e6:	f104 0327 	add.w	r3, r4, #39	; 0x27
   275ea:	f104 0237 	add.w	r2, r4, #55	; 0x37
   275ee:	f853 1b04 	ldr.w	r1, [r3], #4
   275f2:	4293      	cmp	r3, r2
   275f4:	f840 1b04 	str.w	r1, [r0], #4
   275f8:	d1f9      	bne.n	275ee <smp_send_pairing_random+0x1e>
	smp_send(smp, rsp_buf, NULL, NULL);
   275fa:	4620      	mov	r0, r4
   275fc:	2200      	movs	r2, #0
   275fe:	4629      	mov	r1, r5
   27600:	f7ff ff71 	bl	274e6 <smp_send.constprop.0>
	return 0;
   27604:	2000      	movs	r0, #0
}
   27606:	bd38      	pop	{r3, r4, r5, pc}
		return BT_SMP_ERR_UNSPECIFIED;
   27608:	2008      	movs	r0, #8
   2760a:	e7fc      	b.n	27606 <smp_send_pairing_random+0x36>

0002760c <smp_dhkey_check>:
{
   2760c:	b570      	push	{r4, r5, r6, lr}
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   2760e:	f8d0 30ec 	ldr.w	r3, [r0, #236]	; 0xec
{
   27612:	4604      	mov	r4, r0
	if (smp->chan.chan.conn->role == BT_HCI_ROLE_PERIPHERAL) {
   27614:	78db      	ldrb	r3, [r3, #3]
   27616:	2b01      	cmp	r3, #1
   27618:	d119      	bne.n	2764e <smp_dhkey_check+0x42>
	struct bt_smp_dhkey_check *req = (void *)buf->data;
   2761a:	68cd      	ldr	r5, [r1, #12]
		atomic_clear_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT);
   2761c:	1d06      	adds	r6, r0, #4
   2761e:	2110      	movs	r1, #16
   27620:	4630      	mov	r0, r6
   27622:	f7ff ff4c 	bl	274be <atomic_clear_bit>
   27626:	462b      	mov	r3, r5
   27628:	f104 02b7 	add.w	r2, r4, #183	; 0xb7
   2762c:	f105 0110 	add.w	r1, r5, #16
   27630:	f853 0b04 	ldr.w	r0, [r3], #4
   27634:	428b      	cmp	r3, r1
   27636:	f842 0b04 	str.w	r0, [r2], #4
   2763a:	d1f9      	bne.n	27630 <smp_dhkey_check+0x24>
		if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_PENDING)) {
   2763c:	2107      	movs	r1, #7
   2763e:	4630      	mov	r0, r6
   27640:	f7ff ff16 	bl	27470 <atomic_test_bit>
   27644:	b128      	cbz	r0, 27652 <smp_dhkey_check+0x46>
			atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27646:	2109      	movs	r1, #9
   27648:	4630      	mov	r0, r6
   2764a:	f7ff ff78 	bl	2753e <atomic_set_bit>
}
   2764e:	2000      	movs	r0, #0
   27650:	bd70      	pop	{r4, r5, r6, pc}
		if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   27652:	210a      	movs	r1, #10
   27654:	4630      	mov	r0, r6
   27656:	f7ff ff0b 	bl	27470 <atomic_test_bit>
   2765a:	2800      	cmp	r0, #0
   2765c:	d1f3      	bne.n	27646 <smp_dhkey_check+0x3a>
		return compute_and_check_and_send_periph_dhcheck(smp);
   2765e:	4620      	mov	r0, r4
}
   27660:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		return compute_and_check_and_send_periph_dhcheck(smp);
   27664:	f7f0 b954 	b.w	17910 <compute_and_check_and_send_periph_dhcheck>

00027668 <smp_signing_info>:
static uint8_t smp_signing_info(struct bt_smp *smp, struct net_buf *buf)
   27668:	2007      	movs	r0, #7
   2766a:	4770      	bx	lr

0002766c <atomic_test_and_clear_bit>:
	atomic_val_t mask = ATOMIC_MASK(bit);
   2766c:	2301      	movs	r3, #1
   2766e:	fa03 f101 	lsl.w	r1, r3, r1
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
   27672:	43ca      	mvns	r2, r1
{
   27674:	b530      	push	{r4, r5, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
   27676:	e8d0 3fef 	ldaex	r3, [r0]
   2767a:	ea03 0402 	and.w	r4, r3, r2
   2767e:	e8c0 4fe5 	stlex	r5, r4, [r0]
   27682:	2d00      	cmp	r5, #0
   27684:	d1f7      	bne.n	27676 <atomic_test_and_clear_bit+0xa>
	return (old & mask) != 0;
   27686:	4219      	tst	r1, r3
}
   27688:	bf14      	ite	ne
   2768a:	2001      	movne	r0, #1
   2768c:	2000      	moveq	r0, #0
   2768e:	bd30      	pop	{r4, r5, pc}

00027690 <smp_reset>:
{
   27690:	b538      	push	{r3, r4, r5, lr}
   27692:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
   27694:	2500      	movs	r5, #0
   27696:	1d03      	adds	r3, r0, #4
   27698:	e8d3 2fef 	ldaex	r2, [r3]
   2769c:	e8c3 5fe1 	stlex	r1, r5, [r3]
   276a0:	2900      	cmp	r1, #0
   276a2:	d1f9      	bne.n	27698 <smp_reset+0x8>
	(void)k_work_cancel_delayable(&smp->work);
   276a4:	f504 70c0 	add.w	r0, r4, #384	; 0x180
   276a8:	f7f9 f8c6 	bl	20838 <k_work_cancel_delayable>
	smp->method = JUST_WORKS;
   276ac:	7225      	strb	r5, [r4, #8]
   276ae:	e8d4 3fef 	ldaex	r3, [r4]
   276b2:	e8c4 5fe2 	stlex	r2, r5, [r4]
   276b6:	2a00      	cmp	r2, #0
   276b8:	d1f9      	bne.n	276ae <smp_reset+0x1e>
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   276ba:	4620      	mov	r0, r4
}
   276bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		atomic_set_bit(smp->allowed_cmds, BT_SMP_CMD_PAIRING_REQ);
   276c0:	2101      	movs	r1, #1
   276c2:	f7ff bf3c 	b.w	2753e <atomic_set_bit>

000276c6 <smp_c1>:
{
   276c6:	b5f0      	push	{r4, r5, r6, r7, lr}
   276c8:	b089      	sub	sp, #36	; 0x24
   276ca:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
   276ce:	4605      	mov	r5, r0
	p1[0] = ia->type;
   276d0:	7830      	ldrb	r0, [r6, #0]
{
   276d2:	9c10      	ldr	r4, [sp, #64]	; 0x40
	p1[0] = ia->type;
   276d4:	f88d 0000 	strb.w	r0, [sp]
	p1[1] = ra->type;
   276d8:	7838      	ldrb	r0, [r7, #0]
   276da:	f101 0c10 	add.w	ip, r1, #16
   276de:	f88d 0001 	strb.w	r0, [sp, #1]
	memcpy(p1 + 2, preq, 7);
   276e2:	6810      	ldr	r0, [r2, #0]
   276e4:	f8cd 0002 	str.w	r0, [sp, #2]
   276e8:	8890      	ldrh	r0, [r2, #4]
   276ea:	7992      	ldrb	r2, [r2, #6]
   276ec:	f8ad 0006 	strh.w	r0, [sp, #6]
   276f0:	f88d 2008 	strb.w	r2, [sp, #8]
	memcpy(p1 + 9, pres, 7);
   276f4:	681a      	ldr	r2, [r3, #0]
   276f6:	4668      	mov	r0, sp
   276f8:	f8cd 2009 	str.w	r2, [sp, #9]
   276fc:	889a      	ldrh	r2, [r3, #4]
   276fe:	799b      	ldrb	r3, [r3, #6]
   27700:	f8ad 200d 	strh.w	r2, [sp, #13]
   27704:	4622      	mov	r2, r4
   27706:	f88d 300f 	strb.w	r3, [sp, #15]
		*r++ = *p++ ^ *q++;
   2770a:	f811 3b01 	ldrb.w	r3, [r1], #1
   2770e:	f810 eb01 	ldrb.w	lr, [r0], #1
	while (len--) {
   27712:	4561      	cmp	r1, ip
		*r++ = *p++ ^ *q++;
   27714:	ea83 030e 	eor.w	r3, r3, lr
   27718:	f802 3b01 	strb.w	r3, [r2], #1
	while (len--) {
   2771c:	d1f5      	bne.n	2770a <smp_c1+0x44>
	err = bt_encrypt_le(k, enc_data, enc_data);
   2771e:	4622      	mov	r2, r4
   27720:	4621      	mov	r1, r4
   27722:	4628      	mov	r0, r5
   27724:	f7fe fe5a 	bl	263dc <bt_encrypt_le>
	if (err) {
   27728:	4603      	mov	r3, r0
   2772a:	bb28      	cbnz	r0, 27778 <smp_c1+0xb2>
	(void)memset(p2 + 12, 0, 4);
   2772c:	9307      	str	r3, [sp, #28]
   2772e:	4623      	mov	r3, r4
	memcpy(p2, ra->a.val, 6);
   27730:	f8b7 2005 	ldrh.w	r2, [r7, #5]
   27734:	f8d7 0001 	ldr.w	r0, [r7, #1]
   27738:	f8ad 2014 	strh.w	r2, [sp, #20]
	memcpy(p2 + 6, ia->a.val, 6);
   2773c:	f8d6 2001 	ldr.w	r2, [r6, #1]
	memcpy(p2, ra->a.val, 6);
   27740:	9004      	str	r0, [sp, #16]
	memcpy(p2 + 6, ia->a.val, 6);
   27742:	f8cd 2016 	str.w	r2, [sp, #22]
   27746:	f8b6 2005 	ldrh.w	r2, [r6, #5]
   2774a:	f104 0010 	add.w	r0, r4, #16
   2774e:	f8ad 201a 	strh.w	r2, [sp, #26]
	(void)memset(p2 + 12, 0, 4);
   27752:	a904      	add	r1, sp, #16
		*r++ = *p++ ^ *q++;
   27754:	f813 2b01 	ldrb.w	r2, [r3], #1
   27758:	f811 6b01 	ldrb.w	r6, [r1], #1
	while (len--) {
   2775c:	4283      	cmp	r3, r0
		*r++ = *p++ ^ *q++;
   2775e:	ea82 0206 	eor.w	r2, r2, r6
   27762:	f803 2c01 	strb.w	r2, [r3, #-1]
	while (len--) {
   27766:	d1f5      	bne.n	27754 <smp_c1+0x8e>
	return bt_encrypt_le(k, enc_data, enc_data);
   27768:	4622      	mov	r2, r4
   2776a:	4621      	mov	r1, r4
   2776c:	4628      	mov	r0, r5
}
   2776e:	b009      	add	sp, #36	; 0x24
   27770:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	return bt_encrypt_le(k, enc_data, enc_data);
   27774:	f7fe be32 	b.w	263dc <bt_encrypt_le>
}
   27778:	b009      	add	sp, #36	; 0x24
   2777a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0002777c <legacy_pairing_confirm>:
{
   2777c:	b5f0      	push	{r4, r5, r6, r7, lr}
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   2777e:	1d07      	adds	r7, r0, #4
{
   27780:	4604      	mov	r4, r0
   27782:	b085      	sub	sp, #20
		if (!atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   27784:	210a      	movs	r1, #10
   27786:	4638      	mov	r0, r7
   27788:	f7ff fe72 	bl	27470 <atomic_test_bit>
   2778c:	bb88      	cbnz	r0, 277f2 <legacy_pairing_confirm+0x76>
			atomic_set_bit(smp->allowed_cmds,
   2778e:	2104      	movs	r1, #4
   27790:	4620      	mov	r0, r4
   27792:	f7ff fed4 	bl	2753e <atomic_set_bit>
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   27796:	2103      	movs	r1, #3
	struct bt_conn *conn = smp->chan.chan.conn;
   27798:	f8d4 60ec 	ldr.w	r6, [r4, #236]	; 0xec
	buf = smp_create_pdu(smp, BT_SMP_CMD_PAIRING_CONFIRM, sizeof(*req));
   2779c:	f7ff fedf 	bl	2755e <smp_create_pdu.constprop.0>
	if (!buf) {
   277a0:	4605      	mov	r5, r0
   277a2:	b1c0      	cbz	r0, 277d6 <legacy_pairing_confirm+0x5a>
   277a4:	2110      	movs	r1, #16
   277a6:	300c      	adds	r0, #12
   277a8:	f7f1 fe64 	bl	19474 <net_buf_simple_add>
		   &conn->le.init_addr, &conn->le.resp_addr, req->val)) {
   277ac:	f106 039e 	add.w	r3, r6, #158	; 0x9e
   277b0:	3697      	adds	r6, #151	; 0x97
	if (smp_c1(smp->tk, smp->prnd, smp->preq, smp->prsp,
   277b2:	9002      	str	r0, [sp, #8]
   277b4:	9301      	str	r3, [sp, #4]
   277b6:	9600      	str	r6, [sp, #0]
   277b8:	f104 0310 	add.w	r3, r4, #16
   277bc:	f104 0209 	add.w	r2, r4, #9
   277c0:	f104 0127 	add.w	r1, r4, #39	; 0x27
   277c4:	f104 0047 	add.w	r0, r4, #71	; 0x47
   277c8:	f7ff ff7d 	bl	276c6 <smp_c1>
   277cc:	4606      	mov	r6, r0
   277ce:	b128      	cbz	r0, 277dc <legacy_pairing_confirm+0x60>
		net_buf_unref(buf);
   277d0:	4628      	mov	r0, r5
   277d2:	f7f1 fd2d 	bl	19230 <net_buf_unref>
		return BT_SMP_ERR_UNSPECIFIED;
   277d6:	2008      	movs	r0, #8
}
   277d8:	b005      	add	sp, #20
   277da:	bdf0      	pop	{r4, r5, r6, r7, pc}
	smp_send(smp, buf, NULL, NULL);
   277dc:	4602      	mov	r2, r0
   277de:	4629      	mov	r1, r5
   277e0:	4620      	mov	r0, r4
   277e2:	f7ff fe80 	bl	274e6 <smp_send.constprop.0>
	atomic_clear_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   277e6:	4631      	mov	r1, r6
   277e8:	4638      	mov	r0, r7
   277ea:	f7ff fe68 	bl	274be <atomic_clear_bit>
	return 0;
   277ee:	2000      	movs	r0, #0
   277f0:	e7f2      	b.n	277d8 <legacy_pairing_confirm+0x5c>
		atomic_set_bit(smp->flags, SMP_FLAG_CFM_DELAYED);
   277f2:	2100      	movs	r1, #0
   277f4:	4638      	mov	r0, r7
   277f6:	f7ff fea2 	bl	2753e <atomic_set_bit>
	return 0;
   277fa:	e7f8      	b.n	277ee <legacy_pairing_confirm+0x72>

000277fc <bt_smp_request_ltk>:
{
   277fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   27800:	9f09      	ldr	r7, [sp, #36]	; 0x24
   27802:	4604      	mov	r4, r0
   27804:	e9cd 2300 	strd	r2, r3, [sp]
	smp = smp_chan_get(conn);
   27808:	f7ef fc94 	bl	17134 <smp_chan_get>
	if (!smp) {
   2780c:	4605      	mov	r5, r0
   2780e:	2800      	cmp	r0, #0
   27810:	d07c      	beq.n	2790c <bt_smp_request_ltk+0x110>
	if (ediv == 0U && rand == 0U &&
   27812:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27816:	1d06      	adds	r6, r0, #4
	if (ediv == 0U && rand == 0U &&
   27818:	f1b8 0f00 	cmp.w	r8, #0
   2781c:	d128      	bne.n	27870 <bt_smp_request_ltk+0x74>
   2781e:	e9dd 3200 	ldrd	r3, r2, [sp]
   27822:	4313      	orrs	r3, r2
   27824:	d124      	bne.n	27870 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27826:	2103      	movs	r1, #3
   27828:	4630      	mov	r0, r6
   2782a:	f7ff fe21 	bl	27470 <atomic_test_bit>
	if (ediv == 0U && rand == 0U &&
   2782e:	b1f8      	cbz	r0, 27870 <bt_smp_request_ltk+0x74>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING)) {
   27830:	2101      	movs	r1, #1
   27832:	4630      	mov	r0, r6
   27834:	f7ff fe1c 	bl	27470 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) &&
   27838:	b1d0      	cbz	r0, 27870 <bt_smp_request_ltk+0x74>
	return MIN(req->max_key_size, rsp->max_key_size);
   2783a:	7d2c      	ldrb	r4, [r5, #20]
   2783c:	7b6b      	ldrb	r3, [r5, #13]
   2783e:	f105 0147 	add.w	r1, r5, #71	; 0x47
   27842:	429c      	cmp	r4, r3
   27844:	bf28      	it	cs
   27846:	461c      	movcs	r4, r3
   27848:	4622      	mov	r2, r4
   2784a:	4638      	mov	r0, r7
   2784c:	f001 ff19 	bl	29682 <memcpy>
		if (enc_size < BT_SMP_MAX_ENC_KEY_SIZE) {
   27850:	2c0f      	cmp	r4, #15
   27852:	d805      	bhi.n	27860 <bt_smp_request_ltk+0x64>
__ssp_bos_icheck3(memset, void *, int)
   27854:	4641      	mov	r1, r8
   27856:	f1c4 0210 	rsb	r2, r4, #16
   2785a:	1938      	adds	r0, r7, r4
   2785c:	f001 ff4b 	bl	296f6 <memset>
		atomic_set_bit(smp->flags, SMP_FLAG_ENC_PENDING);
   27860:	4630      	mov	r0, r6
   27862:	2101      	movs	r1, #1
   27864:	f7ff fe6b 	bl	2753e <atomic_set_bit>
		return true;
   27868:	2001      	movs	r0, #1
}
   2786a:	b002      	add	sp, #8
   2786c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!conn->le.keys) {
   27870:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
   27874:	b983      	cbnz	r3, 27898 <bt_smp_request_ltk+0x9c>
					     &conn->le.dst);
   27876:	f104 0890 	add.w	r8, r4, #144	; 0x90
		conn->le.keys = bt_keys_find(BT_KEYS_LTK_P256, conn->id,
   2787a:	4642      	mov	r2, r8
   2787c:	2020      	movs	r0, #32
   2787e:	7a21      	ldrb	r1, [r4, #8]
   27880:	f7f1 f8c4 	bl	18a0c <bt_keys_find>
   27884:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
		if (!conn->le.keys) {
   27888:	b930      	cbnz	r0, 27898 <bt_smp_request_ltk+0x9c>
			conn->le.keys = bt_keys_find(BT_KEYS_PERIPH_LTK,
   2788a:	4642      	mov	r2, r8
   2788c:	2001      	movs	r0, #1
   2788e:	7a21      	ldrb	r1, [r4, #8]
   27890:	f7f1 f8bc 	bl	18a0c <bt_keys_find>
   27894:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   27898:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   2789c:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
	if (ediv == 0U && rand == 0U &&
   278a0:	f1b8 0f00 	cmp.w	r8, #0
   278a4:	d10c      	bne.n	278c0 <bt_smp_request_ltk+0xc4>
   278a6:	e9dd 3200 	ldrd	r3, r2, [sp]
   278aa:	4313      	orrs	r3, r2
   278ac:	d108      	bne.n	278c0 <bt_smp_request_ltk+0xc4>
   278ae:	b300      	cbz	r0, 278f2 <bt_smp_request_ltk+0xf6>
	    conn->le.keys && (conn->le.keys->keys & BT_KEYS_LTK_P256)) {
   278b0:	89c3      	ldrh	r3, [r0, #14]
   278b2:	069a      	lsls	r2, r3, #26
   278b4:	d505      	bpl.n	278c2 <bt_smp_request_ltk+0xc6>
		enc_size = conn->le.keys->enc_size;
   278b6:	7b04      	ldrb	r4, [r0, #12]
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   278b8:	f100 011a 	add.w	r1, r0, #26
   278bc:	4622      	mov	r2, r4
   278be:	e7c4      	b.n	2784a <bt_smp_request_ltk+0x4e>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   278c0:	b1b8      	cbz	r0, 278f2 <bt_smp_request_ltk+0xf6>
   278c2:	89c3      	ldrh	r3, [r0, #14]
   278c4:	07db      	lsls	r3, r3, #31
   278c6:	d514      	bpl.n	278f2 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   278c8:	2208      	movs	r2, #8
   278ca:	4669      	mov	r1, sp
   278cc:	3040      	adds	r0, #64	; 0x40
   278ce:	f001 fec8 	bl	29662 <memcmp>
	if (conn->le.keys && (conn->le.keys->keys & BT_KEYS_PERIPH_LTK) &&
   278d2:	b970      	cbnz	r0, 278f2 <bt_smp_request_ltk+0xf6>
	    !memcmp(conn->le.keys->periph_ltk.ediv, &ediv, 2)) {
   278d4:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
   278d8:	2202      	movs	r2, #2
   278da:	a908      	add	r1, sp, #32
   278dc:	3048      	adds	r0, #72	; 0x48
   278de:	f001 fec0 	bl	29662 <memcmp>
	    !memcmp(conn->le.keys->periph_ltk.rand, &rand, 8) &&
   278e2:	4680      	mov	r8, r0
   278e4:	b928      	cbnz	r0, 278f2 <bt_smp_request_ltk+0xf6>
		enc_size = conn->le.keys->enc_size;
   278e6:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
   278ea:	7b0c      	ldrb	r4, [r1, #12]
   278ec:	314a      	adds	r1, #74	; 0x4a
   278ee:	4622      	mov	r2, r4
   278f0:	e7ab      	b.n	2784a <bt_smp_request_ltk+0x4e>
	if (atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   278f2:	210f      	movs	r1, #15
   278f4:	4630      	mov	r0, r6
   278f6:	f7ff fdbb 	bl	27470 <atomic_test_bit>
   278fa:	b120      	cbz	r0, 27906 <bt_smp_request_ltk+0x10a>
		bt_conn_security_changed(conn, BT_HCI_ERR_PIN_OR_KEY_MISSING,
   278fc:	2202      	movs	r2, #2
   278fe:	2106      	movs	r1, #6
   27900:	4620      	mov	r0, r4
   27902:	f7ec fdeb 	bl	144dc <bt_conn_security_changed>
	smp_reset(smp);
   27906:	4628      	mov	r0, r5
   27908:	f7ff fec2 	bl	27690 <smp_reset>
		return false;
   2790c:	2000      	movs	r0, #0
   2790e:	e7ac      	b.n	2786a <bt_smp_request_ltk+0x6e>

00027910 <bt_smp_sign>:
int bt_smp_sign(struct bt_conn *conn, struct net_buf *buf)
   27910:	f06f 0085 	mvn.w	r0, #133	; 0x85
   27914:	4770      	bx	lr

00027916 <bt_smp_dhkey_ready>:
{
   27916:	b570      	push	{r4, r5, r6, lr}
   27918:	4604      	mov	r4, r0
	struct bt_smp *smp = smp_find(SMP_FLAG_DHKEY_GEN);
   2791a:	2008      	movs	r0, #8
   2791c:	f7ef fb7e 	bl	1701c <smp_find>
	if (smp) {
   27920:	4605      	mov	r5, r0
   27922:	b1e0      	cbz	r0, 2795e <bt_smp_dhkey_ready+0x48>
		atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_GEN);
   27924:	1d06      	adds	r6, r0, #4
   27926:	2108      	movs	r1, #8
   27928:	4630      	mov	r0, r6
   2792a:	f7ff fdc8 	bl	274be <atomic_clear_bit>
	if (!dhkey) {
   2792e:	b3bc      	cbz	r4, 279a0 <bt_smp_dhkey_ready+0x8a>
	atomic_clear_bit(smp->flags, SMP_FLAG_DHKEY_PENDING);
   27930:	2107      	movs	r1, #7
   27932:	f7ff fdc4 	bl	274be <atomic_clear_bit>
   27936:	4623      	mov	r3, r4
   27938:	f105 0297 	add.w	r2, r5, #151	; 0x97
   2793c:	f104 0120 	add.w	r1, r4, #32
   27940:	f853 0b04 	ldr.w	r0, [r3], #4
   27944:	428b      	cmp	r3, r1
   27946:	f842 0b04 	str.w	r0, [r2], #4
   2794a:	d1f9      	bne.n	27940 <bt_smp_dhkey_ready+0x2a>
	if (atomic_test_bit(smp->flags, SMP_FLAG_USER)) {
   2794c:	210a      	movs	r1, #10
   2794e:	4630      	mov	r0, r6
   27950:	f7ff fd8e 	bl	27470 <atomic_test_bit>
   27954:	b170      	cbz	r0, 27974 <bt_smp_dhkey_ready+0x5e>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27956:	2109      	movs	r1, #9
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   27958:	4630      	mov	r0, r6
   2795a:	f7ff fdf0 	bl	2753e <atomic_set_bit>
		smp = smp_find(SMP_FLAG_DHKEY_PENDING);
   2795e:	2007      	movs	r0, #7
   27960:	f7ef fb5c 	bl	1701c <smp_find>
		if (smp) {
   27964:	4604      	mov	r4, r0
   27966:	b1e8      	cbz	r0, 279a4 <bt_smp_dhkey_ready+0x8e>
			err = smp_dhkey_generate(smp);
   27968:	f7ef fc1a 	bl	171a0 <smp_dhkey_generate>
			if (err) {
   2796c:	4601      	mov	r1, r0
   2796e:	b1c8      	cbz	r0, 279a4 <bt_smp_dhkey_ready+0x8e>
				smp_error(smp, err);
   27970:	4620      	mov	r0, r4
   27972:	e012      	b.n	2799a <bt_smp_dhkey_ready+0x84>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   27974:	2110      	movs	r1, #16
   27976:	4630      	mov	r0, r6
   27978:	f7ff fd7a 	bl	27470 <atomic_test_bit>
		atomic_set_bit(smp->flags, SMP_FLAG_DHKEY_SEND);
   2797c:	2109      	movs	r1, #9
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHCHECK_WAIT)) {
   2797e:	2800      	cmp	r0, #0
   27980:	d1ea      	bne.n	27958 <bt_smp_dhkey_ready+0x42>
	if (atomic_test_bit(smp->flags, SMP_FLAG_DHKEY_SEND)) {
   27982:	4630      	mov	r0, r6
   27984:	f7ff fd74 	bl	27470 <atomic_test_bit>
   27988:	2800      	cmp	r0, #0
   2798a:	d0e8      	beq.n	2795e <bt_smp_dhkey_ready+0x48>
		return  compute_and_check_and_send_periph_dhcheck(smp);
   2798c:	4628      	mov	r0, r5
   2798e:	f7ef ffbf 	bl	17910 <compute_and_check_and_send_periph_dhcheck>
		if (err) {
   27992:	4601      	mov	r1, r0
   27994:	2800      	cmp	r0, #0
   27996:	d0e2      	beq.n	2795e <bt_smp_dhkey_ready+0x48>
			smp_error(smp, err);
   27998:	4628      	mov	r0, r5
   2799a:	f7f0 fb4d 	bl	18038 <smp_error>
   2799e:	e7de      	b.n	2795e <bt_smp_dhkey_ready+0x48>
		return BT_SMP_ERR_DHKEY_CHECK_FAILED;
   279a0:	210b      	movs	r1, #11
   279a2:	e7f9      	b.n	27998 <bt_smp_dhkey_ready+0x82>
}
   279a4:	bd70      	pop	{r4, r5, r6, pc}

000279a6 <bt_smp_disconnected>:
{
   279a6:	b570      	push	{r4, r5, r6, lr}
   279a8:	4604      	mov	r4, r0
	struct bt_smp *smp = CONTAINER_OF(chan, struct bt_smp, chan);
   279aa:	f1a0 06ec 	sub.w	r6, r0, #236	; 0xec
	struct bt_keys *keys = chan->conn->le.keys;
   279ae:	f850 3b94 	ldr.w	r3, [r0], #148
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   279b2:	3ce8      	subs	r4, #232	; 0xe8
	struct bt_keys *keys = chan->conn->le.keys;
   279b4:	f8d3 50c0 	ldr.w	r5, [r3, #192]	; 0xc0
	(void)k_work_cancel_delayable(&smp->work);
   279b8:	f7f8 ff3e 	bl	20838 <k_work_cancel_delayable>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   279bc:	2103      	movs	r1, #3
   279be:	4620      	mov	r0, r4
   279c0:	f7ff fd56 	bl	27470 <atomic_test_bit>
   279c4:	b1a0      	cbz	r0, 279f0 <bt_smp_disconnected+0x4a>
		smp_pairing_complete(smp, BT_SMP_ERR_UNSPECIFIED);
   279c6:	2108      	movs	r1, #8
   279c8:	4630      	mov	r0, r6
   279ca:	f7f0 fab7 	bl	17f3c <smp_pairing_complete>
	if (keys) {
   279ce:	b13d      	cbz	r5, 279e0 <bt_smp_disconnected+0x3a>
		if (!keys->keys || (!IS_ENABLED(CONFIG_BT_STORE_DEBUG_KEYS) &&
   279d0:	89eb      	ldrh	r3, [r5, #14]
   279d2:	b113      	cbz	r3, 279da <bt_smp_disconnected+0x34>
   279d4:	7b6b      	ldrb	r3, [r5, #13]
   279d6:	079b      	lsls	r3, r3, #30
   279d8:	d502      	bpl.n	279e0 <bt_smp_disconnected+0x3a>
			bt_keys_clear(keys);
   279da:	4628      	mov	r0, r5
   279dc:	f7f1 f8fc 	bl	18bd8 <bt_keys_clear>
__ssp_bos_icheck3(memset, void *, int)
   279e0:	4630      	mov	r0, r6
}
   279e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   279e6:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
   279ea:	2100      	movs	r1, #0
   279ec:	f001 be83 	b.w	296f6 <memset>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   279f0:	2101      	movs	r1, #1
   279f2:	4620      	mov	r0, r4
   279f4:	f7ff fd3c 	bl	27470 <atomic_test_bit>
	if (atomic_test_bit(smp->flags, SMP_FLAG_PAIRING) ||
   279f8:	2800      	cmp	r0, #0
   279fa:	d1e4      	bne.n	279c6 <bt_smp_disconnected+0x20>
	    atomic_test_bit(smp->flags, SMP_FLAG_SEC_REQ)) {
   279fc:	210f      	movs	r1, #15
   279fe:	4620      	mov	r0, r4
   27a00:	f7ff fd36 	bl	27470 <atomic_test_bit>
	    atomic_test_bit(smp->flags, SMP_FLAG_ENC_PENDING) ||
   27a04:	2800      	cmp	r0, #0
   27a06:	d1de      	bne.n	279c6 <bt_smp_disconnected+0x20>
   27a08:	e7e1      	b.n	279ce <bt_smp_disconnected+0x28>

00027a0a <sys_mem_swap.constprop.0>:
static inline void sys_mem_swap(void *buf, size_t length)
   27a0a:	b510      	push	{r4, lr}
   27a0c:	1e43      	subs	r3, r0, #1
   27a0e:	f100 0210 	add.w	r2, r0, #16
   27a12:	3007      	adds	r0, #7
		uint8_t tmp = ((uint8_t *)buf)[i];
   27a14:	f813 1f01 	ldrb.w	r1, [r3, #1]!
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   27a18:	f812 4d01 	ldrb.w	r4, [r2, #-1]!
	for (i = 0; i < (length/2); i++) {
   27a1c:	4283      	cmp	r3, r0
		((uint8_t *)buf)[i] = ((uint8_t *)buf)[length - 1 - i];
   27a1e:	701c      	strb	r4, [r3, #0]
		((uint8_t *)buf)[length - 1 - i] = tmp;
   27a20:	7011      	strb	r1, [r2, #0]
	for (i = 0; i < (length/2); i++) {
   27a22:	d1f7      	bne.n	27a14 <sys_mem_swap.constprop.0+0xa>
	}
}
   27a24:	bd10      	pop	{r4, pc}

00027a26 <bt_crypto_aes_cmac>:
{
   27a26:	b570      	push	{r4, r5, r6, lr}
   27a28:	b0c2      	sub	sp, #264	; 0x108
   27a2a:	460d      	mov	r5, r1
   27a2c:	4616      	mov	r6, r2
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   27a2e:	4601      	mov	r1, r0
   27a30:	aa16      	add	r2, sp, #88	; 0x58
   27a32:	4668      	mov	r0, sp
{
   27a34:	461c      	mov	r4, r3
	if (tc_cmac_setup(&state, key, &sched) == TC_CRYPTO_FAIL) {
   27a36:	f7fd fe01 	bl	2563c <tc_cmac_setup>
   27a3a:	b918      	cbnz	r0, 27a44 <bt_crypto_aes_cmac+0x1e>
		return -EIO;
   27a3c:	f06f 0004 	mvn.w	r0, #4
}
   27a40:	b042      	add	sp, #264	; 0x108
   27a42:	bd70      	pop	{r4, r5, r6, pc}
	if (tc_cmac_update(&state, in, len) == TC_CRYPTO_FAIL) {
   27a44:	4632      	mov	r2, r6
   27a46:	4629      	mov	r1, r5
   27a48:	4668      	mov	r0, sp
   27a4a:	f7fd fe22 	bl	25692 <tc_cmac_update>
   27a4e:	2800      	cmp	r0, #0
   27a50:	d0f4      	beq.n	27a3c <bt_crypto_aes_cmac+0x16>
	if (tc_cmac_final(out, &state) == TC_CRYPTO_FAIL) {
   27a52:	4669      	mov	r1, sp
   27a54:	4620      	mov	r0, r4
   27a56:	f7fd fe86 	bl	25766 <tc_cmac_final>
   27a5a:	2800      	cmp	r0, #0
   27a5c:	d0ee      	beq.n	27a3c <bt_crypto_aes_cmac+0x16>
	return 0;
   27a5e:	2000      	movs	r0, #0
   27a60:	e7ee      	b.n	27a40 <bt_crypto_aes_cmac+0x1a>

00027a62 <bt_crypto_f4>:
{
   27a62:	b5f0      	push	{r4, r5, r6, r7, lr}
   27a64:	460e      	mov	r6, r1
   27a66:	4614      	mov	r4, r2
   27a68:	461d      	mov	r5, r3
   27a6a:	b097      	sub	sp, #92	; 0x5c
	sys_memcpy_swap(m, u, 32);
   27a6c:	4601      	mov	r1, r0
   27a6e:	2220      	movs	r2, #32
   27a70:	a805      	add	r0, sp, #20
{
   27a72:	9f1c      	ldr	r7, [sp, #112]	; 0x70
	sys_memcpy_swap(m, u, 32);
   27a74:	f7f1 f8d2 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, v, 32);
   27a78:	2220      	movs	r2, #32
   27a7a:	4631      	mov	r1, r6
   27a7c:	a80d      	add	r0, sp, #52	; 0x34
   27a7e:	f7f1 f8cd 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(xs, x, 16);
   27a82:	4621      	mov	r1, r4
   27a84:	2210      	movs	r2, #16
   27a86:	a801      	add	r0, sp, #4
	m[64] = z;
   27a88:	f88d 5054 	strb.w	r5, [sp, #84]	; 0x54
	sys_memcpy_swap(xs, x, 16);
   27a8c:	f7f1 f8c6 	bl	18c1c <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(xs, m, sizeof(m), res);
   27a90:	463b      	mov	r3, r7
   27a92:	2241      	movs	r2, #65	; 0x41
   27a94:	a905      	add	r1, sp, #20
   27a96:	a801      	add	r0, sp, #4
   27a98:	f7ff ffc5 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   27a9c:	4604      	mov	r4, r0
   27a9e:	b910      	cbnz	r0, 27aa6 <bt_crypto_f4+0x44>
	sys_mem_swap(res, 16);
   27aa0:	4638      	mov	r0, r7
   27aa2:	f7ff ffb2 	bl	27a0a <sys_mem_swap.constprop.0>
}
   27aa6:	4620      	mov	r0, r4
   27aa8:	b017      	add	sp, #92	; 0x5c
   27aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}

00027aac <bt_crypto_f6>:
{
   27aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   27ab0:	4616      	mov	r6, r2
   27ab2:	461d      	mov	r5, r3
   27ab4:	b097      	sub	sp, #92	; 0x5c
   27ab6:	4604      	mov	r4, r0
   27ab8:	e9dd 981f 	ldrd	r9, r8, [sp, #124]	; 0x7c
	sys_memcpy_swap(m, n1, 16);
   27abc:	2210      	movs	r2, #16
   27abe:	a805      	add	r0, sp, #20
{
   27ac0:	9f21      	ldr	r7, [sp, #132]	; 0x84
	sys_memcpy_swap(m, n1, 16);
   27ac2:	f7f1 f8ab 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 16, n2, 16);
   27ac6:	2210      	movs	r2, #16
   27ac8:	4631      	mov	r1, r6
   27aca:	a809      	add	r0, sp, #36	; 0x24
   27acc:	f7f1 f8a6 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 32, r, 16);
   27ad0:	2210      	movs	r2, #16
   27ad2:	4629      	mov	r1, r5
   27ad4:	a80d      	add	r0, sp, #52	; 0x34
   27ad6:	f7f1 f8a1 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(m + 48, iocap, 3);
   27ada:	2203      	movs	r2, #3
   27adc:	991e      	ldr	r1, [sp, #120]	; 0x78
   27ade:	a811      	add	r0, sp, #68	; 0x44
   27ae0:	f7f1 f89c 	bl	18c1c <sys_memcpy_swap>
	m[51] = a1->type;
   27ae4:	4649      	mov	r1, r9
   27ae6:	f811 3b01 	ldrb.w	r3, [r1], #1
	memcpy(m + 52, a1->a.val, 6);
   27aea:	f8d9 0001 	ldr.w	r0, [r9, #1]
	m[51] = a1->type;
   27aee:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
	memcpy(m + 52, a1->a.val, 6);
   27af2:	888b      	ldrh	r3, [r1, #4]
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27af4:	2206      	movs	r2, #6
	memcpy(m + 52, a1->a.val, 6);
   27af6:	9012      	str	r0, [sp, #72]	; 0x48
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27af8:	a812      	add	r0, sp, #72	; 0x48
	memcpy(m + 52, a1->a.val, 6);
   27afa:	f8ad 304c 	strh.w	r3, [sp, #76]	; 0x4c
	sys_memcpy_swap(m + 52, a1->a.val, 6);
   27afe:	f7f1 f88d 	bl	18c1c <sys_memcpy_swap>
	m[58] = a2->type;
   27b02:	4641      	mov	r1, r8
   27b04:	f811 3b01 	ldrb.w	r3, [r1], #1
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27b08:	2206      	movs	r2, #6
	m[58] = a2->type;
   27b0a:	f88d 304e 	strb.w	r3, [sp, #78]	; 0x4e
	memcpy(m + 59, a2->a.val, 6);
   27b0e:	f8d8 3001 	ldr.w	r3, [r8, #1]
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27b12:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
	memcpy(m + 59, a2->a.val, 6);
   27b16:	f8cd 304f 	str.w	r3, [sp, #79]	; 0x4f
   27b1a:	888b      	ldrh	r3, [r1, #4]
   27b1c:	f8ad 3053 	strh.w	r3, [sp, #83]	; 0x53
	sys_memcpy_swap(m + 59, a2->a.val, 6);
   27b20:	f7f1 f87c 	bl	18c1c <sys_memcpy_swap>
	sys_memcpy_swap(ws, w, 16);
   27b24:	4621      	mov	r1, r4
   27b26:	2210      	movs	r2, #16
   27b28:	a801      	add	r0, sp, #4
   27b2a:	f7f1 f877 	bl	18c1c <sys_memcpy_swap>
	err = bt_crypto_aes_cmac(ws, m, sizeof(m), check);
   27b2e:	463b      	mov	r3, r7
   27b30:	2241      	movs	r2, #65	; 0x41
   27b32:	a905      	add	r1, sp, #20
   27b34:	a801      	add	r0, sp, #4
   27b36:	f7ff ff76 	bl	27a26 <bt_crypto_aes_cmac>
	if (err) {
   27b3a:	4604      	mov	r4, r0
   27b3c:	b910      	cbnz	r0, 27b44 <bt_crypto_f6+0x98>
	sys_mem_swap(check, 16);
   27b3e:	4638      	mov	r0, r7
   27b40:	f7ff ff63 	bl	27a0a <sys_mem_swap.constprop.0>
}
   27b44:	4620      	mov	r0, r4
   27b46:	b017      	add	sp, #92	; 0x5c
   27b48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00027b4c <fixed_data_unref>:
}
   27b4c:	4770      	bx	lr

00027b4e <net_buf_alloc_fixed>:
	const struct net_buf_pool_fixed *fixed = pool->alloc->alloc_data;
   27b4e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
	return net_buf_alloc_len(pool, fixed->data_size, timeout);
   27b50:	6849      	ldr	r1, [r1, #4]
   27b52:	6809      	ldr	r1, [r1, #0]
   27b54:	f7f1 b964 	b.w	18e20 <net_buf_alloc_len>

00027b58 <net_buf_get>:
	return z_impl_k_queue_get(queue, timeout);
   27b58:	f7f8 b85e 	b.w	1fc18 <z_impl_k_queue_get>

00027b5c <net_buf_simple_push_u8>:
{
   27b5c:	b510      	push	{r4, lr}
   27b5e:	460c      	mov	r4, r1
	uint8_t *data = net_buf_simple_push(buf, 1);
   27b60:	2101      	movs	r1, #1
   27b62:	f7f1 fc2b 	bl	193bc <net_buf_simple_push>
	*data = val;
   27b66:	7004      	strb	r4, [r0, #0]
}
   27b68:	bd10      	pop	{r4, pc}

00027b6a <net_buf_simple_pull_le16>:
{
   27b6a:	b510      	push	{r4, lr}
	val = UNALIGNED_GET((uint16_t *)buf->data);
   27b6c:	6803      	ldr	r3, [r0, #0]
	net_buf_simple_pull(buf, sizeof(val));
   27b6e:	2102      	movs	r1, #2
	val = UNALIGNED_GET((uint16_t *)buf->data);
   27b70:	881c      	ldrh	r4, [r3, #0]
	net_buf_simple_pull(buf, sizeof(val));
   27b72:	f7f1 fc43 	bl	193fc <net_buf_simple_pull>
}
   27b76:	4620      	mov	r0, r4
   27b78:	bd10      	pop	{r4, pc}

00027b7a <net_buf_simple_headroom>:
	return buf->data - buf->__buf;
   27b7a:	6802      	ldr	r2, [r0, #0]
   27b7c:	6880      	ldr	r0, [r0, #8]
}
   27b7e:	1a10      	subs	r0, r2, r0
   27b80:	4770      	bx	lr

00027b82 <net_buf_simple_tailroom>:

size_t net_buf_simple_tailroom(struct net_buf_simple *buf)
{
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   27b82:	8883      	ldrh	r3, [r0, #4]
   27b84:	88c2      	ldrh	r2, [r0, #6]
	return buf->data - buf->__buf;
   27b86:	6881      	ldr	r1, [r0, #8]
	return buf->size - net_buf_simple_headroom(buf) - buf->len;
   27b88:	1ad2      	subs	r2, r2, r3
	return buf->data - buf->__buf;
   27b8a:	6803      	ldr	r3, [r0, #0]
   27b8c:	1a5b      	subs	r3, r3, r1
}
   27b8e:	1ad0      	subs	r0, r2, r3
   27b90:	4770      	bx	lr

00027b92 <net_buf_simple_add_mem>:
{
   27b92:	b538      	push	{r3, r4, r5, lr}
   27b94:	460d      	mov	r5, r1
   27b96:	4614      	mov	r4, r2
	return memcpy(net_buf_simple_add(buf, len), mem, len);
   27b98:	4611      	mov	r1, r2
   27b9a:	f7f1 fc6b 	bl	19474 <net_buf_simple_add>
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   27b9e:	4622      	mov	r2, r4
   27ba0:	4629      	mov	r1, r5
}
   27ba2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   27ba6:	f001 bd6c 	b.w	29682 <memcpy>

00027baa <net_buf_simple_add_u8>:
{
   27baa:	b510      	push	{r4, lr}
   27bac:	460c      	mov	r4, r1
	u8 = net_buf_simple_add(buf, 1);
   27bae:	2101      	movs	r1, #1
   27bb0:	f7f1 fc60 	bl	19474 <net_buf_simple_add>
	*u8 = val;
   27bb4:	7004      	strb	r4, [r0, #0]
}
   27bb6:	bd10      	pop	{r4, pc}

00027bb8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27bb8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27bba:	ab0b      	add	r3, sp, #44	; 0x2c
   27bbc:	9305      	str	r3, [sp, #20]
   27bbe:	9303      	str	r3, [sp, #12]
   27bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27bc2:	2201      	movs	r2, #1
   27bc4:	9302      	str	r3, [sp, #8]
   27bc6:	2300      	movs	r3, #0
   27bc8:	4618      	mov	r0, r3
   27bca:	e9cd 3300 	strd	r3, r3, [sp]
   27bce:	f7e6 fb27 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27bd2:	b007      	add	sp, #28
   27bd4:	f85d fb04 	ldr.w	pc, [sp], #4

00027bd8 <adc_context_on_timer_expired>:
{
   27bd8:	b410      	push	{r4}
   27bda:	4603      	mov	r3, r0
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
   27bdc:	3808      	subs	r0, #8
   27bde:	e8d0 2fef 	ldaex	r2, [r0]
   27be2:	1c51      	adds	r1, r2, #1
   27be4:	e8c0 1fe4 	stlex	r4, r1, [r0]
   27be8:	2c00      	cmp	r4, #0
   27bea:	d1f8      	bne.n	27bde <adc_context_on_timer_expired+0x6>
	if (atomic_inc(&ctx->sampling_requested) == 0) {
   27bec:	b912      	cbnz	r2, 27bf4 <adc_context_on_timer_expired+0x1c>
}
   27bee:	bc10      	pop	{r4}
		adc_context_start_sampling(ctx);
   27bf0:	f7f1 bc82 	b.w	194f8 <adc_context_start_sampling>
		ctx->status = -EBUSY;
   27bf4:	f06f 020f 	mvn.w	r2, #15
}
   27bf8:	bc10      	pop	{r4}
		ctx->status = -EBUSY;
   27bfa:	669a      	str	r2, [r3, #104]	; 0x68
}
   27bfc:	4770      	bx	lr

00027bfe <set_on_state>:
	__asm__ volatile(
   27bfe:	f04f 0320 	mov.w	r3, #32
   27c02:	f3ef 8211 	mrs	r2, BASEPRI
   27c06:	f383 8812 	msr	BASEPRI_MAX, r3
   27c0a:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
   27c0e:	6803      	ldr	r3, [r0, #0]
   27c10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
   27c14:	f043 0302 	orr.w	r3, r3, #2
   27c18:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
   27c1a:	f382 8811 	msr	BASEPRI, r2
   27c1e:	f3bf 8f6f 	isb	sy
}
   27c22:	4770      	bx	lr

00027c24 <async_start>:
{
   27c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   27c26:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
   27c28:	6904      	ldr	r4, [r0, #16]
	return &data->subsys[type];
   27c2a:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
   27c2c:	f04f 0520 	mov.w	r5, #32
   27c30:	f3ef 8611 	mrs	r6, BASEPRI
   27c34:	f385 8812 	msr	BASEPRI_MAX, r5
   27c38:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
   27c3c:	250c      	movs	r5, #12
   27c3e:	4369      	muls	r1, r5
   27c40:	440c      	add	r4, r1
   27c42:	f8d4 5088 	ldr.w	r5, [r4, #136]	; 0x88
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
   27c46:	f005 0c07 	and.w	ip, r5, #7
   27c4a:	f1bc 0f01 	cmp.w	ip, #1
   27c4e:	d10c      	bne.n	27c6a <async_start+0x46>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
   27c50:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
	__asm__ volatile(
   27c54:	f386 8811 	msr	BASEPRI, r6
   27c58:	f3bf 8f6f 	isb	sy
	subdata->user_data = user_data;
   27c5c:	e9c4 2320 	strd	r2, r3, [r4, #128]	; 0x80
	 get_sub_config(dev, type)->start();
   27c60:	6843      	ldr	r3, [r0, #4]
   27c62:	585b      	ldr	r3, [r3, r1]
   27c64:	4798      	blx	r3
	return 0;
   27c66:	2000      	movs	r0, #0
}
   27c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
   27c6a:	f005 05c0 	and.w	r5, r5, #192	; 0xc0
	} else if (current_ctx != ctx) {
   27c6e:	42af      	cmp	r7, r5
   27c70:	f386 8811 	msr	BASEPRI, r6
   27c74:	f3bf 8f6f 	isb	sy
		err = -EALREADY;
   27c78:	bf0c      	ite	eq
   27c7a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
		err = -EPERM;
   27c7e:	f04f 30ff 	movne.w	r0, #4294967295
   27c82:	e7f1      	b.n	27c68 <async_start+0x44>

00027c84 <api_start>:
{
   27c84:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
   27c86:	2480      	movs	r4, #128	; 0x80
   27c88:	9400      	str	r4, [sp, #0]
   27c8a:	f7ff ffcb 	bl	27c24 <async_start>
}
   27c8e:	b002      	add	sp, #8
   27c90:	bd10      	pop	{r4, pc}

00027c92 <onoff_started_callback>:
	return &data->mgr[type];
   27c92:	6900      	ldr	r0, [r0, #16]
   27c94:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
   27c96:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   27c9a:	2100      	movs	r1, #0
   27c9c:	4710      	bx	r2

00027c9e <hfclkaudio_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27c9e:	2003      	movs	r0, #3
   27ca0:	f7f4 beaa 	b.w	1c9f8 <nrfx_clock_start>

00027ca4 <hfclk192m_start>:
	nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK192M);
   27ca4:	2002      	movs	r0, #2
   27ca6:	f7f4 bea7 	b.w	1c9f8 <nrfx_clock_start>

00027caa <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
   27caa:	2000      	movs	r0, #0
   27cac:	f7f4 bea4 	b.w	1c9f8 <nrfx_clock_start>

00027cb0 <hfclkaudio_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLKAUDIO);
   27cb0:	2003      	movs	r0, #3
   27cb2:	f7f4 bf1f 	b.w	1caf4 <nrfx_clock_stop>

00027cb6 <hfclk192m_stop>:
	nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK192M);
   27cb6:	2002      	movs	r0, #2
   27cb8:	f7f4 bf1c 	b.w	1caf4 <nrfx_clock_stop>

00027cbc <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   27cbc:	2000      	movs	r0, #0
   27cbe:	f7f4 bf19 	b.w	1caf4 <nrfx_clock_stop>

00027cc2 <blocking_start_callback>:
{
   27cc2:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
   27cc4:	f7f8 b812 	b.w	1fcec <z_impl_k_sem_give>

00027cc8 <api_stop>:
	return stop(dev, subsys, CTX_API);
   27cc8:	2280      	movs	r2, #128	; 0x80
   27cca:	f7f1 be67 	b.w	1999c <stop>

00027cce <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cce:	6843      	ldr	r3, [r0, #4]
}
   27cd0:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cd2:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
   27cd4:	691b      	ldr	r3, [r3, #16]
	*value = nrf_gpio_port_in_read(reg);
   27cd6:	600b      	str	r3, [r1, #0]
}
   27cd8:	4770      	bx	lr

00027cda <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cda:	6843      	ldr	r3, [r0, #4]
	const uint32_t set_mask = value & mask;
   27cdc:	ea02 0001 	and.w	r0, r2, r1
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27ce0:	685b      	ldr	r3, [r3, #4]
	const uint32_t clear_mask = (~set_mask) & mask;
   27ce2:	ea21 0102 	bic.w	r1, r1, r2
    p_reg->OUTSET = set_mask;
   27ce6:	6098      	str	r0, [r3, #8]
}
   27ce8:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27cea:	60d9      	str	r1, [r3, #12]
   27cec:	4770      	bx	lr

00027cee <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cee:	6843      	ldr	r3, [r0, #4]
}
   27cf0:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cf2:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
   27cf4:	6099      	str	r1, [r3, #8]
}
   27cf6:	4770      	bx	lr

00027cf8 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cf8:	6843      	ldr	r3, [r0, #4]
}
   27cfa:	2000      	movs	r0, #0
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27cfc:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
   27cfe:	60d9      	str	r1, [r3, #12]
}
   27d00:	4770      	bx	lr

00027d02 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
   27d02:	6843      	ldr	r3, [r0, #4]
   27d04:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
   27d06:	6853      	ldr	r3, [r2, #4]
	const uint32_t set_mask = value & mask;
   27d08:	ea21 0003 	bic.w	r0, r1, r3
	const uint32_t clear_mask = (~value) & mask;
   27d0c:	400b      	ands	r3, r1
    p_reg->OUTSET = set_mask;
   27d0e:	6090      	str	r0, [r2, #8]
}
   27d10:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
   27d12:	60d3      	str	r3, [r2, #12]
   27d14:	4770      	bx	lr

00027d16 <irq_connect4>:
#ifdef CONFIG_SPI_3_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(3);
#endif

#ifdef CONFIG_SPI_4_NRF_SPIM
SPI_NRFX_SPIM_DEFINE(4);
   27d16:	2200      	movs	r2, #0
   27d18:	2101      	movs	r1, #1
   27d1a:	200a      	movs	r0, #10
   27d1c:	f7e8 b98e 	b.w	1003c <z_arm_irq_priority_set>

00027d20 <spi_context_get_next_buf.constprop.0>:
static inline void *spi_context_get_next_buf(const struct spi_buf **current,
   27d20:	b510      	push	{r4, lr}
	while (*count) {
   27d22:	680b      	ldr	r3, [r1, #0]
   27d24:	b913      	cbnz	r3, 27d2c <spi_context_get_next_buf.constprop.0+0xc>
	return NULL;
   27d26:	4618      	mov	r0, r3
	*buf_len = 0;
   27d28:	6013      	str	r3, [r2, #0]
	return NULL;
   27d2a:	e005      	b.n	27d38 <spi_context_get_next_buf.constprop.0+0x18>
		if (((*current)->len / dfs) != 0) {
   27d2c:	6803      	ldr	r3, [r0, #0]
   27d2e:	685c      	ldr	r4, [r3, #4]
   27d30:	b11c      	cbz	r4, 27d3a <spi_context_get_next_buf.constprop.0+0x1a>
			*buf_len = (*current)->len / dfs;
   27d32:	6014      	str	r4, [r2, #0]
			return (*current)->buf;
   27d34:	6803      	ldr	r3, [r0, #0]
   27d36:	6818      	ldr	r0, [r3, #0]
}
   27d38:	bd10      	pop	{r4, pc}
		++(*current);
   27d3a:	3308      	adds	r3, #8
   27d3c:	6003      	str	r3, [r0, #0]
		--(*count);
   27d3e:	680b      	ldr	r3, [r1, #0]
   27d40:	3b01      	subs	r3, #1
   27d42:	600b      	str	r3, [r1, #0]
   27d44:	e7ed      	b.n	27d22 <spi_context_get_next_buf.constprop.0+0x2>

00027d46 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27d46:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27d48:	ab0b      	add	r3, sp, #44	; 0x2c
   27d4a:	9305      	str	r3, [sp, #20]
   27d4c:	9303      	str	r3, [sp, #12]
   27d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27d50:	2201      	movs	r2, #1
   27d52:	9302      	str	r3, [sp, #8]
   27d54:	2300      	movs	r3, #0
   27d56:	4618      	mov	r0, r3
   27d58:	e9cd 3300 	strd	r3, r3, [sp]
   27d5c:	f7e6 fa60 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27d60:	b007      	add	sp, #28
   27d62:	f85d fb04 	ldr.w	pc, [sp], #4

00027d66 <_spi_context_cs_control>:
{
   27d66:	b538      	push	{r3, r4, r5, lr}
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27d68:	6803      	ldr	r3, [r0, #0]
{
   27d6a:	4604      	mov	r4, r0
	if (ctx->config && ctx->config->cs && ctx->config->cs->gpio.port) {
   27d6c:	b1e3      	cbz	r3, 27da8 <_spi_context_cs_control+0x42>
   27d6e:	6898      	ldr	r0, [r3, #8]
   27d70:	b1d0      	cbz	r0, 27da8 <_spi_context_cs_control+0x42>
   27d72:	6805      	ldr	r5, [r0, #0]
   27d74:	b1c5      	cbz	r5, 27da8 <_spi_context_cs_control+0x42>
		if (on) {
   27d76:	b149      	cbz	r1, 27d8c <_spi_context_cs_control+0x26>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 1);
   27d78:	2101      	movs	r1, #1
   27d7a:	f7f2 f9f9 	bl	1a170 <gpio_pin_set_dt.isra.0>
			k_busy_wait(ctx->config->cs->delay);
   27d7e:	6823      	ldr	r3, [r4, #0]
   27d80:	689b      	ldr	r3, [r3, #8]
   27d82:	6898      	ldr	r0, [r3, #8]
}
   27d84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_impl_k_busy_wait(usec_to_wait);
   27d88:	f001 bb72 	b.w	29470 <z_impl_k_busy_wait>
			if (!force_off &&
   27d8c:	b912      	cbnz	r2, 27d94 <_spi_context_cs_control+0x2e>
   27d8e:	889b      	ldrh	r3, [r3, #4]
   27d90:	04db      	lsls	r3, r3, #19
   27d92:	d409      	bmi.n	27da8 <_spi_context_cs_control+0x42>
			k_busy_wait(ctx->config->cs->delay);
   27d94:	6880      	ldr	r0, [r0, #8]
   27d96:	f001 fb6b 	bl	29470 <z_impl_k_busy_wait>
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27d9a:	6823      	ldr	r3, [r4, #0]
   27d9c:	2100      	movs	r1, #0
   27d9e:	6898      	ldr	r0, [r3, #8]
}
   27da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			gpio_pin_set_dt(&ctx->config->cs->gpio, 0);
   27da4:	f7f2 b9e4 	b.w	1a170 <gpio_pin_set_dt.isra.0>
}
   27da8:	bd38      	pop	{r3, r4, r5, pc}

00027daa <spi_context_unlock_unconditionally>:
{
   27daa:	b510      	push	{r4, lr}
	_spi_context_cs_control(ctx, false, true);
   27dac:	2201      	movs	r2, #1
   27dae:	2100      	movs	r1, #0
{
   27db0:	4604      	mov	r4, r0
	_spi_context_cs_control(ctx, false, true);
   27db2:	f7ff ffd8 	bl	27d66 <_spi_context_cs_control>
	if (!k_sem_count_get(&ctx->lock)) {
   27db6:	69a3      	ldr	r3, [r4, #24]
   27db8:	b933      	cbnz	r3, 27dc8 <spi_context_unlock_unconditionally+0x1e>
		ctx->owner = NULL;
   27dba:	6063      	str	r3, [r4, #4]
	z_impl_k_sem_give(sem);
   27dbc:	f104 0010 	add.w	r0, r4, #16
}
   27dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   27dc4:	f7f7 bf92 	b.w	1fcec <z_impl_k_sem_give>
   27dc8:	bd10      	pop	{r4, pc}

00027dca <spi_nrfx_release>:
{
   27dca:	b510      	push	{r4, lr}
	struct spi_nrfx_data *dev_data = dev->data;
   27dcc:	6900      	ldr	r0, [r0, #16]
	if (!spi_context_configured(&dev_data->ctx, spi_cfg)) {
   27dce:	6803      	ldr	r3, [r0, #0]
   27dd0:	428b      	cmp	r3, r1
   27dd2:	d106      	bne.n	27de2 <spi_nrfx_release+0x18>
	if (dev_data->busy) {
   27dd4:	f890 406c 	ldrb.w	r4, [r0, #108]	; 0x6c
   27dd8:	b934      	cbnz	r4, 27de8 <spi_nrfx_release+0x1e>
	spi_context_unlock_unconditionally(&dev_data->ctx);
   27dda:	f7ff ffe6 	bl	27daa <spi_context_unlock_unconditionally>
	return 0;
   27dde:	4620      	mov	r0, r4
}
   27de0:	bd10      	pop	{r4, pc}
		return -EINVAL;
   27de2:	f06f 0015 	mvn.w	r0, #21
   27de6:	e7fb      	b.n	27de0 <spi_nrfx_release+0x16>
		return -EBUSY;
   27de8:	f06f 000f 	mvn.w	r0, #15
   27dec:	e7f8      	b.n	27de0 <spi_nrfx_release+0x16>

00027dee <k_sem_give>:
   27dee:	f7f7 bf7d 	b.w	1fcec <z_impl_k_sem_give>

00027df2 <qspi_handler>:
	if (event == NRFX_QSPI_EVENT_DONE) {
   27df2:	b918      	cbnz	r0, 27dfc <qspi_handler+0xa>
	k_sem_give(&dev_data->sync);
   27df4:	f101 0030 	add.w	r0, r1, #48	; 0x30
   27df8:	f7ff bff9 	b.w	27dee <k_sem_give>
}
   27dfc:	4770      	bx	lr

00027dfe <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27dfe:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27e00:	ab0b      	add	r3, sp, #44	; 0x2c
   27e02:	9305      	str	r3, [sp, #20]
   27e04:	9303      	str	r3, [sp, #12]
   27e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27e08:	9302      	str	r3, [sp, #8]
   27e0a:	2300      	movs	r3, #0
   27e0c:	4618      	mov	r0, r3
   27e0e:	e9cd 3300 	strd	r3, r3, [sp]
   27e12:	f7e6 fa05 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27e16:	b007      	add	sp, #28
   27e18:	f85d fb04 	ldr.w	pc, [sp], #4

00027e1c <qspi_lock.isra.0>:
	return z_impl_k_sem_take(sem, timeout);
   27e1c:	f04f 32ff 	mov.w	r2, #4294967295
   27e20:	f04f 33ff 	mov.w	r3, #4294967295
   27e24:	3018      	adds	r0, #24
   27e26:	f7f7 bfa5 	b.w	1fd74 <z_impl_k_sem_take>

00027e2a <qspi_trans_lock.isra.0>:
   27e2a:	f04f 32ff 	mov.w	r2, #4294967295
   27e2e:	f04f 33ff 	mov.w	r3, #4294967295
   27e32:	f7f7 bf9f 	b.w	1fd74 <z_impl_k_sem_take>

00027e36 <qspi_nor_write_protection_set>:
{
   27e36:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct qspi_cmd cmd = {
   27e38:	2200      	movs	r2, #0
   27e3a:	4291      	cmp	r1, r2
   27e3c:	bf0c      	ite	eq
   27e3e:	2306      	moveq	r3, #6
   27e40:	2304      	movne	r3, #4
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27e42:	a901      	add	r1, sp, #4
	struct qspi_cmd cmd = {
   27e44:	e9cd 2201 	strd	r2, r2, [sp, #4]
   27e48:	9203      	str	r2, [sp, #12]
   27e4a:	f88d 3004 	strb.w	r3, [sp, #4]
	if (qspi_send_cmd(dev, &cmd, false) != 0) {
   27e4e:	f7f2 fcf7 	bl	1a840 <qspi_send_cmd>
		ret = -EIO;
   27e52:	2800      	cmp	r0, #0
}
   27e54:	bf18      	it	ne
   27e56:	f06f 0004 	mvnne.w	r0, #4
   27e5a:	b005      	add	sp, #20
   27e5c:	f85d fb04 	ldr.w	pc, [sp], #4

00027e60 <qspi_rdsr.constprop.0>:
static int qspi_rdsr(const struct device *dev, uint8_t sr_num)
   27e60:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t sr = 0xFF;
   27e62:	23ff      	movs	r3, #255	; 0xff
   27e64:	f88d 3003 	strb.w	r3, [sp, #3]
	const struct qspi_buf sr_buf = {
   27e68:	f10d 0303 	add.w	r3, sp, #3
	struct qspi_cmd cmd = {
   27e6c:	2200      	movs	r2, #0
	const struct qspi_buf sr_buf = {
   27e6e:	9301      	str	r3, [sp, #4]
	struct qspi_cmd cmd = {
   27e70:	2301      	movs	r3, #1
   27e72:	e9cd 3202 	strd	r3, r2, [sp, #8]
   27e76:	2305      	movs	r3, #5
	int ret = qspi_send_cmd(dev, &cmd, false);
   27e78:	a903      	add	r1, sp, #12
	struct qspi_cmd cmd = {
   27e7a:	f88d 300c 	strb.w	r3, [sp, #12]
   27e7e:	ab01      	add	r3, sp, #4
   27e80:	9204      	str	r2, [sp, #16]
   27e82:	9305      	str	r3, [sp, #20]
	int ret = qspi_send_cmd(dev, &cmd, false);
   27e84:	f7f2 fcdc 	bl	1a840 <qspi_send_cmd>
	return (ret < 0) ? ret : sr;
   27e88:	2800      	cmp	r0, #0
   27e8a:	bfa8      	it	ge
   27e8c:	f89d 0003 	ldrbge.w	r0, [sp, #3]
}
   27e90:	b007      	add	sp, #28
   27e92:	f85d fb04 	ldr.w	pc, [sp], #4

00027e96 <is_regular_addr_valid>:
{
   27e96:	b538      	push	{r3, r4, r5, lr}
   27e98:	4605      	mov	r5, r0
   27e9a:	460c      	mov	r4, r1
	return is_within_bounds(addr, len, 0, nrfx_nvmc_flash_size_get());
   27e9c:	f000 fc6a 	bl	28774 <nrfx_nvmc_flash_size_get>
			(addr < (boundary_start + boundary_size)) &&
   27ea0:	2d00      	cmp	r5, #0
   27ea2:	db07      	blt.n	27eb4 <is_regular_addr_valid+0x1e>
	return (addr >= boundary_start &&
   27ea4:	42a8      	cmp	r0, r5
   27ea6:	d905      	bls.n	27eb4 <is_regular_addr_valid+0x1e>
			(len <= (boundary_start + boundary_size - addr)));
   27ea8:	1b40      	subs	r0, r0, r5
			(addr < (boundary_start + boundary_size)) &&
   27eaa:	4284      	cmp	r4, r0
   27eac:	bf8c      	ite	hi
   27eae:	2000      	movhi	r0, #0
   27eb0:	2001      	movls	r0, #1
}
   27eb2:	bd38      	pop	{r3, r4, r5, pc}
			(addr < (boundary_start + boundary_size)) &&
   27eb4:	2000      	movs	r0, #0
   27eb6:	e7fc      	b.n	27eb2 <is_regular_addr_valid+0x1c>

00027eb8 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   27eb8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   27eba:	ab0b      	add	r3, sp, #44	; 0x2c
   27ebc:	9305      	str	r3, [sp, #20]
   27ebe:	9303      	str	r3, [sp, #12]
   27ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   27ec2:	2201      	movs	r2, #1
   27ec4:	9302      	str	r3, [sp, #8]
   27ec6:	2300      	movs	r3, #0
   27ec8:	4618      	mov	r0, r3
   27eca:	e9cd 3300 	strd	r3, r3, [sp]
   27ece:	f7e6 f9a7 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   27ed2:	b007      	add	sp, #28
   27ed4:	f85d fb04 	ldr.w	pc, [sp], #4

00027ed8 <flash_get_page_info>:

#include <zephyr/drivers/flash.h>

static int flash_get_page_info(const struct device *dev, off_t offs,
			       uint32_t index, struct flash_pages_info *info)
{
   27ed8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   27eda:	461c      	mov	r4, r3
	const struct flash_driver_api *api = dev->api;
	const struct flash_pages_layout *layout;
	size_t layout_size;
	uint32_t index_jmp;

	info->start_offset = 0;
   27edc:	2300      	movs	r3, #0
{
   27ede:	4616      	mov	r6, r2
	const struct flash_driver_api *api = dev->api;
   27ee0:	6882      	ldr	r2, [r0, #8]
	info->start_offset = 0;
   27ee2:	6023      	str	r3, [r4, #0]
	info->index = 0U;
   27ee4:	60a3      	str	r3, [r4, #8]
{
   27ee6:	460d      	mov	r5, r1

	api->page_layout(dev, &layout, &layout_size);
   27ee8:	6913      	ldr	r3, [r2, #16]
   27eea:	4669      	mov	r1, sp
   27eec:	aa01      	add	r2, sp, #4
   27eee:	4798      	blx	r3

	while (layout_size--) {
   27ef0:	9b01      	ldr	r3, [sp, #4]
   27ef2:	1e5a      	subs	r2, r3, #1
   27ef4:	9201      	str	r2, [sp, #4]
   27ef6:	b91b      	cbnz	r3, 27f00 <flash_get_page_info+0x28>
		}

		layout++;
	}

	return -EINVAL; /* page at offs or idx doesn't exist */
   27ef8:	f06f 0015 	mvn.w	r0, #21
}
   27efc:	b003      	add	sp, #12
   27efe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		info->size = layout->pages_size;
   27f00:	9800      	ldr	r0, [sp, #0]
			index_jmp = index - info->index;
   27f02:	68a2      	ldr	r2, [r4, #8]
		info->size = layout->pages_size;
   27f04:	6847      	ldr	r7, [r0, #4]
			index_jmp = (offs - info->start_offset) / info->size;
   27f06:	6821      	ldr	r1, [r4, #0]
		info->size = layout->pages_size;
   27f08:	6067      	str	r7, [r4, #4]
		if (offs == 0) {
   27f0a:	b985      	cbnz	r5, 27f2e <flash_get_page_info+0x56>
			index_jmp = index - info->index;
   27f0c:	1ab3      	subs	r3, r6, r2
		index_jmp = MIN(index_jmp, layout->pages_count);
   27f0e:	f8d0 c000 	ldr.w	ip, [r0]
   27f12:	4563      	cmp	r3, ip
   27f14:	bf28      	it	cs
   27f16:	4663      	movcs	r3, ip
		info->start_offset += (index_jmp * info->size);
   27f18:	fb03 1107 	mla	r1, r3, r7, r1
		info->index += index_jmp;
   27f1c:	441a      	add	r2, r3
		info->start_offset += (index_jmp * info->size);
   27f1e:	6021      	str	r1, [r4, #0]
		info->index += index_jmp;
   27f20:	60a2      	str	r2, [r4, #8]
		if (index_jmp < layout->pages_count) {
   27f22:	6802      	ldr	r2, [r0, #0]
   27f24:	429a      	cmp	r2, r3
   27f26:	d806      	bhi.n	27f36 <flash_get_page_info+0x5e>
		layout++;
   27f28:	3008      	adds	r0, #8
   27f2a:	9000      	str	r0, [sp, #0]
   27f2c:	e7e0      	b.n	27ef0 <flash_get_page_info+0x18>
			index_jmp = (offs - info->start_offset) / info->size;
   27f2e:	1a6b      	subs	r3, r5, r1
   27f30:	fbb3 f3f7 	udiv	r3, r3, r7
   27f34:	e7eb      	b.n	27f0e <flash_get_page_info+0x36>
			return 0;
   27f36:	2000      	movs	r0, #0
   27f38:	e7e0      	b.n	27efc <flash_get_page_info+0x24>

00027f3a <z_impl_flash_get_page_info_by_offs>:

int z_impl_flash_get_page_info_by_offs(const struct device *dev, off_t offs,
				       struct flash_pages_info *info)
{
   27f3a:	4613      	mov	r3, r2
	return flash_get_page_info(dev, offs, 0U, info);
   27f3c:	2200      	movs	r2, #0
   27f3e:	f7ff bfcb 	b.w	27ed8 <flash_get_page_info>

00027f42 <uarte_nrfx_config_get>:
{
   27f42:	460b      	mov	r3, r1
	struct uarte_nrfx_data *data = dev->data;
   27f44:	6902      	ldr	r2, [r0, #16]
	*cfg = data->uart_config;
   27f46:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
   27f4a:	e883 0003 	stmia.w	r3, {r0, r1}
}
   27f4e:	2000      	movs	r0, #0
   27f50:	4770      	bx	lr

00027f52 <uarte_nrfx_err_check>:
	return config->uarte_regs;
   27f52:	6843      	ldr	r3, [r0, #4]
   27f54:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
   27f56:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
   27f5a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
   27f5e:	4770      	bx	lr

00027f60 <tx_start>:
{
   27f60:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
   27f62:	6844      	ldr	r4, [r0, #4]
	return config->uarte_regs;
   27f64:	6823      	ldr	r3, [r4, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
   27f66:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
   27f6a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   27f6e:	2200      	movs	r2, #0
   27f70:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
   27f74:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
   27f78:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
   27f7c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
   27f80:	6862      	ldr	r2, [r4, #4]
   27f82:	06d2      	lsls	r2, r2, #27
   27f84:	d511      	bpl.n	27faa <tx_start+0x4a>
	if (data->async) {
   27f86:	6902      	ldr	r2, [r0, #16]
   27f88:	68d2      	ldr	r2, [r2, #12]
   27f8a:	b12a      	cbz	r2, 27f98 <tx_start+0x38>
		data->async->low_power_mask |= mask;
   27f8c:	f8d2 10c0 	ldr.w	r1, [r2, #192]	; 0xc0
   27f90:	f041 0101 	orr.w	r1, r1, #1
   27f94:	f8c2 10c0 	str.w	r1, [r2, #192]	; 0xc0
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
   27f98:	2108      	movs	r1, #8
	return config->uarte_regs;
   27f9a:	6842      	ldr	r2, [r0, #4]
   27f9c:	6812      	ldr	r2, [r2, #0]
   27f9e:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
    p_reg->INTENSET = mask;
   27fa2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   27fa6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   27faa:	2201      	movs	r2, #1
   27fac:	609a      	str	r2, [r3, #8]
}
   27fae:	bd10      	pop	{r4, pc}

00027fb0 <user_callback>:
	if (data->async->user_callback) {
   27fb0:	6903      	ldr	r3, [r0, #16]
   27fb2:	68da      	ldr	r2, [r3, #12]
   27fb4:	6813      	ldr	r3, [r2, #0]
   27fb6:	b10b      	cbz	r3, 27fbc <user_callback+0xc>
		data->async->user_callback(dev, evt, data->async->user_data);
   27fb8:	6852      	ldr	r2, [r2, #4]
   27fba:	4718      	bx	r3
}
   27fbc:	4770      	bx	lr

00027fbe <notify_uart_rx_rdy>:
{
   27fbe:	b570      	push	{r4, r5, r6, lr}
   27fc0:	b086      	sub	sp, #24
	struct uarte_nrfx_data *data = dev->data;
   27fc2:	6906      	ldr	r6, [r0, #16]
{
   27fc4:	4604      	mov	r4, r0
   27fc6:	460d      	mov	r5, r1
	struct uart_event evt = {
   27fc8:	2214      	movs	r2, #20
   27fca:	2100      	movs	r1, #0
   27fcc:	a801      	add	r0, sp, #4
   27fce:	f001 fb92 	bl	296f6 <memset>
   27fd2:	2302      	movs	r3, #2
   27fd4:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
   27fd8:	68f3      	ldr	r3, [r6, #12]
	user_callback(dev, &evt);
   27fda:	4620      	mov	r0, r4
	struct uart_event evt = {
   27fdc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   27fde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
	user_callback(dev, &evt);
   27fe0:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   27fe2:	e9cd 3503 	strd	r3, r5, [sp, #12]
   27fe6:	9202      	str	r2, [sp, #8]
	user_callback(dev, &evt);
   27fe8:	f7ff ffe2 	bl	27fb0 <user_callback>
}
   27fec:	b006      	add	sp, #24
   27fee:	bd70      	pop	{r4, r5, r6, pc}

00027ff0 <rx_buf_release>:
{
   27ff0:	b570      	push	{r4, r5, r6, lr}
	if (*buf) {
   27ff2:	680e      	ldr	r6, [r1, #0]
{
   27ff4:	4605      	mov	r5, r0
   27ff6:	460c      	mov	r4, r1
   27ff8:	b086      	sub	sp, #24
	if (*buf) {
   27ffa:	b17e      	cbz	r6, 2801c <rx_buf_release+0x2c>
		struct uart_event evt = {
   27ffc:	2214      	movs	r2, #20
   27ffe:	2100      	movs	r1, #0
   28000:	a801      	add	r0, sp, #4
   28002:	f001 fb78 	bl	296f6 <memset>
   28006:	2304      	movs	r3, #4
		user_callback(dev, &evt);
   28008:	4628      	mov	r0, r5
   2800a:	eb0d 0103 	add.w	r1, sp, r3
		struct uart_event evt = {
   2800e:	f88d 3004 	strb.w	r3, [sp, #4]
   28012:	9602      	str	r6, [sp, #8]
		user_callback(dev, &evt);
   28014:	f7ff ffcc 	bl	27fb0 <user_callback>
		*buf = NULL;
   28018:	2300      	movs	r3, #0
   2801a:	6023      	str	r3, [r4, #0]
}
   2801c:	b006      	add	sp, #24
   2801e:	bd70      	pop	{r4, r5, r6, pc}

00028020 <notify_rx_disable>:
{
   28020:	b510      	push	{r4, lr}
   28022:	b086      	sub	sp, #24
   28024:	4604      	mov	r4, r0
	struct uart_event evt = {
   28026:	2214      	movs	r2, #20
   28028:	2100      	movs	r1, #0
   2802a:	a801      	add	r0, sp, #4
   2802c:	f001 fb63 	bl	296f6 <memset>
   28030:	2305      	movs	r3, #5
	user_callback(dev, (struct uart_event *)&evt);
   28032:	4620      	mov	r0, r4
   28034:	a901      	add	r1, sp, #4
	struct uart_event evt = {
   28036:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
   2803a:	f7ff ffb9 	bl	27fb0 <user_callback>
}
   2803e:	b006      	add	sp, #24
   28040:	bd10      	pop	{r4, pc}

00028042 <uarte_nrfx_rx_buf_rsp>:
{
   28042:	b570      	push	{r4, r5, r6, lr}
	return config->uarte_regs;
   28044:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   28046:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   28048:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
   2804a:	f04f 0020 	mov.w	r0, #32
   2804e:	f3ef 8611 	mrs	r6, BASEPRI
   28052:	f380 8812 	msr	BASEPRI_MAX, r0
   28056:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
   2805a:	68ec      	ldr	r4, [r5, #12]
   2805c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   2805e:	b198      	cbz	r0, 28088 <uarte_nrfx_rx_buf_rsp+0x46>
	} else if (data->async->rx_next_buf == NULL) {
   28060:	6e60      	ldr	r0, [r4, #100]	; 0x64
   28062:	b9a0      	cbnz	r0, 2808e <uarte_nrfx_rx_buf_rsp+0x4c>
		data->async->rx_next_buf = buf;
   28064:	6661      	str	r1, [r4, #100]	; 0x64
		data->async->rx_next_buf_len = len;
   28066:	68ec      	ldr	r4, [r5, #12]
   28068:	66a2      	str	r2, [r4, #104]	; 0x68
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   2806a:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
   2806e:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
   28072:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
   28076:	f042 0220 	orr.w	r2, r2, #32
   2807a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	__asm__ volatile(
   2807e:	f386 8811 	msr	BASEPRI, r6
   28082:	f3bf 8f6f 	isb	sy
}
   28086:	bd70      	pop	{r4, r5, r6, pc}
		err = -EACCES;
   28088:	f06f 000c 	mvn.w	r0, #12
   2808c:	e7f7      	b.n	2807e <uarte_nrfx_rx_buf_rsp+0x3c>
		err = -EBUSY;
   2808e:	f06f 000f 	mvn.w	r0, #15
   28092:	e7f4      	b.n	2807e <uarte_nrfx_rx_buf_rsp+0x3c>

00028094 <uarte_nrfx_callback_set>:
	struct uarte_nrfx_data *data = dev->data;
   28094:	6903      	ldr	r3, [r0, #16]
	if (!data->async) {
   28096:	68d8      	ldr	r0, [r3, #12]
   28098:	b120      	cbz	r0, 280a4 <uarte_nrfx_callback_set+0x10>
	data->async->user_callback = callback;
   2809a:	6001      	str	r1, [r0, #0]
	data->async->user_data = user_data;
   2809c:	68db      	ldr	r3, [r3, #12]
	return 0;
   2809e:	2000      	movs	r0, #0
	data->async->user_data = user_data;
   280a0:	605a      	str	r2, [r3, #4]
	return 0;
   280a2:	4770      	bx	lr
		return -ENOTSUP;
   280a4:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
   280a8:	4770      	bx	lr

000280aa <uarte_nrfx_poll_in>:
{
   280aa:	b510      	push	{r4, lr}
	const struct uarte_nrfx_data *data = dev->data;
   280ac:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
   280ae:	6843      	ldr	r3, [r0, #4]
	if (data->async) {
   280b0:	68d0      	ldr	r0, [r2, #12]
	return config->uarte_regs;
   280b2:	681b      	ldr	r3, [r3, #0]
	if (data->async) {
   280b4:	b960      	cbnz	r0, 280d0 <uarte_nrfx_poll_in+0x26>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   280b6:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   280ba:	b164      	cbz	r4, 280d6 <uarte_nrfx_poll_in+0x2c>
	*c = *data->rx_data;
   280bc:	6992      	ldr	r2, [r2, #24]
   280be:	7812      	ldrb	r2, [r2, #0]
   280c0:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   280c2:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
   280c6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   280ca:	2201      	movs	r2, #1
   280cc:	601a      	str	r2, [r3, #0]
}
   280ce:	bd10      	pop	{r4, pc}
		return -ENOTSUP;
   280d0:	f06f 0085 	mvn.w	r0, #133	; 0x85
   280d4:	e7fb      	b.n	280ce <uarte_nrfx_poll_in+0x24>
		return -1;
   280d6:	f04f 30ff 	mov.w	r0, #4294967295
   280da:	e7f8      	b.n	280ce <uarte_nrfx_poll_in+0x24>

000280dc <uarte_nrfx_rx_disable>:
{
   280dc:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   280de:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   280e0:	6905      	ldr	r5, [r0, #16]
	return config->uarte_regs;
   280e2:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
   280e4:	68eb      	ldr	r3, [r5, #12]
   280e6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
   280e8:	b1ba      	cbz	r2, 2811a <uarte_nrfx_rx_disable+0x3e>
	if (data->async->rx_next_buf != NULL) {
   280ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   280ec:	b153      	cbz	r3, 28104 <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
   280ee:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
   280f2:	f023 0320 	bic.w	r3, r3, #32
   280f6:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   280fa:	2300      	movs	r3, #0
   280fc:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
   28100:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	k_timer_stop(&data->async->rx_timeout_timer);
   28104:	68e8      	ldr	r0, [r5, #12]
   28106:	3080      	adds	r0, #128	; 0x80
	z_impl_k_timer_stop(timer);
   28108:	f001 f9e4 	bl	294d4 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
   2810c:	2000      	movs	r0, #0
   2810e:	68eb      	ldr	r3, [r5, #12]
   28110:	f883 00ca 	strb.w	r0, [r3, #202]	; 0xca
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   28114:	2301      	movs	r3, #1
   28116:	6063      	str	r3, [r4, #4]
}
   28118:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   2811a:	f06f 000d 	mvn.w	r0, #13
   2811e:	e7fb      	b.n	28118 <uarte_nrfx_rx_disable+0x3c>

00028120 <setup_tx_cache>:
{
   28120:	b508      	push	{r3, lr}
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
   28122:	68c3      	ldr	r3, [r0, #12]
   28124:	68da      	ldr	r2, [r3, #12]
   28126:	69d9      	ldr	r1, [r3, #28]
	if (!remaining) {
   28128:	1a52      	subs	r2, r2, r1
   2812a:	d00f      	beq.n	2814c <setup_tx_cache+0x2c>
	size_t len = MIN(remaining, CONFIG_UART_ASYNC_TX_CACHE_SIZE);
   2812c:	2a08      	cmp	r2, #8
   2812e:	bf28      	it	cs
   28130:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
   28132:	615a      	str	r2, [r3, #20]
	data->async->xfer_buf = data->async->tx_cache;
   28134:	68c3      	ldr	r3, [r0, #12]
   28136:	6999      	ldr	r1, [r3, #24]
   28138:	6119      	str	r1, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
   2813a:	68c3      	ldr	r3, [r0, #12]
   2813c:	6898      	ldr	r0, [r3, #8]
   2813e:	69d9      	ldr	r1, [r3, #28]
   28140:	4401      	add	r1, r0
   28142:	6998      	ldr	r0, [r3, #24]
   28144:	f001 fa9d 	bl	29682 <memcpy>
	return true;
   28148:	2001      	movs	r0, #1
}
   2814a:	bd08      	pop	{r3, pc}
		return false;
   2814c:	4610      	mov	r0, r2
   2814e:	e7fc      	b.n	2814a <setup_tx_cache+0x2a>

00028150 <rx_flush.isra.0>:
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   28150:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return config->uarte_regs;
   28152:	6806      	ldr	r6, [r0, #0]
static uint8_t rx_flush(const struct device *dev, uint8_t *buf, uint32_t len)
   28154:	4614      	mov	r4, r2
	uint8_t *flush_buf = buf ? buf : tmp_buf;
   28156:	460b      	mov	r3, r1
    return p_reg->RXD.AMOUNT;
   28158:	f8d6 553c 	ldr.w	r5, [r6, #1340]	; 0x53c
   2815c:	b1f1      	cbz	r1, 2819c <rx_flush.isra.0+0x4c>
__ssp_bos_icheck3(memset, void *, int)
   2815e:	2100      	movs	r1, #0
   28160:	4618      	mov	r0, r3
   28162:	f001 fac8 	bl	296f6 <memset>
   28166:	4603      	mov	r3, r0
   28168:	4601      	mov	r1, r0
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
   2816a:	f8c6 1534 	str.w	r1, [r6, #1332]	; 0x534
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   2816e:	2100      	movs	r1, #0
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   28170:	2001      	movs	r0, #1
    p_reg->RXD.MAXCNT = length;
   28172:	f8c6 4538 	str.w	r4, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   28176:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   2817a:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   2817e:	62f0      	str	r0, [r6, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   28180:	f8d6 0110 	ldr.w	r0, [r6, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
   28184:	2800      	cmp	r0, #0
   28186:	d0fb      	beq.n	28180 <rx_flush.isra.0+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
   28188:	f8c6 1110 	str.w	r1, [r6, #272]	; 0x110
   2818c:	f8d6 2110 	ldr.w	r2, [r6, #272]	; 0x110
    return p_reg->RXD.AMOUNT;
   28190:	f8d6 053c 	ldr.w	r0, [r6, #1340]	; 0x53c
	if (!buf) {
   28194:	b92b      	cbnz	r3, 281a2 <rx_flush.isra.0+0x52>
			return rx_amount;
   28196:	b2c0      	uxtb	r0, r0
}
   28198:	b002      	add	sp, #8
   2819a:	bd70      	pop	{r4, r5, r6, pc}
		flush_len = sizeof(tmp_buf);
   2819c:	2405      	movs	r4, #5
		flush_buf = tmp_buf;
   2819e:	4669      	mov	r1, sp
   281a0:	e7e3      	b.n	2816a <rx_flush.isra.0+0x1a>
	if (rx_amount != prev_rx_amount) {
   281a2:	4285      	cmp	r5, r0
   281a4:	d1f7      	bne.n	28196 <rx_flush.isra.0+0x46>
   281a6:	191a      	adds	r2, r3, r4
	for (int i = 0; i < flush_len; i++) {
   281a8:	4293      	cmp	r3, r2
   281aa:	d101      	bne.n	281b0 <rx_flush.isra.0+0x60>
	return 0;
   281ac:	2000      	movs	r0, #0
   281ae:	e7f3      	b.n	28198 <rx_flush.isra.0+0x48>
		if (buf[i] != dirty) {
   281b0:	f813 1b01 	ldrb.w	r1, [r3], #1
   281b4:	2900      	cmp	r1, #0
   281b6:	d0f7      	beq.n	281a8 <rx_flush.isra.0+0x58>
   281b8:	e7ed      	b.n	28196 <rx_flush.isra.0+0x46>

000281ba <async_uart_release>:
{
   281ba:	b570      	push	{r4, r5, r6, lr}
   281bc:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
   281be:	6902      	ldr	r2, [r0, #16]
	__asm__ volatile(
   281c0:	f04f 0320 	mov.w	r3, #32
   281c4:	f3ef 8611 	mrs	r6, BASEPRI
   281c8:	f383 8812 	msr	BASEPRI_MAX, r3
   281cc:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
   281d0:	68d0      	ldr	r0, [r2, #12]
   281d2:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
   281d6:	ea23 0301 	bic.w	r3, r3, r1
   281da:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
	if (!data->async->low_power_mask) {
   281de:	68d5      	ldr	r5, [r2, #12]
   281e0:	f8d5 30c0 	ldr.w	r3, [r5, #192]	; 0xc0
   281e4:	b973      	cbnz	r3, 28204 <async_uart_release+0x4a>
		if (dir_mask == UARTE_LOW_POWER_RX) {
   281e6:	2902      	cmp	r1, #2
   281e8:	d107      	bne.n	281fa <async_uart_release+0x40>
				rx_flush(dev, data->async->rx_flush_buffer,
   281ea:	2205      	movs	r2, #5
   281ec:	6860      	ldr	r0, [r4, #4]
   281ee:	f105 01c4 	add.w	r1, r5, #196	; 0xc4
   281f2:	f7ff ffad 	bl	28150 <rx_flush.isra.0>
			data->async->rx_flush_cnt =
   281f6:	f885 00c9 	strb.w	r0, [r5, #201]	; 0xc9
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
   281fa:	2200      	movs	r2, #0
	return config->uarte_regs;
   281fc:	6863      	ldr	r3, [r4, #4]
   281fe:	681b      	ldr	r3, [r3, #0]
   28200:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
	__asm__ volatile(
   28204:	f386 8811 	msr	BASEPRI, r6
   28208:	f3bf 8f6f 	isb	sy
}
   2820c:	bd70      	pop	{r4, r5, r6, pc}

0002820e <is_tx_ready.isra.0>:
	return config->uarte_regs;
   2820e:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
   28210:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
   28212:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   28216:	b940      	cbnz	r0, 2822a <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
   28218:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
   2821a:	079b      	lsls	r3, r3, #30
   2821c:	d406      	bmi.n	2822c <is_tx_ready.isra.0+0x1e>
   2821e:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
   28222:	3800      	subs	r0, #0
   28224:	bf18      	it	ne
   28226:	2001      	movne	r0, #1
   28228:	4770      	bx	lr
   2822a:	2001      	movs	r0, #1
}
   2822c:	4770      	bx	lr

0002822e <start_tx_locked>:
{
   2822e:	b510      	push	{r4, lr}
   28230:	4604      	mov	r4, r0
	if (!is_tx_ready(dev)) {
   28232:	6840      	ldr	r0, [r0, #4]
   28234:	f7ff ffeb 	bl	2820e <is_tx_ready.isra.0>
   28238:	68cb      	ldr	r3, [r1, #12]
   2823a:	b918      	cbnz	r0, 28244 <start_tx_locked+0x16>
		data->async->pending_tx = true;
   2823c:	2201      	movs	r2, #1
   2823e:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
}
   28242:	bd10      	pop	{r4, pc}
		data->async->pending_tx = false;
   28244:	2200      	movs	r2, #0
   28246:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
		data->async->tx_amount = -1;
   2824a:	f04f 32ff 	mov.w	r2, #4294967295
   2824e:	68cb      	ldr	r3, [r1, #12]
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   28250:	4620      	mov	r0, r4
		data->async->tx_amount = -1;
   28252:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   28256:	68cb      	ldr	r3, [r1, #12]
}
   28258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
   2825c:	e9d3 1204 	ldrd	r1, r2, [r3, #16]
   28260:	f7ff be7e 	b.w	27f60 <tx_start>

00028264 <uarte_2_init>:
#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
#endif

#ifdef CONFIG_UART_2_NRF_UARTE
UART_NRF_UARTE_DEVICE(2);
   28264:	b510      	push	{r4, lr}
   28266:	4604      	mov	r4, r0
   28268:	2200      	movs	r2, #0
   2826a:	2101      	movs	r1, #1
   2826c:	200b      	movs	r0, #11
   2826e:	f7e7 fee5 	bl	1003c <z_arm_irq_priority_set>
   28272:	200b      	movs	r0, #11
   28274:	f7e7 feb2 	bl	ffdc <arch_irq_enable>
   28278:	4620      	mov	r0, r4
   2827a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   2827e:	f7f3 b843 	b.w	1b308 <uarte_instance_init.constprop.0>

00028282 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
   28282:	b510      	push	{r4, lr}
   28284:	4604      	mov	r4, r0
   28286:	2200      	movs	r2, #0
   28288:	2101      	movs	r1, #1
   2828a:	2008      	movs	r0, #8
   2828c:	f7e7 fed6 	bl	1003c <z_arm_irq_priority_set>
   28290:	2008      	movs	r0, #8
   28292:	f7e7 fea3 	bl	ffdc <arch_irq_enable>
   28296:	4620      	mov	r0, r4
   28298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   2829c:	f7f3 b834 	b.w	1b308 <uarte_instance_init.constprop.0>

000282a0 <rx_timeout>:
{
   282a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return timer->user_data;
   282a2:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (data->async->is_in_irq) {
   282a4:	68e3      	ldr	r3, [r4, #12]
   282a6:	f893 30cd 	ldrb.w	r3, [r3, #205]	; 0xcd
   282aa:	f003 07ff 	and.w	r7, r3, #255	; 0xff
   282ae:	bb13      	cbnz	r3, 282f6 <rx_timeout+0x56>
    p_reg->INTENCLR = mask;
   282b0:	2210      	movs	r2, #16
	const struct device *dev = data->dev;
   282b2:	6826      	ldr	r6, [r4, #0]
	return config->uarte_regs;
   282b4:	6873      	ldr	r3, [r6, #4]
   282b6:	681b      	ldr	r3, [r3, #0]
   282b8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
   282bc:	68e3      	ldr	r3, [r4, #12]
   282be:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
	if (read != data->async->rx_total_byte_cnt) {
   282c2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
   282c4:	4291      	cmp	r1, r2
		data->async->rx_total_byte_cnt = read;
   282c6:	bf1f      	itttt	ne
   282c8:	66da      	strne	r2, [r3, #108]	; 0x6c
		data->async->rx_timeout_left = data->async->rx_timeout;
   282ca:	68e3      	ldrne	r3, [r4, #12]
   282cc:	6f5a      	ldrne	r2, [r3, #116]	; 0x74
   282ce:	67da      	strne	r2, [r3, #124]	; 0x7c
	int32_t len = data->async->rx_total_byte_cnt
   282d0:	68e3      	ldr	r3, [r4, #12]
		    - data->async->rx_total_user_byte_cnt;
   282d2:	e9d3 211b 	ldrd	r2, r1, [r3, #108]	; 0x6c
   282d6:	1a52      	subs	r2, r2, r1
	if (!HW_RX_COUNTING_ENABLED(data) &&
   282d8:	2a00      	cmp	r2, #0
	int32_t len = data->async->rx_total_byte_cnt
   282da:	4615      	mov	r5, r2
	if (!HW_RX_COUNTING_ENABLED(data) &&
   282dc:	da0c      	bge.n	282f8 <rx_timeout+0x58>
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
   282de:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   282e2:	68e3      	ldr	r3, [r4, #12]
   282e4:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   282e8:	4281      	cmp	r1, r0
   282ea:	d80b      	bhi.n	28304 <rx_timeout+0x64>
    p_reg->INTENSET = mask;
   282ec:	2210      	movs	r2, #16
	return config->uarte_regs;
   282ee:	6873      	ldr	r3, [r6, #4]
   282f0:	681b      	ldr	r3, [r3, #0]
   282f2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
   282f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
   282f8:	e9d3 0117 	ldrd	r0, r1, [r3, #92]	; 0x5c
   282fc:	eb02 0c01 	add.w	ip, r2, r1
   28300:	4584      	cmp	ip, r0
   28302:	d904      	bls.n	2830e <rx_timeout+0x6e>
		len = data->async->rx_buf_len - data->async->rx_offset;
   28304:	1a45      	subs	r5, r0, r1
	if (len > 0) {
   28306:	2d00      	cmp	r5, #0
   28308:	ddf0      	ble.n	282ec <rx_timeout+0x4c>
		clipped = true;
   2830a:	2701      	movs	r7, #1
   2830c:	e005      	b.n	2831a <rx_timeout+0x7a>
	if (len > 0) {
   2830e:	2a00      	cmp	r2, #0
   28310:	d0ec      	beq.n	282ec <rx_timeout+0x4c>
				< data->async->rx_timeout_slab)) {
   28312:	e9d3 121e 	ldrd	r1, r2, [r3, #120]	; 0x78
		if (clipped ||
   28316:	428a      	cmp	r2, r1
   28318:	da12      	bge.n	28340 <rx_timeout+0xa0>
			notify_uart_rx_rdy(dev, len);
   2831a:	4629      	mov	r1, r5
   2831c:	4630      	mov	r0, r6
   2831e:	f7ff fe4e 	bl	27fbe <notify_uart_rx_rdy>
			data->async->rx_offset += len;
   28322:	68e2      	ldr	r2, [r4, #12]
   28324:	6e13      	ldr	r3, [r2, #96]	; 0x60
   28326:	442b      	add	r3, r5
   28328:	6613      	str	r3, [r2, #96]	; 0x60
			data->async->rx_total_user_byte_cnt += len;
   2832a:	68e2      	ldr	r2, [r4, #12]
   2832c:	6f13      	ldr	r3, [r2, #112]	; 0x70
   2832e:	442b      	add	r3, r5
   28330:	6713      	str	r3, [r2, #112]	; 0x70
		if (clipped) {
   28332:	2f00      	cmp	r7, #0
   28334:	d0da      	beq.n	282ec <rx_timeout+0x4c>
			k_timer_stop(&data->async->rx_timeout_timer);
   28336:	68e0      	ldr	r0, [r4, #12]
   28338:	3080      	adds	r0, #128	; 0x80
   2833a:	f001 f8cb 	bl	294d4 <z_impl_k_timer_stop>
}
   2833e:	e7d5      	b.n	282ec <rx_timeout+0x4c>
			data->async->rx_timeout_left -=
   28340:	1a52      	subs	r2, r2, r1
   28342:	67da      	str	r2, [r3, #124]	; 0x7c
		if (clipped) {
   28344:	e7d2      	b.n	282ec <rx_timeout+0x4c>

00028346 <uarte_nrfx_tx_abort>:
{
   28346:	b538      	push	{r3, r4, r5, lr}
	return config->uarte_regs;
   28348:	6842      	ldr	r2, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
   2834a:	6903      	ldr	r3, [r0, #16]
	return config->uarte_regs;
   2834c:	6815      	ldr	r5, [r2, #0]
	if (data->async->tx_buf == NULL) {
   2834e:	68da      	ldr	r2, [r3, #12]
   28350:	6891      	ldr	r1, [r2, #8]
   28352:	b151      	cbz	r1, 2836a <uarte_nrfx_tx_abort+0x24>
	data->async->pending_tx = false;
   28354:	2400      	movs	r4, #0
   28356:	f882 40cc 	strb.w	r4, [r2, #204]	; 0xcc
	k_timer_stop(&data->async->tx_timeout_timer);
   2835a:	68d8      	ldr	r0, [r3, #12]
   2835c:	3020      	adds	r0, #32
	z_impl_k_timer_stop(timer);
   2835e:	f001 f8b9 	bl	294d4 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
   28362:	2301      	movs	r3, #1
	return 0;
   28364:	4620      	mov	r0, r4
   28366:	60eb      	str	r3, [r5, #12]
}
   28368:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
   2836a:	f06f 000d 	mvn.w	r0, #13
   2836e:	e7fb      	b.n	28368 <uarte_nrfx_tx_abort+0x22>

00028370 <tx_timeout>:
	(void) uarte_nrfx_tx_abort(data->dev);
   28370:	6b43      	ldr	r3, [r0, #52]	; 0x34
   28372:	6818      	ldr	r0, [r3, #0]
   28374:	f7ff bfe7 	b.w	28346 <uarte_nrfx_tx_abort>

00028378 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   28378:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   2837a:	ab0b      	add	r3, sp, #44	; 0x2c
   2837c:	9305      	str	r3, [sp, #20]
   2837e:	9303      	str	r3, [sp, #12]
   28380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   28382:	9302      	str	r3, [sp, #8]
   28384:	2300      	movs	r3, #0
   28386:	4618      	mov	r0, r3
   28388:	e9cd 3300 	strd	r3, r3, [sp]
   2838c:	f7e5 ff48 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   28390:	b007      	add	sp, #28
   28392:	f85d fb04 	ldr.w	pc, [sp], #4

00028396 <entropy_bt_init>:

static int entropy_bt_init(const struct device *dev)
{
	/* Nothing to do */
	return 0;
}
   28396:	2000      	movs	r0, #0
   28398:	4770      	bx	lr

0002839a <entropy_bt_get_entropy>:

static int entropy_bt_get_entropy(const struct device *dev,
				  uint8_t *buffer, uint16_t length)
{
   2839a:	b538      	push	{r3, r4, r5, lr}
   2839c:	460c      	mov	r4, r1
   2839e:	4615      	mov	r5, r2
	if (!bt_is_ready()) {
   283a0:	f7ea fa08 	bl	127b4 <bt_is_ready>
   283a4:	b128      	cbz	r0, 283b2 <entropy_bt_get_entropy+0x18>
		return -EAGAIN;
	}

	return bt_hci_le_rand(buffer, length);
   283a6:	4629      	mov	r1, r5
   283a8:	4620      	mov	r0, r4
}
   283aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	return bt_hci_le_rand(buffer, length);
   283ae:	f7e9 bc0f 	b.w	11bd0 <bt_hci_le_rand>
}
   283b2:	f06f 000a 	mvn.w	r0, #10
   283b6:	bd38      	pop	{r3, r4, r5, pc}

000283b8 <entropy_psa_crypto_rng_get_entropy>:
}

/* API implementation: get_entropy */
static int entropy_psa_crypto_rng_get_entropy(const struct device *dev,
					      uint8_t *buffer, uint16_t length)
{
   283b8:	4608      	mov	r0, r1
   283ba:	b508      	push	{r3, lr}
	psa_status_t status = PSA_ERROR_CORRUPTION_DETECTED;

	ARG_UNUSED(dev);

	status = psa_generate_random(buffer, length);
   283bc:	4611      	mov	r1, r2
   283be:	f7f4 f959 	bl	1c674 <psa_generate_random>
	if (status != PSA_SUCCESS) {
		return -EIO;
   283c2:	2800      	cmp	r0, #0
	}

	return 0;
}
   283c4:	bf18      	it	ne
   283c6:	f06f 0004 	mvnne.w	r0, #4
   283ca:	bd08      	pop	{r3, pc}

000283cc <entropy_psa_crypto_rng_init>:
{
   283cc:	b508      	push	{r3, lr}
	status = psa_crypto_init();
   283ce:	f000 f921 	bl	28614 <psa_crypto_init>
		return -EIO;
   283d2:	2800      	cmp	r0, #0
}
   283d4:	bf18      	it	ne
   283d6:	f06f 0004 	mvnne.w	r0, #4
   283da:	bd08      	pop	{r3, pc}

000283dc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
   283dc:	4770      	bx	lr

000283de <sys_clock_cycle_get_32>:
{
   283de:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
   283e0:	f7f3 fd7c 	bl	1bedc <z_nrf_rtc_timer_read>
}
   283e4:	bd08      	pop	{r3, pc}

000283e6 <pinctrl_lookup_state>:

#include <zephyr/drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
   283e6:	b530      	push	{r4, r5, lr}
	*state = &config->states[0];
   283e8:	6843      	ldr	r3, [r0, #4]
   283ea:	6013      	str	r3, [r2, #0]
	while (*state < &config->states[config->state_cnt]) {
   283ec:	7a05      	ldrb	r5, [r0, #8]
   283ee:	6844      	ldr	r4, [r0, #4]
   283f0:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
   283f4:	42a3      	cmp	r3, r4
   283f6:	d302      	bcc.n	283fe <pinctrl_lookup_state+0x18>
		}

		(*state)++;
	}

	return -ENOENT;
   283f8:	f06f 0001 	mvn.w	r0, #1
}
   283fc:	bd30      	pop	{r4, r5, pc}
		if (id == (*state)->id) {
   283fe:	795c      	ldrb	r4, [r3, #5]
   28400:	428c      	cmp	r4, r1
   28402:	d001      	beq.n	28408 <pinctrl_lookup_state+0x22>
		(*state)++;
   28404:	3308      	adds	r3, #8
   28406:	e7f0      	b.n	283ea <pinctrl_lookup_state+0x4>
			return 0;
   28408:	2000      	movs	r0, #0
   2840a:	e7f7      	b.n	283fc <pinctrl_lookup_state+0x16>

0002840c <pinctrl_configure_pins>:
#define NRF_PSEL_QSPI(reg, line) ((NRF_QSPI_Type *)reg)->PSEL.line
#endif

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
   2840c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28410:	4615      	mov	r5, r2
   28412:	4682      	mov	sl, r0
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   28414:	f04f 0901 	mov.w	r9, #1
   28418:	b085      	sub	sp, #20
   2841a:	eb00 0881 	add.w	r8, r0, r1, lsl #2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   2841e:	45d0      	cmp	r8, sl
   28420:	d103      	bne.n	2842a <pinctrl_configure_pins+0x1e>
			nrf_gpio_cfg(pin, dir, input, NRF_GET_PULL(pins[i]),
				     drive, NRF_GPIO_PIN_NOSENSE);
		}
	}

	return 0;
   28422:	2000      	movs	r0, #0
}
   28424:	b005      	add	sp, #20
   28426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   2842a:	f8da 3000 	ldr.w	r3, [sl]
		uint32_t pin = NRF_GET_PIN(pins[i]);
   2842e:	f003 047f 	and.w	r4, r3, #127	; 0x7f
		nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
   28432:	f3c3 2743 	ubfx	r7, r3, #9, #4
			pin = 0xFFFFFFFFU;
   28436:	2c7f      	cmp	r4, #127	; 0x7f
		switch (NRF_GET_FUN(pins[i])) {
   28438:	ea4f 4313 	mov.w	r3, r3, lsr #16
			pin = 0xFFFFFFFFU;
   2843c:	bf08      	it	eq
   2843e:	f04f 34ff 	moveq.w	r4, #4294967295
		switch (NRF_GET_FUN(pins[i])) {
   28442:	2b22      	cmp	r3, #34	; 0x22
   28444:	f200 8091 	bhi.w	2856a <pinctrl_configure_pins+0x15e>
   28448:	e8df f003 	tbb	[pc, r3]
   2844c:	38231e12 	.word	0x38231e12
   28450:	8f383426 	.word	0x8f383426
   28454:	3b8f8f8f 	.word	0x3b8f8f8f
   28458:	8f8f8f65 	.word	0x8f8f8f65
   2845c:	8f8f8f8f 	.word	0x8f8f8f8f
   28460:	71688f8f 	.word	0x71688f8f
   28464:	8f8f7774 	.word	0x8f8f7774
   28468:	83807a8f 	.word	0x83807a8f
   2846c:	8986      	.short	0x8986
   2846e:	8c          	.byte	0x8c
   2846f:	00          	.byte	0x00
			NRF_PSEL_UART(reg, TXD) = pin;
   28470:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   28474:	a803      	add	r0, sp, #12
   28476:	9403      	str	r4, [sp, #12]
   28478:	f7f3 ff68 	bl	1c34c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   2847c:	9b03      	ldr	r3, [sp, #12]
        nrf_gpio_pin_set(pin_number);
   2847e:	2601      	movs	r6, #1
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   28480:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTSET = set_mask;
   28484:	6083      	str	r3, [r0, #8]
   28486:	e002      	b.n	2848e <pinctrl_configure_pins+0x82>
			NRF_PSEL_UART(reg, RXD) = pin;
   28488:	f8c5 4514 	str.w	r4, [r5, #1300]	; 0x514
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   2848c:	2600      	movs	r6, #0
        nrf_gpio_pin_set(pin_number);
   2848e:	46b3      	mov	fp, r6
   28490:	e01e      	b.n	284d0 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_UART(reg, RTS) = pin;
   28492:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (write != NO_WRITE) {
   28496:	e7ed      	b.n	28474 <pinctrl_configure_pins+0x68>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   28498:	2600      	movs	r6, #0
			NRF_PSEL_SPIM(reg, SCK) = pin;
   2849a:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   2849e:	a803      	add	r0, sp, #12
   284a0:	9403      	str	r4, [sp, #12]
   284a2:	f7f3 ff53 	bl	1c34c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   284a6:	9b03      	ldr	r3, [sp, #12]
   284a8:	f04f 0b01 	mov.w	fp, #1
   284ac:	fa09 f303 	lsl.w	r3, r9, r3
    p_reg->OUTCLR = clr_mask;
   284b0:	60c3      	str	r3, [r0, #12]
   284b2:	e00d      	b.n	284d0 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_SPIM(reg, MOSI) = pin;
   284b4:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			pin = 0xFFFFFFFFU;
   284b8:	2601      	movs	r6, #1
   284ba:	e7f0      	b.n	2849e <pinctrl_configure_pins+0x92>
			NRF_PSEL_SPIM(reg, MISO) = pin;
   284bc:	f8c5 4510 	str.w	r4, [r5, #1296]	; 0x510
			if (write != NO_WRITE) {
   284c0:	e7e4      	b.n	2848c <pinctrl_configure_pins+0x80>
			NRF_PSEL_TWIM(reg, SCL) = pin;
   284c2:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
   284c6:	2f00      	cmp	r7, #0
   284c8:	d1e0      	bne.n	2848c <pinctrl_configure_pins+0x80>
			input = NRF_GPIO_PIN_INPUT_CONNECT;
   284ca:	2600      	movs	r6, #0
				drive = NRF_DRIVE_S0D1;
   284cc:	2706      	movs	r7, #6
			dir = NRF_GPIO_PIN_DIR_INPUT;
   284ce:	46b3      	mov	fp, r6
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   284d0:	f85a 3b04 	ldr.w	r3, [sl], #4
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   284d4:	a803      	add	r0, sp, #12
   284d6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
				input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   284da:	2a00      	cmp	r2, #0
   284dc:	bf1c      	itt	ne
   284de:	2601      	movne	r6, #1
   284e0:	f04f 0b00 	movne.w	fp, #0
			if (NRF_GET_LP(pins[i]) == NRF_LP_ENABLE) {
   284e4:	9301      	str	r3, [sp, #4]
   284e6:	9403      	str	r4, [sp, #12]
   284e8:	f7f3 ff30 	bl	1c34c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   284ec:	9a03      	ldr	r2, [sp, #12]
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   284ee:	9b01      	ldr	r3, [sp, #4]
   284f0:	eb00 0082 	add.w	r0, r0, r2, lsl #2
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   284f4:	f8d0 1200 	ldr.w	r1, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   284f8:	f3c3 12c1 	ubfx	r2, r3, #7, #2
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   284fc:	023b      	lsls	r3, r7, #8
   284fe:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
   28502:	ea43 030b 	orr.w	r3, r3, fp
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28506:	f001 42e0 	and.w	r2, r1, #1879048192	; 0x70000000
   2850a:	4313      	orrs	r3, r2
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   2850c:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    reg->PIN_CNF[pin_number] = cnf;
   28510:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
	for (uint8_t i = 0U; i < pin_cnt; i++) {
   28514:	e783      	b.n	2841e <pinctrl_configure_pins+0x12>
			NRF_PSEL_TWIM(reg, SDA) = pin;
   28516:	f8c5 450c 	str.w	r4, [r5, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
   2851a:	e7d4      	b.n	284c6 <pinctrl_configure_pins+0xba>
			NRF_PSEL_PWM(reg, OUT[0]) = pin;
   2851c:	f8c5 4560 	str.w	r4, [r5, #1376]	; 0x560
			write = NRF_GET_INVERT(pins[i]);
   28520:	f8da 3000 	ldr.w	r3, [sl]
   28524:	f3c3 3380 	ubfx	r3, r3, #14, #1
    if (value == 0)
   28528:	2b00      	cmp	r3, #0
   2852a:	d0c5      	beq.n	284b8 <pinctrl_configure_pins+0xac>
   2852c:	e7a2      	b.n	28474 <pinctrl_configure_pins+0x68>
			NRF_PSEL_PWM(reg, OUT[1]) = pin;
   2852e:	f8c5 4564 	str.w	r4, [r5, #1380]	; 0x564
			write = NRF_GET_INVERT(pins[i]);
   28532:	e7f5      	b.n	28520 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[2]) = pin;
   28534:	f8c5 4568 	str.w	r4, [r5, #1384]	; 0x568
			write = NRF_GET_INVERT(pins[i]);
   28538:	e7f2      	b.n	28520 <pinctrl_configure_pins+0x114>
			NRF_PSEL_PWM(reg, OUT[3]) = pin;
   2853a:	f8c5 456c 	str.w	r4, [r5, #1388]	; 0x56c
   2853e:	e7ef      	b.n	28520 <pinctrl_configure_pins+0x114>
			NRF_PSEL_QSPI(reg, SCK) = pin;
   28540:	f8c5 4524 	str.w	r4, [r5, #1316]	; 0x524
			input = NRF_GPIO_PIN_INPUT_DISCONNECT;
   28544:	2601      	movs	r6, #1
			dir = NRF_GPIO_PIN_DIR_INPUT;
   28546:	f04f 0b00 	mov.w	fp, #0
   2854a:	e7c1      	b.n	284d0 <pinctrl_configure_pins+0xc4>
			NRF_PSEL_QSPI(reg, CSN) = pin;
   2854c:	f8c5 4528 	str.w	r4, [r5, #1320]	; 0x528
   28550:	e790      	b.n	28474 <pinctrl_configure_pins+0x68>
			NRF_PSEL_QSPI(reg, IO0) = pin;
   28552:	f8c5 4530 	str.w	r4, [r5, #1328]	; 0x530
			if (write != NO_WRITE) {
   28556:	e7f5      	b.n	28544 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO1) = pin;
   28558:	f8c5 4534 	str.w	r4, [r5, #1332]	; 0x534
   2855c:	e7f2      	b.n	28544 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO2) = pin;
   2855e:	f8c5 4538 	str.w	r4, [r5, #1336]	; 0x538
			if (write != NO_WRITE) {
   28562:	e7ef      	b.n	28544 <pinctrl_configure_pins+0x138>
			NRF_PSEL_QSPI(reg, IO3) = pin;
   28564:	f8c5 453c 	str.w	r4, [r5, #1340]	; 0x53c
			if (write != NO_WRITE) {
   28568:	e7ec      	b.n	28544 <pinctrl_configure_pins+0x138>
		switch (NRF_GET_FUN(pins[i])) {
   2856a:	f06f 0085 	mvn.w	r0, #133	; 0x85
   2856e:	e759      	b.n	28424 <pinctrl_configure_pins+0x18>

00028570 <mbox_nrf_register_callback>:
{
   28570:	b510      	push	{r4, lr}
	struct mbox_nrf_data *data = dev->data;
   28572:	6900      	ldr	r0, [r0, #16]
	if (channel >= IPC_CONF_NUM) {
   28574:	290f      	cmp	r1, #15
	data->cb[channel] = cb;
   28576:	bf9f      	itttt	ls
   28578:	eb00 0481 	addls.w	r4, r0, r1, lsl #2
   2857c:	f840 2021 	strls.w	r2, [r0, r1, lsl #2]
	data->user_data[channel] = user_data;
   28580:	6423      	strls	r3, [r4, #64]	; 0x40
	return 0;
   28582:	2000      	movls	r0, #0
		return -EINVAL;
   28584:	bf88      	it	hi
   28586:	f06f 0015 	mvnhi.w	r0, #21
}
   2858a:	bd10      	pop	{r4, pc}

0002858c <mbox_nrf_mtu_get>:
}
   2858c:	2000      	movs	r0, #0
   2858e:	4770      	bx	lr

00028590 <mbox_nrf_max_channels_get>:
}
   28590:	2010      	movs	r0, #16
   28592:	4770      	bx	lr

00028594 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   28594:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   28596:	ab0b      	add	r3, sp, #44	; 0x2c
   28598:	9305      	str	r3, [sp, #20]
   2859a:	9303      	str	r3, [sp, #12]
   2859c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2859e:	2202      	movs	r2, #2
   285a0:	9302      	str	r3, [sp, #8]
   285a2:	2300      	movs	r3, #0
   285a4:	4618      	mov	r0, r3
   285a6:	e9cd 3300 	strd	r3, r3, [sp]
   285aa:	f7e5 fe39 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   285ae:	b007      	add	sp, #28
   285b0:	f85d fb04 	ldr.w	pc, [sp], #4

000285b4 <ns_interface_init>:

	__ASSERT(tfm_ns_interface_init() == TFM_SUCCESS,
		"TF-M NS interface init failed");

	return 0;
}
   285b4:	2000      	movs	r0, #0
   285b6:	4770      	bx	lr

000285b8 <tfm_platform_ioctl>:
enum tfm_platform_err_t
tfm_platform_ioctl(tfm_platform_ioctl_req_t request,
                   psa_invec *input, psa_outvec *output)
{
    tfm_platform_ioctl_req_t req = request;
    struct psa_invec in_vec[2] = { {0} };
   285b8:	2300      	movs	r3, #0
{
   285ba:	b570      	push	{r4, r5, r6, lr}
   285bc:	b088      	sub	sp, #32
    struct psa_invec in_vec[2] = { {0} };
   285be:	e9cd 3306 	strd	r3, r3, [sp, #24]
    size_t inlen, outlen;
    psa_status_t status = PSA_ERROR_CONNECTION_REFUSED;
    psa_handle_t handle = PSA_NULL_HANDLE;

    in_vec[0].base = &req;
   285c2:	ab03      	add	r3, sp, #12
   285c4:	9304      	str	r3, [sp, #16]
    in_vec[0].len = sizeof(req);
   285c6:	2304      	movs	r3, #4
{
   285c8:	4614      	mov	r4, r2
    tfm_platform_ioctl_req_t req = request;
   285ca:	9003      	str	r0, [sp, #12]
    in_vec[0].len = sizeof(req);
   285cc:	9305      	str	r3, [sp, #20]
    if (input != NULL) {
   285ce:	b169      	cbz	r1, 285ec <tfm_platform_ioctl+0x34>
        in_vec[1].base = input->base;
        in_vec[1].len = input->len;
        inlen = 2;
   285d0:	2602      	movs	r6, #2
        in_vec[1].base = input->base;
   285d2:	680b      	ldr	r3, [r1, #0]
   285d4:	9306      	str	r3, [sp, #24]
        in_vec[1].len = input->len;
   285d6:	684b      	ldr	r3, [r1, #4]
   285d8:	9307      	str	r3, [sp, #28]
        outlen = 1;
    } else {
        outlen = 0;
    }

    handle = psa_connect(TFM_SP_PLATFORM_IOCTL_SID,
   285da:	2101      	movs	r1, #1
   285dc:	2041      	movs	r0, #65	; 0x41
   285de:	f7f4 f887 	bl	1c6f0 <psa_connect>
                         TFM_SP_PLATFORM_IOCTL_VERSION);
    if (handle <= 0) {
   285e2:	1e05      	subs	r5, r0, #0
   285e4:	dc04      	bgt.n	285f0 <tfm_platform_ioctl+0x38>
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
   285e6:	2001      	movs	r0, #1
    if (status < PSA_SUCCESS) {
        return TFM_PLATFORM_ERR_SYSTEM_ERROR;
    } else {
        return (enum tfm_platform_err_t) status;
    }
}
   285e8:	b008      	add	sp, #32
   285ea:	bd70      	pop	{r4, r5, r6, pc}
        inlen = 1;
   285ec:	2601      	movs	r6, #1
   285ee:	e7f4      	b.n	285da <tfm_platform_ioctl+0x22>
    if (output != NULL) {
   285f0:	1e23      	subs	r3, r4, #0
   285f2:	bf18      	it	ne
   285f4:	2301      	movne	r3, #1
    status = psa_call(handle, PSA_IPC_CALL,
   285f6:	2100      	movs	r1, #0
   285f8:	e9cd 4300 	strd	r4, r3, [sp]
   285fc:	aa04      	add	r2, sp, #16
   285fe:	4633      	mov	r3, r6
   28600:	f7f4 f85a 	bl	1c6b8 <psa_call>
   28604:	4604      	mov	r4, r0
    psa_close(handle);
   28606:	4628      	mov	r0, r5
   28608:	f7f4 f880 	bl	1c70c <psa_close>
    if (status < PSA_SUCCESS) {
   2860c:	2c00      	cmp	r4, #0
   2860e:	dbea      	blt.n	285e6 <tfm_platform_ioctl+0x2e>
        return (enum tfm_platform_err_t) status;
   28610:	4620      	mov	r0, r4
   28612:	e7e9      	b.n	285e8 <tfm_platform_ioctl+0x30>

00028614 <psa_crypto_init>:
}
   28614:	2000      	movs	r0, #0
   28616:	4770      	bx	lr

00028618 <tfm_platform_mem_read>:
#include <tfm_platform_api.h>
#include <tfm_ioctl_core_api.h>

enum tfm_platform_err_t tfm_platform_mem_read(void *destination, uint32_t addr,
					      size_t len, uint32_t *result)
{
   28618:	b510      	push	{r4, lr}
   2861a:	b088      	sub	sp, #32
   2861c:	461c      	mov	r4, r3
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_read_service_args_t args;
	struct tfm_read_service_out_t out;

	in_vec.base = (const void *)&args;
   2861e:	ab05      	add	r3, sp, #20
   28620:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   28622:	230c      	movs	r3, #12
   28624:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   28626:	2304      	movs	r3, #4

	args.destination = destination;
	args.addr = addr;
	args.len = len;
   28628:	e9cd 1206 	strd	r1, r2, [sp, #24]
	args.destination = destination;
   2862c:	e9cd 3004 	strd	r3, r0, [sp, #16]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   28630:	eb0d 0103 	add.w	r1, sp, r3
   28634:	aa03      	add	r2, sp, #12
   28636:	2000      	movs	r0, #0
	out_vec.base = (void *)&out;
   28638:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_READ_SERVICE, &in_vec,
   2863c:	f7ff ffbc 	bl	285b8 <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   28640:	9b00      	ldr	r3, [sp, #0]
   28642:	6023      	str	r3, [r4, #0]

	return ret;
}
   28644:	b008      	add	sp, #32
   28646:	bd10      	pop	{r4, pc}

00028648 <tfm_platform_gpio_pin_mcu_select>:
	psa_invec in_vec;
	psa_outvec out_vec;
	struct tfm_gpio_service_args args;
	struct tfm_gpio_service_out out;

	args.type = TFM_GPIO_SERVICE_TYPE_PIN_MCU_SELECT;
   28648:	2300      	movs	r3, #0
{
   2864a:	b510      	push	{r4, lr}
   2864c:	b088      	sub	sp, #32
	args.mcu_select.pin_number = pin_number;
   2864e:	e9cd 3005 	strd	r3, r0, [sp, #20]
	args.mcu_select.mcu = mcu;

	in_vec.base = (const void *)&args;
   28652:	ab05      	add	r3, sp, #20
   28654:	9301      	str	r3, [sp, #4]
	in_vec.len = sizeof(args);
   28656:	230c      	movs	r3, #12
   28658:	9302      	str	r3, [sp, #8]

	out_vec.base = (void *)&out;
	out_vec.len = sizeof(out);
   2865a:	2304      	movs	r3, #4
{
   2865c:	4614      	mov	r4, r2
	args.mcu_select.mcu = mcu;
   2865e:	9107      	str	r1, [sp, #28]

	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   28660:	aa03      	add	r2, sp, #12
   28662:	eb0d 0103 	add.w	r1, sp, r3
   28666:	2001      	movs	r0, #1
	out_vec.len = sizeof(out);
   28668:	9304      	str	r3, [sp, #16]
	out_vec.base = (void *)&out;
   2866a:	f8cd d00c 	str.w	sp, [sp, #12]
	ret = tfm_platform_ioctl(TFM_PLATFORM_IOCTL_GPIO_SERVICE, &in_vec,
   2866e:	f7ff ffa3 	bl	285b8 <tfm_platform_ioctl>
				 &out_vec);

	*result = out.result;
   28672:	9b00      	ldr	r3, [sp, #0]
   28674:	6023      	str	r3, [r4, #0]

	return ret;
#else
	return TFM_PLATFORM_ERR_NOT_SUPPORTED;
#endif
}
   28676:	b008      	add	sp, #32
   28678:	bd10      	pop	{r4, pc}

0002867a <SystemInit>:
        SCB->CPACR |= (3UL << 20) | (3UL << 22);
        __DSB();
        __ISB();
    #endif

    SystemCoreClockUpdate();
   2867a:	f7f4 b855 	b.w	1c728 <SystemCoreClockUpdate>

0002867e <nrfx_isr>:
#include <zephyr/kernel.h>
#include <soc/nrfx_coredep.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
   2867e:	4700      	bx	r0

00028680 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
   28680:	f000 bef6 	b.w	29470 <z_impl_k_busy_wait>

00028684 <nrf_gpio_pin_present_check>:
    switch (port)
   28684:	0943      	lsrs	r3, r0, #5
   28686:	d00b      	beq.n	286a0 <nrf_gpio_pin_present_check+0x1c>
    uint32_t mask = 0;
   28688:	2b01      	cmp	r3, #1
   2868a:	f64f 73ff 	movw	r3, #65535	; 0xffff
   2868e:	bf18      	it	ne
   28690:	2300      	movne	r3, #0
    pin_number &= 0x1F;
   28692:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
   28696:	fa23 f000 	lsr.w	r0, r3, r0
}
   2869a:	f000 0001 	and.w	r0, r0, #1
   2869e:	4770      	bx	lr
    switch (port)
   286a0:	f04f 33ff 	mov.w	r3, #4294967295
   286a4:	e7f5      	b.n	28692 <nrf_gpio_pin_present_check+0xe>

000286a6 <pin_is_task_output>:
{
   286a6:	b508      	push	{r3, lr}
   286a8:	4602      	mov	r2, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   286aa:	f7f4 fabf 	bl	1cc2c <pin_is_output>
   286ae:	b110      	cbz	r0, 286b6 <pin_is_task_output+0x10>
   286b0:	4610      	mov	r0, r2
   286b2:	f7f4 faa5 	bl	1cc00 <pin_in_use_by_te>
}
   286b6:	f000 0001 	and.w	r0, r0, #1
   286ba:	bd08      	pop	{r3, pc}

000286bc <nrf_gpio_reconfigure>:
{
   286bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   286c0:	4617      	mov	r7, r2
   286c2:	e9dd 5808 	ldrd	r5, r8, [sp, #32]
   286c6:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   286c8:	a801      	add	r0, sp, #4
{
   286ca:	460c      	mov	r4, r1
   286cc:	461e      	mov	r6, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   286ce:	f7f4 fb31 	bl	1cd34 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
   286d2:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   286d4:	1e39      	subs	r1, r7, #0
   286d6:	bf18      	it	ne
   286d8:	2101      	movne	r1, #1
   286da:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   286de:	1e23      	subs	r3, r4, #0
   286e0:	bf18      	it	ne
   286e2:	2301      	movne	r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   286e4:	2e00      	cmp	r6, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   286e6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   286ea:	bf14      	ite	ne
   286ec:	210c      	movne	r1, #12
   286ee:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   286f0:	2d00      	cmp	r5, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
   286f2:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
   286f6:	bf14      	ite	ne
   286f8:	f44f 6170 	movne.w	r1, #3840	; 0xf00
   286fc:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   286fe:	f1b8 0f00 	cmp.w	r8, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
   28702:	ea43 0301 	orr.w	r3, r3, r1
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
   28706:	bf14      	ite	ne
   28708:	f44f 3140 	movne.w	r1, #196608	; 0x30000
   2870c:	2100      	moveq	r1, #0
    uint32_t cnf = reg->PIN_CNF[pin_number];
   2870e:	f8d0 2200 	ldr.w	r2, [r0, #512]	; 0x200
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
   28712:	430b      	orrs	r3, r1
    cnf &= ~to_update;
   28714:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   28718:	b104      	cbz	r4, 2871c <nrf_gpio_reconfigure+0x60>
   2871a:	7824      	ldrb	r4, [r4, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
   2871c:	b10f      	cbz	r7, 28722 <nrf_gpio_reconfigure+0x66>
   2871e:	783f      	ldrb	r7, [r7, #0]
   28720:	007f      	lsls	r7, r7, #1
   28722:	431c      	orrs	r4, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
   28724:	b10e      	cbz	r6, 2872a <nrf_gpio_reconfigure+0x6e>
   28726:	7836      	ldrb	r6, [r6, #0]
   28728:	00b6      	lsls	r6, r6, #2
   2872a:	433c      	orrs	r4, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   2872c:	b18d      	cbz	r5, 28752 <nrf_gpio_reconfigure+0x96>
   2872e:	7829      	ldrb	r1, [r5, #0]
   28730:	0209      	lsls	r1, r1, #8
   28732:	4334      	orrs	r4, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
   28734:	f1b8 0f00 	cmp.w	r8, #0
   28738:	d003      	beq.n	28742 <nrf_gpio_reconfigure+0x86>
   2873a:	f898 8000 	ldrb.w	r8, [r8]
   2873e:	ea4f 4808 	mov.w	r8, r8, lsl #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
   28742:	4321      	orrs	r1, r4
   28744:	ea41 0108 	orr.w	r1, r1, r8
    reg->PIN_CNF[pin_number] = cnf;
   28748:	f8c0 1200 	str.w	r1, [r0, #512]	; 0x200
}
   2874c:	b002      	add	sp, #8
   2874e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
   28752:	4629      	mov	r1, r5
   28754:	e7ed      	b.n	28732 <nrf_gpio_reconfigure+0x76>

00028756 <nrf_gpio_cfg_sense_set>:
{
   28756:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   28758:	f10d 030f 	add.w	r3, sp, #15
   2875c:	9301      	str	r3, [sp, #4]
   2875e:	2300      	movs	r3, #0
{
   28760:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
   28764:	461a      	mov	r2, r3
   28766:	4619      	mov	r1, r3
   28768:	9300      	str	r3, [sp, #0]
   2876a:	f7ff ffa7 	bl	286bc <nrf_gpio_reconfigure>
}
   2876e:	b005      	add	sp, #20
   28770:	f85d fb04 	ldr.w	pc, [sp], #4

00028774 <nrfx_nvmc_flash_size_get>:
}

uint32_t nrfx_nvmc_flash_size_get(void)
{
    return flash_total_size_get();
}
   28774:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   28778:	4770      	bx	lr

0002877a <nrfx_nvmc_flash_page_size_get>:

uint32_t nrfx_nvmc_flash_page_size_get(void)
{
    return flash_page_size_get();
}
   2877a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   2877e:	4770      	bx	lr

00028780 <nrfx_nvmc_flash_page_count_get>:

uint32_t nrfx_nvmc_flash_page_count_get(void)
{
    return flash_page_count_get();
}
   28780:	f44f 7080 	mov.w	r0, #256	; 0x100
   28784:	4770      	bx	lr

00028786 <nrf_gpio_cfg_default>:
    nrf_gpio_cfg(
   28786:	2100      	movs	r1, #0
   28788:	f7f5 b826 	b.w	1d7d8 <nrf_gpio_cfg.constprop.0>

0002878c <nrfx_qspi_write>:
    return qspi_xfer((void *)p_tx_buffer, tx_buffer_length, dst_address, NRFX_QSPI_STATE_WRITE);
   2878c:	2302      	movs	r3, #2
   2878e:	f7f4 bf5f 	b.w	1d650 <qspi_xfer>

00028792 <nrfx_qspi_read>:
    return qspi_xfer((void *)p_rx_buffer, rx_buffer_length, src_address, NRFX_QSPI_STATE_READ);
   28792:	2303      	movs	r3, #3
   28794:	f7f4 bf5c 	b.w	1d650 <qspi_xfer>

00028798 <nrfx_qspi_chip_erase>:
    return nrfx_qspi_erase(NRF_QSPI_ERASE_LEN_ALL, 0);
   28798:	2100      	movs	r1, #0
   2879a:	2002      	movs	r0, #2
   2879c:	f7f5 ba7e 	b.w	1dc9c <nrfx_qspi_erase>

000287a0 <nrf_gpio_pin_clear>:
{
   287a0:	b507      	push	{r0, r1, r2, lr}
   287a2:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287a4:	a801      	add	r0, sp, #4
   287a6:	f7f5 faf3 	bl	1dd90 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
   287aa:	2301      	movs	r3, #1
   287ac:	9a01      	ldr	r2, [sp, #4]
   287ae:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
   287b0:	60c3      	str	r3, [r0, #12]
}
   287b2:	b003      	add	sp, #12
   287b4:	f85d fb04 	ldr.w	pc, [sp], #4

000287b8 <nrf_gpio_pin_set>:
{
   287b8:	b507      	push	{r0, r1, r2, lr}
   287ba:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287bc:	a801      	add	r0, sp, #4
   287be:	f7f5 fae7 	bl	1dd90 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
   287c2:	2301      	movs	r3, #1
   287c4:	9a01      	ldr	r2, [sp, #4]
   287c6:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
   287c8:	6083      	str	r3, [r0, #8]
}
   287ca:	b003      	add	sp, #12
   287cc:	f85d fb04 	ldr.w	pc, [sp], #4

000287d0 <set_ss_pin_state>:
    if (p_cb->use_hw_ss)
   287d0:	7f83      	ldrb	r3, [r0, #30]
   287d2:	075a      	lsls	r2, r3, #29
   287d4:	d40b      	bmi.n	287ee <set_ss_pin_state+0x1e>
    if (p_cb->ss_pin != NRFX_SPIM_PIN_NOT_USED)
   287d6:	7fc0      	ldrb	r0, [r0, #31]
   287d8:	28ff      	cmp	r0, #255	; 0xff
   287da:	d008      	beq.n	287ee <set_ss_pin_state+0x1e>
        nrf_gpio_pin_write(p_cb->ss_pin,
   287dc:	079b      	lsls	r3, r3, #30
   287de:	bf58      	it	pl
   287e0:	f081 0101 	eorpl.w	r1, r1, #1
    if (value == 0)
   287e4:	b909      	cbnz	r1, 287ea <set_ss_pin_state+0x1a>
        nrf_gpio_pin_clear(pin_number);
   287e6:	f7ff bfdb 	b.w	287a0 <nrf_gpio_pin_clear>
        nrf_gpio_pin_set(pin_number);
   287ea:	f7ff bfe5 	b.w	287b8 <nrf_gpio_pin_set>
}
   287ee:	4770      	bx	lr

000287f0 <nrf_gpio_cfg.constprop.0>:
NRF_STATIC_INLINE void nrf_gpio_cfg(
   287f0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   287f4:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287f6:	a801      	add	r0, sp, #4
NRF_STATIC_INLINE void nrf_gpio_cfg(
   287f8:	4698      	mov	r8, r3
   287fa:	460f      	mov	r7, r1
   287fc:	4616      	mov	r6, r2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
   287fe:	f7f5 fac7 	bl	1dd90 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   28802:	9b01      	ldr	r3, [sp, #4]
           ((uint32_t)drive << GPIO_PIN_CNF_DRIVE_Pos) |
   28804:	f89d 4020 	ldrb.w	r4, [sp, #32]
   28808:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   2880c:	0224      	lsls	r4, r4, #8
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2880e:	f8d0 5200 	ldr.w	r5, [r0, #512]	; 0x200
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   28812:	ea44 0388 	orr.w	r3, r4, r8, lsl #2
   28816:	ea43 0107 	orr.w	r1, r3, r7
    uint32_t cnf = reg->PIN_CNF[pin_number] & GPIO_PIN_CNF_MCUSEL_Msk;
   2881a:	f005 45e0 	and.w	r5, r5, #1879048192	; 0x70000000
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
   2881e:	ea41 0246 	orr.w	r2, r1, r6, lsl #1
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
   28822:	432a      	orrs	r2, r5
    reg->PIN_CNF[pin_number] = cnf;
   28824:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
}
   28828:	b002      	add	sp, #8
   2882a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0002882e <spim_pin_uninit>:
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   2882e:	1c43      	adds	r3, r0, #1
{
   28830:	b507      	push	{r0, r1, r2, lr}
    if (pin == NRF_SPIM_PIN_NOT_CONNECTED)
   28832:	d005      	beq.n	28840 <spim_pin_uninit+0x12>
    nrf_gpio_cfg(
   28834:	2300      	movs	r3, #0
   28836:	2201      	movs	r2, #1
   28838:	4619      	mov	r1, r3
   2883a:	9300      	str	r3, [sp, #0]
   2883c:	f7ff ffd8 	bl	287f0 <nrf_gpio_cfg.constprop.0>
}
   28840:	b003      	add	sp, #12
   28842:	f85d fb04 	ldr.w	pc, [sp], #4

00028846 <metal_device_open>:
{
   28846:	b573      	push	{r0, r1, r4, r5, r6, lr}
   28848:	460c      	mov	r4, r1
   2884a:	4615      	mov	r5, r2
	if (!bus_name || !strlen(bus_name) ||
   2884c:	4606      	mov	r6, r0
   2884e:	b918      	cbnz	r0, 28858 <metal_device_open+0x12>
		return -EINVAL;
   28850:	f06f 0015 	mvn.w	r0, #21
}
   28854:	b002      	add	sp, #8
   28856:	bd70      	pop	{r4, r5, r6, pc}
	if (!bus_name || !strlen(bus_name) ||
   28858:	f7e0 fd82 	bl	9360 <strlen>
   2885c:	2800      	cmp	r0, #0
   2885e:	d0f7      	beq.n	28850 <metal_device_open+0xa>
   28860:	2c00      	cmp	r4, #0
   28862:	d0f5      	beq.n	28850 <metal_device_open+0xa>
	    !dev_name || !strlen(dev_name) ||
   28864:	4620      	mov	r0, r4
   28866:	f7e0 fd7b 	bl	9360 <strlen>
   2886a:	2800      	cmp	r0, #0
   2886c:	d0f0      	beq.n	28850 <metal_device_open+0xa>
   2886e:	2d00      	cmp	r5, #0
   28870:	d0ee      	beq.n	28850 <metal_device_open+0xa>
	error = metal_bus_find(bus_name, &bus);
   28872:	4630      	mov	r0, r6
   28874:	a901      	add	r1, sp, #4
   28876:	f7f5 fda1 	bl	1e3bc <metal_bus_find>
	if (error)
   2887a:	2800      	cmp	r0, #0
   2887c:	d1ea      	bne.n	28854 <metal_device_open+0xe>
	if (!bus->ops.dev_open)
   2887e:	9801      	ldr	r0, [sp, #4]
   28880:	6883      	ldr	r3, [r0, #8]
   28882:	b12b      	cbz	r3, 28890 <metal_device_open+0x4a>
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   28884:	462a      	mov	r2, r5
   28886:	4621      	mov	r1, r4
}
   28888:	b002      	add	sp, #8
   2888a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	error = (*bus->ops.dev_open)(bus, dev_name, device);
   2888e:	4718      	bx	r3
		return -ENODEV;
   28890:	f06f 0012 	mvn.w	r0, #18
   28894:	e7de      	b.n	28854 <metal_device_open+0xe>

00028896 <metal_io_init>:

void metal_io_init(struct metal_io_region *io, void *virt,
	      const metal_phys_addr_t *physmap, size_t size,
	      unsigned int page_shift, unsigned int mem_flags,
	      const struct metal_io_ops *ops)
{
   28896:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   2889a:	b089      	sub	sp, #36	; 0x24
   2889c:	9e10      	ldr	r6, [sp, #64]	; 0x40
   2889e:	4604      	mov	r4, r0
   288a0:	4689      	mov	r9, r1
   288a2:	4690      	mov	r8, r2
	const struct metal_io_ops nops = {
   288a4:	2100      	movs	r1, #0
   288a6:	2220      	movs	r2, #32
   288a8:	4668      	mov	r0, sp
{
   288aa:	461f      	mov	r7, r3
   288ac:	9d12      	ldr	r5, [sp, #72]	; 0x48
	const struct metal_io_ops nops = {
   288ae:	f000 ff22 	bl	296f6 <memset>

	io->virt = virt;
	io->physmap = physmap;
	io->size = size;
	io->page_shift = page_shift;
	if (page_shift >= sizeof(io->page_mask) * CHAR_BIT)
   288b2:	2e1f      	cmp	r6, #31
		/* avoid overflow */
		io->page_mask = -1UL;
	else
		io->page_mask = (1UL << page_shift) - 1UL;
   288b4:	bf97      	itett	ls
   288b6:	2301      	movls	r3, #1
		io->page_mask = -1UL;
   288b8:	f04f 33ff 	movhi.w	r3, #4294967295
		io->page_mask = (1UL << page_shift) - 1UL;
   288bc:	40b3      	lslls	r3, r6
   288be:	f103 33ff 	addls.w	r3, r3, #4294967295
   288c2:	6123      	str	r3, [r4, #16]
	io->mem_flags = mem_flags;
   288c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
	io->physmap = physmap;
   288c6:	e9c4 9800 	strd	r9, r8, [r4]
	io->page_shift = page_shift;
   288ca:	e9c4 7602 	strd	r7, r6, [r4, #8]
	io->mem_flags = mem_flags;
   288ce:	6163      	str	r3, [r4, #20]
	io->ops = ops ? *ops : nops;
   288d0:	3418      	adds	r4, #24
   288d2:	b145      	cbz	r5, 288e6 <metal_io_init+0x50>
   288d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   288d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   288d8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   288dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	metal_sys_io_mem_map(io);
}
   288e0:	b009      	add	sp, #36	; 0x24
   288e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	io->ops = ops ? *ops : nops;
   288e6:	466d      	mov	r5, sp
   288e8:	e7f4      	b.n	288d4 <metal_io_init+0x3e>

000288ea <metal_io_block_read>:

int metal_io_block_read(struct metal_io_region *io, unsigned long offset,
	       void *restrict dst, int len)
{
   288ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
	return (io->virt != METAL_BAD_VA && offset < io->size
   288ec:	6804      	ldr	r4, [r0, #0]
		: NULL);
   288ee:	1c66      	adds	r6, r4, #1
   288f0:	d031      	beq.n	28956 <metal_io_block_read+0x6c>
	return (io->virt != METAL_BAD_VA && offset < io->size
   288f2:	6885      	ldr	r5, [r0, #8]
   288f4:	42a9      	cmp	r1, r5
   288f6:	d22e      	bcs.n	28956 <metal_io_block_read+0x6c>
	unsigned char *ptr = metal_io_virt(io, offset);
	unsigned char *dest = dst;
	int retlen;

	if (!ptr)
   288f8:	1864      	adds	r4, r4, r1
   288fa:	d02c      	beq.n	28956 <metal_io_block_read+0x6c>
		return -ERANGE;
	if ((offset + len) > io->size)
   288fc:	185e      	adds	r6, r3, r1
   288fe:	42ae      	cmp	r6, r5
		len = io->size - offset;
   28900:	bf88      	it	hi
   28902:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_read) {
   28904:	6a05      	ldr	r5, [r0, #32]
   28906:	b135      	cbz	r5, 28916 <metal_io_block_read+0x2c>
		retlen = (*io->ops.block_read)(
   28908:	9300      	str	r3, [sp, #0]
   2890a:	2305      	movs	r3, #5
   2890c:	47a8      	blx	r5
   2890e:	4603      	mov	r3, r0
		for (; len != 0; dest++, ptr++, len--)
			*(unsigned char *)dest =
				*(const unsigned char *)ptr;
	}
	return retlen;
}
   28910:	4618      	mov	r0, r3
   28912:	b002      	add	sp, #8
   28914:	bd70      	pop	{r4, r5, r6, pc}
		atomic_thread_fence(memory_order_seq_cst);
   28916:	f3bf 8f5b 	dmb	ish
		while ( len && (
   2891a:	4619      	mov	r1, r3
   2891c:	1aa4      	subs	r4, r4, r2
   2891e:	1910      	adds	r0, r2, r4
   28920:	b119      	cbz	r1, 2892a <metal_io_block_read+0x40>
			((uintptr_t)dest % sizeof(int)) ||
   28922:	ea40 0502 	orr.w	r5, r0, r2
   28926:	07ad      	lsls	r5, r5, #30
   28928:	d10a      	bne.n	28940 <metal_io_block_read+0x56>
		for (; len >= (int)sizeof(int); dest += sizeof(int),
   2892a:	2903      	cmp	r1, #3
   2892c:	dc0d      	bgt.n	2894a <metal_io_block_read+0x60>
   2892e:	3801      	subs	r0, #1
   28930:	4411      	add	r1, r2
		for (; len != 0; dest++, ptr++, len--)
   28932:	428a      	cmp	r2, r1
   28934:	d0ec      	beq.n	28910 <metal_io_block_read+0x26>
				*(const unsigned char *)ptr;
   28936:	f810 4f01 	ldrb.w	r4, [r0, #1]!
			*(unsigned char *)dest =
   2893a:	f802 4b01 	strb.w	r4, [r2], #1
		for (; len != 0; dest++, ptr++, len--)
   2893e:	e7f8      	b.n	28932 <metal_io_block_read+0x48>
				*(const unsigned char *)ptr;
   28940:	7800      	ldrb	r0, [r0, #0]
			len--;
   28942:	3901      	subs	r1, #1
			*(unsigned char *)dest =
   28944:	f802 0b01 	strb.w	r0, [r2], #1
			len--;
   28948:	e7e9      	b.n	2891e <metal_io_block_read+0x34>
			*(unsigned int *)dest = *(const unsigned int *)ptr;
   2894a:	f850 4b04 	ldr.w	r4, [r0], #4
   2894e:	3904      	subs	r1, #4
   28950:	f842 4b04 	str.w	r4, [r2], #4
					ptr += sizeof(int),
   28954:	e7e9      	b.n	2892a <metal_io_block_read+0x40>
		return -ERANGE;
   28956:	f06f 0321 	mvn.w	r3, #33	; 0x21
   2895a:	e7d9      	b.n	28910 <metal_io_block_read+0x26>

0002895c <metal_io_block_write>:

int metal_io_block_write(struct metal_io_region *io, unsigned long offset,
	       const void *restrict src, int len)
{
   2895c:	b573      	push	{r0, r1, r4, r5, r6, lr}
   2895e:	6804      	ldr	r4, [r0, #0]
		: NULL);
   28960:	1c65      	adds	r5, r4, #1
   28962:	d032      	beq.n	289ca <metal_io_block_write+0x6e>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28964:	6885      	ldr	r5, [r0, #8]
   28966:	42a9      	cmp	r1, r5
   28968:	d22f      	bcs.n	289ca <metal_io_block_write+0x6e>
	unsigned char *ptr = metal_io_virt(io, offset);
	const unsigned char *source = src;
	int retlen;

	if (!ptr)
   2896a:	1864      	adds	r4, r4, r1
   2896c:	d02d      	beq.n	289ca <metal_io_block_write+0x6e>
		return -ERANGE;
	if ((offset + len) > io->size)
   2896e:	185e      	adds	r6, r3, r1
   28970:	42ae      	cmp	r6, r5
		len = io->size - offset;
   28972:	bf88      	it	hi
   28974:	1a6b      	subhi	r3, r5, r1
	retlen = len;
	if (io->ops.block_write) {
   28976:	6a45      	ldr	r5, [r0, #36]	; 0x24
   28978:	b1cd      	cbz	r5, 289ae <metal_io_block_write+0x52>
		retlen = (*io->ops.block_write)(
   2897a:	9300      	str	r3, [sp, #0]
   2897c:	2305      	movs	r3, #5
   2897e:	47a8      	blx	r5
			*(unsigned char *)ptr =
				*(const unsigned char *)source;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
}
   28980:	b002      	add	sp, #8
   28982:	bd70      	pop	{r4, r5, r6, pc}
				*(const unsigned char *)source;
   28984:	f812 5b01 	ldrb.w	r5, [r2], #1
			len--;
   28988:	3901      	subs	r1, #1
			*(unsigned char *)ptr =
   2898a:	7005      	strb	r5, [r0, #0]
			len--;
   2898c:	4615      	mov	r5, r2
   2898e:	18a0      	adds	r0, r4, r2
		while ( len && (
   28990:	b119      	cbz	r1, 2899a <metal_io_block_write+0x3e>
			((uintptr_t)ptr % sizeof(int)) ||
   28992:	ea40 0602 	orr.w	r6, r0, r2
   28996:	07b6      	lsls	r6, r6, #30
   28998:	d1f4      	bne.n	28984 <metal_io_block_write+0x28>
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   2899a:	2903      	cmp	r1, #3
   2899c:	dc0a      	bgt.n	289b4 <metal_io_block_write+0x58>
   2899e:	3d01      	subs	r5, #1
   289a0:	4401      	add	r1, r0
		for (; len != 0; ptr++, source++, len--)
   289a2:	4288      	cmp	r0, r1
   289a4:	d10c      	bne.n	289c0 <metal_io_block_write+0x64>
		atomic_thread_fence(memory_order_seq_cst);
   289a6:	f3bf 8f5b 	dmb	ish
	retlen = len;
   289aa:	4618      	mov	r0, r3
   289ac:	e7e8      	b.n	28980 <metal_io_block_write+0x24>
   289ae:	4619      	mov	r1, r3
   289b0:	1aa4      	subs	r4, r4, r2
   289b2:	e7eb      	b.n	2898c <metal_io_block_write+0x30>
			*(unsigned int *)ptr = *(const unsigned int *)source;
   289b4:	f855 2b04 	ldr.w	r2, [r5], #4
   289b8:	3904      	subs	r1, #4
   289ba:	f840 2b04 	str.w	r2, [r0], #4
					source += sizeof(int),
   289be:	e7ec      	b.n	2899a <metal_io_block_write+0x3e>
				*(const unsigned char *)source;
   289c0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
			*(unsigned char *)ptr =
   289c4:	f800 2b01 	strb.w	r2, [r0], #1
		for (; len != 0; ptr++, source++, len--)
   289c8:	e7eb      	b.n	289a2 <metal_io_block_write+0x46>
		return -ERANGE;
   289ca:	f06f 0021 	mvn.w	r0, #33	; 0x21
   289ce:	e7d7      	b.n	28980 <metal_io_block_write+0x24>

000289d0 <metal_io_block_set>:

int metal_io_block_set(struct metal_io_region *io, unsigned long offset,
	       unsigned char value, int len)
{
   289d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
   289d2:	6804      	ldr	r4, [r0, #0]
   289d4:	461d      	mov	r5, r3
		: NULL);
   289d6:	1c66      	adds	r6, r4, #1
   289d8:	d02b      	beq.n	28a32 <metal_io_block_set+0x62>
	return (io->virt != METAL_BAD_VA && offset < io->size
   289da:	6883      	ldr	r3, [r0, #8]
   289dc:	4299      	cmp	r1, r3
   289de:	d228      	bcs.n	28a32 <metal_io_block_set+0x62>
	unsigned char *ptr = metal_io_virt(io, offset);
	int retlen = len;

	if (!ptr)
   289e0:	1864      	adds	r4, r4, r1
   289e2:	d026      	beq.n	28a32 <metal_io_block_set+0x62>
		return -ERANGE;
	if ((offset + len) > io->size)
   289e4:	186e      	adds	r6, r5, r1
   289e6:	429e      	cmp	r6, r3
		len = io->size - offset;
	retlen = len;
	if (io->ops.block_set) {
   289e8:	6a86      	ldr	r6, [r0, #40]	; 0x28
		len = io->size - offset;
   289ea:	bf88      	it	hi
   289ec:	1a5d      	subhi	r5, r3, r1
	if (io->ops.block_set) {
   289ee:	b12e      	cbz	r6, 289fc <metal_io_block_set+0x2c>
		(*io->ops.block_set)(
   289f0:	2305      	movs	r3, #5
   289f2:	9500      	str	r5, [sp, #0]
   289f4:	47b0      	blx	r6
			*(unsigned int *)ptr = cint;
		for (; len != 0; ptr++, len--)
			*(unsigned char *)ptr = (unsigned char) value;
		atomic_thread_fence(memory_order_seq_cst);
	}
	return retlen;
   289f6:	4628      	mov	r0, r5
}
   289f8:	b002      	add	sp, #8
   289fa:	bd70      	pop	{r4, r5, r6, pc}
		: NULL);
   289fc:	4621      	mov	r1, r4
   289fe:	462b      	mov	r3, r5
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28a00:	b94b      	cbnz	r3, 28a16 <metal_io_block_set+0x46>
   28a02:	440b      	add	r3, r1
		for (; len != 0; ptr++, len--)
   28a04:	4299      	cmp	r1, r3
   28a06:	d111      	bne.n	28a2c <metal_io_block_set+0x5c>
		atomic_thread_fence(memory_order_seq_cst);
   28a08:	f3bf 8f5b 	dmb	ish
   28a0c:	e7f3      	b.n	289f6 <metal_io_block_set+0x26>
			*(unsigned char *)ptr = (unsigned char) value;
   28a0e:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len && ((uintptr_t)ptr % sizeof(int)); ptr++, len--)
   28a12:	3b01      	subs	r3, #1
   28a14:	e7f4      	b.n	28a00 <metal_io_block_set+0x30>
   28a16:	0788      	lsls	r0, r1, #30
   28a18:	d1f9      	bne.n	28a0e <metal_io_block_set+0x3e>
			cint |= ((unsigned int)value << (CHAR_BIT * i));
   28a1a:	f04f 3001 	mov.w	r0, #16843009	; 0x1010101
   28a1e:	4350      	muls	r0, r2
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28a20:	2b03      	cmp	r3, #3
   28a22:	ddee      	ble.n	28a02 <metal_io_block_set+0x32>
			*(unsigned int *)ptr = cint;
   28a24:	f841 0b04 	str.w	r0, [r1], #4
		for (; len >= (int)sizeof(int); ptr += sizeof(int),
   28a28:	3b04      	subs	r3, #4
   28a2a:	e7f9      	b.n	28a20 <metal_io_block_set+0x50>
			*(unsigned char *)ptr = (unsigned char) value;
   28a2c:	f801 2b01 	strb.w	r2, [r1], #1
		for (; len != 0; ptr++, len--)
   28a30:	e7e8      	b.n	28a04 <metal_io_block_set+0x34>
		return -ERANGE;
   28a32:	f06f 0021 	mvn.w	r0, #33	; 0x21
   28a36:	e7df      	b.n	289f8 <metal_io_block_set+0x28>

00028a38 <metal_generic_dev_sys_open>:

	/* Since Zephyr runs bare-metal there is no mapping that needs to be
	 * done of IO regions
	 */
	return 0;
}
   28a38:	2000      	movs	r0, #0
   28a3a:	4770      	bx	lr

00028a3c <metal_io_phys>:
 * @return	METAL_BAD_PHYS if offset is out of range, or physical address
 *		of offset.
 */
static inline metal_phys_addr_t
metal_io_phys(struct metal_io_region *io, unsigned long offset)
{
   28a3c:	b410      	push	{r4}
	if (!io->ops.offset_to_phys) {
   28a3e:	6b04      	ldr	r4, [r0, #48]	; 0x30
{
   28a40:	4602      	mov	r2, r0
   28a42:	460b      	mov	r3, r1
	if (!io->ops.offset_to_phys) {
   28a44:	b984      	cbnz	r4, 28a68 <metal_io_phys+0x2c>
		unsigned long page = (io->page_shift >=
   28a46:	68c1      	ldr	r1, [r0, #12]
				     sizeof(offset) * CHAR_BIT ?
				     0 : offset >> io->page_shift);
   28a48:	291f      	cmp	r1, #31
   28a4a:	bf98      	it	ls
   28a4c:	fa23 f401 	lsrls.w	r4, r3, r1
		return (io->physmap && offset < io->size
   28a50:	6841      	ldr	r1, [r0, #4]
			? io->physmap[page] + (offset & io->page_mask)
			: METAL_BAD_PHYS);
   28a52:	b161      	cbz	r1, 28a6e <metal_io_phys+0x32>
		return (io->physmap && offset < io->size
   28a54:	6880      	ldr	r0, [r0, #8]
   28a56:	4283      	cmp	r3, r0
   28a58:	d209      	bcs.n	28a6e <metal_io_phys+0x32>
			? io->physmap[page] + (offset & io->page_mask)
   28a5a:	6910      	ldr	r0, [r2, #16]
   28a5c:	4018      	ands	r0, r3
			: METAL_BAD_PHYS);
   28a5e:	f851 3024 	ldr.w	r3, [r1, r4, lsl #2]
   28a62:	4418      	add	r0, r3
	}

	return io->ops.offset_to_phys(io, offset);
}
   28a64:	bc10      	pop	{r4}
   28a66:	4770      	bx	lr
	return io->ops.offset_to_phys(io, offset);
   28a68:	4623      	mov	r3, r4
}
   28a6a:	bc10      	pop	{r4}
	return io->ops.offset_to_phys(io, offset);
   28a6c:	4718      	bx	r3
			: METAL_BAD_PHYS);
   28a6e:	f04f 30ff 	mov.w	r0, #4294967295
   28a72:	e7f7      	b.n	28a64 <metal_io_phys+0x28>

00028a74 <metal_io_phys_to_virt>:
 * @param[in]	phys	Physical address within segment.
 * @return	NULL if out of range, or corresponding virtual address.
 */
static inline void *
metal_io_phys_to_virt(struct metal_io_region *io, metal_phys_addr_t phys)
{
   28a74:	b570      	push	{r4, r5, r6, lr}
	if (!io->ops.phys_to_offset) {
   28a76:	6b43      	ldr	r3, [r0, #52]	; 0x34
{
   28a78:	4605      	mov	r5, r0
   28a7a:	460e      	mov	r6, r1
	if (!io->ops.phys_to_offset) {
   28a7c:	b9e3      	cbnz	r3, 28ab8 <metal_io_phys_to_virt+0x44>
			(io->page_mask == (metal_phys_addr_t)(-1) ?
   28a7e:	6904      	ldr	r4, [r0, #16]
			phys - io->physmap[0] :  phys & io->page_mask);
   28a80:	1c62      	adds	r2, r4, #1
   28a82:	bf09      	itett	eq
   28a84:	6843      	ldreq	r3, [r0, #4]
   28a86:	400c      	andne	r4, r1
   28a88:	681c      	ldreq	r4, [r3, #0]
   28a8a:	1b0c      	subeq	r4, r1, r4
			if (metal_io_phys(io, offset) == phys)
   28a8c:	4621      	mov	r1, r4
   28a8e:	4628      	mov	r0, r5
   28a90:	f7ff ffd4 	bl	28a3c <metal_io_phys>
   28a94:	4286      	cmp	r6, r0
   28a96:	d007      	beq.n	28aa8 <metal_io_phys_to_virt+0x34>
			offset += io->page_mask + 1;
   28a98:	692b      	ldr	r3, [r5, #16]
   28a9a:	3301      	adds	r3, #1
   28a9c:	441c      	add	r4, r3
		} while (offset < io->size);
   28a9e:	68ab      	ldr	r3, [r5, #8]
   28aa0:	429c      	cmp	r4, r3
   28aa2:	d3f3      	bcc.n	28a8c <metal_io_phys_to_virt+0x18>
		return METAL_BAD_OFFSET;
   28aa4:	f04f 34ff 	mov.w	r4, #4294967295
	return (io->virt != METAL_BAD_VA && offset < io->size
   28aa8:	6828      	ldr	r0, [r5, #0]
		: NULL);
   28aaa:	1c43      	adds	r3, r0, #1
   28aac:	d007      	beq.n	28abe <metal_io_phys_to_virt+0x4a>
	return (io->virt != METAL_BAD_VA && offset < io->size
   28aae:	68ab      	ldr	r3, [r5, #8]
   28ab0:	42a3      	cmp	r3, r4
   28ab2:	d904      	bls.n	28abe <metal_io_phys_to_virt+0x4a>
		? (void *)((uintptr_t)io->virt + offset)
   28ab4:	4420      	add	r0, r4
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
}
   28ab6:	bd70      	pop	{r4, r5, r6, pc}
	return (*io->ops.phys_to_offset)(io, phys);
   28ab8:	4798      	blx	r3
   28aba:	4604      	mov	r4, r0
   28abc:	e7f4      	b.n	28aa8 <metal_io_phys_to_virt+0x34>
		: NULL);
   28abe:	2000      	movs	r0, #0
	return metal_io_virt(io, metal_io_phys_to_offset(io, phys));
   28ac0:	e7f9      	b.n	28ab6 <metal_io_phys_to_virt+0x42>

00028ac2 <virtqueue_create>:
{
   28ac2:	b530      	push	{r4, r5, lr}
   28ac4:	9c05      	ldr	r4, [sp, #20]
		vq->vq_name = name;
   28ac6:	e9c4 0200 	strd	r0, r2, [r4]
		vq->callback = callback;
   28aca:	9a03      	ldr	r2, [sp, #12]
		vq->vq_queue_index = id;
   28acc:	8121      	strh	r1, [r4, #8]
		vq->vq_nentries = ring->num_descs;
   28ace:	8919      	ldrh	r1, [r3, #8]
		vq->callback = callback;
   28ad0:	60e2      	str	r2, [r4, #12]
		vq->notify = notify;
   28ad2:	9a04      	ldr	r2, [sp, #16]
		vq->vq_nentries = ring->num_descs;
   28ad4:	8161      	strh	r1, [r4, #10]
		vq->vq_free_cnt = vq->vq_nentries;
   28ad6:	84a1      	strh	r1, [r4, #36]	; 0x24
		vq->notify = notify;
   28ad8:	6122      	str	r2, [r4, #16]
		vq_ring_init(vq, ring->vaddr, ring->align);
   28ada:	e9d3 2500 	ldrd	r2, r5, [r3]
static inline void
vring_init(struct vring *vr, unsigned int num, uint8_t *p, unsigned long align)
{
	vr->num = num;
	vr->desc = (struct vring_desc *)p;
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   28ade:	eb02 1301 	add.w	r3, r2, r1, lsl #4
	vr->desc = (struct vring_desc *)p;
   28ae2:	e9c4 1205 	strd	r1, r2, [r4, #20]
	vr->used = (struct vring_used *)
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   28ae6:	1c8a      	adds	r2, r1, #2
	vr->avail = (struct vring_avail *)(p + num * sizeof(struct vring_desc));
   28ae8:	61e3      	str	r3, [r4, #28]
	    (((unsigned long)&vr->avail->ring[num] + sizeof(uint16_t) +
   28aea:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	      align - 1) & ~(align - 1));
   28aee:	1c6a      	adds	r2, r5, #1
   28af0:	4413      	add	r3, r2
   28af2:	426d      	negs	r5, r5
   28af4:	402b      	ands	r3, r5
	vr->used = (struct vring_used *)
   28af6:	6223      	str	r3, [r4, #32]
	vr = &vq->vq_ring;

	vring_init(vr, size, ring_mem, alignment);

#ifndef VIRTIO_DEVICE_ONLY
	if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28af8:	6983      	ldr	r3, [r0, #24]
   28afa:	b953      	cbnz	r3, 28b12 <virtqueue_create+0x50>
		int i;

		for (i = 0; i < size - 1; i++)
   28afc:	3901      	subs	r1, #1
			vr->desc[i].next = i + 1;
   28afe:	69a2      	ldr	r2, [r4, #24]
		for (i = 0; i < size - 1; i++)
   28b00:	428b      	cmp	r3, r1
			vr->desc[i].next = i + 1;
   28b02:	eb02 1203 	add.w	r2, r2, r3, lsl #4
		for (i = 0; i < size - 1; i++)
   28b06:	db06      	blt.n	28b16 <virtqueue_create+0x54>
		vr->desc[i].next = VQ_RING_DESC_CHAIN_END;
   28b08:	2300      	movs	r3, #0
   28b0a:	7393      	strb	r3, [r2, #14]
   28b0c:	f06f 037f 	mvn.w	r3, #127	; 0x7f
   28b10:	73d3      	strb	r3, [r2, #15]
}
   28b12:	2000      	movs	r0, #0
   28b14:	bd30      	pop	{r4, r5, pc}
			vr->desc[i].next = i + 1;
   28b16:	3301      	adds	r3, #1
   28b18:	81d3      	strh	r3, [r2, #14]
		for (i = 0; i < size - 1; i++)
   28b1a:	e7f0      	b.n	28afe <virtqueue_create+0x3c>

00028b1c <virtqueue_add_buffer>:
{
   28b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		head_idx = vq->vq_desc_head_idx;
   28b20:	f8b0 a02c 	ldrh.w	sl, [r0, #44]	; 0x2c
{
   28b24:	4604      	mov	r4, r0
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28b26:	4655      	mov	r5, sl
   28b28:	2600      	movs	r6, #0
{
   28b2a:	b085      	sub	sp, #20
	needed = readable + writable;
   28b2c:	eb02 0803 	add.w	r8, r2, r3
{
   28b30:	4691      	mov	r9, r2
		dxp->cookie = cookie;
   28b32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   28b34:	eb00 03ca 	add.w	r3, r0, sl, lsl #3
		dxp->ndescs = needed;
   28b38:	fa1f fb88 	uxth.w	fp, r8
		dxp->cookie = cookie;
   28b3c:	635a      	str	r2, [r3, #52]	; 0x34
		dxp->ndescs = needed;
   28b3e:	f8a3 b038 	strh.w	fp, [r3, #56]	; 0x38
		if (i < needed - 1)
   28b42:	f108 32ff 	add.w	r2, r8, #4294967295
		idx = vq_ring_add_buffer(vq, vq->vq_ring.desc, head_idx,
   28b46:	6983      	ldr	r3, [r0, #24]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28b48:	1d0f      	adds	r7, r1, #4
		if (i < needed - 1)
   28b4a:	9201      	str	r2, [sp, #4]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28b4c:	45b0      	cmp	r8, r6
   28b4e:	dc1a      	bgt.n	28b86 <virtqueue_add_buffer+0x6a>
		vq->vq_free_cnt -= needed;
   28b50:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
		vq->vq_desc_head_idx = idx;
   28b52:	85a5      	strh	r5, [r4, #44]	; 0x2c
		vq->vq_free_cnt -= needed;
   28b54:	eba3 030b 	sub.w	r3, r3, fp
   28b58:	84a3      	strh	r3, [r4, #36]	; 0x24
	 * currently running on another CPU, we can keep it processing the new
	 * descriptor.
	 *
	 * CACHE: avail is never written by remote, so it is safe to not invalidate here
	 */
	avail_idx = vq->vq_ring.avail->idx & (vq->vq_nentries - 1);
   28b5a:	69e3      	ldr	r3, [r4, #28]
   28b5c:	8961      	ldrh	r1, [r4, #10]
   28b5e:	885a      	ldrh	r2, [r3, #2]
   28b60:	3901      	subs	r1, #1
	vq->vq_ring.avail->ring[avail_idx] = desc_idx;
   28b62:	400a      	ands	r2, r1
   28b64:	eb03 0342 	add.w	r3, r3, r2, lsl #1
   28b68:	f8a3 a004 	strh.w	sl, [r3, #4]

	/* We still need to flush the ring */
	VRING_FLUSH(vq->vq_ring.avail->ring[avail_idx]);

	atomic_thread_fence(memory_order_seq_cst);
   28b6c:	f3bf 8f5b 	dmb	ish
}
   28b70:	2000      	movs	r0, #0

	vq->vq_ring.avail->idx++;
   28b72:	69e2      	ldr	r2, [r4, #28]
   28b74:	8853      	ldrh	r3, [r2, #2]
   28b76:	3301      	adds	r3, #1
   28b78:	8053      	strh	r3, [r2, #2]

	/* And the index */
	VRING_FLUSH(vq->vq_ring.avail->idx);

	/* Keep pending count until virtqueue_notify(). */
	vq->vq_queued_cnt++;
   28b7a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
   28b7c:	3301      	adds	r3, #1
   28b7e:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   28b80:	b005      	add	sp, #20
   28b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dp = &desc[idx];
   28b86:	6aa0      	ldr	r0, [r4, #40]	; 0x28
   28b88:	012a      	lsls	r2, r5, #4
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28b8a:	f857 1c04 	ldr.w	r1, [r7, #-4]
   28b8e:	eb03 1505 	add.w	r5, r3, r5, lsl #4
   28b92:	9302      	str	r3, [sp, #8]
   28b94:	6803      	ldr	r3, [r0, #0]
   28b96:	9203      	str	r2, [sp, #12]
   28b98:	1ac9      	subs	r1, r1, r3
 *		physical address.
 */
static inline metal_phys_addr_t
metal_io_virt_to_phys(struct metal_io_region *io, void *virt)
{
	return metal_io_phys(io, metal_io_virt_to_offset(io, virt));
   28b9a:	6883      	ldr	r3, [r0, #8]
   28b9c:	3708      	adds	r7, #8
   28b9e:	4299      	cmp	r1, r3
   28ba0:	bf28      	it	cs
   28ba2:	f04f 31ff 	movcs.w	r1, #4294967295
   28ba6:	f7ff ff49 	bl	28a3c <metal_io_phys>
		dp->addr = virtqueue_virt_to_phys(vq, buf_list[i].buf);
   28baa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
   28bae:	5098      	str	r0, [r3, r2]
   28bb0:	2200      	movs	r2, #0
   28bb2:	606a      	str	r2, [r5, #4]
		dp->len = buf_list[i].len;
   28bb4:	f857 2c08 	ldr.w	r2, [r7, #-8]
   28bb8:	60aa      	str	r2, [r5, #8]
		if (i < needed - 1)
   28bba:	9a01      	ldr	r2, [sp, #4]
   28bbc:	4296      	cmp	r6, r2
   28bbe:	bfac      	ite	ge
   28bc0:	2200      	movge	r2, #0
   28bc2:	2201      	movlt	r2, #1
		if (i >= readable)
   28bc4:	45b1      	cmp	r9, r6
			dp->flags |= VRING_DESC_F_WRITE;
   28bc6:	bfd8      	it	le
   28bc8:	f042 0202 	orrle.w	r2, r2, #2
   28bcc:	81aa      	strh	r2, [r5, #12]
	for (i = 0, idx = head_idx; i < needed; i++, idx = dp->next) {
   28bce:	3601      	adds	r6, #1
   28bd0:	89ed      	ldrh	r5, [r5, #14]
   28bd2:	e7bb      	b.n	28b4c <virtqueue_add_buffer+0x30>

00028bd4 <virtqueue_get_buffer>:
{
   28bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!vq || vq->vq_used_cons_idx == vq->vq_ring.used->idx)
   28bd6:	b350      	cbz	r0, 28c2e <virtqueue_get_buffer+0x5a>
   28bd8:	6a05      	ldr	r5, [r0, #32]
   28bda:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
   28bdc:	886b      	ldrh	r3, [r5, #2]
   28bde:	42a3      	cmp	r3, r4
   28be0:	d030      	beq.n	28c44 <virtqueue_get_buffer+0x70>
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28be2:	1c63      	adds	r3, r4, #1
   28be4:	85c3      	strh	r3, [r0, #46]	; 0x2e
   28be6:	8943      	ldrh	r3, [r0, #10]
	atomic_thread_fence(memory_order_seq_cst);
   28be8:	f3bf 8f5b 	dmb	ish
	used_idx = vq->vq_used_cons_idx++ & (vq->vq_nentries - 1);
   28bec:	3b01      	subs	r3, #1
   28bee:	401c      	ands	r4, r3
	desc_idx = (uint16_t)uep->id;
   28bf0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
   28bf4:	686b      	ldr	r3, [r5, #4]
   28bf6:	b29e      	uxth	r6, r3
	if (len)
   28bf8:	b109      	cbz	r1, 28bfe <virtqueue_get_buffer+0x2a>
		*len = uep->len;
   28bfa:	68ad      	ldr	r5, [r5, #8]
   28bfc:	600d      	str	r5, [r1, #0]
	dp = &vq->vq_ring.desc[desc_idx];
   28bfe:	f8d0 c018 	ldr.w	ip, [r0, #24]
   28c02:	b29b      	uxth	r3, r3
   28c04:	eb0c 1103 	add.w	r1, ip, r3, lsl #4
	vq->vq_free_cnt += dxp->ndescs;
   28c08:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
   28c0c:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
   28c0e:	8c87      	ldrh	r7, [r0, #36]	; 0x24
   28c10:	442f      	add	r7, r5
	dxp->ndescs--;
   28c12:	3d01      	subs	r5, #1
	vq->vq_free_cnt += dxp->ndescs;
   28c14:	8487      	strh	r7, [r0, #36]	; 0x24
	dxp->ndescs--;
   28c16:	871d      	strh	r5, [r3, #56]	; 0x38
	if ((dp->flags & VRING_DESC_F_INDIRECT) == 0) {
   28c18:	898d      	ldrh	r5, [r1, #12]
   28c1a:	076f      	lsls	r7, r5, #29
   28c1c:	d50e      	bpl.n	28c3c <virtqueue_get_buffer+0x68>
	dp->next = vq->vq_desc_head_idx;
   28c1e:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
   28c20:	81cd      	strh	r5, [r1, #14]
	vq->vq_descx[desc_idx].cookie = NULL;
   28c22:	2100      	movs	r1, #0
	vq->vq_desc_head_idx = desc_idx;
   28c24:	8586      	strh	r6, [r0, #44]	; 0x2c
	cookie = vq->vq_descx[desc_idx].cookie;
   28c26:	6b58      	ldr	r0, [r3, #52]	; 0x34
	vq->vq_descx[desc_idx].cookie = NULL;
   28c28:	6359      	str	r1, [r3, #52]	; 0x34
	if (idx)
   28c2a:	b102      	cbz	r2, 28c2e <virtqueue_get_buffer+0x5a>
		*idx = used_idx;
   28c2c:	8014      	strh	r4, [r2, #0]
}
   28c2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			dxp->ndescs--;
   28c30:	8f1d      	ldrh	r5, [r3, #56]	; 0x38
			dp = &vq->vq_ring.desc[dp->next];
   28c32:	89c9      	ldrh	r1, [r1, #14]
			dxp->ndescs--;
   28c34:	3d01      	subs	r5, #1
			dp = &vq->vq_ring.desc[dp->next];
   28c36:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
			dxp->ndescs--;
   28c3a:	871d      	strh	r5, [r3, #56]	; 0x38
		while (dp->flags & VRING_DESC_F_NEXT) {
   28c3c:	898d      	ldrh	r5, [r1, #12]
   28c3e:	07ed      	lsls	r5, r5, #31
   28c40:	d4f6      	bmi.n	28c30 <virtqueue_get_buffer+0x5c>
   28c42:	e7ec      	b.n	28c1e <virtqueue_get_buffer+0x4a>
		return NULL;
   28c44:	2000      	movs	r0, #0
   28c46:	e7f2      	b.n	28c2e <virtqueue_get_buffer+0x5a>

00028c48 <virtqueue_get_buffer_length>:
	return vq->vq_ring.desc[idx].len;
   28c48:	6983      	ldr	r3, [r0, #24]
   28c4a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
}
   28c4e:	6898      	ldr	r0, [r3, #8]
   28c50:	4770      	bx	lr

00028c52 <virtqueue_get_available_buffer>:
{
   28c52:	b570      	push	{r4, r5, r6, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28c54:	f3bf 8f5b 	dmb	ish
{
   28c58:	460d      	mov	r5, r1
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28c5a:	69c1      	ldr	r1, [r0, #28]
{
   28c5c:	4616      	mov	r6, r2
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28c5e:	8e03      	ldrh	r3, [r0, #48]	; 0x30
   28c60:	884a      	ldrh	r2, [r1, #2]
{
   28c62:	4604      	mov	r4, r0
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28c64:	429a      	cmp	r2, r3
   28c66:	d016      	beq.n	28c96 <virtqueue_get_available_buffer+0x44>
	head_idx = vq->vq_available_idx++ & (vq->vq_nentries - 1);
   28c68:	1c5a      	adds	r2, r3, #1
   28c6a:	8602      	strh	r2, [r0, #48]	; 0x30
   28c6c:	8942      	ldrh	r2, [r0, #10]
   28c6e:	3a01      	subs	r2, #1
	*avail_idx = vq->vq_ring.avail->ring[head_idx];
   28c70:	4013      	ands	r3, r2
   28c72:	eb01 0143 	add.w	r1, r1, r3, lsl #1
   28c76:	888a      	ldrh	r2, [r1, #4]
   28c78:	802a      	strh	r2, [r5, #0]
   28c7a:	b293      	uxth	r3, r2
	buffer = virtqueue_phys_to_virt(vq, vq->vq_ring.desc[*avail_idx].addr);
   28c7c:	6982      	ldr	r2, [r0, #24]
   28c7e:	011b      	lsls	r3, r3, #4
	return metal_io_phys_to_virt(io, phys);
   28c80:	58d1      	ldr	r1, [r2, r3]
   28c82:	6a80      	ldr	r0, [r0, #40]	; 0x28
   28c84:	f7ff fef6 	bl	28a74 <metal_io_phys_to_virt>
	*len = vq->vq_ring.desc[*avail_idx].len;
   28c88:	882a      	ldrh	r2, [r5, #0]
   28c8a:	69a3      	ldr	r3, [r4, #24]
   28c8c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28c90:	689b      	ldr	r3, [r3, #8]
   28c92:	6033      	str	r3, [r6, #0]
}
   28c94:	bd70      	pop	{r4, r5, r6, pc}
		return NULL;
   28c96:	2000      	movs	r0, #0
   28c98:	e7fc      	b.n	28c94 <virtqueue_get_available_buffer+0x42>

00028c9a <virtqueue_disable_cb>:
{
   28c9a:	b510      	push	{r4, lr}
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28c9c:	6802      	ldr	r2, [r0, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28c9e:	6993      	ldr	r3, [r2, #24]
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28ca0:	6912      	ldr	r2, [r2, #16]
   28ca2:	0092      	lsls	r2, r2, #2
   28ca4:	d517      	bpl.n	28cd6 <virtqueue_disable_cb+0x3c>
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28ca6:	b943      	cbnz	r3, 28cba <virtqueue_disable_cb+0x20>
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28ca8:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
			vring_used_event(&vq->vq_ring) =
   28caa:	69c2      	ldr	r2, [r0, #28]
   28cac:	6941      	ldr	r1, [r0, #20]
			    vq->vq_used_cons_idx - vq->vq_nentries - 1;
   28cae:	8944      	ldrh	r4, [r0, #10]
   28cb0:	3b01      	subs	r3, #1
   28cb2:	1b1b      	subs	r3, r3, r4
			vring_used_event(&vq->vq_ring) =
   28cb4:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28cb8:	8093      	strh	r3, [r2, #4]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28cba:	6803      	ldr	r3, [r0, #0]
   28cbc:	699b      	ldr	r3, [r3, #24]
   28cbe:	2b01      	cmp	r3, #1
   28cc0:	d108      	bne.n	28cd4 <virtqueue_disable_cb+0x3a>
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28cc2:	8e03      	ldrh	r3, [r0, #48]	; 0x30
			vring_avail_event(&vq->vq_ring) =
   28cc4:	6a02      	ldr	r2, [r0, #32]
   28cc6:	6941      	ldr	r1, [r0, #20]
			    vq->vq_available_idx - vq->vq_nentries - 1;
   28cc8:	8940      	ldrh	r0, [r0, #10]
   28cca:	3b01      	subs	r3, #1
   28ccc:	1a1b      	subs	r3, r3, r0
			vring_avail_event(&vq->vq_ring) =
   28cce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
   28cd2:	8093      	strh	r3, [r2, #4]
}
   28cd4:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28cd6:	b923      	cbnz	r3, 28ce2 <virtqueue_disable_cb+0x48>
			vq->vq_ring.avail->flags |= VRING_AVAIL_F_NO_INTERRUPT;
   28cd8:	69c2      	ldr	r2, [r0, #28]
   28cda:	8813      	ldrh	r3, [r2, #0]
   28cdc:	f043 0301 	orr.w	r3, r3, #1
   28ce0:	8013      	strh	r3, [r2, #0]
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28ce2:	6803      	ldr	r3, [r0, #0]
   28ce4:	699b      	ldr	r3, [r3, #24]
   28ce6:	2b01      	cmp	r3, #1
			vq->vq_ring.used->flags |= VRING_USED_F_NO_NOTIFY;
   28ce8:	bf01      	itttt	eq
   28cea:	6a02      	ldreq	r2, [r0, #32]
   28cec:	8813      	ldrheq	r3, [r2, #0]
   28cee:	f043 0301 	orreq.w	r3, r3, #1
   28cf2:	8013      	strheq	r3, [r2, #0]
}
   28cf4:	e7ee      	b.n	28cd4 <virtqueue_disable_cb+0x3a>

00028cf6 <virtqueue_kick>:
{
   28cf6:	b510      	push	{r4, lr}
	atomic_thread_fence(memory_order_seq_cst);
   28cf8:	f3bf 8f5b 	dmb	ish
 */
static int vq_ring_must_notify(struct virtqueue *vq)
{
	uint16_t new_idx, prev_idx, event_idx;

	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28cfc:	6803      	ldr	r3, [r0, #0]
{
   28cfe:	4604      	mov	r4, r0
	if (vq->vq_dev->features & VIRTIO_RING_F_EVENT_IDX) {
   28d00:	691a      	ldr	r2, [r3, #16]
   28d02:	699b      	ldr	r3, [r3, #24]
   28d04:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
   28d08:	d01a      	beq.n	28d40 <virtqueue_kick+0x4a>
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28d0a:	b97b      	cbnz	r3, 28d2c <virtqueue_kick+0x36>
			/* CACHE: no need to invalidate avail */
			new_idx = vq->vq_ring.avail->idx;
   28d0c:	69c3      	ldr	r3, [r0, #28]
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_avail_event(&vq->vq_ring));
			event_idx = vring_avail_event(&vq->vq_ring);
   28d0e:	6a02      	ldr	r2, [r0, #32]
			new_idx = vq->vq_ring.avail->idx;
   28d10:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_avail_event(&vq->vq_ring);
   28d12:	6941      	ldr	r1, [r0, #20]
 * event?
 */
static inline int
vring_need_event(uint16_t event_idx, uint16_t new_idx, uint16_t old)
{
	return (uint16_t)(new_idx - event_idx - 1) <
   28d14:	3b01      	subs	r3, #1
   28d16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			/* CACHE: no need to invalidate used */
			new_idx = vq->vq_ring.used->idx;
			prev_idx = new_idx - vq->vq_queued_cnt;
			VRING_INVALIDATE(vring_used_event(&vq->vq_ring));
			event_idx = vring_used_event(&vq->vq_ring);
   28d1a:	8892      	ldrh	r2, [r2, #4]
   28d1c:	1a9b      	subs	r3, r3, r2
	if (vq_ring_must_notify(vq))
   28d1e:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
   28d20:	b29b      	uxth	r3, r3
   28d22:	429a      	cmp	r2, r3
   28d24:	d814      	bhi.n	28d50 <virtqueue_kick+0x5a>
	vq->vq_queued_cnt = 0;
   28d26:	2300      	movs	r3, #0
   28d28:	84e3      	strh	r3, [r4, #38]	; 0x26
}
   28d2a:	bd10      	pop	{r4, pc}
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28d2c:	2b01      	cmp	r3, #1
   28d2e:	d1fa      	bne.n	28d26 <virtqueue_kick+0x30>
			new_idx = vq->vq_ring.used->idx;
   28d30:	6a03      	ldr	r3, [r0, #32]
			event_idx = vring_used_event(&vq->vq_ring);
   28d32:	69c2      	ldr	r2, [r0, #28]
			new_idx = vq->vq_ring.used->idx;
   28d34:	885b      	ldrh	r3, [r3, #2]
			event_idx = vring_used_event(&vq->vq_ring);
   28d36:	6941      	ldr	r1, [r0, #20]
   28d38:	3b01      	subs	r3, #1
   28d3a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
   28d3e:	e7ec      	b.n	28d1a <virtqueue_kick+0x24>
						prev_idx) != 0;
		}
#endif /*VIRTIO_DRIVER_ONLY*/
	} else {
#ifndef VIRTIO_DEVICE_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DRIVER) {
   28d40:	b963      	cbnz	r3, 28d5c <virtqueue_kick+0x66>
			VRING_INVALIDATE(vq->vq_ring.used->flags);
			return (vq->vq_ring.used->flags &
   28d42:	6a03      	ldr	r3, [r0, #32]
		}
#endif /*VIRTIO_DEVICE_ONLY*/
#ifndef VIRTIO_DRIVER_ONLY
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
			VRING_INVALIDATE(vq->vq_ring.avail->flags);
			return (vq->vq_ring.avail->flags &
   28d44:	881b      	ldrh	r3, [r3, #0]
				VRING_AVAIL_F_NO_INTERRUPT) == 0;
   28d46:	43db      	mvns	r3, r3
   28d48:	f003 0301 	and.w	r3, r3, #1
	if (vq_ring_must_notify(vq))
   28d4c:	2b00      	cmp	r3, #0
   28d4e:	d0ea      	beq.n	28d26 <virtqueue_kick+0x30>
 * vq_ring_notify
 *
 */
static void vq_ring_notify(struct virtqueue *vq)
{
	if (vq->notify)
   28d50:	6923      	ldr	r3, [r4, #16]
   28d52:	2b00      	cmp	r3, #0
   28d54:	d0e7      	beq.n	28d26 <virtqueue_kick+0x30>
		vq->notify(vq);
   28d56:	4620      	mov	r0, r4
   28d58:	4798      	blx	r3
   28d5a:	e7e4      	b.n	28d26 <virtqueue_kick+0x30>
		if (vq->vq_dev->role == VIRTIO_DEV_DEVICE) {
   28d5c:	2b01      	cmp	r3, #1
   28d5e:	d1e2      	bne.n	28d26 <virtqueue_kick+0x30>
			return (vq->vq_ring.avail->flags &
   28d60:	69c3      	ldr	r3, [r0, #28]
   28d62:	e7ef      	b.n	28d44 <virtqueue_kick+0x4e>

00028d64 <virtqueue_get_desc_size>:
	if (vq->vq_available_idx == vq->vq_ring.avail->idx) {
   28d64:	69c3      	ldr	r3, [r0, #28]
   28d66:	8e02      	ldrh	r2, [r0, #48]	; 0x30
   28d68:	8859      	ldrh	r1, [r3, #2]
   28d6a:	4291      	cmp	r1, r2
   28d6c:	d00a      	beq.n	28d84 <virtqueue_get_desc_size+0x20>
	head_idx = vq->vq_available_idx & (vq->vq_nentries - 1);
   28d6e:	8941      	ldrh	r1, [r0, #10]
   28d70:	3901      	subs	r1, #1
	avail_idx = vq->vq_ring.avail->ring[head_idx];
   28d72:	400a      	ands	r2, r1
   28d74:	eb03 0342 	add.w	r3, r3, r2, lsl #1
	len = vq->vq_ring.desc[avail_idx].len;
   28d78:	889a      	ldrh	r2, [r3, #4]
   28d7a:	6983      	ldr	r3, [r0, #24]
   28d7c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   28d80:	6898      	ldr	r0, [r3, #8]
	return len;
   28d82:	4770      	bx	lr
		return 0;
   28d84:	2000      	movs	r0, #0
}
   28d86:	4770      	bx	lr

00028d88 <virtqueue_notification>:
	atomic_thread_fence(memory_order_seq_cst);
   28d88:	f3bf 8f5b 	dmb	ish
	if (vq->callback)
   28d8c:	68c3      	ldr	r3, [r0, #12]
   28d8e:	b103      	cbz	r3, 28d92 <virtqueue_notification+0xa>
		vq->callback(vq);
   28d90:	4718      	bx	r3
}
   28d92:	4770      	bx	lr

00028d94 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   28d94:	f04f 32ff 	mov.w	r2, #4294967295
   28d98:	f04f 33ff 	mov.w	r3, #4294967295
   28d9c:	f7f6 bfea 	b.w	1fd74 <z_impl_k_sem_take>

00028da0 <rpmsg_unregister_endpoint>:
{
   28da0:	b570      	push	{r4, r5, r6, lr}
   28da2:	4604      	mov	r4, r0
	struct rpmsg_device *rdev = ept->rdev;
   28da4:	6a05      	ldr	r5, [r0, #32]
	metal_mutex_acquire(&rdev->lock);
   28da6:	f105 0658 	add.w	r6, r5, #88	; 0x58
   28daa:	4630      	mov	r0, r6
   28dac:	f7ff fff2 	bl	28d94 <__metal_mutex_acquire>
	if (ept->addr != RPMSG_ADDR_ANY)
   28db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   28db2:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
   28db6:	2b7f      	cmp	r3, #127	; 0x7f
   28db8:	d80b      	bhi.n	28dd2 <rpmsg_unregister_endpoint+0x32>
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28dba:	2201      	movs	r2, #1
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28dbc:	0959      	lsrs	r1, r3, #5
		rpmsg_release_address(rdev->bitmap, RPMSG_ADDR_BMP_SIZE,
   28dbe:	3548      	adds	r5, #72	; 0x48
		~metal_bit(bit & (METAL_BITS_PER_ULONG - 1));
   28dc0:	f003 031f 	and.w	r3, r3, #31
   28dc4:	409a      	lsls	r2, r3
	bitmap[bit / METAL_BITS_PER_ULONG] &=
   28dc6:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
   28dca:	ea23 0302 	bic.w	r3, r3, r2
   28dce:	f845 3021 	str.w	r3, [r5, r1, lsl #2]
	node->next->prev = node->prev;
   28dd2:	e9d4 120d 	ldrd	r1, r2, [r4, #52]	; 0x34
   28dd6:	604a      	str	r2, [r1, #4]
	node->prev->next = node->next;
   28dd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
	metal_list_del(&ept->node);
   28dda:	f104 0334 	add.w	r3, r4, #52	; 0x34
   28dde:	6011      	str	r1, [r2, #0]
	node->next = node;
   28de0:	e9c4 330d 	strd	r3, r3, [r4, #52]	; 0x34
	ept->rdev = NULL;
   28de4:	2300      	movs	r3, #0
   28de6:	6223      	str	r3, [r4, #32]
	z_impl_k_sem_give(sem);
   28de8:	4630      	mov	r0, r6
}
   28dea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   28dee:	f7f6 bf7d 	b.w	1fcec <z_impl_k_sem_give>

00028df2 <rpmsg_send_ns_message>:
{
   28df2:	b530      	push	{r4, r5, lr}
   28df4:	b08d      	sub	sp, #52	; 0x34
	ns_msg.addr = ept->addr;
   28df6:	6a45      	ldr	r5, [r0, #36]	; 0x24
{
   28df8:	4604      	mov	r4, r0
	ns_msg.flags = flags;
   28dfa:	910b      	str	r1, [sp, #44]	; 0x2c
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28dfc:	2220      	movs	r2, #32
   28dfe:	4601      	mov	r1, r0
   28e00:	a802      	add	r0, sp, #8
	ns_msg.addr = ept->addr;
   28e02:	950a      	str	r5, [sp, #40]	; 0x28
	strncpy(ns_msg.name, ept->name, sizeof(ns_msg.name));
   28e04:	f000 fdb9 	bl	2997a <strncpy>
	ret = rpmsg_send_offchannel_raw(ept, ept->addr,
   28e08:	2328      	movs	r3, #40	; 0x28
   28e0a:	2201      	movs	r2, #1
   28e0c:	4629      	mov	r1, r5
   28e0e:	e9cd 3200 	strd	r3, r2, [sp]
   28e12:	4620      	mov	r0, r4
   28e14:	2235      	movs	r2, #53	; 0x35
   28e16:	ab02      	add	r3, sp, #8
   28e18:	f7f5 fc3e 	bl	1e698 <rpmsg_send_offchannel_raw>
}
   28e1c:	ea00 70e0 	and.w	r0, r0, r0, asr #31
   28e20:	b00d      	add	sp, #52	; 0x34
   28e22:	bd30      	pop	{r4, r5, pc}

00028e24 <rpmsg_hold_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28e24:	b128      	cbz	r0, 28e32 <rpmsg_hold_rx_buffer+0xe>
   28e26:	6a00      	ldr	r0, [r0, #32]
   28e28:	b118      	cbz	r0, 28e32 <rpmsg_hold_rx_buffer+0xe>
   28e2a:	b111      	cbz	r1, 28e32 <rpmsg_hold_rx_buffer+0xe>
	if (rdev->ops.hold_rx_buffer)
   28e2c:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
   28e2e:	b103      	cbz	r3, 28e32 <rpmsg_hold_rx_buffer+0xe>
		rdev->ops.hold_rx_buffer(rdev, rxbuf);
   28e30:	4718      	bx	r3
}
   28e32:	4770      	bx	lr

00028e34 <rpmsg_release_rx_buffer>:
	if (!ept || !ept->rdev || !rxbuf)
   28e34:	b130      	cbz	r0, 28e44 <rpmsg_release_rx_buffer+0x10>
   28e36:	6a00      	ldr	r0, [r0, #32]
   28e38:	b120      	cbz	r0, 28e44 <rpmsg_release_rx_buffer+0x10>
   28e3a:	b119      	cbz	r1, 28e44 <rpmsg_release_rx_buffer+0x10>
	if (rdev->ops.release_rx_buffer)
   28e3c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
   28e40:	b103      	cbz	r3, 28e44 <rpmsg_release_rx_buffer+0x10>
		rdev->ops.release_rx_buffer(rdev, rxbuf);
   28e42:	4718      	bx	r3
}
   28e44:	4770      	bx	lr

00028e46 <rpmsg_get_tx_payload_buffer>:
	if (!ept || !ept->rdev || !len)
   28e46:	b130      	cbz	r0, 28e56 <rpmsg_get_tx_payload_buffer+0x10>
   28e48:	6a00      	ldr	r0, [r0, #32]
   28e4a:	b120      	cbz	r0, 28e56 <rpmsg_get_tx_payload_buffer+0x10>
   28e4c:	b119      	cbz	r1, 28e56 <rpmsg_get_tx_payload_buffer+0x10>
	if (rdev->ops.get_tx_payload_buffer)
   28e4e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
   28e52:	b103      	cbz	r3, 28e56 <rpmsg_get_tx_payload_buffer+0x10>
		return rdev->ops.get_tx_payload_buffer(rdev, len, wait);
   28e54:	4718      	bx	r3
}
   28e56:	2000      	movs	r0, #0
   28e58:	4770      	bx	lr

00028e5a <rpmsg_get_endpoint>:
{
   28e5a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   28e5e:	4606      	mov	r6, r0
   28e60:	4688      	mov	r8, r1
   28e62:	4617      	mov	r7, r2
   28e64:	4699      	mov	r9, r3
	metal_list_for_each(&rdev->endpoints, node) {
   28e66:	6804      	ldr	r4, [r0, #0]
   28e68:	42a6      	cmp	r6, r4
   28e6a:	d101      	bne.n	28e70 <rpmsg_get_endpoint+0x16>
	return NULL;
   28e6c:	2500      	movs	r5, #0
   28e6e:	e023      	b.n	28eb8 <rpmsg_get_endpoint+0x5e>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28e70:	1c7a      	adds	r2, r7, #1
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28e72:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28e76:	d002      	beq.n	28e7e <rpmsg_get_endpoint+0x24>
   28e78:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   28e7a:	42bb      	cmp	r3, r7
   28e7c:	d01c      	beq.n	28eb8 <rpmsg_get_endpoint+0x5e>
		if (name)
   28e7e:	f1b8 0f00 	cmp.w	r8, #0
   28e82:	d101      	bne.n	28e88 <rpmsg_get_endpoint+0x2e>
	metal_list_for_each(&rdev->endpoints, node) {
   28e84:	6824      	ldr	r4, [r4, #0]
   28e86:	e7ef      	b.n	28e68 <rpmsg_get_endpoint+0xe>
			name_match = !strncmp(ept->name, name,
   28e88:	2220      	movs	r2, #32
   28e8a:	4641      	mov	r1, r8
   28e8c:	4628      	mov	r0, r5
   28e8e:	f000 fd62 	bl	29956 <strncmp>
		if (!name || !name_match)
   28e92:	2800      	cmp	r0, #0
   28e94:	d1f6      	bne.n	28e84 <rpmsg_get_endpoint+0x2a>
		if (dest_addr != RPMSG_ADDR_ANY && ept->dest_addr == dest_addr)
   28e96:	f1b9 3fff 	cmp.w	r9, #4294967295
   28e9a:	d002      	beq.n	28ea2 <rpmsg_get_endpoint+0x48>
   28e9c:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28e9e:	454b      	cmp	r3, r9
   28ea0:	d00a      	beq.n	28eb8 <rpmsg_get_endpoint+0x5e>
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28ea2:	1c7b      	adds	r3, r7, #1
   28ea4:	d00b      	beq.n	28ebe <rpmsg_get_endpoint+0x64>
	metal_list_for_each(&rdev->endpoints, node) {
   28ea6:	6824      	ldr	r4, [r4, #0]
   28ea8:	42b4      	cmp	r4, r6
   28eaa:	d0df      	beq.n	28e6c <rpmsg_get_endpoint+0x12>
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28eac:	f854 3c10 	ldr.w	r3, [r4, #-16]
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28eb0:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28eb4:	429f      	cmp	r7, r3
   28eb6:	d1e7      	bne.n	28e88 <rpmsg_get_endpoint+0x2e>
}
   28eb8:	4628      	mov	r0, r5
   28eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (addr == RPMSG_ADDR_ANY && ept->dest_addr == RPMSG_ADDR_ANY)
   28ebe:	6aab      	ldr	r3, [r5, #40]	; 0x28
   28ec0:	3301      	adds	r3, #1
   28ec2:	d0f9      	beq.n	28eb8 <rpmsg_get_endpoint+0x5e>
	metal_list_for_each(&rdev->endpoints, node) {
   28ec4:	6824      	ldr	r4, [r4, #0]
   28ec6:	42b4      	cmp	r4, r6
   28ec8:	d0d0      	beq.n	28e6c <rpmsg_get_endpoint+0x12>
		ept = metal_container_of(node, struct rpmsg_endpoint, node);
   28eca:	f1a4 0534 	sub.w	r5, r4, #52	; 0x34
		if (addr != RPMSG_ADDR_ANY && ept->addr == addr)
   28ece:	e7d6      	b.n	28e7e <rpmsg_get_endpoint+0x24>

00028ed0 <rpmsg_destroy_ept>:
 *
 * @param ept - pointer to endpoint to destroy
 *
 */
void rpmsg_destroy_ept(struct rpmsg_endpoint *ept)
{
   28ed0:	b510      	push	{r4, lr}
	struct rpmsg_device *rdev;

	if (!ept || !ept->rdev)
   28ed2:	4604      	mov	r4, r0
   28ed4:	b190      	cbz	r0, 28efc <rpmsg_destroy_ept+0x2c>
   28ed6:	6a03      	ldr	r3, [r0, #32]
   28ed8:	b183      	cbz	r3, 28efc <rpmsg_destroy_ept+0x2c>
		return;

	rdev = ept->rdev;

	if (ept->name[0] && rdev->support_ns &&
   28eda:	7802      	ldrb	r2, [r0, #0]
   28edc:	b14a      	cbz	r2, 28ef2 <rpmsg_destroy_ept+0x22>
   28ede:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
   28ee2:	b133      	cbz	r3, 28ef2 <rpmsg_destroy_ept+0x22>
   28ee4:	6a43      	ldr	r3, [r0, #36]	; 0x24
   28ee6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   28eea:	d302      	bcc.n	28ef2 <rpmsg_destroy_ept+0x22>
	    ept->addr >= RPMSG_RESERVED_ADDRESSES)
		(void)rpmsg_send_ns_message(ept, RPMSG_NS_DESTROY);
   28eec:	2101      	movs	r1, #1
   28eee:	f7ff ff80 	bl	28df2 <rpmsg_send_ns_message>
	rpmsg_unregister_endpoint(ept);
   28ef2:	4620      	mov	r0, r4
}
   28ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rpmsg_unregister_endpoint(ept);
   28ef8:	f7ff bf52 	b.w	28da0 <rpmsg_unregister_endpoint>
}
   28efc:	bd10      	pop	{r4, pc}

00028efe <rpmsg_virtio_hold_rx_buffer>:
	rp_hdr->reserved |= RPMSG_BUF_HELD;
   28efe:	f851 3c08 	ldr.w	r3, [r1, #-8]
   28f02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   28f06:	f841 3c08 	str.w	r3, [r1, #-8]
}
   28f0a:	4770      	bx	lr

00028f0c <rpmsg_virtio_tx_callback>:
}
   28f0c:	4770      	bx	lr

00028f0e <k_sem_give>:
   28f0e:	f7f6 beed 	b.w	1fcec <z_impl_k_sem_give>

00028f12 <__metal_mutex_acquire>:
	return z_impl_k_sem_take(sem, timeout);
   28f12:	f04f 32ff 	mov.w	r2, #4294967295
   28f16:	f04f 33ff 	mov.w	r3, #4294967295
   28f1a:	f7f6 bf2b 	b.w	1fd74 <z_impl_k_sem_take>

00028f1e <rpmsg_virtio_release_tx_buffer>:
{
   28f1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   28f20:	460c      	mov	r4, r1
   28f22:	4605      	mov	r5, r0
	idx = rp_hdr->reserved;
   28f24:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   28f28:	f100 0758 	add.w	r7, r0, #88	; 0x58
   28f2c:	4638      	mov	r0, r7
	idx = rp_hdr->reserved;
   28f2e:	b2b6      	uxth	r6, r6
   28f30:	f7ff ffef 	bl	28f12 <__metal_mutex_acquire>
	r_desc->idx = idx;
   28f34:	f824 6c08 	strh.w	r6, [r4, #-8]
	new_node->prev = node->prev;
   28f38:	f8d5 20b8 	ldr.w	r2, [r5, #184]	; 0xb8
	metal_list_add_tail(&rvdev->reclaimer, &r_desc->node);
   28f3c:	f1a4 0310 	sub.w	r3, r4, #16
   28f40:	f844 2c0c 	str.w	r2, [r4, #-12]
   28f44:	f105 02b4 	add.w	r2, r5, #180	; 0xb4
	new_node->next = node;
   28f48:	f844 2c10 	str.w	r2, [r4, #-16]
	new_node->next->prev = new_node;
   28f4c:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
	new_node->prev->next = new_node;
   28f50:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   28f54:	4638      	mov	r0, r7
   28f56:	6013      	str	r3, [r2, #0]
   28f58:	f7ff ffd9 	bl	28f0e <k_sem_give>
}
   28f5c:	2000      	movs	r0, #0
   28f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00028f60 <rpmsg_virtio_ns_callback>:
{
   28f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct rpmsg_device *rdev = ept->rdev;
   28f64:	6a05      	ldr	r5, [r0, #32]
	if (len != sizeof(*ns_msg))
   28f66:	2a28      	cmp	r2, #40	; 0x28
{
   28f68:	460f      	mov	r7, r1
	struct metal_io_region *io = rvdev->shbuf_io;
   28f6a:	f8d5 00ac 	ldr.w	r0, [r5, #172]	; 0xac
{
   28f6e:	b088      	sub	sp, #32
	if (len != sizeof(*ns_msg))
   28f70:	d126      	bne.n	28fc0 <rpmsg_virtio_ns_callback+0x60>
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28f72:	6801      	ldr	r1, [r0, #0]
	return (offset < io->size ? offset : METAL_BAD_OFFSET);
   28f74:	6884      	ldr	r4, [r0, #8]
	size_t offset = (uintptr_t)virt - (uintptr_t)io->virt;
   28f76:	1a79      	subs	r1, r7, r1
	metal_io_block_read(io,
   28f78:	42a1      	cmp	r1, r4
   28f7a:	bf28      	it	cs
   28f7c:	f04f 31ff 	movcs.w	r1, #4294967295
   28f80:	2320      	movs	r3, #32
   28f82:	466a      	mov	r2, sp
   28f84:	f7ff fcb1 	bl	288ea <metal_io_block_read>
	metal_mutex_acquire(&rdev->lock);
   28f88:	f105 0658 	add.w	r6, r5, #88	; 0x58
	dest = ns_msg->addr;
   28f8c:	f8d7 8020 	ldr.w	r8, [r7, #32]
   28f90:	4630      	mov	r0, r6
   28f92:	f7ff ffbe 	bl	28f12 <__metal_mutex_acquire>
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   28f96:	4643      	mov	r3, r8
   28f98:	f04f 32ff 	mov.w	r2, #4294967295
   28f9c:	4669      	mov	r1, sp
   28f9e:	4628      	mov	r0, r5
   28fa0:	f7ff ff5b 	bl	28e5a <rpmsg_get_endpoint>
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   28fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	_ept = rpmsg_get_endpoint(rdev, name, RPMSG_ADDR_ANY, dest);
   28fa6:	4604      	mov	r4, r0
	if (ns_msg->flags & RPMSG_NS_DESTROY) {
   28fa8:	07db      	lsls	r3, r3, #31
   28faa:	d519      	bpl.n	28fe0 <rpmsg_virtio_ns_callback+0x80>
		if (_ept)
   28fac:	b960      	cbnz	r0, 28fc8 <rpmsg_virtio_ns_callback+0x68>
   28fae:	4630      	mov	r0, r6
   28fb0:	f7ff ffad 	bl	28f0e <k_sem_give>
		if (rdev->ns_unbind_cb)
   28fb4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
			if (rdev->ns_bind_cb)
   28fb6:	b11b      	cbz	r3, 28fc0 <rpmsg_virtio_ns_callback+0x60>
				rdev->ns_bind_cb(rdev, name, dest);
   28fb8:	4642      	mov	r2, r8
   28fba:	4669      	mov	r1, sp
   28fbc:	4628      	mov	r0, r5
   28fbe:	4798      	blx	r3
}
   28fc0:	2000      	movs	r0, #0
   28fc2:	b008      	add	sp, #32
   28fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			_ept->dest_addr = RPMSG_ADDR_ANY;
   28fc8:	f04f 33ff 	mov.w	r3, #4294967295
   28fcc:	6283      	str	r3, [r0, #40]	; 0x28
   28fce:	4630      	mov	r0, r6
   28fd0:	f7ff ff9d 	bl	28f0e <k_sem_give>
		if (_ept && _ept->ns_unbind_cb)
   28fd4:	6b23      	ldr	r3, [r4, #48]	; 0x30
   28fd6:	2b00      	cmp	r3, #0
   28fd8:	d0ec      	beq.n	28fb4 <rpmsg_virtio_ns_callback+0x54>
			_ept->ns_unbind_cb(_ept);
   28fda:	4620      	mov	r0, r4
   28fdc:	4798      	blx	r3
   28fde:	e7e9      	b.n	28fb4 <rpmsg_virtio_ns_callback+0x54>
		if (!_ept) {
   28fe0:	b920      	cbnz	r0, 28fec <rpmsg_virtio_ns_callback+0x8c>
   28fe2:	4630      	mov	r0, r6
   28fe4:	f7ff ff93 	bl	28f0e <k_sem_give>
			if (rdev->ns_bind_cb)
   28fe8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
   28fea:	e7e4      	b.n	28fb6 <rpmsg_virtio_ns_callback+0x56>
			_ept->dest_addr = dest;
   28fec:	f8c0 8028 	str.w	r8, [r0, #40]	; 0x28
   28ff0:	4630      	mov	r0, r6
   28ff2:	f7ff ff8c 	bl	28f0e <k_sem_give>
 * @see metal_mutex_try_acquire, metal_mutex_acquire
 */
static inline void metal_mutex_release(metal_mutex_t *mutex)
{
	__metal_mutex_release(mutex);
}
   28ff6:	e7e3      	b.n	28fc0 <rpmsg_virtio_ns_callback+0x60>

00028ff8 <rpmsg_virtio_get_rx_buffer>:
{
   28ff8:	b430      	push	{r4, r5}
	return rvdev->vdev->role;
   28ffa:	f8d0 50a0 	ldr.w	r5, [r0, #160]	; 0xa0
   28ffe:	4613      	mov	r3, r2
   29000:	69ad      	ldr	r5, [r5, #24]
	if (role == RPMSG_HOST) {
   29002:	b925      	cbnz	r5, 2900e <rpmsg_virtio_get_rx_buffer+0x16>
}
   29004:	bc30      	pop	{r4, r5}
		data = virtqueue_get_buffer(rvdev->rvq, len, idx);
   29006:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   2900a:	f7ff bde3 	b.w	28bd4 <virtqueue_get_buffer>
	if (role == RPMSG_REMOTE) {
   2900e:	2d01      	cmp	r5, #1
   29010:	d106      	bne.n	29020 <rpmsg_virtio_get_rx_buffer+0x28>
}
   29012:	bc30      	pop	{r4, r5}
		    virtqueue_get_available_buffer(rvdev->rvq, idx, len);
   29014:	460a      	mov	r2, r1
   29016:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   2901a:	4619      	mov	r1, r3
   2901c:	f7ff be19 	b.w	28c52 <virtqueue_get_available_buffer>
}
   29020:	2000      	movs	r0, #0
   29022:	bc30      	pop	{r4, r5}
   29024:	4770      	bx	lr

00029026 <rpmsg_virtio_return_buffer>:
{
   29026:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   29028:	460c      	mov	r4, r1
   2902a:	4619      	mov	r1, r3
   2902c:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
   29030:	699d      	ldr	r5, [r3, #24]
	if (role == RPMSG_HOST) {
   29032:	b95d      	cbnz	r5, 2904c <rpmsg_virtio_return_buffer+0x26>
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   29034:	9400      	str	r4, [sp, #0]
		vqbuf.len = len;
   29036:	e9cd 4202 	strd	r4, r2, [sp, #8]
		virtqueue_add_buffer(rvdev->rvq, &vqbuf, 0, 1, buffer);
   2903a:	2301      	movs	r3, #1
   2903c:	462a      	mov	r2, r5
   2903e:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
   29042:	a902      	add	r1, sp, #8
   29044:	f7ff fd6a 	bl	28b1c <virtqueue_add_buffer>
}
   29048:	b004      	add	sp, #16
   2904a:	bd70      	pop	{r4, r5, r6, pc}
	if (role == RPMSG_REMOTE) {
   2904c:	2d01      	cmp	r5, #1
   2904e:	d1fb      	bne.n	29048 <rpmsg_virtio_return_buffer+0x22>
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   29050:	f8d0 00a4 	ldr.w	r0, [r0, #164]	; 0xa4
}
   29054:	b004      	add	sp, #16
   29056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		virtqueue_add_consumed_buffer(rvdev->rvq, idx, len);
   2905a:	f7f5 bb01 	b.w	1e660 <virtqueue_add_consumed_buffer>

0002905e <rpmsg_virtio_release_rx_buffer>:
{
   2905e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29060:	4604      	mov	r4, r0
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   29062:	f851 6c08 	ldr.w	r6, [r1, #-8]
	metal_mutex_acquire(&rdev->lock);
   29066:	f100 0758 	add.w	r7, r0, #88	; 0x58
	__metal_mutex_acquire(mutex);
   2906a:	4638      	mov	r0, r7
	idx = (uint16_t)(rp_hdr->reserved & ~RPMSG_BUF_HELD);
   2906c:	b2b6      	uxth	r6, r6
{
   2906e:	460d      	mov	r5, r1
   29070:	f7ff ff4f 	bl	28f12 <__metal_mutex_acquire>
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   29074:	4631      	mov	r1, r6
   29076:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   2907a:	f7ff fde5 	bl	28c48 <virtqueue_get_buffer_length>
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   2907e:	4633      	mov	r3, r6
	len = virtqueue_get_buffer_length(rvdev->rvq, idx);
   29080:	4602      	mov	r2, r0
	rpmsg_virtio_return_buffer(rvdev, rp_hdr, len, idx);
   29082:	f1a5 0110 	sub.w	r1, r5, #16
   29086:	4620      	mov	r0, r4
   29088:	f7ff ffcd 	bl	29026 <rpmsg_virtio_return_buffer>
	virtqueue_kick(rvdev->rvq);
   2908c:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
   29090:	f7ff fe31 	bl	28cf6 <virtqueue_kick>
   29094:	4638      	mov	r0, r7
}
   29096:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   2909a:	f7ff bf38 	b.w	28f0e <k_sem_give>

0002909e <rpmsg_virtio_shm_pool_get_buffer>:
{
   2909e:	b510      	push	{r4, lr}
	if (!shpool || size == 0 || shpool->avail < size)
   290a0:	b148      	cbz	r0, 290b6 <rpmsg_virtio_shm_pool_get_buffer+0x18>
   290a2:	b149      	cbz	r1, 290b8 <rpmsg_virtio_shm_pool_get_buffer+0x1a>
   290a4:	6843      	ldr	r3, [r0, #4]
   290a6:	428b      	cmp	r3, r1
   290a8:	d306      	bcc.n	290b8 <rpmsg_virtio_shm_pool_get_buffer+0x1a>
	buffer = (char *)shpool->base + shpool->size - shpool->avail;
   290aa:	6882      	ldr	r2, [r0, #8]
   290ac:	6804      	ldr	r4, [r0, #0]
   290ae:	1ad2      	subs	r2, r2, r3
	shpool->avail -= size;
   290b0:	1a5b      	subs	r3, r3, r1
   290b2:	6043      	str	r3, [r0, #4]
	return buffer;
   290b4:	18a0      	adds	r0, r4, r2
}
   290b6:	bd10      	pop	{r4, pc}
		return NULL;
   290b8:	2000      	movs	r0, #0
   290ba:	e7fc      	b.n	290b6 <rpmsg_virtio_shm_pool_get_buffer+0x18>

000290bc <rpmsg_virtio_get_tx_payload_buffer>:
{
   290bc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   290c0:	4605      	mov	r5, r0
   290c2:	f8d0 00a0 	ldr.w	r0, [r0, #160]	; 0xa0
   290c6:	460e      	mov	r6, r1
	return rvdev->vdev->func->get_status(rvdev->vdev);
   290c8:	6a03      	ldr	r3, [r0, #32]
   290ca:	4617      	mov	r7, r2
   290cc:	681b      	ldr	r3, [r3, #0]
   290ce:	4798      	blx	r3
	if (!(status & VIRTIO_CONFIG_STATUS_DRIVER_OK))
   290d0:	0743      	lsls	r3, r0, #29
   290d2:	d403      	bmi.n	290dc <rpmsg_virtio_get_tx_payload_buffer+0x20>
		return NULL;
   290d4:	2000      	movs	r0, #0
}
   290d6:	b002      	add	sp, #8
   290d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		tick_count = RPMSG_TICK_COUNT / RPMSG_TICKS_PER_INTERVAL;
   290dc:	f643 2398 	movw	r3, #15000	; 0x3a98
   290e0:	2f00      	cmp	r7, #0
   290e2:	bf18      	it	ne
   290e4:	461f      	movne	r7, r3
		metal_mutex_acquire(&rdev->lock);
   290e6:	f105 0858 	add.w	r8, r5, #88	; 0x58
	node = metal_list_first(&rvdev->reclaimer);
   290ea:	f105 0ab4 	add.w	sl, r5, #180	; 0xb4
   290ee:	4640      	mov	r0, r8
   290f0:	f7ff ff0f 	bl	28f12 <__metal_mutex_acquire>
	return list->next == list;
   290f4:	f8d5 40b4 	ldr.w	r4, [r5, #180]	; 0xb4
	return rvdev->vdev->role;
   290f8:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
}

static inline struct metal_list *metal_list_first(struct metal_list *list)
{
	return metal_list_is_empty(list) ? NULL : list->next;
   290fc:	4554      	cmp	r4, sl
   290fe:	f8d3 9018 	ldr.w	r9, [r3, #24]
   29102:	d025      	beq.n	29150 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	if (node) {
   29104:	b324      	cbz	r4, 29150 <rpmsg_virtio_get_tx_payload_buffer+0x94>
	node->next->prev = node->prev;
   29106:	e9d4 2300 	ldrd	r2, r3, [r4]
   2910a:	6053      	str	r3, [r2, #4]
	node->prev->next = node->next;
   2910c:	6822      	ldr	r2, [r4, #0]
   2910e:	601a      	str	r2, [r3, #0]
	node->next = node;
   29110:	e9c4 4400 	strd	r4, r4, [r4]
		if (role == RPMSG_HOST)
   29114:	f1b9 0f00 	cmp.w	r9, #0
   29118:	d10e      	bne.n	29138 <rpmsg_virtio_get_tx_payload_buffer+0x7c>
			*len = rvdev->config.h2r_buf_size;
   2911a:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
   2911e:	6033      	str	r3, [r6, #0]
   29120:	4640      	mov	r0, r8
   29122:	f7ff fef4 	bl	28f0e <k_sem_give>
	rp_hdr->reserved = idx;
   29126:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	return RPMSG_LOCATE_DATA(rp_hdr);
   2912a:	f104 0010 	add.w	r0, r4, #16
	rp_hdr->reserved = idx;
   2912e:	60a3      	str	r3, [r4, #8]
	*len -= sizeof(struct rpmsg_hdr);
   29130:	6833      	ldr	r3, [r6, #0]
   29132:	3b10      	subs	r3, #16
   29134:	6033      	str	r3, [r6, #0]
	return RPMSG_LOCATE_DATA(rp_hdr);
   29136:	e7ce      	b.n	290d6 <rpmsg_virtio_get_tx_payload_buffer+0x1a>
		if (role == RPMSG_REMOTE) {
   29138:	f1b9 0f01 	cmp.w	r9, #1
   2913c:	d1f0      	bne.n	29120 <rpmsg_virtio_get_tx_payload_buffer+0x64>
			*idx = r_desc->idx;
   2913e:	8921      	ldrh	r1, [r4, #8]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   29140:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
			*idx = r_desc->idx;
   29144:	f8ad 1006 	strh.w	r1, [sp, #6]
			*len = virtqueue_get_buffer_length(rvdev->svq, *idx);
   29148:	f7ff fd7e 	bl	28c48 <virtqueue_get_buffer_length>
   2914c:	6030      	str	r0, [r6, #0]
   2914e:	e7e7      	b.n	29120 <rpmsg_virtio_get_tx_payload_buffer+0x64>
	} else if (role == RPMSG_HOST) {
   29150:	f1b9 0f00 	cmp.w	r9, #0
   29154:	d12a      	bne.n	291ac <rpmsg_virtio_get_tx_payload_buffer+0xf0>
		data = virtqueue_get_buffer(rvdev->svq, len, idx);
   29156:	4631      	mov	r1, r6
   29158:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   2915c:	f10d 0206 	add.w	r2, sp, #6
   29160:	f7ff fd38 	bl	28bd4 <virtqueue_get_buffer>
		if (!data && rvdev->svq->vq_free_cnt) {
   29164:	4604      	mov	r4, r0
   29166:	2800      	cmp	r0, #0
   29168:	d1da      	bne.n	29120 <rpmsg_virtio_get_tx_payload_buffer+0x64>
   2916a:	f8d5 30a8 	ldr.w	r3, [r5, #168]	; 0xa8
   2916e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
   29170:	b953      	cbnz	r3, 29188 <rpmsg_virtio_get_tx_payload_buffer+0xcc>
   29172:	4640      	mov	r0, r8
   29174:	f7ff fecb 	bl	28f0e <k_sem_give>
		if (rp_hdr || !tick_count)
   29178:	2f00      	cmp	r7, #0
   2917a:	d0ab      	beq.n	290d4 <rpmsg_virtio_get_tx_payload_buffer+0x18>
	return z_impl_k_sleep(timeout);
   2917c:	2021      	movs	r0, #33	; 0x21
   2917e:	2100      	movs	r1, #0
   29180:	f7f8 fca8 	bl	21ad4 <z_impl_k_sleep>
		tick_count--;
   29184:	3f01      	subs	r7, #1
		metal_mutex_acquire(&rdev->lock);
   29186:	e7b2      	b.n	290ee <rpmsg_virtio_get_tx_payload_buffer+0x32>
			data = rpmsg_virtio_shm_pool_get_buffer(rvdev->shpool,
   29188:	f8d5 1094 	ldr.w	r1, [r5, #148]	; 0x94
   2918c:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
   29190:	f7ff ff85 	bl	2909e <rpmsg_virtio_shm_pool_get_buffer>
   29194:	4604      	mov	r4, r0
			*len = rvdev->config.h2r_buf_size;
   29196:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
			*idx = 0;
   2919a:	f8ad 9006 	strh.w	r9, [sp, #6]
			*len = rvdev->config.h2r_buf_size;
   2919e:	6033      	str	r3, [r6, #0]
   291a0:	4640      	mov	r0, r8
   291a2:	f7ff feb4 	bl	28f0e <k_sem_give>
		if (rp_hdr || !tick_count)
   291a6:	2c00      	cmp	r4, #0
   291a8:	d0e6      	beq.n	29178 <rpmsg_virtio_get_tx_payload_buffer+0xbc>
   291aa:	e7bc      	b.n	29126 <rpmsg_virtio_get_tx_payload_buffer+0x6a>
	} else if (role == RPMSG_REMOTE) {
   291ac:	f1b9 0f01 	cmp.w	r9, #1
   291b0:	d1df      	bne.n	29172 <rpmsg_virtio_get_tx_payload_buffer+0xb6>
		data = virtqueue_get_available_buffer(rvdev->svq, idx, len);
   291b2:	4632      	mov	r2, r6
   291b4:	f8d5 00a8 	ldr.w	r0, [r5, #168]	; 0xa8
   291b8:	f10d 0106 	add.w	r1, sp, #6
   291bc:	f7ff fd49 	bl	28c52 <virtqueue_get_available_buffer>
   291c0:	4604      	mov	r4, r0
   291c2:	e7ed      	b.n	291a0 <rpmsg_virtio_get_tx_payload_buffer+0xe4>

000291c4 <rpmsg_virtio_init_shm_pool>:
	if (!shpool || !shb || size == 0)
   291c4:	b120      	cbz	r0, 291d0 <rpmsg_virtio_init_shm_pool+0xc>
   291c6:	b119      	cbz	r1, 291d0 <rpmsg_virtio_init_shm_pool+0xc>
   291c8:	b112      	cbz	r2, 291d0 <rpmsg_virtio_init_shm_pool+0xc>
	shpool->avail = size;
   291ca:	e9c0 2201 	strd	r2, r2, [r0, #4]
	shpool->base = shb;
   291ce:	6001      	str	r1, [r0, #0]
}
   291d0:	4770      	bx	lr

000291d2 <rpmsg_deinit_vdev>:

void rpmsg_deinit_vdev(struct rpmsg_virtio_device *rvdev)
{
   291d2:	b510      	push	{r4, lr}
	struct metal_list *node;
	struct rpmsg_device *rdev;
	struct rpmsg_endpoint *ept;

	if (rvdev) {
   291d4:	4604      	mov	r4, r0
   291d6:	b918      	cbnz	r0, 291e0 <rpmsg_deinit_vdev+0xe>
		rvdev->rvq = 0;
		rvdev->svq = 0;

		metal_mutex_deinit(&rdev->lock);
	}
}
   291d8:	bd10      	pop	{r4, pc}
			rpmsg_destroy_ept(ept);
   291da:	3834      	subs	r0, #52	; 0x34
   291dc:	f7ff fe78 	bl	28ed0 <rpmsg_destroy_ept>
	return list->next == list;
   291e0:	6820      	ldr	r0, [r4, #0]
		while (!metal_list_is_empty(&rdev->endpoints)) {
   291e2:	4284      	cmp	r4, r0
   291e4:	d1f9      	bne.n	291da <rpmsg_deinit_vdev+0x8>
		rvdev->rvq = 0;
   291e6:	2300      	movs	r3, #0
		rvdev->svq = 0;
   291e8:	e9c4 3329 	strd	r3, r3, [r4, #164]	; 0xa4
}
   291ec:	e7f4      	b.n	291d8 <rpmsg_deinit_vdev+0x6>

000291ee <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
   291ee:	f7f5 bda9 	b.w	1ed44 <_DoInit>

000291f2 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   291f2:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   291f4:	f7ff fffb 	bl	291ee <SEGGER_RTT_Init>

	return 0;
}
   291f8:	2000      	movs	r0, #0
   291fa:	bd08      	pop	{r3, pc}

000291fc <z_device_state_init>:

	while (dev < __device_end) {
		z_object_init(dev);
		++dev;
	}
}
   291fc:	4770      	bx	lr

000291fe <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   291fe:	b140      	cbz	r0, 29212 <z_device_is_ready+0x14>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   29200:	68c3      	ldr	r3, [r0, #12]
   29202:	7858      	ldrb	r0, [r3, #1]
   29204:	f010 0001 	ands.w	r0, r0, #1
   29208:	bf1e      	ittt	ne
   2920a:	7818      	ldrbne	r0, [r3, #0]
   2920c:	fab0 f080 	clzne	r0, r0
   29210:	0940      	lsrne	r0, r0, #5
}
   29212:	4770      	bx	lr

00029214 <z_log_msg_runtime_create.constprop.0>:
static inline void z_log_msg_runtime_create(uint8_t domain_id,
   29214:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	va_start(ap, fmt);
   29216:	ab0b      	add	r3, sp, #44	; 0x2c
   29218:	9305      	str	r3, [sp, #20]
   2921a:	9303      	str	r3, [sp, #12]
   2921c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   2921e:	2201      	movs	r2, #1
   29220:	9302      	str	r3, [sp, #8]
   29222:	2300      	movs	r3, #0
   29224:	4618      	mov	r0, r3
   29226:	e9cd 3300 	strd	r3, r3, [sp]
   2922a:	f7e4 fff9 	bl	e220 <z_impl_z_log_msg_runtime_vcreate>
}
   2922e:	b007      	add	sp, #28
   29230:	f85d fb04 	ldr.w	pc, [sp], #4

00029234 <z_early_memset>:
   29234:	f000 ba5f 	b.w	296f6 <memset>

00029238 <z_early_memcpy>:
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   29238:	f000 ba23 	b.w	29682 <memcpy>

0002923c <k_heap_init>:
{
   2923c:	b410      	push	{r4}
	sys_dlist_init(&w->waitq);
   2923e:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
   29242:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
   29246:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
   29248:	f7e3 bd52 	b.w	ccf0 <sys_heap_init>

0002924c <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   2924c:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
   29250:	4313      	orrs	r3, r2
   29252:	f013 0303 	ands.w	r3, r3, #3
   29256:	d10c      	bne.n	29272 <create_free_list+0x26>
	slab->free_list = NULL;
   29258:	6183      	str	r3, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   2925a:	68c1      	ldr	r1, [r0, #12]
   2925c:	4299      	cmp	r1, r3
   2925e:	d801      	bhi.n	29264 <create_free_list+0x18>
	return 0;
   29260:	2000      	movs	r0, #0
   29262:	4770      	bx	lr
		*(char **)p = slab->free_list;
   29264:	6981      	ldr	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   29266:	3301      	adds	r3, #1
		*(char **)p = slab->free_list;
   29268:	6011      	str	r1, [r2, #0]
		p += slab->block_size;
   2926a:	6901      	ldr	r1, [r0, #16]
		slab->free_list = p;
   2926c:	6182      	str	r2, [r0, #24]
		p += slab->block_size;
   2926e:	440a      	add	r2, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   29270:	e7f3      	b.n	2925a <create_free_list+0xe>
		return -EINVAL;
   29272:	f06f 0015 	mvn.w	r0, #21
}
   29276:	4770      	bx	lr

00029278 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   29278:	f3ef 8005 	mrs	r0, IPSR
}
   2927c:	3800      	subs	r0, #0
   2927e:	bf18      	it	ne
   29280:	2001      	movne	r0, #1
   29282:	4770      	bx	lr

00029284 <z_impl_k_thread_name_set>:
}
   29284:	f06f 0057 	mvn.w	r0, #87	; 0x57
   29288:	4770      	bx	lr

0002928a <k_thread_name_get>:
}
   2928a:	2000      	movs	r0, #0
   2928c:	4770      	bx	lr

0002928e <z_impl_k_thread_start>:
	z_sched_start(thread);
   2928e:	f7f7 bd81 	b.w	20d94 <z_sched_start>

00029292 <z_pm_save_idle_exit>:
{
   29292:	b508      	push	{r3, lr}
	pm_system_resume();
   29294:	f7e6 fb3a 	bl	f90c <pm_system_resume>
}
   29298:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
   2929c:	f7ff b89e 	b.w	283dc <sys_clock_idle_exit>

000292a0 <adjust_owner_prio.isra.0>:
	if (mutex->owner->base.prio != new_prio) {
   292a0:	f990 300e 	ldrsb.w	r3, [r0, #14]
   292a4:	428b      	cmp	r3, r1
   292a6:	d001      	beq.n	292ac <adjust_owner_prio.isra.0+0xc>
		return z_set_prio(mutex->owner, new_prio);
   292a8:	f7f8 b876 	b.w	21398 <z_set_prio>
}
   292ac:	2000      	movs	r0, #0
   292ae:	4770      	bx	lr

000292b0 <z_impl_k_mutex_init>:
{
   292b0:	4603      	mov	r3, r0
	mutex->owner = NULL;
   292b2:	2000      	movs	r0, #0
   292b4:	e9c3 3300 	strd	r3, r3, [r3]
	mutex->lock_count = 0U;
   292b8:	e9c3 0002 	strd	r0, r0, [r3, #8]
}
   292bc:	4770      	bx	lr

000292be <z_queue_node_peek>:
{
   292be:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
   292c0:	4604      	mov	r4, r0
   292c2:	b130      	cbz	r0, 292d2 <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
   292c4:	6802      	ldr	r2, [r0, #0]
   292c6:	0793      	lsls	r3, r2, #30
   292c8:	d003      	beq.n	292d2 <z_queue_node_peek+0x14>
		ret = anode->data;
   292ca:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
   292cc:	b109      	cbz	r1, 292d2 <z_queue_node_peek+0x14>
			k_free(anode);
   292ce:	f000 f9bc 	bl	2964a <k_free>
}
   292d2:	4620      	mov	r0, r4
   292d4:	bd10      	pop	{r4, pc}

000292d6 <z_impl_k_queue_init>:
	list->head = NULL;
   292d6:	2300      	movs	r3, #0
	list->tail = NULL;
   292d8:	e9c0 3300 	strd	r3, r3, [r0]
	queue->lock = (struct k_spinlock) {};
   292dc:	6083      	str	r3, [r0, #8]
   292de:	f100 030c 	add.w	r3, r0, #12
   292e2:	e9c0 3303 	strd	r3, r3, [r0, #12]
	sys_dlist_init(&queue->poll_events);
   292e6:	f100 0314 	add.w	r3, r0, #20
   292ea:	e9c0 3305 	strd	r3, r3, [r0, #20]
}
   292ee:	4770      	bx	lr

000292f0 <k_queue_append>:
	(void)queue_insert(queue, NULL, data, false, true);
   292f0:	2301      	movs	r3, #1
{
   292f2:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
   292f4:	9300      	str	r3, [sp, #0]
   292f6:	2300      	movs	r3, #0
{
   292f8:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
   292fa:	4619      	mov	r1, r3
   292fc:	f7f6 fbf2 	bl	1fae4 <queue_insert>
}
   29300:	b003      	add	sp, #12
   29302:	f85d fb04 	ldr.w	pc, [sp], #4

00029306 <k_queue_prepend>:
	(void)queue_insert(queue, NULL, data, false, false);
   29306:	2300      	movs	r3, #0
{
   29308:	b507      	push	{r0, r1, r2, lr}
   2930a:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, false);
   2930c:	9300      	str	r3, [sp, #0]
   2930e:	4619      	mov	r1, r3
   29310:	f7f6 fbe8 	bl	1fae4 <queue_insert>
}
   29314:	b003      	add	sp, #12
   29316:	f85d fb04 	ldr.w	pc, [sp], #4

0002931a <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   2931a:	b15a      	cbz	r2, 29334 <z_impl_k_sem_init+0x1a>
   2931c:	428a      	cmp	r2, r1
   2931e:	d309      	bcc.n	29334 <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
   29320:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
   29324:	e9c0 1202 	strd	r1, r2, [r0, #8]
   29328:	e9c0 0000 	strd	r0, r0, [r0]
   2932c:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
   29330:	2000      	movs	r0, #0
   29332:	4770      	bx	lr
		return -EINVAL;
   29334:	f06f 0015 	mvn.w	r0, #21
}
   29338:	4770      	bx	lr

0002933a <flag_test_and_clear>:
	*flagp &= ~BIT(bit);
   2933a:	2301      	movs	r3, #1
	return (*flagp & BIT(bit)) != 0U;
   2933c:	6802      	ldr	r2, [r0, #0]
	*flagp &= ~BIT(bit);
   2933e:	408b      	lsls	r3, r1
   29340:	ea22 0303 	bic.w	r3, r2, r3
   29344:	6003      	str	r3, [r0, #0]
	return (*flagp & BIT(bit)) != 0U;
   29346:	fa22 f001 	lsr.w	r0, r2, r1
}
   2934a:	f000 0001 	and.w	r0, r0, #1
   2934e:	4770      	bx	lr

00029350 <unschedule_locked>:
{
   29350:	b538      	push	{r3, r4, r5, lr}
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   29352:	2103      	movs	r1, #3
{
   29354:	4605      	mov	r5, r0
	if (flag_test_and_clear(&work->flags, K_WORK_DELAYED_BIT)) {
   29356:	300c      	adds	r0, #12
   29358:	f7ff ffef 	bl	2933a <flag_test_and_clear>
   2935c:	4604      	mov	r4, r0
   2935e:	b118      	cbz	r0, 29368 <unschedule_locked+0x18>
		z_abort_timeout(&dwork->timeout);
   29360:	f105 0010 	add.w	r0, r5, #16
   29364:	f7f8 fe56 	bl	22014 <z_abort_timeout>
}
   29368:	4620      	mov	r0, r4
   2936a:	bd38      	pop	{r3, r4, r5, pc}

0002936c <notify_queue_locked.isra.0>:
	if (queue != NULL) {
   2936c:	b120      	cbz	r0, 29378 <notify_queue_locked.isra.0+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
   2936e:	2200      	movs	r2, #0
   29370:	3090      	adds	r0, #144	; 0x90
   29372:	4611      	mov	r1, r2
   29374:	f7f8 bcb0 	b.w	21cd8 <z_sched_wake>
}
   29378:	4770      	bx	lr

0002937a <cancel_async_locked>:
{
   2937a:	b570      	push	{r4, r5, r6, lr}
	return (*flagp & BIT(bit)) != 0U;
   2937c:	68c3      	ldr	r3, [r0, #12]
{
   2937e:	4604      	mov	r4, r0
	if (!flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
   29380:	f3c3 0640 	ubfx	r6, r3, #1, #1
   29384:	079b      	lsls	r3, r3, #30
   29386:	d416      	bmi.n	293b6 <cancel_async_locked+0x3c>
		queue_remove_locked(work->queue, work);
   29388:	6885      	ldr	r5, [r0, #8]
	if (flag_test_and_clear(&work->flags, K_WORK_QUEUED_BIT)) {
   2938a:	2102      	movs	r1, #2
   2938c:	300c      	adds	r0, #12
   2938e:	f7ff ffd4 	bl	2933a <flag_test_and_clear>
   29392:	b180      	cbz	r0, 293b6 <cancel_async_locked+0x3c>
	return list->head;
   29394:	f8d5 2088 	ldr.w	r2, [r5, #136]	; 0x88
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   29398:	b16a      	cbz	r2, 293b6 <cancel_async_locked+0x3c>
   2939a:	4294      	cmp	r4, r2
   2939c:	d11d      	bne.n	293da <cancel_async_locked+0x60>
	return node->next;
   2939e:	6822      	ldr	r2, [r4, #0]
Z_GENLIST_REMOVE(slist, snode)
   293a0:	b99e      	cbnz	r6, 293ca <cancel_async_locked+0x50>
   293a2:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
	list->head = node;
   293a6:	f8c5 2088 	str.w	r2, [r5, #136]	; 0x88
Z_GENLIST_REMOVE(slist, snode)
   293aa:	429c      	cmp	r4, r3
   293ac:	d101      	bne.n	293b2 <cancel_async_locked+0x38>
	list->tail = node;
   293ae:	f8c5 208c 	str.w	r2, [r5, #140]	; 0x8c
	parent->next = child;
   293b2:	2300      	movs	r3, #0
   293b4:	6023      	str	r3, [r4, #0]
	return *flagp;
   293b6:	68e3      	ldr	r3, [r4, #12]
	if (ret != 0) {
   293b8:	f013 000f 	ands.w	r0, r3, #15
	*flagp |= BIT(bit);
   293bc:	bf1e      	ittt	ne
   293be:	f043 0302 	orrne.w	r3, r3, #2
   293c2:	60e3      	strne	r3, [r4, #12]
	return flags_get(&work->flags) & K_WORK_MASK;
   293c4:	f040 0002 	orrne.w	r0, r0, #2
}
   293c8:	bd70      	pop	{r4, r5, r6, pc}
   293ca:	6032      	str	r2, [r6, #0]
Z_GENLIST_REMOVE(slist, snode)
   293cc:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
   293d0:	4294      	cmp	r4, r2
	list->tail = node;
   293d2:	bf08      	it	eq
   293d4:	f8c5 608c 	streq.w	r6, [r5, #140]	; 0x8c
}
   293d8:	e7eb      	b.n	293b2 <cancel_async_locked+0x38>
	return node->next;
   293da:	4616      	mov	r6, r2
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
   293dc:	6812      	ldr	r2, [r2, #0]
   293de:	e7db      	b.n	29398 <cancel_async_locked+0x1e>

000293e0 <k_work_submit_to_queue>:
{
   293e0:	b510      	push	{r4, lr}
	int ret = z_work_submit_to_queue(queue, work);
   293e2:	f7f6 ff97 	bl	20314 <z_work_submit_to_queue>
	if (ret > 0) {
   293e6:	1e04      	subs	r4, r0, #0
   293e8:	dd09      	ble.n	293fe <k_work_submit_to_queue+0x1e>
	__asm__ volatile(
   293ea:	f04f 0320 	mov.w	r3, #32
   293ee:	f3ef 8011 	mrs	r0, BASEPRI
   293f2:	f383 8812 	msr	BASEPRI_MAX, r3
   293f6:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   293fa:	f000 f80d 	bl	29418 <z_reschedule_irqlock>
}
   293fe:	4620      	mov	r0, r4
   29400:	bd10      	pop	{r4, pc}

00029402 <k_work_delayable_busy_get>:
int k_work_delayable_busy_get(const struct k_work_delayable *dwork)
   29402:	f7f6 bf41 	b.w	20288 <k_work_busy_get>

00029406 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   29406:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   2940a:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   2940e:	4283      	cmp	r3, r0
		return b2 - b1;
   29410:	bf14      	ite	ne
   29412:	1ac0      	subne	r0, r0, r3
	return 0;
   29414:	2000      	moveq	r0, #0
}
   29416:	4770      	bx	lr

00029418 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   29418:	4603      	mov	r3, r0
   2941a:	b920      	cbnz	r0, 29426 <z_reschedule_irqlock+0xe>
   2941c:	f3ef 8205 	mrs	r2, IPSR
   29420:	b90a      	cbnz	r2, 29426 <z_reschedule_irqlock+0xe>
   29422:	f7e6 be5d 	b.w	100e0 <arch_swap>
	__asm__ volatile(
   29426:	f383 8811 	msr	BASEPRI, r3
   2942a:	f3bf 8f6f 	isb	sy
}
   2942e:	4770      	bx	lr

00029430 <z_reschedule_unlocked>:
	__asm__ volatile(
   29430:	f04f 0320 	mov.w	r3, #32
   29434:	f3ef 8011 	mrs	r0, BASEPRI
   29438:	f383 8812 	msr	BASEPRI_MAX, r3
   2943c:	f3bf 8f6f 	isb	sy
   29440:	f7ff bfea 	b.w	29418 <z_reschedule_irqlock>

00029444 <z_unpend_all>:
{
   29444:	b538      	push	{r3, r4, r5, lr}
   29446:	4605      	mov	r5, r0
	int need_sched = 0;
   29448:	2000      	movs	r0, #0
	return list->head == list;
   2944a:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   2944c:	42a5      	cmp	r5, r4
   2944e:	d000      	beq.n	29452 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
   29450:	b904      	cbnz	r4, 29454 <z_unpend_all+0x10>
}
   29452:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
   29454:	4620      	mov	r0, r4
   29456:	f7f8 f8b9 	bl	215cc <z_unpend_thread>
		z_ready_thread(thread);
   2945a:	4620      	mov	r0, r4
   2945c:	f7f7 fbcc 	bl	20bf8 <z_ready_thread>
		need_sched = 1;
   29460:	2001      	movs	r0, #1
   29462:	e7f2      	b.n	2944a <z_unpend_all+0x6>

00029464 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   29464:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   29466:	f7f8 ff57 	bl	22318 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   2946a:	bd08      	pop	{r3, pc}

0002946c <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
   2946c:	f7f8 bf54 	b.w	22318 <sys_clock_tick_get>

00029470 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   29470:	b108      	cbz	r0, 29476 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   29472:	f7e4 bbad 	b.w	dbd0 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   29476:	4770      	bx	lr

00029478 <sys_clock_timeout_end_calc>:
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   29478:	f1b1 3fff 	cmp.w	r1, #4294967295
   2947c:	bf08      	it	eq
   2947e:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
   29482:	b538      	push	{r3, r4, r5, lr}
   29484:	460c      	mov	r4, r1
   29486:	4605      	mov	r5, r0
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
   29488:	d014      	beq.n	294b4 <sys_clock_timeout_end_calc+0x3c>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
   2948a:	4308      	orrs	r0, r1
   2948c:	d103      	bne.n	29496 <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
   2948e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
   29492:	f7f8 bf41 	b.w	22318 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
   29496:	f06f 0001 	mvn.w	r0, #1
   2949a:	f04f 33ff 	mov.w	r3, #4294967295
   2949e:	1b40      	subs	r0, r0, r5
   294a0:	eb63 0101 	sbc.w	r1, r3, r1
   294a4:	2900      	cmp	r1, #0
   294a6:	da04      	bge.n	294b2 <sys_clock_timeout_end_calc+0x3a>
		return sys_clock_tick_get() + MAX(1, dt);
   294a8:	f7f8 ff36 	bl	22318 <sys_clock_tick_get>
   294ac:	1940      	adds	r0, r0, r5
   294ae:	eb41 0104 	adc.w	r1, r1, r4
}
   294b2:	bd38      	pop	{r3, r4, r5, pc}
		return UINT64_MAX;
   294b4:	f04f 30ff 	mov.w	r0, #4294967295
   294b8:	4601      	mov	r1, r0
   294ba:	e7fa      	b.n	294b2 <sys_clock_timeout_end_calc+0x3a>

000294bc <k_timer_init>:
	timer->status = 0U;
   294bc:	2300      	movs	r3, #0
	timer->stop_fn = stop_fn;
   294be:	e9c0 1208 	strd	r1, r2, [r0, #32]
   294c2:	f100 0218 	add.w	r2, r0, #24
	list->tail = (sys_dnode_t *)list;
   294c6:	e9c0 2206 	strd	r2, r2, [r0, #24]
	node->prev = NULL;
   294ca:	e9c0 3300 	strd	r3, r3, [r0]
	timer->status = 0U;
   294ce:	6303      	str	r3, [r0, #48]	; 0x30
	timer->user_data = NULL;
   294d0:	6343      	str	r3, [r0, #52]	; 0x34
}
   294d2:	4770      	bx	lr

000294d4 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
   294d4:	b510      	push	{r4, lr}
   294d6:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	bool inactive = (z_abort_timeout(&timer->timeout) != 0);
   294d8:	f7f8 fd9c 	bl	22014 <z_abort_timeout>

	if (inactive) {
   294dc:	b9b0      	cbnz	r0, 2950c <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
   294de:	6a63      	ldr	r3, [r4, #36]	; 0x24
   294e0:	b10b      	cbz	r3, 294e6 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
   294e2:	4620      	mov	r0, r4
   294e4:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
   294e6:	f104 0018 	add.w	r0, r4, #24
   294ea:	f7f8 f911 	bl	21710 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
   294ee:	b168      	cbz	r0, 2950c <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
   294f0:	f7f7 fb82 	bl	20bf8 <z_ready_thread>
   294f4:	f04f 0320 	mov.w	r3, #32
   294f8:	f3ef 8011 	mrs	r0, BASEPRI
   294fc:	f383 8812 	msr	BASEPRI_MAX, r3
   29500:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
   29504:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   29508:	f7ff bf86 	b.w	29418 <z_reschedule_irqlock>
   2950c:	bd10      	pop	{r4, pc}

0002950e <add_event>:
{
   2950e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29510:	460d      	mov	r5, r1
	return sys_dlist_is_empty(list) ? NULL : list->tail;
   29512:	e9d0 1300 	ldrd	r1, r3, [r0]
   29516:	4288      	cmp	r0, r1
   29518:	4604      	mov	r4, r0
   2951a:	d105      	bne.n	29528 <add_event+0x1a>
	sys_dnode_t *const tail = list->tail;
   2951c:	6863      	ldr	r3, [r4, #4]
	node->prev = tail;
   2951e:	e9c5 4300 	strd	r4, r3, [r5]
	tail->next = node;
   29522:	601d      	str	r5, [r3, #0]
	list->tail = node;
   29524:	6065      	str	r5, [r4, #4]
   29526:	e01d      	b.n	29564 <add_event+0x56>
	if ((pending == NULL) ||
   29528:	2b00      	cmp	r3, #0
   2952a:	d0f7      	beq.n	2951c <add_event+0xe>
		(z_sched_prio_cmp(poller_thread(pending->poller),
   2952c:	6898      	ldr	r0, [r3, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   2952e:	b100      	cbz	r0, 29532 <add_event+0x24>
   29530:	3860      	subs	r0, #96	; 0x60
   29532:	f1a2 0760 	sub.w	r7, r2, #96	; 0x60
		(z_sched_prio_cmp(poller_thread(pending->poller),
   29536:	4639      	mov	r1, r7
   29538:	f7ff ff65 	bl	29406 <z_sched_prio_cmp>
	if ((pending == NULL) ||
   2953c:	2800      	cmp	r0, #0
   2953e:	dced      	bgt.n	2951c <add_event+0xe>
	return list->head == list;
   29540:	6826      	ldr	r6, [r4, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   29542:	42b4      	cmp	r4, r6
   29544:	d0ea      	beq.n	2951c <add_event+0xe>
	SYS_DLIST_FOR_EACH_CONTAINER(events, pending, _node) {
   29546:	2e00      	cmp	r6, #0
   29548:	d0e8      	beq.n	2951c <add_event+0xe>
		if (z_sched_prio_cmp(poller_thread(poller),
   2954a:	68b1      	ldr	r1, [r6, #8]
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   2954c:	b101      	cbz	r1, 29550 <add_event+0x42>
   2954e:	3960      	subs	r1, #96	; 0x60
		if (z_sched_prio_cmp(poller_thread(poller),
   29550:	4638      	mov	r0, r7
   29552:	f7ff ff58 	bl	29406 <z_sched_prio_cmp>
   29556:	2800      	cmp	r0, #0
   29558:	dd05      	ble.n	29566 <add_event+0x58>
	sys_dnode_t *const prev = successor->prev;
   2955a:	6873      	ldr	r3, [r6, #4]
	node->next = successor;
   2955c:	e9c5 6300 	strd	r6, r3, [r5]
	prev->next = node;
   29560:	601d      	str	r5, [r3, #0]
	successor->prev = node;
   29562:	6075      	str	r5, [r6, #4]
}
   29564:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
   29566:	6863      	ldr	r3, [r4, #4]
   29568:	429e      	cmp	r6, r3
   2956a:	d0d7      	beq.n	2951c <add_event+0xe>
   2956c:	6836      	ldr	r6, [r6, #0]
   2956e:	e7ea      	b.n	29546 <add_event+0x38>

00029570 <signal_poll_event>:
{
   29570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
   29574:	6884      	ldr	r4, [r0, #8]
{
   29576:	4605      	mov	r5, r0
   29578:	460e      	mov	r6, r1
	if (poller != NULL) {
   2957a:	b144      	cbz	r4, 2958e <signal_poll_event+0x1e>
		if (poller->mode == MODE_POLL) {
   2957c:	7863      	ldrb	r3, [r4, #1]
   2957e:	2b01      	cmp	r3, #1
   29580:	d12e      	bne.n	295e0 <signal_poll_event+0x70>
	if (!z_is_thread_pending(thread)) {
   29582:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   29586:	f013 0302 	ands.w	r3, r3, #2
   2958a:	d10a      	bne.n	295a2 <signal_poll_event+0x32>
		poller->is_polling = false;
   2958c:	7023      	strb	r3, [r4, #0]
	event->poller = NULL;
   2958e:	2000      	movs	r0, #0
	event->state |= state;
   29590:	68eb      	ldr	r3, [r5, #12]
	event->poller = NULL;
   29592:	60a8      	str	r0, [r5, #8]
	event->state |= state;
   29594:	f3c3 3286 	ubfx	r2, r3, #14, #7
   29598:	4316      	orrs	r6, r2
   2959a:	f366 3394 	bfi	r3, r6, #14, #7
   2959e:	60eb      	str	r3, [r5, #12]
	return retcode;
   295a0:	e03e      	b.n	29620 <signal_poll_event+0xb0>
	if (z_is_thread_timeout_expired(thread)) {
   295a2:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
   295a6:	f1b3 3fff 	cmp.w	r3, #4294967295
   295aa:	bf08      	it	eq
   295ac:	f112 0f02 	cmneq.w	r2, #2
   295b0:	d032      	beq.n	29618 <signal_poll_event+0xa8>
	return p ? CONTAINER_OF(p, struct k_thread, poller) : NULL;
   295b2:	f1a4 0860 	sub.w	r8, r4, #96	; 0x60
	z_unpend_thread(thread);
   295b6:	4640      	mov	r0, r8
   295b8:	f7f8 f808 	bl	215cc <z_unpend_thread>
	arch_thread_return_value_set(thread,
   295bc:	2e08      	cmp	r6, #8
   295be:	bf0c      	ite	eq
   295c0:	f06f 0303 	mvneq.w	r3, #3
   295c4:	2300      	movne	r3, #0
   295c6:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
   295c8:	f814 3c53 	ldrb.w	r3, [r4, #-83]
   295cc:	06db      	lsls	r3, r3, #27
   295ce:	d109      	bne.n	295e4 <signal_poll_event+0x74>
   295d0:	f854 7c48 	ldr.w	r7, [r4, #-72]
   295d4:	b937      	cbnz	r7, 295e4 <signal_poll_event+0x74>
	z_ready_thread(thread);
   295d6:	4640      	mov	r0, r8
   295d8:	f7f7 fb0e 	bl	20bf8 <z_ready_thread>
		poller->is_polling = false;
   295dc:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
   295de:	e7d6      	b.n	2958e <signal_poll_event+0x1e>
		} else if (poller->mode == MODE_TRIGGERED) {
   295e0:	2b02      	cmp	r3, #2
   295e2:	d001      	beq.n	295e8 <signal_poll_event+0x78>
		poller->is_polling = false;
   295e4:	2300      	movs	r3, #0
   295e6:	e7d1      	b.n	2958c <signal_poll_event+0x1c>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
   295e8:	7823      	ldrb	r3, [r4, #0]
   295ea:	2b00      	cmp	r3, #0
   295ec:	d0cf      	beq.n	2958e <signal_poll_event+0x1e>
   295ee:	f854 7c04 	ldr.w	r7, [r4, #-4]
   295f2:	2f00      	cmp	r7, #0
   295f4:	d0f2      	beq.n	295dc <signal_poll_event+0x6c>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
		twork->poll_result = 0;
   295f6:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
   295fa:	f1a4 0914 	sub.w	r9, r4, #20
   295fe:	f104 0014 	add.w	r0, r4, #20
   29602:	f7f8 fd07 	bl	22014 <z_abort_timeout>
		z_work_submit_to_queue(work_q, &twork->work);
   29606:	4649      	mov	r1, r9
   29608:	4638      	mov	r0, r7
		twork->poll_result = 0;
   2960a:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		z_work_submit_to_queue(work_q, &twork->work);
   2960e:	f7f6 fe81 	bl	20314 <z_work_submit_to_queue>
		poller->is_polling = false;
   29612:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
   29616:	e7ba      	b.n	2958e <signal_poll_event+0x1e>
		poller->is_polling = false;
   29618:	2300      	movs	r3, #0
		return -EAGAIN;
   2961a:	f06f 000a 	mvn.w	r0, #10
		poller->is_polling = false;
   2961e:	7023      	strb	r3, [r4, #0]
}
   29620:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00029624 <z_handle_obj_poll_events>:
{
   29624:	4603      	mov	r3, r0
	return list->head == list;
   29626:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
   29628:	4283      	cmp	r3, r0
   2962a:	d008      	beq.n	2963e <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
   2962c:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
   29630:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   29632:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   29634:	2300      	movs	r3, #0
	node->prev = NULL;
   29636:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
   2963a:	f7ff bf99 	b.w	29570 <signal_poll_event>
}
   2963e:	4770      	bx	lr

00029640 <z_impl_k_poll_signal_init>:
	sig->signaled = 0U;
   29640:	2300      	movs	r3, #0
	list->tail = (sys_dnode_t *)list;
   29642:	e9c0 0000 	strd	r0, r0, [r0]
   29646:	6083      	str	r3, [r0, #8]
}
   29648:	4770      	bx	lr

0002964a <k_free>:
	if (ptr != NULL) {
   2964a:	b120      	cbz	r0, 29656 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
   2964c:	1f01      	subs	r1, r0, #4
   2964e:	f850 0c04 	ldr.w	r0, [r0, #-4]
   29652:	f7f5 be2f 	b.w	1f2b4 <k_heap_free>
}
   29656:	4770      	bx	lr

00029658 <k_malloc>:
{
   29658:	4601      	mov	r1, r0
	void *ret = k_aligned_alloc(sizeof(void *), size);
   2965a:	2004      	movs	r0, #4
   2965c:	f7f9 bb22 	b.w	22ca4 <k_aligned_alloc>

00029660 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
   29660:	4770      	bx	lr

00029662 <memcmp>:
   29662:	3901      	subs	r1, #1
   29664:	4402      	add	r2, r0
   29666:	b510      	push	{r4, lr}
   29668:	4290      	cmp	r0, r2
   2966a:	d101      	bne.n	29670 <memcmp+0xe>
   2966c:	2000      	movs	r0, #0
   2966e:	e005      	b.n	2967c <memcmp+0x1a>
   29670:	7803      	ldrb	r3, [r0, #0]
   29672:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   29676:	42a3      	cmp	r3, r4
   29678:	d001      	beq.n	2967e <memcmp+0x1c>
   2967a:	1b18      	subs	r0, r3, r4
   2967c:	bd10      	pop	{r4, pc}
   2967e:	3001      	adds	r0, #1
   29680:	e7f2      	b.n	29668 <memcmp+0x6>

00029682 <memcpy>:
   29682:	440a      	add	r2, r1
   29684:	1e43      	subs	r3, r0, #1
   29686:	4291      	cmp	r1, r2
   29688:	d100      	bne.n	2968c <memcpy+0xa>
   2968a:	4770      	bx	lr
   2968c:	b510      	push	{r4, lr}
   2968e:	f811 4b01 	ldrb.w	r4, [r1], #1
   29692:	4291      	cmp	r1, r2
   29694:	f803 4f01 	strb.w	r4, [r3, #1]!
   29698:	d1f9      	bne.n	2968e <memcpy+0xc>
   2969a:	bd10      	pop	{r4, pc}

0002969c <__memcpy_chk>:
   2969c:	429a      	cmp	r2, r3
   2969e:	b508      	push	{r3, lr}
   296a0:	d901      	bls.n	296a6 <__memcpy_chk+0xa>
   296a2:	f7e7 fc7b 	bl	10f9c <__chk_fail>
   296a6:	4281      	cmp	r1, r0
   296a8:	d804      	bhi.n	296b4 <__memcpy_chk+0x18>
   296aa:	188b      	adds	r3, r1, r2
   296ac:	4298      	cmp	r0, r3
   296ae:	d3f8      	bcc.n	296a2 <__memcpy_chk+0x6>
   296b0:	4281      	cmp	r1, r0
   296b2:	d102      	bne.n	296ba <__memcpy_chk+0x1e>
   296b4:	1883      	adds	r3, r0, r2
   296b6:	4299      	cmp	r1, r3
   296b8:	d3f3      	bcc.n	296a2 <__memcpy_chk+0x6>
   296ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   296be:	f7ff bfe0 	b.w	29682 <memcpy>

000296c2 <memmove>:
   296c2:	4288      	cmp	r0, r1
   296c4:	b510      	push	{r4, lr}
   296c6:	eb01 0402 	add.w	r4, r1, r2
   296ca:	d902      	bls.n	296d2 <memmove+0x10>
   296cc:	4284      	cmp	r4, r0
   296ce:	4623      	mov	r3, r4
   296d0:	d807      	bhi.n	296e2 <memmove+0x20>
   296d2:	1e43      	subs	r3, r0, #1
   296d4:	42a1      	cmp	r1, r4
   296d6:	d008      	beq.n	296ea <memmove+0x28>
   296d8:	f811 2b01 	ldrb.w	r2, [r1], #1
   296dc:	f803 2f01 	strb.w	r2, [r3, #1]!
   296e0:	e7f8      	b.n	296d4 <memmove+0x12>
   296e2:	4402      	add	r2, r0
   296e4:	4601      	mov	r1, r0
   296e6:	428a      	cmp	r2, r1
   296e8:	d100      	bne.n	296ec <memmove+0x2a>
   296ea:	bd10      	pop	{r4, pc}
   296ec:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   296f0:	f802 4d01 	strb.w	r4, [r2, #-1]!
   296f4:	e7f7      	b.n	296e6 <memmove+0x24>

000296f6 <memset>:
   296f6:	4402      	add	r2, r0
   296f8:	4603      	mov	r3, r0
   296fa:	4293      	cmp	r3, r2
   296fc:	d100      	bne.n	29700 <memset+0xa>
   296fe:	4770      	bx	lr
   29700:	f803 1b01 	strb.w	r1, [r3], #1
   29704:	e7f9      	b.n	296fa <memset+0x4>

00029706 <_calloc_r>:
   29706:	b538      	push	{r3, r4, r5, lr}
   29708:	fb02 f501 	mul.w	r5, r2, r1
   2970c:	4629      	mov	r1, r5
   2970e:	f7f9 fbb5 	bl	22e7c <_malloc_r>
   29712:	4604      	mov	r4, r0
   29714:	b118      	cbz	r0, 2971e <_calloc_r+0x18>
   29716:	462a      	mov	r2, r5
   29718:	2100      	movs	r1, #0
   2971a:	f7ff ffec 	bl	296f6 <memset>
   2971e:	4620      	mov	r0, r4
   29720:	bd38      	pop	{r3, r4, r5, pc}

00029722 <__cvt>:
   29722:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29726:	b089      	sub	sp, #36	; 0x24
   29728:	2b00      	cmp	r3, #0
   2972a:	461d      	mov	r5, r3
   2972c:	4614      	mov	r4, r2
   2972e:	bfba      	itte	lt
   29730:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
   29734:	4614      	movlt	r4, r2
   29736:	2300      	movge	r3, #0
   29738:	9a14      	ldr	r2, [sp, #80]	; 0x50
   2973a:	bfbc      	itt	lt
   2973c:	461d      	movlt	r5, r3
   2973e:	232d      	movlt	r3, #45	; 0x2d
   29740:	e9dd 9815 	ldrd	r9, r8, [sp, #84]	; 0x54
   29744:	e9dd 6b12 	ldrd	r6, fp, [sp, #72]	; 0x48
   29748:	f028 0a20 	bic.w	sl, r8, #32
   2974c:	7013      	strb	r3, [r2, #0]
   2974e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   29752:	d005      	beq.n	29760 <__cvt+0x3e>
   29754:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
   29758:	d100      	bne.n	2975c <__cvt+0x3a>
   2975a:	3601      	adds	r6, #1
   2975c:	2302      	movs	r3, #2
   2975e:	e000      	b.n	29762 <__cvt+0x40>
   29760:	2303      	movs	r3, #3
   29762:	aa07      	add	r2, sp, #28
   29764:	9204      	str	r2, [sp, #16]
   29766:	aa06      	add	r2, sp, #24
   29768:	e9cd 3600 	strd	r3, r6, [sp]
   2976c:	e9cd 9202 	strd	r9, r2, [sp, #8]
   29770:	462b      	mov	r3, r5
   29772:	4622      	mov	r2, r4
   29774:	f7e0 fa80 	bl	9c78 <_dtoa_r>
   29778:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
   2977c:	4607      	mov	r7, r0
   2977e:	d119      	bne.n	297b4 <__cvt+0x92>
   29780:	f01b 0f01 	tst.w	fp, #1
   29784:	d00e      	beq.n	297a4 <__cvt+0x82>
   29786:	eb07 0806 	add.w	r8, r7, r6
   2978a:	2200      	movs	r2, #0
   2978c:	2300      	movs	r3, #0
   2978e:	4620      	mov	r0, r4
   29790:	4629      	mov	r1, r5
   29792:	f7df fc1d 	bl	8fd0 <__aeabi_dcmpeq>
   29796:	b108      	cbz	r0, 2979c <__cvt+0x7a>
   29798:	f8cd 801c 	str.w	r8, [sp, #28]
   2979c:	2230      	movs	r2, #48	; 0x30
   2979e:	9b07      	ldr	r3, [sp, #28]
   297a0:	4543      	cmp	r3, r8
   297a2:	d321      	bcc.n	297e8 <__cvt+0xc6>
   297a4:	9b07      	ldr	r3, [sp, #28]
   297a6:	4638      	mov	r0, r7
   297a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   297aa:	1bdb      	subs	r3, r3, r7
   297ac:	6013      	str	r3, [r2, #0]
   297ae:	b009      	add	sp, #36	; 0x24
   297b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   297b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
   297b8:	d0e2      	beq.n	29780 <__cvt+0x5e>
   297ba:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
   297be:	eb00 0806 	add.w	r8, r0, r6
   297c2:	d1e2      	bne.n	2978a <__cvt+0x68>
   297c4:	7803      	ldrb	r3, [r0, #0]
   297c6:	2b30      	cmp	r3, #48	; 0x30
   297c8:	d10a      	bne.n	297e0 <__cvt+0xbe>
   297ca:	2200      	movs	r2, #0
   297cc:	2300      	movs	r3, #0
   297ce:	4620      	mov	r0, r4
   297d0:	4629      	mov	r1, r5
   297d2:	f7df fbfd 	bl	8fd0 <__aeabi_dcmpeq>
   297d6:	b918      	cbnz	r0, 297e0 <__cvt+0xbe>
   297d8:	f1c6 0601 	rsb	r6, r6, #1
   297dc:	f8c9 6000 	str.w	r6, [r9]
   297e0:	f8d9 3000 	ldr.w	r3, [r9]
   297e4:	4498      	add	r8, r3
   297e6:	e7d0      	b.n	2978a <__cvt+0x68>
   297e8:	1c59      	adds	r1, r3, #1
   297ea:	9107      	str	r1, [sp, #28]
   297ec:	701a      	strb	r2, [r3, #0]
   297ee:	e7d6      	b.n	2979e <__cvt+0x7c>

000297f0 <__exponent>:
   297f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   297f2:	2900      	cmp	r1, #0
   297f4:	7002      	strb	r2, [r0, #0]
   297f6:	bfba      	itte	lt
   297f8:	4249      	neglt	r1, r1
   297fa:	232d      	movlt	r3, #45	; 0x2d
   297fc:	232b      	movge	r3, #43	; 0x2b
   297fe:	2909      	cmp	r1, #9
   29800:	7043      	strb	r3, [r0, #1]
   29802:	dd28      	ble.n	29856 <__exponent+0x66>
   29804:	f10d 0307 	add.w	r3, sp, #7
   29808:	270a      	movs	r7, #10
   2980a:	461d      	mov	r5, r3
   2980c:	461a      	mov	r2, r3
   2980e:	3b01      	subs	r3, #1
   29810:	fbb1 f6f7 	udiv	r6, r1, r7
   29814:	fb07 1416 	mls	r4, r7, r6, r1
   29818:	3430      	adds	r4, #48	; 0x30
   2981a:	f802 4c01 	strb.w	r4, [r2, #-1]
   2981e:	460c      	mov	r4, r1
   29820:	4631      	mov	r1, r6
   29822:	2c63      	cmp	r4, #99	; 0x63
   29824:	dcf2      	bgt.n	2980c <__exponent+0x1c>
   29826:	3130      	adds	r1, #48	; 0x30
   29828:	1e94      	subs	r4, r2, #2
   2982a:	f803 1c01 	strb.w	r1, [r3, #-1]
   2982e:	1c41      	adds	r1, r0, #1
   29830:	4623      	mov	r3, r4
   29832:	42ab      	cmp	r3, r5
   29834:	d30a      	bcc.n	2984c <__exponent+0x5c>
   29836:	f10d 0309 	add.w	r3, sp, #9
   2983a:	1a9b      	subs	r3, r3, r2
   2983c:	42ac      	cmp	r4, r5
   2983e:	bf88      	it	hi
   29840:	2300      	movhi	r3, #0
   29842:	3302      	adds	r3, #2
   29844:	4403      	add	r3, r0
   29846:	1a18      	subs	r0, r3, r0
   29848:	b003      	add	sp, #12
   2984a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   2984c:	f813 6b01 	ldrb.w	r6, [r3], #1
   29850:	f801 6f01 	strb.w	r6, [r1, #1]!
   29854:	e7ed      	b.n	29832 <__exponent+0x42>
   29856:	2330      	movs	r3, #48	; 0x30
   29858:	3130      	adds	r1, #48	; 0x30
   2985a:	7083      	strb	r3, [r0, #2]
   2985c:	1d03      	adds	r3, r0, #4
   2985e:	70c1      	strb	r1, [r0, #3]
   29860:	e7f1      	b.n	29846 <__exponent+0x56>

00029862 <_printf_common>:
   29862:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   29866:	4616      	mov	r6, r2
   29868:	4698      	mov	r8, r3
   2986a:	688a      	ldr	r2, [r1, #8]
   2986c:	4607      	mov	r7, r0
   2986e:	690b      	ldr	r3, [r1, #16]
   29870:	460c      	mov	r4, r1
   29872:	f8dd 9020 	ldr.w	r9, [sp, #32]
   29876:	4293      	cmp	r3, r2
   29878:	bfb8      	it	lt
   2987a:	4613      	movlt	r3, r2
   2987c:	6033      	str	r3, [r6, #0]
   2987e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   29882:	b10a      	cbz	r2, 29888 <_printf_common+0x26>
   29884:	3301      	adds	r3, #1
   29886:	6033      	str	r3, [r6, #0]
   29888:	6823      	ldr	r3, [r4, #0]
   2988a:	0699      	lsls	r1, r3, #26
   2988c:	bf42      	ittt	mi
   2988e:	6833      	ldrmi	r3, [r6, #0]
   29890:	3302      	addmi	r3, #2
   29892:	6033      	strmi	r3, [r6, #0]
   29894:	6825      	ldr	r5, [r4, #0]
   29896:	f015 0506 	ands.w	r5, r5, #6
   2989a:	d106      	bne.n	298aa <_printf_common+0x48>
   2989c:	f104 0a19 	add.w	sl, r4, #25
   298a0:	68e3      	ldr	r3, [r4, #12]
   298a2:	6832      	ldr	r2, [r6, #0]
   298a4:	1a9b      	subs	r3, r3, r2
   298a6:	42ab      	cmp	r3, r5
   298a8:	dc2b      	bgt.n	29902 <_printf_common+0xa0>
   298aa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   298ae:	6822      	ldr	r2, [r4, #0]
   298b0:	3b00      	subs	r3, #0
   298b2:	bf18      	it	ne
   298b4:	2301      	movne	r3, #1
   298b6:	0692      	lsls	r2, r2, #26
   298b8:	d430      	bmi.n	2991c <_printf_common+0xba>
   298ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
   298be:	4641      	mov	r1, r8
   298c0:	4638      	mov	r0, r7
   298c2:	47c8      	blx	r9
   298c4:	3001      	adds	r0, #1
   298c6:	d023      	beq.n	29910 <_printf_common+0xae>
   298c8:	6823      	ldr	r3, [r4, #0]
   298ca:	341a      	adds	r4, #26
   298cc:	f854 2c0a 	ldr.w	r2, [r4, #-10]
   298d0:	f003 0306 	and.w	r3, r3, #6
   298d4:	2b04      	cmp	r3, #4
   298d6:	bf0a      	itet	eq
   298d8:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
   298dc:	2500      	movne	r5, #0
   298de:	6833      	ldreq	r3, [r6, #0]
   298e0:	f04f 0600 	mov.w	r6, #0
   298e4:	bf08      	it	eq
   298e6:	1aed      	subeq	r5, r5, r3
   298e8:	f854 3c12 	ldr.w	r3, [r4, #-18]
   298ec:	bf08      	it	eq
   298ee:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   298f2:	4293      	cmp	r3, r2
   298f4:	bfc4      	itt	gt
   298f6:	1a9b      	subgt	r3, r3, r2
   298f8:	18ed      	addgt	r5, r5, r3
   298fa:	42b5      	cmp	r5, r6
   298fc:	d11a      	bne.n	29934 <_printf_common+0xd2>
   298fe:	2000      	movs	r0, #0
   29900:	e008      	b.n	29914 <_printf_common+0xb2>
   29902:	2301      	movs	r3, #1
   29904:	4652      	mov	r2, sl
   29906:	4641      	mov	r1, r8
   29908:	4638      	mov	r0, r7
   2990a:	47c8      	blx	r9
   2990c:	3001      	adds	r0, #1
   2990e:	d103      	bne.n	29918 <_printf_common+0xb6>
   29910:	f04f 30ff 	mov.w	r0, #4294967295
   29914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   29918:	3501      	adds	r5, #1
   2991a:	e7c1      	b.n	298a0 <_printf_common+0x3e>
   2991c:	18e1      	adds	r1, r4, r3
   2991e:	1c5a      	adds	r2, r3, #1
   29920:	2030      	movs	r0, #48	; 0x30
   29922:	3302      	adds	r3, #2
   29924:	4422      	add	r2, r4
   29926:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   2992a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   2992e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   29932:	e7c2      	b.n	298ba <_printf_common+0x58>
   29934:	2301      	movs	r3, #1
   29936:	4622      	mov	r2, r4
   29938:	4641      	mov	r1, r8
   2993a:	4638      	mov	r0, r7
   2993c:	47c8      	blx	r9
   2993e:	3001      	adds	r0, #1
   29940:	d0e6      	beq.n	29910 <_printf_common+0xae>
   29942:	3601      	adds	r6, #1
   29944:	e7d9      	b.n	298fa <_printf_common+0x98>

00029946 <strcpy>:
   29946:	4603      	mov	r3, r0
   29948:	f811 2b01 	ldrb.w	r2, [r1], #1
   2994c:	f803 2b01 	strb.w	r2, [r3], #1
   29950:	2a00      	cmp	r2, #0
   29952:	d1f9      	bne.n	29948 <strcpy+0x2>
   29954:	4770      	bx	lr

00029956 <strncmp>:
   29956:	b510      	push	{r4, lr}
   29958:	b16a      	cbz	r2, 29976 <strncmp+0x20>
   2995a:	3901      	subs	r1, #1
   2995c:	1884      	adds	r4, r0, r2
   2995e:	f810 2b01 	ldrb.w	r2, [r0], #1
   29962:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   29966:	429a      	cmp	r2, r3
   29968:	d103      	bne.n	29972 <strncmp+0x1c>
   2996a:	42a0      	cmp	r0, r4
   2996c:	d001      	beq.n	29972 <strncmp+0x1c>
   2996e:	2a00      	cmp	r2, #0
   29970:	d1f5      	bne.n	2995e <strncmp+0x8>
   29972:	1ad0      	subs	r0, r2, r3
   29974:	bd10      	pop	{r4, pc}
   29976:	4610      	mov	r0, r2
   29978:	e7fc      	b.n	29974 <strncmp+0x1e>

0002997a <strncpy>:
   2997a:	3901      	subs	r1, #1
   2997c:	4603      	mov	r3, r0
   2997e:	b510      	push	{r4, lr}
   29980:	b132      	cbz	r2, 29990 <strncpy+0x16>
   29982:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   29986:	3a01      	subs	r2, #1
   29988:	f803 4b01 	strb.w	r4, [r3], #1
   2998c:	2c00      	cmp	r4, #0
   2998e:	d1f7      	bne.n	29980 <strncpy+0x6>
   29990:	441a      	add	r2, r3
   29992:	2100      	movs	r1, #0
   29994:	4293      	cmp	r3, r2
   29996:	d100      	bne.n	2999a <strncpy+0x20>
   29998:	bd10      	pop	{r4, pc}
   2999a:	f803 1b01 	strb.w	r1, [r3], #1
   2999e:	e7f9      	b.n	29994 <strncpy+0x1a>

000299a0 <strnlen>:
   299a0:	4602      	mov	r2, r0
   299a2:	4401      	add	r1, r0
   299a4:	b510      	push	{r4, lr}
   299a6:	428a      	cmp	r2, r1
   299a8:	4613      	mov	r3, r2
   299aa:	d003      	beq.n	299b4 <strnlen+0x14>
   299ac:	781c      	ldrb	r4, [r3, #0]
   299ae:	3201      	adds	r2, #1
   299b0:	2c00      	cmp	r4, #0
   299b2:	d1f8      	bne.n	299a6 <strnlen+0x6>
   299b4:	1a18      	subs	r0, r3, r0
   299b6:	bd10      	pop	{r4, pc}

000299b8 <quorem>:
   299b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   299bc:	6903      	ldr	r3, [r0, #16]
   299be:	4607      	mov	r7, r0
   299c0:	690c      	ldr	r4, [r1, #16]
   299c2:	42a3      	cmp	r3, r4
   299c4:	f2c0 8083 	blt.w	29ace <quorem+0x116>
   299c8:	3c01      	subs	r4, #1
   299ca:	f100 0514 	add.w	r5, r0, #20
   299ce:	f101 0814 	add.w	r8, r1, #20
   299d2:	00a3      	lsls	r3, r4, #2
   299d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   299d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   299dc:	9300      	str	r3, [sp, #0]
   299de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   299e2:	9301      	str	r3, [sp, #4]
   299e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   299e8:	3301      	adds	r3, #1
   299ea:	429a      	cmp	r2, r3
   299ec:	fbb2 f6f3 	udiv	r6, r2, r3
   299f0:	d331      	bcc.n	29a56 <quorem+0x9e>
   299f2:	f04f 0a00 	mov.w	sl, #0
   299f6:	46c4      	mov	ip, r8
   299f8:	46ae      	mov	lr, r5
   299fa:	46d3      	mov	fp, sl
   299fc:	f85c 3b04 	ldr.w	r3, [ip], #4
   29a00:	b298      	uxth	r0, r3
   29a02:	45e1      	cmp	r9, ip
   29a04:	ea4f 4313 	mov.w	r3, r3, lsr #16
   29a08:	fb06 a000 	mla	r0, r6, r0, sl
   29a0c:	ea4f 4210 	mov.w	r2, r0, lsr #16
   29a10:	b280      	uxth	r0, r0
   29a12:	fb06 2303 	mla	r3, r6, r3, r2
   29a16:	f8de 2000 	ldr.w	r2, [lr]
   29a1a:	b292      	uxth	r2, r2
   29a1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
   29a20:	eba2 0200 	sub.w	r2, r2, r0
   29a24:	b29b      	uxth	r3, r3
   29a26:	f8de 0000 	ldr.w	r0, [lr]
   29a2a:	445a      	add	r2, fp
   29a2c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
   29a30:	b292      	uxth	r2, r2
   29a32:	eb03 4310 	add.w	r3, r3, r0, lsr #16
   29a36:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
   29a3a:	ea4f 4b23 	mov.w	fp, r3, asr #16
   29a3e:	f84e 2b04 	str.w	r2, [lr], #4
   29a42:	d2db      	bcs.n	299fc <quorem+0x44>
   29a44:	9b00      	ldr	r3, [sp, #0]
   29a46:	58eb      	ldr	r3, [r5, r3]
   29a48:	b92b      	cbnz	r3, 29a56 <quorem+0x9e>
   29a4a:	9b01      	ldr	r3, [sp, #4]
   29a4c:	3b04      	subs	r3, #4
   29a4e:	429d      	cmp	r5, r3
   29a50:	461a      	mov	r2, r3
   29a52:	d330      	bcc.n	29ab6 <quorem+0xfe>
   29a54:	613c      	str	r4, [r7, #16]
   29a56:	4638      	mov	r0, r7
   29a58:	f000 f8cd 	bl	29bf6 <__mcmp>
   29a5c:	2800      	cmp	r0, #0
   29a5e:	db26      	blt.n	29aae <quorem+0xf6>
   29a60:	4629      	mov	r1, r5
   29a62:	2000      	movs	r0, #0
   29a64:	f858 2b04 	ldr.w	r2, [r8], #4
   29a68:	f8d1 c000 	ldr.w	ip, [r1]
   29a6c:	fa1f fe82 	uxth.w	lr, r2
   29a70:	45c1      	cmp	r9, r8
   29a72:	fa1f f38c 	uxth.w	r3, ip
   29a76:	ea4f 4212 	mov.w	r2, r2, lsr #16
   29a7a:	eba3 030e 	sub.w	r3, r3, lr
   29a7e:	4403      	add	r3, r0
   29a80:	ebc2 4223 	rsb	r2, r2, r3, asr #16
   29a84:	b29b      	uxth	r3, r3
   29a86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
   29a8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   29a8e:	ea4f 4022 	mov.w	r0, r2, asr #16
   29a92:	f841 3b04 	str.w	r3, [r1], #4
   29a96:	d2e5      	bcs.n	29a64 <quorem+0xac>
   29a98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   29a9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   29aa0:	b922      	cbnz	r2, 29aac <quorem+0xf4>
   29aa2:	3b04      	subs	r3, #4
   29aa4:	429d      	cmp	r5, r3
   29aa6:	461a      	mov	r2, r3
   29aa8:	d30b      	bcc.n	29ac2 <quorem+0x10a>
   29aaa:	613c      	str	r4, [r7, #16]
   29aac:	3601      	adds	r6, #1
   29aae:	4630      	mov	r0, r6
   29ab0:	b003      	add	sp, #12
   29ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29ab6:	6812      	ldr	r2, [r2, #0]
   29ab8:	3b04      	subs	r3, #4
   29aba:	2a00      	cmp	r2, #0
   29abc:	d1ca      	bne.n	29a54 <quorem+0x9c>
   29abe:	3c01      	subs	r4, #1
   29ac0:	e7c5      	b.n	29a4e <quorem+0x96>
   29ac2:	6812      	ldr	r2, [r2, #0]
   29ac4:	3b04      	subs	r3, #4
   29ac6:	2a00      	cmp	r2, #0
   29ac8:	d1ef      	bne.n	29aaa <quorem+0xf2>
   29aca:	3c01      	subs	r4, #1
   29acc:	e7ea      	b.n	29aa4 <quorem+0xec>
   29ace:	2000      	movs	r0, #0
   29ad0:	e7ee      	b.n	29ab0 <quorem+0xf8>

00029ad2 <__sfmoreglue>:
   29ad2:	b570      	push	{r4, r5, r6, lr}
   29ad4:	2368      	movs	r3, #104	; 0x68
   29ad6:	1e4d      	subs	r5, r1, #1
   29ad8:	460e      	mov	r6, r1
   29ada:	435d      	muls	r5, r3
   29adc:	f105 0174 	add.w	r1, r5, #116	; 0x74
   29ae0:	f7f9 f9cc 	bl	22e7c <_malloc_r>
   29ae4:	4604      	mov	r4, r0
   29ae6:	b140      	cbz	r0, 29afa <__sfmoreglue+0x28>
   29ae8:	2100      	movs	r1, #0
   29aea:	f105 0268 	add.w	r2, r5, #104	; 0x68
   29aee:	e9c0 1600 	strd	r1, r6, [r0]
   29af2:	300c      	adds	r0, #12
   29af4:	60a0      	str	r0, [r4, #8]
   29af6:	f7ff fdfe 	bl	296f6 <memset>
   29afa:	4620      	mov	r0, r4
   29afc:	bd70      	pop	{r4, r5, r6, pc}

00029afe <_fwalk_reent>:
   29afe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   29b02:	4606      	mov	r6, r0
   29b04:	4688      	mov	r8, r1
   29b06:	f100 0448 	add.w	r4, r0, #72	; 0x48
   29b0a:	2700      	movs	r7, #0
   29b0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   29b10:	f1b9 0901 	subs.w	r9, r9, #1
   29b14:	d505      	bpl.n	29b22 <_fwalk_reent+0x24>
   29b16:	6824      	ldr	r4, [r4, #0]
   29b18:	2c00      	cmp	r4, #0
   29b1a:	d1f7      	bne.n	29b0c <_fwalk_reent+0xe>
   29b1c:	4638      	mov	r0, r7
   29b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   29b22:	89ab      	ldrh	r3, [r5, #12]
   29b24:	2b01      	cmp	r3, #1
   29b26:	d907      	bls.n	29b38 <_fwalk_reent+0x3a>
   29b28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   29b2c:	3301      	adds	r3, #1
   29b2e:	d003      	beq.n	29b38 <_fwalk_reent+0x3a>
   29b30:	4629      	mov	r1, r5
   29b32:	4630      	mov	r0, r6
   29b34:	47c0      	blx	r8
   29b36:	4307      	orrs	r7, r0
   29b38:	3568      	adds	r5, #104	; 0x68
   29b3a:	e7e9      	b.n	29b10 <_fwalk_reent+0x12>

00029b3c <memchr>:
   29b3c:	b2c9      	uxtb	r1, r1
   29b3e:	4603      	mov	r3, r0
   29b40:	4402      	add	r2, r0
   29b42:	b510      	push	{r4, lr}
   29b44:	4293      	cmp	r3, r2
   29b46:	4618      	mov	r0, r3
   29b48:	d101      	bne.n	29b4e <memchr+0x12>
   29b4a:	2000      	movs	r0, #0
   29b4c:	e003      	b.n	29b56 <memchr+0x1a>
   29b4e:	7804      	ldrb	r4, [r0, #0]
   29b50:	3301      	adds	r3, #1
   29b52:	428c      	cmp	r4, r1
   29b54:	d1f6      	bne.n	29b44 <memchr+0x8>
   29b56:	bd10      	pop	{r4, pc}

00029b58 <__hi0bits>:
   29b58:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
   29b5c:	4603      	mov	r3, r0
   29b5e:	bf36      	itet	cc
   29b60:	0403      	lslcc	r3, r0, #16
   29b62:	2000      	movcs	r0, #0
   29b64:	2010      	movcc	r0, #16
   29b66:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
   29b6a:	bf3c      	itt	cc
   29b6c:	021b      	lslcc	r3, r3, #8
   29b6e:	3008      	addcc	r0, #8
   29b70:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   29b74:	bf3c      	itt	cc
   29b76:	011b      	lslcc	r3, r3, #4
   29b78:	3004      	addcc	r0, #4
   29b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
   29b7e:	d303      	bcc.n	29b88 <__hi0bits+0x30>
   29b80:	2b00      	cmp	r3, #0
   29b82:	db0a      	blt.n	29b9a <__hi0bits+0x42>
   29b84:	3001      	adds	r0, #1
   29b86:	4770      	bx	lr
   29b88:	009b      	lsls	r3, r3, #2
   29b8a:	d501      	bpl.n	29b90 <__hi0bits+0x38>
   29b8c:	3002      	adds	r0, #2
   29b8e:	4770      	bx	lr
   29b90:	005b      	lsls	r3, r3, #1
   29b92:	d501      	bpl.n	29b98 <__hi0bits+0x40>
   29b94:	3003      	adds	r0, #3
   29b96:	4770      	bx	lr
   29b98:	2020      	movs	r0, #32
   29b9a:	4770      	bx	lr

00029b9c <__lo0bits>:
   29b9c:	6803      	ldr	r3, [r0, #0]
   29b9e:	4602      	mov	r2, r0
   29ba0:	f013 0007 	ands.w	r0, r3, #7
   29ba4:	d00b      	beq.n	29bbe <__lo0bits+0x22>
   29ba6:	07d9      	lsls	r1, r3, #31
   29ba8:	d421      	bmi.n	29bee <__lo0bits+0x52>
   29baa:	0798      	lsls	r0, r3, #30
   29bac:	bf47      	ittee	mi
   29bae:	085b      	lsrmi	r3, r3, #1
   29bb0:	2001      	movmi	r0, #1
   29bb2:	089b      	lsrpl	r3, r3, #2
   29bb4:	2002      	movpl	r0, #2
   29bb6:	bf4c      	ite	mi
   29bb8:	6013      	strmi	r3, [r2, #0]
   29bba:	6013      	strpl	r3, [r2, #0]
   29bbc:	4770      	bx	lr
   29bbe:	b299      	uxth	r1, r3
   29bc0:	b909      	cbnz	r1, 29bc6 <__lo0bits+0x2a>
   29bc2:	0c1b      	lsrs	r3, r3, #16
   29bc4:	2010      	movs	r0, #16
   29bc6:	b2d9      	uxtb	r1, r3
   29bc8:	b909      	cbnz	r1, 29bce <__lo0bits+0x32>
   29bca:	3008      	adds	r0, #8
   29bcc:	0a1b      	lsrs	r3, r3, #8
   29bce:	0719      	lsls	r1, r3, #28
   29bd0:	bf04      	itt	eq
   29bd2:	091b      	lsreq	r3, r3, #4
   29bd4:	3004      	addeq	r0, #4
   29bd6:	0799      	lsls	r1, r3, #30
   29bd8:	bf04      	itt	eq
   29bda:	089b      	lsreq	r3, r3, #2
   29bdc:	3002      	addeq	r0, #2
   29bde:	07d9      	lsls	r1, r3, #31
   29be0:	d403      	bmi.n	29bea <__lo0bits+0x4e>
   29be2:	085b      	lsrs	r3, r3, #1
   29be4:	f100 0001 	add.w	r0, r0, #1
   29be8:	d003      	beq.n	29bf2 <__lo0bits+0x56>
   29bea:	6013      	str	r3, [r2, #0]
   29bec:	4770      	bx	lr
   29bee:	2000      	movs	r0, #0
   29bf0:	4770      	bx	lr
   29bf2:	2020      	movs	r0, #32
   29bf4:	4770      	bx	lr

00029bf6 <__mcmp>:
   29bf6:	4603      	mov	r3, r0
   29bf8:	690a      	ldr	r2, [r1, #16]
   29bfa:	6900      	ldr	r0, [r0, #16]
   29bfc:	1a80      	subs	r0, r0, r2
   29bfe:	b530      	push	{r4, r5, lr}
   29c00:	d10e      	bne.n	29c20 <__mcmp+0x2a>
   29c02:	3314      	adds	r3, #20
   29c04:	3114      	adds	r1, #20
   29c06:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   29c0a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   29c0e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   29c12:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   29c16:	4295      	cmp	r5, r2
   29c18:	d003      	beq.n	29c22 <__mcmp+0x2c>
   29c1a:	d205      	bcs.n	29c28 <__mcmp+0x32>
   29c1c:	f04f 30ff 	mov.w	r0, #4294967295
   29c20:	bd30      	pop	{r4, r5, pc}
   29c22:	42a3      	cmp	r3, r4
   29c24:	d3f3      	bcc.n	29c0e <__mcmp+0x18>
   29c26:	e7fb      	b.n	29c20 <__mcmp+0x2a>
   29c28:	2001      	movs	r0, #1
   29c2a:	e7f9      	b.n	29c20 <__mcmp+0x2a>

00029c2c <__sfputc_r>:
   29c2c:	6893      	ldr	r3, [r2, #8]
   29c2e:	3b01      	subs	r3, #1
   29c30:	2b00      	cmp	r3, #0
   29c32:	6093      	str	r3, [r2, #8]
   29c34:	b410      	push	{r4}
   29c36:	da07      	bge.n	29c48 <__sfputc_r+0x1c>
   29c38:	6994      	ldr	r4, [r2, #24]
   29c3a:	42a3      	cmp	r3, r4
   29c3c:	db01      	blt.n	29c42 <__sfputc_r+0x16>
   29c3e:	290a      	cmp	r1, #10
   29c40:	d102      	bne.n	29c48 <__sfputc_r+0x1c>
   29c42:	bc10      	pop	{r4}
   29c44:	f7fa ba4a 	b.w	240dc <__swbuf_r>
   29c48:	6813      	ldr	r3, [r2, #0]
   29c4a:	1c58      	adds	r0, r3, #1
   29c4c:	6010      	str	r0, [r2, #0]
   29c4e:	4608      	mov	r0, r1
   29c50:	7019      	strb	r1, [r3, #0]
   29c52:	bc10      	pop	{r4}
   29c54:	4770      	bx	lr

00029c56 <__sfputs_r>:
   29c56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29c58:	4606      	mov	r6, r0
   29c5a:	460f      	mov	r7, r1
   29c5c:	4614      	mov	r4, r2
   29c5e:	18d5      	adds	r5, r2, r3
   29c60:	42ac      	cmp	r4, r5
   29c62:	d101      	bne.n	29c68 <__sfputs_r+0x12>
   29c64:	2000      	movs	r0, #0
   29c66:	e007      	b.n	29c78 <__sfputs_r+0x22>
   29c68:	463a      	mov	r2, r7
   29c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
   29c6e:	4630      	mov	r0, r6
   29c70:	f7ff ffdc 	bl	29c2c <__sfputc_r>
   29c74:	1c43      	adds	r3, r0, #1
   29c76:	d1f3      	bne.n	29c60 <__sfputs_r+0xa>
   29c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00029c7a <__sread>:
   29c7a:	b510      	push	{r4, lr}
   29c7c:	460c      	mov	r4, r1
   29c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29c82:	f7fa fb99 	bl	243b8 <_read_r>
   29c86:	2800      	cmp	r0, #0
   29c88:	bfab      	itete	ge
   29c8a:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   29c8c:	89a3      	ldrhlt	r3, [r4, #12]
   29c8e:	181b      	addge	r3, r3, r0
   29c90:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   29c94:	bfac      	ite	ge
   29c96:	6563      	strge	r3, [r4, #84]	; 0x54
   29c98:	81a3      	strhlt	r3, [r4, #12]
   29c9a:	bd10      	pop	{r4, pc}

00029c9c <__swrite>:
   29c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   29ca0:	461f      	mov	r7, r3
   29ca2:	898b      	ldrh	r3, [r1, #12]
   29ca4:	4605      	mov	r5, r0
   29ca6:	460c      	mov	r4, r1
   29ca8:	05db      	lsls	r3, r3, #23
   29caa:	4616      	mov	r6, r2
   29cac:	d505      	bpl.n	29cba <__swrite+0x1e>
   29cae:	2302      	movs	r3, #2
   29cb0:	2200      	movs	r2, #0
   29cb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29cb6:	f7fa fb2d 	bl	24314 <_lseek_r>
   29cba:	89a3      	ldrh	r3, [r4, #12]
   29cbc:	4632      	mov	r2, r6
   29cbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   29cc2:	4628      	mov	r0, r5
   29cc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   29cc8:	81a3      	strh	r3, [r4, #12]
   29cca:	463b      	mov	r3, r7
   29ccc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   29cd0:	f7fa ba56 	b.w	24180 <_write_r>

00029cd4 <__sseek>:
   29cd4:	b510      	push	{r4, lr}
   29cd6:	460c      	mov	r4, r1
   29cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29cdc:	f7fa fb1a 	bl	24314 <_lseek_r>
   29ce0:	1c43      	adds	r3, r0, #1
   29ce2:	89a3      	ldrh	r3, [r4, #12]
   29ce4:	bf15      	itete	ne
   29ce6:	6560      	strne	r0, [r4, #84]	; 0x54
   29ce8:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   29cec:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   29cf0:	81a3      	strheq	r3, [r4, #12]
   29cf2:	bf18      	it	ne
   29cf4:	81a3      	strhne	r3, [r4, #12]
   29cf6:	bd10      	pop	{r4, pc}

00029cf8 <__sclose>:
   29cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29cfc:	f7fa babe 	b.w	2427c <_close_r>

00029d00 <abort>:
   29d00:	2006      	movs	r0, #6
   29d02:	b508      	push	{r3, lr}
   29d04:	f7fa fb6a 	bl	243dc <raise>
   29d08:	2001      	movs	r0, #1
   29d0a:	f7e7 f8c7 	bl	10e9c <_exit>

00029d0e <__sflush_r>:
   29d0e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   29d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   29d14:	0717      	lsls	r7, r2, #28
   29d16:	4605      	mov	r5, r0
   29d18:	460c      	mov	r4, r1
   29d1a:	d456      	bmi.n	29dca <_flash_used+0xa>
   29d1c:	684b      	ldr	r3, [r1, #4]
   29d1e:	2b00      	cmp	r3, #0
   29d20:	dc02      	bgt.n	29d28 <__sflush_r+0x1a>
   29d22:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   29d24:	2b00      	cmp	r3, #0
   29d26:	dd3d      	ble.n	29da4 <__sflush_r+0x96>
   29d28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29d2a:	2e00      	cmp	r6, #0
   29d2c:	d03a      	beq.n	29da4 <__sflush_r+0x96>
   29d2e:	2300      	movs	r3, #0
   29d30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   29d34:	682f      	ldr	r7, [r5, #0]
   29d36:	6a21      	ldr	r1, [r4, #32]
   29d38:	602b      	str	r3, [r5, #0]
   29d3a:	d025      	beq.n	29d88 <__sflush_r+0x7a>
   29d3c:	6d62      	ldr	r2, [r4, #84]	; 0x54
   29d3e:	89a3      	ldrh	r3, [r4, #12]
   29d40:	0758      	lsls	r0, r3, #29
   29d42:	d505      	bpl.n	29d50 <__sflush_r+0x42>
   29d44:	6863      	ldr	r3, [r4, #4]
   29d46:	1ad2      	subs	r2, r2, r3
   29d48:	6b63      	ldr	r3, [r4, #52]	; 0x34
   29d4a:	b10b      	cbz	r3, 29d50 <__sflush_r+0x42>
   29d4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
   29d4e:	1ad2      	subs	r2, r2, r3
   29d50:	6a21      	ldr	r1, [r4, #32]
   29d52:	2300      	movs	r3, #0
   29d54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   29d56:	4628      	mov	r0, r5
   29d58:	47b0      	blx	r6
   29d5a:	1c41      	adds	r1, r0, #1
   29d5c:	d024      	beq.n	29da8 <__sflush_r+0x9a>
   29d5e:	2300      	movs	r3, #0
   29d60:	6063      	str	r3, [r4, #4]
   29d62:	6923      	ldr	r3, [r4, #16]
   29d64:	6023      	str	r3, [r4, #0]
   29d66:	89a3      	ldrh	r3, [r4, #12]
   29d68:	04da      	lsls	r2, r3, #19
   29d6a:	d500      	bpl.n	29d6e <__sflush_r+0x60>
   29d6c:	6560      	str	r0, [r4, #84]	; 0x54
   29d6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   29d70:	602f      	str	r7, [r5, #0]
   29d72:	b1b9      	cbz	r1, 29da4 <__sflush_r+0x96>
   29d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
   29d78:	4299      	cmp	r1, r3
   29d7a:	d002      	beq.n	29d82 <__sflush_r+0x74>
   29d7c:	4628      	mov	r0, r5
   29d7e:	f7f9 f833 	bl	22de8 <_free_r>
   29d82:	2300      	movs	r3, #0
   29d84:	6363      	str	r3, [r4, #52]	; 0x34
   29d86:	e00d      	b.n	29da4 <__sflush_r+0x96>
   29d88:	2301      	movs	r3, #1
   29d8a:	4628      	mov	r0, r5
   29d8c:	47b0      	blx	r6
   29d8e:	1c46      	adds	r6, r0, #1
   29d90:	4602      	mov	r2, r0
   29d92:	d1d4      	bne.n	29d3e <__sflush_r+0x30>
   29d94:	682b      	ldr	r3, [r5, #0]
   29d96:	2b00      	cmp	r3, #0
   29d98:	d0d1      	beq.n	29d3e <__sflush_r+0x30>
   29d9a:	2b1d      	cmp	r3, #29
   29d9c:	d001      	beq.n	29da2 <__sflush_r+0x94>
   29d9e:	2b16      	cmp	r3, #22
   29da0:	d129      	bne.n	29df6 <_flash_used+0x36>
   29da2:	602f      	str	r7, [r5, #0]
   29da4:	2000      	movs	r0, #0
   29da6:	e02d      	b.n	29e04 <_flash_used+0x44>
   29da8:	682a      	ldr	r2, [r5, #0]
   29daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29dae:	b142      	cbz	r2, 29dc2 <_flash_used+0x2>
   29db0:	2a1d      	cmp	r2, #29
   29db2:	d001      	beq.n	29db8 <__sflush_r+0xaa>
   29db4:	2a16      	cmp	r2, #22
   29db6:	d120      	bne.n	29dfa <_flash_used+0x3a>
   29db8:	2300      	movs	r3, #0
   29dba:	6063      	str	r3, [r4, #4]
   29dbc:	6923      	ldr	r3, [r4, #16]
   29dbe:	6023      	str	r3, [r4, #0]
   29dc0:	e7d5      	b.n	29d6e <__sflush_r+0x60>
   29dc2:	6062      	str	r2, [r4, #4]
   29dc4:	6922      	ldr	r2, [r4, #16]
   29dc6:	6022      	str	r2, [r4, #0]
   29dc8:	e7ce      	b.n	29d68 <__sflush_r+0x5a>
   29dca:	690f      	ldr	r7, [r1, #16]
   29dcc:	2f00      	cmp	r7, #0
   29dce:	d0e9      	beq.n	29da4 <__sflush_r+0x96>
   29dd0:	0793      	lsls	r3, r2, #30
   29dd2:	680e      	ldr	r6, [r1, #0]
   29dd4:	600f      	str	r7, [r1, #0]
   29dd6:	bf0c      	ite	eq
   29dd8:	694b      	ldreq	r3, [r1, #20]
   29dda:	2300      	movne	r3, #0
   29ddc:	1bf6      	subs	r6, r6, r7
   29dde:	608b      	str	r3, [r1, #8]
   29de0:	2e00      	cmp	r6, #0
   29de2:	dddf      	ble.n	29da4 <__sflush_r+0x96>
   29de4:	4633      	mov	r3, r6
   29de6:	463a      	mov	r2, r7
   29de8:	6a21      	ldr	r1, [r4, #32]
   29dea:	4628      	mov	r0, r5
   29dec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
   29df0:	47e0      	blx	ip
   29df2:	2800      	cmp	r0, #0
   29df4:	dc07      	bgt.n	29e06 <_flash_used+0x46>
   29df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   29dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   29dfe:	f04f 30ff 	mov.w	r0, #4294967295
   29e02:	81a3      	strh	r3, [r4, #12]
   29e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   29e06:	4407      	add	r7, r0
   29e08:	1a36      	subs	r6, r6, r0
   29e0a:	e7e9      	b.n	29de0 <_flash_used+0x20>

00029e0c <__swhatbuf_r>:
   29e0c:	b570      	push	{r4, r5, r6, lr}
   29e0e:	460c      	mov	r4, r1
   29e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   29e14:	b096      	sub	sp, #88	; 0x58
   29e16:	4615      	mov	r5, r2
   29e18:	2900      	cmp	r1, #0
   29e1a:	461e      	mov	r6, r3
   29e1c:	da0c      	bge.n	29e38 <__swhatbuf_r+0x2c>
   29e1e:	89a3      	ldrh	r3, [r4, #12]
   29e20:	2100      	movs	r1, #0
   29e22:	f013 0f80 	tst.w	r3, #128	; 0x80
   29e26:	bf14      	ite	ne
   29e28:	2340      	movne	r3, #64	; 0x40
   29e2a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
   29e2e:	2000      	movs	r0, #0
   29e30:	6031      	str	r1, [r6, #0]
   29e32:	602b      	str	r3, [r5, #0]
   29e34:	b016      	add	sp, #88	; 0x58
   29e36:	bd70      	pop	{r4, r5, r6, pc}
   29e38:	466a      	mov	r2, sp
   29e3a:	f7fa fae9 	bl	24410 <_fstat_r>
   29e3e:	2800      	cmp	r0, #0
   29e40:	dbed      	blt.n	29e1e <__swhatbuf_r+0x12>
   29e42:	9901      	ldr	r1, [sp, #4]
   29e44:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
   29e48:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
   29e4c:	4259      	negs	r1, r3
   29e4e:	4159      	adcs	r1, r3
   29e50:	f44f 6380 	mov.w	r3, #1024	; 0x400
   29e54:	e7eb      	b.n	29e2e <__swhatbuf_r+0x22>

00029e56 <__ascii_mbtowc>:
   29e56:	b082      	sub	sp, #8
   29e58:	b901      	cbnz	r1, 29e5c <__ascii_mbtowc+0x6>
   29e5a:	a901      	add	r1, sp, #4
   29e5c:	b142      	cbz	r2, 29e70 <__ascii_mbtowc+0x1a>
   29e5e:	b14b      	cbz	r3, 29e74 <__ascii_mbtowc+0x1e>
   29e60:	7813      	ldrb	r3, [r2, #0]
   29e62:	600b      	str	r3, [r1, #0]
   29e64:	7812      	ldrb	r2, [r2, #0]
   29e66:	1e10      	subs	r0, r2, #0
   29e68:	bf18      	it	ne
   29e6a:	2001      	movne	r0, #1
   29e6c:	b002      	add	sp, #8
   29e6e:	4770      	bx	lr
   29e70:	4610      	mov	r0, r2
   29e72:	e7fb      	b.n	29e6c <__ascii_mbtowc+0x16>
   29e74:	f06f 0001 	mvn.w	r0, #1
   29e78:	e7f8      	b.n	29e6c <__ascii_mbtowc+0x16>

00029e7a <_raise_r>:
   29e7a:	291f      	cmp	r1, #31
   29e7c:	b538      	push	{r3, r4, r5, lr}
   29e7e:	4605      	mov	r5, r0
   29e80:	460c      	mov	r4, r1
   29e82:	d904      	bls.n	29e8e <_raise_r+0x14>
   29e84:	2316      	movs	r3, #22
   29e86:	6003      	str	r3, [r0, #0]
   29e88:	f04f 30ff 	mov.w	r0, #4294967295
   29e8c:	bd38      	pop	{r3, r4, r5, pc}
   29e8e:	6c42      	ldr	r2, [r0, #68]	; 0x44
   29e90:	b112      	cbz	r2, 29e98 <_raise_r+0x1e>
   29e92:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   29e96:	b94b      	cbnz	r3, 29eac <_raise_r+0x32>
   29e98:	4628      	mov	r0, r5
   29e9a:	f000 f816 	bl	29eca <_getpid_r>
   29e9e:	4622      	mov	r2, r4
   29ea0:	4601      	mov	r1, r0
   29ea2:	4628      	mov	r0, r5
   29ea4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   29ea8:	f7fa baa0 	b.w	243ec <_kill_r>
   29eac:	2b01      	cmp	r3, #1
   29eae:	d00a      	beq.n	29ec6 <_raise_r+0x4c>
   29eb0:	1c59      	adds	r1, r3, #1
   29eb2:	d103      	bne.n	29ebc <_raise_r+0x42>
   29eb4:	2316      	movs	r3, #22
   29eb6:	6003      	str	r3, [r0, #0]
   29eb8:	2001      	movs	r0, #1
   29eba:	e7e7      	b.n	29e8c <_raise_r+0x12>
   29ebc:	2100      	movs	r1, #0
   29ebe:	4620      	mov	r0, r4
   29ec0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
   29ec4:	4798      	blx	r3
   29ec6:	2000      	movs	r0, #0
   29ec8:	e7e0      	b.n	29e8c <_raise_r+0x12>

00029eca <_getpid_r>:
   29eca:	f7fb bf22 	b.w	25d12 <_getpid>

00029ece <__ascii_wctomb>:
   29ece:	4603      	mov	r3, r0
   29ed0:	4608      	mov	r0, r1
   29ed2:	b141      	cbz	r1, 29ee6 <__ascii_wctomb+0x18>
   29ed4:	2aff      	cmp	r2, #255	; 0xff
   29ed6:	d904      	bls.n	29ee2 <__ascii_wctomb+0x14>
   29ed8:	228a      	movs	r2, #138	; 0x8a
   29eda:	f04f 30ff 	mov.w	r0, #4294967295
   29ede:	601a      	str	r2, [r3, #0]
   29ee0:	4770      	bx	lr
   29ee2:	2001      	movs	r0, #1
   29ee4:	700a      	strb	r2, [r1, #0]
   29ee6:	4770      	bx	lr
