Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net1_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 0  
 CHANY (9,1)  Track: 0  
 CHANX (10,1)  Track: 0  
  IPIN (10,1)  Pin: 13  
  SINK (10,1)  Class: 13  


Net 1 (gnd_dig)

SOURCE (7,1)  Class: 20  
  OPIN (7,1)  Pin: 20  
 CHANX (7,1)  Track: 15  
 CHANX (8,1)  Track: 15  
 CHANX (9,1)  Track: 15  
 CHANX (10,1)  Track: 15  
  IPIN (10,1)  Pin: 14  
  SINK (10,1)  Class: 14  


Net 2 (net3_1)

SOURCE (9,0)  Pad: 7  
  OPIN (9,0)  Pad: 7  
 CHANX (9,0)  Track: 10  
 CHANY (9,1)  Track: 10  
 CHANX (10,1)  Track: 10  
  IPIN (10,1)  Pin: 15  
  SINK (10,1)  Class: 15  


Net 3 (net4_1)

SOURCE (10,1)  Class: 24  
  OPIN (10,1)  Pin: 24  
 CHANX (10,1)  Track: 16  
 CHANY (9,1)  Track: 16  
 CHANX (9,0)  Track: 16  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  


Net 4 (gnd): global net connecting:

Block gnd (#3) at (7, 0), Pin class 13.
Block gnd_dig (#1) at (7, 1), Pin class 10.


Net 5 (vcc): global net connecting:

Block vcc (#4) at (7, 0), Pin class 16.
Block gnd_dig (#1) at (7, 1), Pin class 12.
