#ifndef _SOC_CUST_H
#define _SOC_CUST_H

/*===========================================================================

                                SOC_CUST
                                Header File

GENERAL DESCRIPTION
  This header file contains soc specific declarations and definitions

INITIALIZATION AND SEQUENCING REQUIREMENTS
  None
  
Copyright 2019-2023 by Qualcomm Technologies, Inc.  All Rights Reserved.
Confidential and Proprietary - Qualcomm Technologies, Inc.
============================================================================*/

/*===========================================================================

                           EDIT HISTORY FOR FILE

This section contains comments describing changes made to this file.
Notice that changes are listed in reverse chronological order.


when       who          what, where, why
--------   --------     ----------------------------------------------------------
12/15/23   nnaram       Added QDSS_DCC_DCC_RAM macro
11/30/23   nnaram       Added TME_LOG_REGION
07/20/23   nnaram       Updated IPA GSI and IU region
03/06/23   rama         Update DEVPRG_LITE_ZI_IMEM_BASE fore EDL-reentry issue
12/22/22   sa           Added Macro for devprg lite. 
07/08/22   rama         Added AOP CMD DB base and size
05/13/22   ds           backup pbl log in pbl log buffer
04/15/22   ds           changes for PBL area + internal heap
03/10/22   rama         remove loadertest macros
02/20/22   ds           image size reduction
01/21/22   mkma         size increase due to ddr dsf change
08/26/21   rama         Added SCL_XBL_MD_BASE and SCL_XBL_MD_SIZE
08/13/21   jt           Update ramdump size 
07/20/21   rama         increase SCL_SBL1_IMAGE_SIZE to 925KB
07/13/21   zxz          Added SCL_PMIC_DUMP_DATA_BUF_SIZE to SIZE_512KB
07/02/21   rama         Update SCL_DDR_TRAINING_DATA_BUF_SIZE to SCL_DDR_PARTITION_DATA_BUF_SIZE
06/22/21   rama         Update Minidump macros.
05/28/21   yps          update internl boot log buffer size
05/25/21   jt           Update ramdump size 
03/18/21   ds           shrm imem dump change
03/10/21   ds           IPA mem updated
03/03/21   ds           V6 memmap change
02/20/21   ds           add additional dump regions
02/16/21   ds           External Heap changes
01/14/21   rama         Increase sbl image size SCL_SBL1_IMAGE_SIZE to 904KB
11/03/20   yps          update DDR region base on memory map V3
11/01/20   ds           Blacklist and flex whitelist feature support
08/18/20   rama         reduced SCL_RAMDUMP_CODE_SIZE to 380KB
08/17/20   ds           add shrm imem ,dram ranges
08/10/20   ds           cpucp address update
07/28/20   ds           waipio updates for whitelist and mem regions
07/17/20   ds           waipio updates for memmap and rumi validation
08/07/19   yps          Removed temp buffer for pmic config,devcfg and hash 
07/11/19   yps          Updated SBL pIMEM and DDR base address
06/11/19   vk           Initial version branched from SOC
============================================================================*/

/*===========================================================================

                           INCLUDE FILES

===========================================================================*/

/*===========================================================================
              DEFINES FOR TARGET (equivalent to <target>.builds src)
===========================================================================*/

#include "../../XBLLoader/Include/SizeInfo.h"

#define EXCEPTION_HANDLER_SIZE            SIZE_128B
#define EXCEPTION_HANDLER_NUM             16
#define SCL_SBL1_VECTOR_TABLE_SIZE       (EXCEPTION_HANDLER_NUM * EXCEPTION_HANDLER_SIZE)

/* AOP region defines */
#define SCL_AOP_CODE_RAM_BASE            0x0B000000
#define SCL_AOP_CODE_RAM_SIZE            0x18000

#define SCL_AOP_DATA_RAM_BASE            0x0B0E0000
#define SCL_AOP_DATA_RAM_SIZE            0x8000

#define SCL_AOP_MSG_RAM0_BASE            0x0C300000
#define SCL_AOP_MSG_RAM1_BASE            SCL_AOP_MSG_RAM0_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM2_BASE            SCL_AOP_MSG_RAM1_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM3_BASE            SCL_AOP_MSG_RAM2_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM4_BASE            SCL_AOP_MSG_RAM3_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM5_BASE            SCL_AOP_MSG_RAM4_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM6_BASE            SCL_AOP_MSG_RAM5_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM7_BASE            SCL_AOP_MSG_RAM6_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM8_BASE            SCL_AOP_MSG_RAM7_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM9_BASE            SCL_AOP_MSG_RAM8_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM10_BASE           SCL_AOP_MSG_RAM9_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM11_BASE           SCL_AOP_MSG_RAM10_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM12_BASE           SCL_AOP_MSG_RAM11_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM13_BASE           SCL_AOP_MSG_RAM12_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM14_BASE           SCL_AOP_MSG_RAM13_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAM15_BASE           SCL_AOP_MSG_RAM14_BASE + SIZE_64KB
#define SCL_AOP_MSG_RAMX_SIZE            SIZE_1KB

/* BOOT IMEM region defines */
#define SCL_BOOT_IMEM_BASE_ADDR          0x14800000
#define SCL_BOOT_IMEM_BASE_SIZE          SIZE_2MB
#define SCL_BOOT_IMEM_XBL_END            (SCL_BOOT_IMEM_BASE_SIZE - 0xCE000)

#define SCL_BOOTROM_MEMORY_REGION_BASE   SCL_BOOT_IMEM_BASE_ADDR
#define SCL_SBL1_IMAGE_BASE              (SCL_BOOT_IMEM_BASE_ADDR + SCL_BOOTROM_MEMORY_REGION)
#define SCL_SBL1_IMAGE_SIZE              0xE6000
#define SCL_SBL1_TOTAL_SIZE              SCL_SBL1_IMAGE_SIZE

#define SCL_DEVPRG_BASE                  0x14999000

/* XBL Loader DDR DSF Driver memory map defines */
#define SCL_SBL1_DDR_SHRM_STRUCT_BASE    0x19060000
#define SCL_SBL1_DDR_SHRM_STRUCT_SIZE    SIZE_4KB
#define SCL_SBL1_DDR_DSF_CFG_BUF_BASE    SCL_AOP_CODE_RAM_BASE
#define SCL_SBL1_DDR_DSF_CFG_BUF_SIZE    SIZE_64KB


/* DDR partition data size needs to be defined to be used during ramdump */
#define SCL_DDR_PARTITION_DATA_BUF_SIZE   SIZE_256KB
/* PMIC dump data size needs to be defined to be used during ramdump */
#define SCL_PMIC_DUMP_DATA_BUF_SIZE      SIZE_512KB

/* Cache flush table before XBL Loader mmu initialization */
#define SBL_IMEM_RANGES_TABLE  \
    {\
     {SCL_SBL1_OCIMEM_DATA_BASE,    SCL_SBL1_OCIMEM_DATA_SIZE},\
     {SCL_BOOT_IMEM_BASE_ADDR,     SCL_BOOT_IMEM_BASE_SIZE}\
    }

#define SCL_STACK_SIZE                   SIZE_12KB

#define BOOT_PBL_LOG_BUFFER_SIZE         SIZE_5KB


/* OCIMEM Map defines */

#define SHARED_IMEM_SIZE                 SIZE_4KB
#define SHARED_IMEM_BASE                 (SCL_IMEM_BASE)
#define SHARED_IMEM_BOOT_BASE            SHARED_IMEM_BASE
#define SHARED_IMEM_BOOT_SIZE            200
#define SHARED_IMEM_USB_BASE             (SHARED_IMEM_BOOT_BASE + SHARED_IMEM_BOOT_SIZE)
#define SHARED_IMEM_USB_SIZE             200
#define SHARED_IMEM_DDR_BASE             (SHARED_IMEM_USB_BASE + SHARED_IMEM_USB_SIZE)
#define SHARED_IMEM_DDR_SIZE             1224
#define SHARED_IMEM_HLOS_BASE            (SHARED_IMEM_DDR_BASE + SHARED_IMEM_DDR_SIZE)
#define SHARED_IMEM_HLOS_SIZE            200
#define SHARED_IMEM_TZ_DIAG_BASE         (SHARED_IMEM_HLOS_BASE + SHARED_IMEM_HLOS_SIZE)
#define SHARED_IMEM_TZ_DIAG_SIZE         8
#define SHARED_IMEM_QDSS_BASE            (SHARED_IMEM_TZ_DIAG_BASE + SHARED_IMEM_TZ_DIAG_SIZE)
#define SHARED_IMEM_QDSS_SIZE            12
#define SHARED_IMEM_SECUREMSM_BASE       (SHARED_IMEM_QDSS_BASE + SHARED_IMEM_QDSS_SIZE)
#define SHARED_IMEM_SECUREMSM_SIZE       512
#define SHARED_IMEM_PERIPHERAL_DEBUG_BASE (SHARED_IMEM_SECUREMSM_BASE + SHARED_IMEM_SECUREMSM_SIZE)
#define SHARED_IMEM_PERIPHERAL_DEBUG_SIZE 24
#define SHARED_IMEM_PIL_BASE             (SHARED_IMEM_PERIPHERAL_DEBUG_BASE + SHARED_IMEM_PERIPHERAL_DEBUG_SIZE)
#define SHARED_IMEM_PIL_SIZE             200
#define SHARED_IMEM_TZ_BASE              (SHARED_IMEM_PIL_BASE + SHARED_IMEM_PIL_SIZE)
#define SHARED_IMEM_TZ_SIZE              128
#define SHARED_IMEM_OEM_BASE             (SHARED_IMEM_TZ_BASE + SHARED_IMEM_TZ_SIZE)
#define SHARED_IMEM_OEM_SIZE             100
#define SHARED_IMEM_SDI_BASE             (SHARED_IMEM_OEM_BASE + SHARED_IMEM_OEM_SIZE)
#define SHARED_IMEM_SDI_SIZE             32
#define SHARED_IMEM_RPM_BASE             (SHARED_IMEM_SDI_BASE + SHARED_IMEM_SDI_SIZE)
#define SHARED_IMEM_RPM_SIZE             8
#define SHARED_IMEM_HYP_BASE             (SHARED_IMEM_RPM_BASE + SHARED_IMEM_RPM_SIZE)
#define SHARED_IMEM_HYP_SIZE             24
#define SHARED_IMEM_TIMESRVC_BASE        (SHARED_IMEM_HYP_BASE + SHARED_IMEM_HYP_SIZE)
#define SHARED_IMEM_TIMESRVC_SIZE        64
#define SHARED_IMEM_UNUSED_SPACE_BASE    (SHARED_IMEM_TIMESRVC_BASE + SHARED_IMEM_TIMESRVC_SIZE)
#define SHARED_IMEM_UNUSED_SPACE_SIZE    76
#define SHARED_IMEM_PCIE_BASE            (SHARED_IMEM_UNUSED_SPACE_BASE + SHARED_IMEM_UNUSED_SPACE_SIZE)
#define SHARED_IMEM_PCIE_SIZE            32
#define SHARED_IMEM_RST_TRIG_BASE        (SHARED_IMEM_PCIE_BASE + SHARED_IMEM_PCIE_SIZE)
#define SHARED_IMEM_RST_TRIG_SIZE        4
#define SHARED_IMEM_SS_FAIL_RSN_BASE     (SHARED_IMEM_RST_TRIG_BASE + SHARED_IMEM_RST_TRIG_SIZE)
#define SHARED_IMEM_SS_FAIL_RSN_SIZE     128
#define SHARED_IMEM_TME_CRSHDMP_BASE     (SHARED_IMEM_SS_FAIL_RSN_BASE + SHARED_IMEM_SS_FAIL_RSN_SIZE)
#define SHARED_IMEM_TME_CRSHDMP_SIZE     4
#define SHARED_IMEM_APPS_WDOG_STS_BASE   (SHARED_IMEM_TME_CRSHDMP_BASE + SHARED_IMEM_TME_CRSHDMP_SIZE)
#define SHARED_IMEM_APPS_WDOG_STS_SIZE   4

#define IMEM_QDSS_BASE                   (SHARED_IMEM_BASE + SHARED_IMEM_SIZE)
#define IMEM_QDSS_SIZE                   SIZE_8KB

#define IMEM_IPA_BASE                    (IMEM_QDSS_BASE + IMEM_QDSS_SIZE)
#define IMEM_IPA_SIZE                    SIZE_8KB

#define IMEM_MODEM_SDI_BASE              (IMEM_IPA_BASE + IMEM_IPA_SIZE)
#define IMEM_MODEM_SDI_SIZE              SIZE_4KB

#define SCL_AOP_SYSTEM_DEBUG_BASE        (IMEM_MODEM_SDI_BASE + IMEM_MODEM_SDI_SIZE)
#define SCL_AOP_SYSTEM_DEBUG_SIZE        SIZE_52KB

#define SCL_TZ_OCIMEM_BUFFER_BASE        (SCL_AOP_SYSTEM_DEBUG_BASE + SCL_AOP_SYSTEM_DEBUG_SIZE)
#define SCL_TZ_OCIMEM_BUFFER             SIZE_100KB

#define DDR_MEM_BASE_1                    0x80000000
#define DDR_MEM_SIZE_1                    SIZE_2GB
#define DDR_MEM_BASE_2                    0x800000000
#define DDR_MEM_SIZE_2                    SIZE_32GB

#define QDSS_DCC_DCC_RAM_BASE            0x10080000
#define QDSS_DCC_DCC_RAM_SIZE            SIZE_96KB

/* RAMDUMP's DDR section */
#define SCL_RAMDUMP_DDR_BASE             0x81A40000
/* 1.5MB region in DDR reserved for XBL RAMDUMP CODE,DATA regions */
#define SCL_RAMDUMP_DDR_SIZE             (SIZE_1_8_MB - SIZE_4KB)

#define SCL_RAMDUMP_TOTAL_SIZE           SCL_RAMDUMP_DDR_SIZE
#define SCL_RAMDUMP_CODE_BASE            SCL_RAMDUMP_DDR_BASE
#define SCL_RAMDUMP_CODE_SIZE            (SIZE_516KB + SIZE_12KB)
#define SCL_RAMDUMP_DLOAD_BUFFERS_BASE   (SCL_RAMDUMP_CODE_BASE + SCL_RAMDUMP_CODE_SIZE)
#define SCL_RAMDUMP_DLOAD_BUFFERS_SIZE   SIZE_64KB
#define SCL_RAMDUMP_DATA_BASE            (SCL_RAMDUMP_DLOAD_BUFFERS_BASE + SCL_RAMDUMP_DLOAD_BUFFERS_SIZE)
#define SCL_RAMDUMP_DATA_SIZE            (SCL_RAMDUMP_TOTAL_SIZE - SCL_RAMDUMP_CODE_SIZE - SCL_RAMDUMP_DLOAD_BUFFERS_SIZE)

#define RAMDUMP_EXTERNAL_HEAP_SIZE       0x50000
#define RAMDUMP_UNCACHED_DDR_HEAP_SIZE   SIZE_32KB

/* Minidump regions base */
#define SCL_BOOT_MD_BASE                 (SCL_RAMDUMP_CODE_BASE + SCL_RAMDUMP_TOTAL_SIZE)
#define SCL_BOOT_MD_COUNT                50  /* 2KB / 40 */
#define SCL_XBL_MD_BASE                  (SCL_BOOT_MD_BASE + SIZE_2KB)
#define SCL_XBL_MD_COUNT                 SCL_BOOT_MD_COUNT

/* SBL crash dump region defines */
#define BOOT_CRASH_DUMP_DATA_SIZE        (sizeof(boot_crash_dump_type))
#define BOOT_CRASH_DUMP_DATA_DUMP_ADDR   DDR_MEM_BASE_1
#define SCL_SBL1_DDR_DUMP_ADDR           (BOOT_CRASH_DUMP_DATA_DUMP_ADDR + BOOT_CRASH_DUMP_DATA_SIZE)
#define SCL_BOOT_IMEM_DUMP_ADDR          (SCL_SBL1_DDR_DUMP_ADDR + SCL_SBL1_DDR_SIZE)
#define SHARED_IMEM_DUMP_ADDR            (SCL_BOOT_IMEM_DUMP_ADDR + SCL_BOOT_IMEM_BASE_SIZE)


/* Only boot log size is needed as base addresses are automatically placed
   in DDR_ZI */
#define SCL_SBL1_DDR_BOOT_LOG_META_INFO_SIZE    SCL_SBL1_BOOT_LOG_META_INFO_SIZE
#define SCL_SBL1_DDR_BOOT_LOG_BUF_SIZE          SIZE_10KB
#define SCL_SBL1_DDR_BOOT_TIME_MARKER_BUF_SIZE  SIZE_256B

#define SCL_SHARED_RAM_BASE              0x81D00000
#define SCL_SHARED_RAM_SIZE              SIZE_2MB

#define SCL_AOP_BASE                     0x81C00000
#define SCL_AOP_SIZE                     SIZE_384KB
#define SCL_AOP_CMD_DB_BASE              SCL_AOP_BASE + SCL_AOP_SIZE
#define SCL_AOP_CMD_DB_SIZE              SIZE_128KB
#define AOP_CFG_BASE                     SCL_AOP_CMD_DB_BASE + SCL_AOP_CMD_DB_SIZE
#define AOP_CFG_SIZE                     SIZE_128KB
#define TME_LOG_BASE                     0x81CE0000
#define TME_LOG_SIZE                     SIZE_16KB 


#define SCL_QSEE_CODE_BASE               SCL_TZ_OCIMEM_BUFFER_BASE
#define SCL_QSEE_TOTAL_SIZE              SCL_TZ_OCIMEM_BUFFER
#define SCL_TZ_STAT_BASE                 0x82700000
#define SCL_TZ_STAT_BASE_SIZE            SIZE_1MB


// SECDATA
#define SCL_SECDATA_BASE                 0x81CFF000
#define SCL_SECDATA_TOTAL_SIZE           SIZE_4KB

#define SCL_DEVICEPROG_ZI_BASE           SCL_QSEE_CODE_BASE
#define SCL_DEVICEPROG_ZI_SIZE           SCL_QSEE_TOTAL_SIZE

#define SCL_QHEE_CODE_BASE                  0x80000000
#define SCL_QHEE_TOTAL_SIZE                 SIZE_6MB
#define SCL_QHEE_CODE_BASE_2                0xD0000000
#define SCL_QHEE_TOTAL_SIZE_2               SIZE_166MB

#define SCL_XBL_CORE_CODE_BASE              0xA7000000
#define SCL_XBL_CORE_TOTAL_SIZE             0x1000000

#define SCL_APPSBL_CODE_BASE                SCL_XBL_CORE_CODE_BASE
#define SCL_APPSBL_TOTAL_SIZE               SCL_XBL_CORE_TOTAL_SIZE

#define SCL_SBL1_BOOT_LOG_META_INFO_SIZE    64
#define SCL_SBL1_BOOT_TIME_MARKER_BUF_SIZE  64
#define SCL_SBL1_BOOT_LOG_BUF_SIZE          SIZE_8KB
#define SBL1_DEBUG_COOKIE_ADDR              (SHARED_IMEM_PERIPHERAL_DEBUG_BASE + 0x10)
#define SBL1_DEBUG_COOKIE_VAL               0x53444247
#define SCL_APSS_REGION_FOR_ABL_BASE        0x96600000
#define SCL_APSS_REGION_FOR_ABL_SIZE        SIZE_150MB

#define SCL_IRAM_BASE  SCL_BOOT_IMEM_BASE_ADDR
#define SCL_IRAM_SIZE  SCL_BOOT_IMEM_BASE_SIZE

#define SCL_MODEM_EFS_RAM_SIZE 0x0300000

#define IMAGE_KEY_EMMCBLD_IMG_DEST_ADDR SCL_SBL1_CODE_BASE+80
#define IMAGE_KEY_DEVICEPROGRAMMER_IMG_DEST_ADDR SCL_SBL1_CODE_BASE+80

/* IPA Ramdump memory regions */
#define SCL_IPA_IU_BASE    0x03FA0000
#define SCL_IPA_IU_SIZE    0xDF00
#define SCL_IPA_SRAM_BASE  0x03F50000
#define SCL_IPA_SRAM_SIZE  0x5000
#define SCL_IPA_MBOX_BASE  0x03FC2000
#define SCL_IPA_MBOX_SIZE  0x100
#define SCL_IPA_GSI_BASE   0x03E06000
#define SCL_IPA_GSI_SIZE   0x2800
#define SCL_IPA_HRAM_BASE  0x03F60000
#define SCL_IPA_HRAM_SIZE  0x18FFC
#define SCL_IPA_SEQ_BASE   0x03F81000
#define SCL_IPA_SEQ_SIZE   0x468


//DCC SRAM that needs to be dumped
#define SCL_DCC_LL_SRAM_BASE 0x10080000
#define SCL_DCC_LL_SRAM_SIZE 0x18000

//DCC DCC_CFG that needs to be dumped
#define SCL_DCC_CFG       0x100FF000
#define SCL_DCC_CFG_SIZE  0x1000

// CPUCPFW address range
#define SCL_CPUCPFW_BASE 0x17D00000
#define SCL_CPUCPFW_SIZE 0x10000
#define SCL_CPUCPFW_DDR_BASE 0x80B00000
#define SCL_CPUCPFW_DDR_SIZE SIZE_1MB

#define CACHE_LINE_LENGTH_BYTES (64)

/*===========================================================================
                Defines to support Device Programmer Lite
===========================================================================*/
#define DEVPRG_LITE_ZI_IMEM_BASE (SHARED_IMEM_BASE + SHARED_IMEM_SIZE)

/*===========================================================================
                Defines to support PMIC image loading 
===========================================================================*/

/*   PMIC config size  */
#define SCL_PMIC_CONFIG_SIZE  SIZE_110KB

#define HASH_SEGMENT_SIZE SIZE_24KB

/*===========================================================================
                      FEATURE DEFINES USED ACROSS DRIVERS
===========================================================================*/

#define DDR_XO_SPEED_IN_KHZ 19200
#define BOOT_TEMP_CHECK_THRESHOLD_DEGC
#undef  FEATURE_USE_PBL_SECBOOT_API
#define FEATURE_EMPTY_L1_PAGE_TABLE

/* Enablement flag for boot debug feature */
#define BOOT_CRASHDUMP_FEATURE

/* Enablement flag for asynchronous uart output */
#define BOOT_ASYNC_UART_FEATURE

/* Enablement flags for boot profiler feature below */
#define BOOT_PROFILER_FEATURE  /* Enable boot profiler overall feature can
                                  remove/comment out to completely disable */

/* Set current profiler level
   0 - Profiling messges only
   1 - High level debug messages and level 0
   2 - Low level debug messages and levels 1 and 0 */
#define BOOT_PROFILER_LEVEL 0

/* Enable boot profiler for boot code
   Uncomment the following to enable */
//#define SBL_PROFILER_FEATURE

/* Driver team must define macros which map to boot_profiler* macros. 
   These driver-defined macros to be defined in "[driver]_profile.h".
   After driver has defined and placed these, uncomment the following
   lines to enable for any particular driver(commented out by default) */
//#define EFS_PROFILER_FEATURE

//#define DAL_PROFILER_FEATURE

//#define TLMM_PROFILER_FEATURE

//#define APT_PROFILER_FEATURE

//#define HOTPLUG_PROFILER_FEATURE

//#define SMEM_PROFILER_FEATURE

//#define PLATFORMINFO_PROFILER_FEATURE

//#define PMIC_PROFILER_FEATURE

//#define CLK_PROFILER_FEATURE

//#define VSENSE_PROFILER_FEATURE

//#define HSUSB_PROFILER_FEATURE

//#define BUSYWAIT_PROFILER_FEATURE

//#define BUS_PROFILER_FEATURE

//#define DDR_PROFILER_FEATURE

//#define FLASH_PROFILER_FEATURE

//#define CRYPTO_PROFILER_FEATURE

//#define SECBOOT_PROFILER_FEATURE

//#define UART_PROFILER_FEATURE

//#define POWER_PROFILER_FEATURE

//#define LIMITS_PROFILER_FEATURE

//#define SECIMG_AUTH_PROFILER_FEATURE

#endif  /* _SOC_CUST_H */
