Additional Broadcom PHY support

Index: linux-3.9.11/drivers/net/phy/broadcom.c
===================================================================
--- linux-3.9.11.orig/drivers/net/phy/broadcom.c
+++ linux-3.9.11/drivers/net/phy/broadcom.c
@@ -17,6 +17,7 @@
 #include <linux/module.h>
 #include <linux/phy.h>
 #include <linux/brcmphy.h>
+#include <linux/delay.h>
 
 
 #define BRCM_PHY_MODEL(phydev) \
@@ -26,6 +27,9 @@
 	((phydev)->drv->phy_id & ~((phydev)->drv->phy_id_mask))
 
 
+#define MII_BCM54XX_CR		0x00	/* BCM54xx control register */
+#define MII_BCM54XX_CR_RESET	0x8000	/* Reset */
+
 #define MII_BCM54XX_ECR		0x10	/* BCM54xx extended control register */
 #define MII_BCM54XX_ECR_IM	0x1000	/* Interrupt mask */
 #define MII_BCM54XX_ECR_IF	0x0800	/* Interrupt force */
@@ -38,7 +42,8 @@
 #define MII_BCM54XX_EXP_SEL_SSD	0x0e00	/* Secondary SerDes select */
 #define MII_BCM54XX_EXP_SEL_ER	0x0f00	/* Expansion register select */
 
-#define MII_BCM54XX_AUX_CTL	0x18	/* Auxiliary control register */
+#define MII_BCM54XX_AUX_CTL	0x18	/* Auxiliary control */
+#define MII_BCM54XX_AUX_CTL_ENCODE(val) (((val & 0x7) << 12)|(val & 0x7))
 #define MII_BCM54XX_ISR		0x1a	/* BCM54xx interrupt status register */
 #define MII_BCM54XX_IMR		0x1b	/* BCM54xx interrupt mask register */
 #define MII_BCM54XX_INT_CRCERR	0x0001	/* CRC error */
@@ -57,10 +62,17 @@
 #define MII_BCM54XX_INT_MDIX	0x2000	/* MDIX status change */
 #define MII_BCM54XX_INT_PSERR	0x4000	/* Pair swap error */
 
+#define MII_BCM54XX_AUX_STATUS	0x19	/* Auxiliary status */
+#define MII_BCM54XX_AUX_STATUS_LINKMODE_MASK 0x0700
+#define MII_BCM54XX_AUX_STATUS_LINKMODE_SHIFT 8
+
 #define MII_BCM54XX_SHD		0x1c	/* 0x1c shadow registers */
 #define MII_BCM54XX_SHD_WRITE	0x8000
 #define MII_BCM54XX_SHD_VAL(x)	((x & 0x1f) << 10)
 #define MII_BCM54XX_SHD_DATA(x)	((x & 0x3ff) << 0)
+#define MII_BCM54XX_SHD_WR_ENCODE(val, data) \
+  (MII_BCM54XX_SHD_WRITE | MII_BCM54XX_SHD_VAL(val) | \
+   MII_BCM54XX_SHD_DATA(data))
 
 /*
  * AUXILIARY CONTROL SHADOW ACCESS REGISTERS.  (PHY REG 0x18)
@@ -172,7 +184,6 @@
 
 #define MII_BRCM_FET_SHDW_MISCCTRL	0x10	/* Shadow misc ctrl */
 #define MII_BRCM_FET_SHDW_MC_FAME	0x4000	/* Force Auto MDIX enable */
-
 #define MII_BRCM_FET_SHDW_AUXMODE4	0x1a	/* Auxiliary mode 4 */
 #define MII_BRCM_FET_SHDW_AM4_LED_MASK	0x0003
 #define MII_BRCM_FET_SHDW_AM4_LED_MODE1 0x0001
@@ -418,6 +429,31 @@ static int bcm54xx_config_init(struct ph
 	return 0;
 }
 
+static int bcm54616_config_init(struct phy_device *phydev)
+{
+	int reg;
+
+	/* reset the PHY */
+        reg = phy_read(phydev, MII_BCM54XX_CR);
+	reg |= MII_BCM54XX_CR_RESET;
+	phy_write(phydev, MII_BCM54XX_CR, reg);
+
+	/* Setup read from auxilary control shadow register 7 */
+	phy_write(phydev, MII_BCM54XX_AUX_CTL,
+		  MII_BCM54XX_AUX_CTL_ENCODE(7));
+	/* Read Misc Control register */
+	reg = (phy_read(phydev, MII_BCM54XX_AUX_CTL) & 0x8FFF) | 0x8010;
+	phy_write(phydev, MII_BCM54XX_AUX_CTL, reg);
+
+	/* Enable copper/fiber auto-detect */
+	phy_write(phydev, MII_BCM54XX_SHD,
+		  MII_BCM54XX_SHD_WR_ENCODE(0x1e, 0x027));
+
+	genphy_config_aneg(phydev);
+
+	return 0;
+}
+
 static int bcm5482_config_init(struct phy_device *phydev)
 {
 	int err, reg;
@@ -508,6 +544,125 @@ static int bcm5482_read_status(struct ph
 	return err;
 }
 
+/*
+ * Find out if PHY is in copper or serdes mode by looking at Shadow Reg
+ * 0x1F - "Mode Control Register"
+ */
+static int bcm54616_is_serdes(struct phy_device *phydev)
+{
+	u16 val;
+
+	phy_write(phydev, MII_BCM54XX_SHD,
+			MII_BCM54XX_SHD_VAL(0x1F));
+	val = phy_read(phydev, MII_BCM54XX_SHD);
+        return (val & 0x0001);
+}
+
+/*
+ * Determine SerDes link speed and duplex from Expansion reg 0x42 "Operating
+ * Mode Status Register"
+ */
+static u32 bcm54616_parse_serdes_sr(struct phy_device *phydev)
+{
+	u16 val;
+	int i = 0;
+
+	/* Wait 1s for link - Clause 37 autonegotiation happens very fast */
+	while (1) {
+                phy_write(phydev, MII_BCM54XX_SHD,
+                                MII_BCM54XX_SHD_VAL(0x15));
+                val = phy_read(phydev, MII_BCM54XX_SHD);
+
+		if (val & 0x0200)
+			break;
+
+		if (i++ > 1000) {
+			phydev->link = 0;
+			return 1;
+		}
+
+		udelay(1000);	/* 1 ms */
+	}
+
+	phydev->link = 1;
+	switch ((val >> 6) & 0x3) {
+	case (0x00):
+		phydev->speed = 10;
+		break;
+	case (0x01):
+		phydev->speed = 100;
+		break;
+	case (0x02):
+		phydev->speed = 1000;
+		break;
+	}
+
+	phydev->duplex = (val & 0x0100) == 0x0100;
+
+	return 0;
+}
+
+static int bcm54xx_parse_status(struct phy_device *phydev)
+{
+	unsigned int mii_reg;
+
+	mii_reg = phy_read(phydev, MII_BCM54XX_AUX_STATUS);
+
+	switch ((mii_reg & MII_BCM54XX_AUX_STATUS_LINKMODE_MASK) >>
+			MII_BCM54XX_AUX_STATUS_LINKMODE_SHIFT) {
+	case 1:
+		phydev->duplex = DUPLEX_HALF;
+		phydev->speed = SPEED_10;
+		break;
+	case 2:
+		phydev->duplex = DUPLEX_FULL;
+		phydev->speed = SPEED_10;
+		break;
+	case 3:
+		phydev->duplex = DUPLEX_HALF;
+		phydev->speed = SPEED_100;
+		break;
+	case 5:
+		phydev->duplex = DUPLEX_FULL;
+		phydev->speed = SPEED_100;
+		break;
+	case 6:
+		phydev->duplex = DUPLEX_HALF;
+		phydev->speed = SPEED_1000;
+		break;
+	case 7:
+		phydev->duplex = DUPLEX_FULL;
+		phydev->speed = SPEED_1000;
+		break;
+	default:
+		printk("Auto-neg error, defaulting to 1000/HD\n");
+		phydev->duplex = DUPLEX_FULL;
+		phydev->speed = SPEED_1000;
+		break;
+	}
+
+	return 0;
+}
+
+/*
+ * Figure out if BCM54616 is in serdes or copper mode and determine link
+ * configuration accordingly
+ */
+static int bcm54616_read_status(struct phy_device *phydev)
+{
+	if (bcm54616_is_serdes(phydev)) {
+		bcm54616_parse_serdes_sr(phydev);
+		/* phydev->port = PORT_FIBRE; */
+	} else {
+		/* Wait for auto-negotiation to complete or fail */
+		genphy_update_link(phydev);
+		/* Parse BCM54xx copper aux status register */
+		bcm54xx_parse_status(phydev);
+	}
+
+	return 0;
+}
+
 static int bcm54xx_ack_interrupt(struct phy_device *phydev)
 {
 	int reg;
@@ -520,6 +675,18 @@ static int bcm54xx_ack_interrupt(struct
 	return 0;
 }
 
+static int bcm54616_ack_interrupt(struct phy_device *phydev)
+{
+	int reg;
+
+	/* Clear pending interrupts.  */
+	reg = phy_read(phydev, MII_BCM54XX_ISR);
+	if (reg < 0)
+		return reg;
+
+	return 0;
+}
+
 static int bcm54xx_config_intr(struct phy_device *phydev)
 {
 	int reg, err;
@@ -537,6 +704,23 @@ static int bcm54xx_config_intr(struct ph
 	return err;
 }
 
+static int bcm54616_config_intr(struct phy_device *phydev)
+{
+	int reg, err;
+
+	reg = phy_read(phydev, MII_BCM54XX_ECR);
+	if (reg < 0)
+		return reg;
+
+	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
+		reg &= ~MII_BCM54XX_ECR_IM;
+	else
+		reg |= MII_BCM54XX_ECR_IM;
+
+	err = phy_write(phydev, MII_BCM54XX_ECR, reg);
+	return err;
+}
+
 static int bcm5481_config_aneg(struct phy_device *phydev)
 {
 	int ret;
@@ -723,6 +907,19 @@ static struct phy_driver broadcom_driver
 	.config_intr	= bcm54xx_config_intr,
 	.driver		= { .owner = THIS_MODULE },
 }, {
+	.phy_id		= PHY_ID_BCM54616,
+	.phy_id_mask	= 0xfffffff0,
+	.name		= "Broadcom BCM54616",
+	.features	= PHY_GBIT_FEATURES |
+			  SUPPORTED_Pause | SUPPORTED_Asym_Pause,
+	.flags		= PHY_HAS_MAGICANEG | PHY_HAS_INTERRUPT,
+	.config_init	= bcm54616_config_init,
+	.config_aneg	= genphy_config_aneg,
+	.read_status	= bcm54616_read_status,
+	.ack_interrupt	= bcm54616_ack_interrupt,
+	.config_intr	= bcm54616_config_intr,
+	.driver		= { .owner = THIS_MODULE },
+}, {
 	.phy_id		= PHY_ID_BCM5464,
 	.phy_id_mask	= 0xfffffff0,
 	.name		= "Broadcom BCM5464",
@@ -847,6 +1044,7 @@ static struct mdio_device_id __maybe_unu
 	{ PHY_ID_BCM5411, 0xfffffff0 },
 	{ PHY_ID_BCM5421, 0xfffffff0 },
 	{ PHY_ID_BCM5461, 0xfffffff0 },
+	{ PHY_ID_BCM54616, 0xfffffff0 },
 	{ PHY_ID_BCM5464, 0xfffffff0 },
 	{ PHY_ID_BCM5482, 0xfffffff0 },
 	{ PHY_ID_BCM5482, 0xfffffff0 },
Index: linux-3.9.11/include/linux/brcmphy.h
===================================================================
--- linux-3.9.11.orig/include/linux/brcmphy.h
+++ linux-3.9.11/include/linux/brcmphy.h
@@ -8,6 +8,7 @@
 #define PHY_ID_BCM5421			0x002060e0
 #define PHY_ID_BCM5464			0x002060b0
 #define PHY_ID_BCM5461			0x002060c0
+#define PHY_ID_BCM54616			0x03625d10
 #define PHY_ID_BCM57780			0x03625d90
 
 #define PHY_BCM_OUI_MASK		0xfffffc00
