#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec 28 11:49:04 2020
# Process ID: 9580
# Current directory: C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1
# Command line: vivado.exe -log design_1_img_filter_hw_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_img_filter_hw_0_1.tcl
# Log file: C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/design_1_img_filter_hw_0_1.vds
# Journal file: C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_img_filter_hw_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.cache/ip 
Command: synth_design -top design_1_img_filter_hw_0_1 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 396.789 ; gain = 97.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_img_filter_hw_0_1' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/synth/design_1_img_filter_hw_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'img_filter_hw' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:108]
INFO: [Synth 8-6157] synthesizing module 'img_filter_hw_AXILiteS_s_axi' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_hw_AXILiteS_s_axi' (1#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'img_filter_hw_am_bkb' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_am_bkb.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'img_filter_hw_am_bkb_DSP48_0' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_am_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_hw_am_bkb_DSP48_0' (2#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_am_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_hw_am_bkb' (3#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw_am_bkb.v:33]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d640_A' [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/fifo_w8_d640_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d640_A' (4#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/fifo_w8_d640_A.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:1131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:1167]
WARNING: [Synth 8-6014] Unused sequential element out_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:467]
WARNING: [Synth 8-6014] Unused sequential element out_V_id_V_1_sel_rd_reg was removed.  [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:493]
WARNING: [Synth 8-6014] Unused sequential element out_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:519]
WARNING: [Synth 8-6014] Unused sequential element out_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:581]
WARNING: [Synth 8-6014] Unused sequential element out_V_user_V_1_sel_rd_reg was removed.  [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:607]
INFO: [Synth 8-6155] done synthesizing module 'img_filter_hw' (5#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/img_filter_hw.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_img_filter_hw_0_1' (6#1) [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/synth/design_1_img_filter_hw_0_1.v:58]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design img_filter_hw_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[1]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[1]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TUSER[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TLAST[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TID[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 453.082 ; gain = 154.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.082 ; gain = 154.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.082 ; gain = 154.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/constraints/img_filter_hw_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ip/design_1_img_filter_hw_0_1/constraints/img_filter_hw_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1374.344 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1374.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1374.344 ; gain = 1075.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1374.344 ; gain = 1075.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1374.344 ; gain = 1075.367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'img_filter_hw_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'img_filter_hw_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.srcs/sources_1/bd/design_1/ipshared/3e57/hdl/verilog/fifo_w8_d640_A.v:93]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_317_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_518_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_3_fu_547_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_341_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'img_filter_hw_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'img_filter_hw_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1374.344 ; gain = 1075.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 25    
+---RAMs : 
	               5K Bit         RAMs := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module img_filter_hw_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fifo_w8_d640_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module img_filter_hw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "icmp_fu_518_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_317_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_329_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_341_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_547_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/m, operation Mode is: (D+A)*(B:0x556).
DSP Report: operator img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/m is absorbed into DSP img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/m.
DSP Report: operator img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/ad is absorbed into DSP img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/m.
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[1]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TKEEP[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[1]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TSTRB[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TUSER[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TLAST[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TID[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port in_r_TDEST[0]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design img_filter_hw has unconnected port s_axi_AXILiteS_WSTRB[1]
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[4]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[5]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[6]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[8]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[9]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[10]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[11]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[12]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[13]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[14]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[15]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[16]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[17]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[18]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[19]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[20]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[21]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[22]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[23]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[24]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[25]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[26]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[27]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[28]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[29]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[30]' (FDE) to 'inst/img_filter_hw_AXILiteS_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\img_filter_hw_AXILiteS_s_axi_U/rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[0]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[0]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[1]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[1]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[2]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[2]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[3]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[3]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[4]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[4]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[5]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[5]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[6]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[6]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[7]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[7]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[8]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[8]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[9]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[9]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[10]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[10]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[11]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[11]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[12]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[12]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[13]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[13]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[14]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[14]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_B_reg[15]' (FDE) to 'inst/out_V_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/out_V_data_V_1_payload_A_reg[15]' (FDE) to 'inst/out_V_data_V_1_payload_A_reg[23]'
WARNING: [Synth 8-3332] Sequential element (img_filter_hw_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module img_filter_hw.
WARNING: [Synth 8-3332] Sequential element (img_filter_hw_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module img_filter_hw.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1374.344 ; gain = 1075.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|img_filter_hw_am_bkb_DSP48_0 | (D+A)*(B:0x556) | 9      | 12     | -      | 10     | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+-----------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_2/buff1_V_V_fifo_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_6/buff2_V_V_fifo_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1789.301 ; gain = 1490.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1811.207 ; gain = 1512.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|fifo_w8_d640_A: | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/buff1_V_V_fifo_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/buff2_V_V_fifo_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|img_filter_hw | tmp_V_fu_188_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+--------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |     6|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    10|
|11    |LUT2            |    52|
|12    |LUT3            |    67|
|13    |LUT4            |    72|
|14    |LUT5            |    78|
|15    |LUT6            |    65|
|16    |RAMB18E2        |     2|
|17    |SRL16E          |     8|
|18    |FDRE            |   299|
|19    |FDSE            |    17|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------------------------------------------------------+------+
|      |Instance                             |Module                                                            |Cells |
+------+-------------------------------------+------------------------------------------------------------------+------+
|1     |top                                  |                                                                  |   684|
|2     |  inst                               |img_filter_hw                                                     |   684|
|3     |    buff1_V_V_fifo_U                 |fifo_w8_d640_A                                                    |   158|
|4     |    buff2_V_V_fifo_U                 |fifo_w8_d640_A_0                                                  |   136|
|5     |    img_filter_hw_AXILiteS_s_axi_U   |img_filter_hw_AXILiteS_s_axi                                      |    61|
|6     |    img_filter_hw_am_bkb_U1          |img_filter_hw_am_bkb                                              |    58|
|7     |      img_filter_hw_am_bkb_DSP48_0_U |img_filter_hw_am_bkb_DSP48_0                                      |    58|
|8     |        m                            |\img_filter_hw_am_bkb_U1/img_filter_hw_am_bkb_DSP48_0_U/m_funnel  |     8|
+------+-------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1815.473 ; gain = 595.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1815.473 ; gain = 1516.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1824.672 ; gain = 1525.695
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/design_1_img_filter_hw_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_img_filter_hw_0_1, cache-ID = 63a1ae48015b236c
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1824.672 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizante/VentanaDeslizante.runs/design_1_img_filter_hw_0_1_synth_1/design_1_img_filter_hw_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_img_filter_hw_0_1_utilization_synth.rpt -pb design_1_img_filter_hw_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 11:49:49 2020...
