<!--
  Run the DDR ram test on CA9 core 0.
  Open the firewalls, load ram test configuration, load and run the ram test.
-->
<!-- R7: Open the firewalls -->
<Data>
	<File name="@tElfCR7OpenFirewalls" />
</Data>
<Execute>
	<File name="@tElfCR7OpenFirewalls" />
</Execute>

<!-- R7: Write the ramtest parameters for A9
        core              CA9 core 0
        test area start   0x40000000
        test area end     0x7fffffff
        test area size    0x40000000
        unsigned 32 bit values as bytes in little endian order -->
<!-- CA9 core 0 parameters -->
<Data>
	<Hex address="0x0501ff80">
		00 00 00 40 <!-- 0x40000000 Start address of DDR RAM -->
		00 00 00 40 <!-- 0x40000000 Size in bytes -->
		ff 01 00 00 <!-- Test Cases -->
		00 00 00 00 <!-- Loops -->
		00 00 00 00 <!-- PerfTestCases -->
		00 00 33 34 <!-- Status LED MMIO numbers  0 0 green (bit 16-23) yellow (bit 24-31) -->
		01 00 00 00 <!-- Enable UART -->
		00 00 00 ff <!-- tag mask -->
		00 00 00 22 <!-- tag value -->
	</Hex>
</Data>

<!-- R7: load ram test for A9 -->
<Data>
	<File name="@tElfCA9core0" />
</Data>

<!-- A9: run ram test -->
<ExecuteCA9>
	<Core0>
		<File name="@tElfCA9core0" start="start_core0" />
		<R0>0x0501ff80</R0> <!-- address of parameter block -->
	</Core0>
</ExecuteCA9>

<!-- On CR7 jump to the WFE loop in ROM. -->
<Execute>
	<Address>WFE_Loop</Address>
</Execute>
