

================================================================
== Vitis HLS Report for 'mat_mul_3'
================================================================
* Date:           Sat Jan 14 11:17:13 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        NeuralNetworkKernel
* Solution:       NN_kernel (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        |- VITIS_LOOP_70_2  |       14|       14|         8|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 2
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 1, D = 8, States = { 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 11 
11 --> 19 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 11 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/matmul.cpp:66]   --->   Operation 21 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 22 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i4 %add_ln70, void %.split.0, i4 0, void %.lr.ph7" [../src/matmul.cpp:70]   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 %tmp, void %.split.0, i32 0, void %.lr.ph7" [../src/matmul.cpp:72]   --->   Operation 24 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.86ns)   --->   "%add_ln70 = add i4 %j_0, i4 1" [../src/matmul.cpp:70]   --->   Operation 25 'add' 'add_ln70' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.88ns)   --->   "%icmp_ln70 = icmp_eq  i4 %j_0, i4 8" [../src/matmul.cpp:70]   --->   Operation 27 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 28 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split.0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 29 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_0_cast = zext i4 %j_0" [../src/matmul.cpp:70]   --->   Operation 30 'zext' 'j_0_cast' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer10_weights_addr = getelementptr i32 %layer10_weights, i64 0, i64 %j_0_cast" [../src/matmul.cpp:72]   --->   Operation 31 'getelementptr' 'layer10_weights_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.79ns)   --->   "%layer10_weights_load = load i4 %layer10_weights_addr" [../src/matmul.cpp:72]   --->   Operation 32 'load' 'layer10_weights_load' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_0_cast" [../src/matmul.cpp:72]   --->   Operation 33 'getelementptr' 'input_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 34 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 35 [1/2] (0.79ns)   --->   "%layer10_weights_load = load i4 %layer10_weights_addr" [../src/matmul.cpp:72]   --->   Operation 35 'load' 'layer10_weights_load' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 36 [1/2] (1.35ns)   --->   "%input_load = load i11 %input_addr" [../src/matmul.cpp:72]   --->   Operation 36 'load' 'input_load' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_3 : Operation 37 [4/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 37 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 38 [3/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 38 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.67>
ST_5 : Operation 39 [2/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 39 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 40 [1/4] (4.67ns)   --->   "%mul4 = fmul i32 %layer10_weights_load, i32 %input_load" [../src/matmul.cpp:72]   --->   Operation 40 'fmul' 'mul4' <Predicate = (!icmp_ln70)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.36>
ST_7 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln72 = icmp_eq  i4 %add_ln70, i4 8" [../src/matmul.cpp:72]   --->   Operation 41 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [3/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 42 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.48>
ST_8 : Operation 43 [2/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 43 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.48>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 44 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 45 [1/3] (5.48ns)   --->   "%tmp = facc i32 @_ssdm_op_FACC, i32 %mul4, i1 %icmp_ln72" [../src/matmul.cpp:72]   --->   Operation 45 'facc' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 10 <SV = 2> <Delay = 1.35>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 0" [../src/matmul.cpp:74]   --->   Operation 47 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_0, i11 %output_addr" [../src/matmul.cpp:74]   --->   Operation 48 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_10 : Operation 49 [1/1] (0.48ns)   --->   "%br_ln70 = br void" [../src/matmul.cpp:70]   --->   Operation 49 'br' 'br_ln70' <Predicate = true> <Delay = 0.48>

State 11 <SV = 3> <Delay = 1.35>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln70_1, void %.split.1, i4 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:70]   --->   Operation 50 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%sum_19 = phi i32 %tmp_2, void %.split.1, i32 0, void %._crit_edge.loopexit.0" [../src/matmul.cpp:72]   --->   Operation 51 'phi' 'sum_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.86ns)   --->   "%add_ln70_1 = add i4 %j_1, i4 1" [../src/matmul.cpp:70]   --->   Operation 52 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.88ns)   --->   "%icmp_ln70_1 = icmp_eq  i4 %j_1, i4 8" [../src/matmul.cpp:70]   --->   Operation 54 'icmp' 'icmp_ln70_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 55 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70_1, void %.split.1, void %._crit_edge.loopexit.1" [../src/matmul.cpp:70]   --->   Operation 56 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%j_1_cast = zext i4 %j_1" [../src/matmul.cpp:70]   --->   Operation 57 'zext' 'j_1_cast' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.40ns)   --->   "%xor_ln72 = xor i4 %j_1, i4 8" [../src/matmul.cpp:72]   --->   Operation 58 'xor' 'xor_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %xor_ln72" [../src/matmul.cpp:72]   --->   Operation 59 'zext' 'zext_ln72' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%layer10_weights_addr_1 = getelementptr i32 %layer10_weights, i64 0, i64 %zext_ln72" [../src/matmul.cpp:72]   --->   Operation 60 'getelementptr' 'layer10_weights_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.79ns)   --->   "%layer10_weights_load_1 = load i4 %layer10_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 61 'load' 'layer10_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %j_1_cast" [../src/matmul.cpp:72]   --->   Operation 62 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_11 : Operation 63 [2/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_1" [../src/matmul.cpp:72]   --->   Operation 63 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>

State 12 <SV = 4> <Delay = 6.02>
ST_12 : Operation 64 [1/2] (0.79ns)   --->   "%layer10_weights_load_1 = load i4 %layer10_weights_addr_1" [../src/matmul.cpp:72]   --->   Operation 64 'load' 'layer10_weights_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_12 : Operation 65 [1/2] (1.35ns)   --->   "%input_load_1 = load i11 %input_addr_1" [../src/matmul.cpp:72]   --->   Operation 65 'load' 'input_load_1' <Predicate = (!icmp_ln70_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_12 : Operation 66 [4/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 66 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 4.67>
ST_13 : Operation 67 [3/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 67 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 4.67>
ST_14 : Operation 68 [2/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 68 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 4.67>
ST_15 : Operation 69 [1/4] (4.67ns)   --->   "%mul4_1 = fmul i32 %layer10_weights_load_1, i32 %input_load_1" [../src/matmul.cpp:72]   --->   Operation 69 'fmul' 'mul4_1' <Predicate = (!icmp_ln70_1)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 8> <Delay = 6.36>
ST_16 : Operation 70 [1/1] (0.88ns)   --->   "%icmp_ln72_1 = icmp_eq  i4 %add_ln70_1, i4 8" [../src/matmul.cpp:72]   --->   Operation 70 'icmp' 'icmp_ln72_1' <Predicate = (!icmp_ln70_1)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [3/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 71 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 5.48>
ST_17 : Operation 72 [2/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 72 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 5.48>
ST_18 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/matmul.cpp:65]   --->   Operation 73 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>
ST_18 : Operation 74 [1/3] (5.48ns)   --->   "%tmp_2 = facc i32 @_ssdm_op_FACC, i32 %mul4_1, i1 %icmp_ln72_1" [../src/matmul.cpp:72]   --->   Operation 74 'facc' 'tmp_2' <Predicate = (!icmp_ln70_1)> <Delay = 5.48> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 2> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!icmp_ln70_1)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.35>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output_r, i64 0, i64 1" [../src/matmul.cpp:74]   --->   Operation 76 'getelementptr' 'output_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (1.35ns)   --->   "%store_ln74 = store i32 %sum_19, i11 %output_addr_2" [../src/matmul.cpp:74]   --->   Operation 77 'store' 'store_ln74' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1620> <RAM>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [../src/matmul.cpp:76]   --->   Operation 78 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0', ../src/matmul.cpp:70) with incoming values : ('add_ln70', ../src/matmul.cpp:70) [9]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_0', ../src/matmul.cpp:70) with incoming values : ('add_ln70', ../src/matmul.cpp:70) [9]  (0 ns)
	'getelementptr' operation ('input_addr', ../src/matmul.cpp:72) [21]  (0 ns)
	'load' operation ('input_load', ../src/matmul.cpp:72) on array 'input_r' [22]  (1.35 ns)

 <State 3>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/matmul.cpp:72) on array 'input_r' [22]  (1.35 ns)
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [23]  (4.67 ns)

 <State 4>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [23]  (4.67 ns)

 <State 5>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [23]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4', ../src/matmul.cpp:72) [23]  (4.67 ns)

 <State 7>: 6.37ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72', ../src/matmul.cpp:72) [24]  (0.884 ns)
	'facc' operation ('tmp', ../src/matmul.cpp:72) [25]  (5.48 ns)

 <State 8>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp', ../src/matmul.cpp:72) [25]  (5.48 ns)

 <State 9>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp', ../src/matmul.cpp:72) [25]  (5.48 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../src/matmul.cpp:74) [28]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_0', ../src/matmul.cpp:72 on array 'output_r' [29]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('j_1', ../src/matmul.cpp:70) with incoming values : ('add_ln70_1', ../src/matmul.cpp:70) [32]  (0 ns)
	'getelementptr' operation ('input_addr_1', ../src/matmul.cpp:72) [46]  (0 ns)
	'load' operation ('input_load_1', ../src/matmul.cpp:72) on array 'input_r' [47]  (1.35 ns)

 <State 12>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load_1', ../src/matmul.cpp:72) on array 'input_r' [47]  (1.35 ns)
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [48]  (4.67 ns)

 <State 13>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [48]  (4.67 ns)

 <State 14>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [48]  (4.67 ns)

 <State 15>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul4_1', ../src/matmul.cpp:72) [48]  (4.67 ns)

 <State 16>: 6.37ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72_1', ../src/matmul.cpp:72) [49]  (0.884 ns)
	'facc' operation ('tmp_2', ../src/matmul.cpp:72) [50]  (5.48 ns)

 <State 17>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_2', ../src/matmul.cpp:72) [50]  (5.48 ns)

 <State 18>: 5.48ns
The critical path consists of the following:
	'facc' operation ('tmp_2', ../src/matmul.cpp:72) [50]  (5.48 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_2', ../src/matmul.cpp:74) [53]  (0 ns)
	'store' operation ('store_ln74', ../src/matmul.cpp:74) of variable 'sum_19', ../src/matmul.cpp:72 on array 'output_r' [54]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
