hdls:
  - fifo_rtl.v
  - fifo_gen/${board}
  - timer
  - +/makestuff/seven_seg/verilog
