#BLIF generated by VPR  from post-place-and-route implementation
.model vexriscv_uart
.inputs sys_clk serial_sink_valid 
.outputs serial_sink_ready sim_trace serial_source_valid serial_source_data[0] serial_source_data[1] serial_source_data[2] serial_source_data[3] serial_source_data[4] serial_source_data[5] serial_source_data[6] serial_source_data[7] 

#IO assignments
.names serial_sink_ready_input_0_0 serial_sink_ready
1 1
.names sim_trace_input_0_0 sim_trace
1 1
.names serial_source_valid_input_0_0 serial_source_valid
1 1
.names serial_source_data[0]_input_0_0 serial_source_data[0]
1 1
.names serial_source_data[1]_input_0_0 serial_source_data[1]
1 1
.names serial_source_data[2]_input_0_0 serial_source_data[2]
1 1
.names serial_source_data[3]_input_0_0 serial_source_data[3]
1 1
.names serial_source_data[4]_input_0_0 serial_source_data[4]
1 1
.names serial_source_data[5]_input_0_0 serial_source_data[5]
1 1
.names serial_source_data[6]_input_0_0 serial_source_data[6]
1 1
.names serial_source_data[7]_input_0_0 serial_source_data[7]
1 1
.names sys_clk sys_clk_output_0_0
1 1
.names serial_sink_valid serial_sink_valid_output_0_0
1 1

#Interconnect
.names sys_clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_clock_0_0
1 1
.names sys_clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_clock_1_0
1 1
.names sys_clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_clock_2_0
1 1
.names sys_clk_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_clock_3_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[31]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[30]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[27]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[26]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[25]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[24]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[29]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[28]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_level0[2]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_readable_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_level0[1]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_level0[0]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_level0[3]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_level0[4]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_produce[3]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_produce[2]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_produce[1]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_main_uart_rx_fifo_produce[0]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_builder_csr_bankarray_dat_r[6]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[0]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[6]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[5]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[4]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[3]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[2]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[1]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[7]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[14]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[13]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[12]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[11]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[10]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[9]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[8]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[15]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[22]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[21]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[20]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[19]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[18]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[17]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[16]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.execute_RS1[23]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_clock_0_0
1 1
.names sys_clk_output_0_0 dffre_$abc$45733$lo0_clock_0_0
1 1
.names serial_sink_valid_output_0_0 lut_$abc$49251$li019_li019_input_0_3
1 1
.names serial_sink_valid_output_0_0 lut_main_uart_rx_fifo_wrport_we_input_0_3
1 1
.names serial_sink_valid_output_0_0 lut_$abc$49251$li016_li016_input_0_1
1 1
.names serial_sink_valid_output_0_0 lut_$abc$50941$new_new_n103___input_0_3
1 1
.names serial_sink_valid_output_0_0 lut_$abc$49251$li013_li013_input_0_4
1 1
.names serial_sink_valid_output_0_0 lut_$abc$49251$li014_li014_input_0_3
1 1
.names serial_sink_valid_output_0_0 lut_$abc$49251$li015_li015_input_0_3
1 1
.names lut_sim_trace_output_0_0 sim_trace_input_0_0
1 1
.names lut_serial_source_valid_output_0_0 serial_source_valid_input_0_0
1 1
.names lut_serial_source_data[0]_output_0_0 serial_source_data[0]_input_0_0
1 1
.names lut_serial_source_data[1]_output_0_0 serial_source_data[1]_input_0_0
1 1
.names lut_serial_source_data[2]_output_0_0 serial_source_data[2]_input_0_0
1 1
.names lut_serial_source_data[3]_output_0_0 serial_source_data[3]_input_0_0
1 1
.names lut_serial_source_data[4]_output_0_0 serial_source_data[4]_input_0_0
1 1
.names lut_serial_source_data[5]_output_0_0 serial_source_data[5]_input_0_0
1 1
.names lut_serial_source_data[6]_output_0_0 serial_source_data[6]_input_0_0
1 1
.names lut_serial_source_data[7]_output_0_0 serial_source_data[7]_input_0_0
1 1
.names lut_serial_sink_ready_output_0_0 serial_sink_ready_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_5
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_6
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_7
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_8
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_9
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_2_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_5
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_6
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_7
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_8
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_9
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_3_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_5
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_6
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_7
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_8
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_9
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_12_14
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_5
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_6
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_7
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_8
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_9
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_10
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_11
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_12
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_13_13
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_16_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_17_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_18_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_18_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_19_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_19_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_21_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_input_1_0
1 1
.names lut_$false_output_0_0 lut_serial_source_valid_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[0]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[5]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[4]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[7]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[6]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[1]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[2]_input_0_0
1 1
.names lut_$false_output_0_0 lut_serial_source_data[3]_input_0_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_4_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_5_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_14_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_15_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_readable_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_readable_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_level0[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_main_uart_rx_fifo_produce[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_builder_csr_bankarray_dat_r[6]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_builder_csr_bankarray_dat_r[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_builder_csr_bankarray_dat_r[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.execute_RS1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$abc$45733$lo0_input_0_0
1 1
.names lut_$true_output_0_0 dffre_$abc$45733$lo0_input_2_0
1 1
.names lut_$true_output_0_0 lut_sim_trace_input_0_2
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[9]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[8]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[10]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[5]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[4]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[7]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[6]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[3]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[2]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[0]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[1]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[16]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[17]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[12]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[11]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[13]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[8]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[7]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[10]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[9]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[6]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[5]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[3]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[4]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[1]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[2]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[14]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[15]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B2[0]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[13]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[14]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[11]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[12]_2_input_0_0
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[15]_2_input_0_2
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[16]_2_input_0_2
1 1
.names lut_$undef_output_0_0 lut_WDATA_B1[17]_2_input_0_4
1 1
.names lut_$undef_output_0_0 lut_WDATA_A2[16]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A2[17]_2_input_0_1
1 1
.names lut_$undef_output_0_0 lut_WDATA_A1[16]_2_input_0_3
1 1
.names lut_$undef_output_0_0 lut_WDATA_A1[17]_2_input_0_1
1 1
.names lut_$abc$49251$li008_li008_output_0_0 dffre_main_uart_rx_fifo_readable_input_0_0
1 1
.names dffre_main_uart_rx_fifo_readable_output_0_0 lut_$abc$49251$li018_li018_input_0_1
1 1
.names dffre_main_uart_rx_fifo_readable_output_0_0 lut_$abc$49251$li008_li008_input_0_1
1 1
.names dffre_main_uart_rx_fifo_readable_output_0_0 lut_$abc$49251$li019_li019_input_0_1
1 1
.names dffre_main_uart_rx_fifo_readable_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_1
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li018_li018_input_0_4
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li020_li020_input_0_0
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li017_li017_input_0_4
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li016_li016_input_0_0
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li012_li012_input_0_2
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li013_li013_input_0_2
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li014_li014_input_0_2
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 lut_$abc$49251$li015_li015_input_0_2
1 1
.names dffre_builder_csr_bankarray_dat_r[6]_output_0_0 dffre_$abc$45733$lo0_input_1_0
1 1
.names lut_$abc$49251$li012_li012_output_0_0 dffre_main_uart_rx_fifo_produce[3]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_produce[3]_output_0_0 lut_$abc$49251$li012_li012_input_0_0
1 1
.names lut_$abc$49251$li013_li013_output_0_0 dffre_main_uart_rx_fifo_produce[2]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_produce[2]_output_0_0 lut_$abc$49251$li012_li012_input_0_3
1 1
.names dffre_main_uart_rx_fifo_produce[2]_output_0_0 lut_$abc$49251$li013_li013_input_0_3
1 1
.names lut_$abc$49251$li014_li014_output_0_0 dffre_main_uart_rx_fifo_produce[1]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_produce[1]_output_0_0 lut_$abc$49251$li012_li012_input_0_1
1 1
.names dffre_main_uart_rx_fifo_produce[1]_output_0_0 lut_$abc$49251$li013_li013_input_0_1
1 1
.names dffre_main_uart_rx_fifo_produce[1]_output_0_0 lut_$abc$49251$li014_li014_input_0_4
1 1
.names lut_$abc$49251$li015_li015_output_0_0 dffre_main_uart_rx_fifo_produce[0]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_produce[0]_output_0_0 lut_$abc$49251$li012_li012_input_0_5
1 1
.names dffre_main_uart_rx_fifo_produce[0]_output_0_0 lut_$abc$49251$li013_li013_input_0_5
1 1
.names dffre_main_uart_rx_fifo_produce[0]_output_0_0 lut_$abc$49251$li014_li014_input_0_1
1 1
.names dffre_main_uart_rx_fifo_produce[0]_output_0_0 lut_$abc$49251$li015_li015_input_0_1
1 1
.names lut_$abc$49251$li016_li016_output_0_0 dffre_main_uart_rx_fifo_level0[4]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li008_li008_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li019_li019_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_main_uart_rx_fifo_wrport_we_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_serial_sink_ready_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li016_li016_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$50941$new_new_n103___input_0_4
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li013_li013_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li014_li014_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[4]_output_0_0 lut_$abc$49251$li015_li015_input_0_0
1 1
.names lut_$abc$49251$li017_li017_output_0_0 dffre_main_uart_rx_fifo_level0[3]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[3]_output_0_0 lut_$abc$49251$li008_li008_input_0_3
1 1
.names dffre_main_uart_rx_fifo_level0[3]_output_0_0 lut_$abc$49251$li017_li017_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[3]_output_0_0 lut_$abc$49251$li016_li016_input_0_3
1 1
.names dffre_main_uart_rx_fifo_level0[3]_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_3
1 1
.names lut_$abc$49251$li018_li018_output_0_0 dffre_main_uart_rx_fifo_level0[2]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[2]_output_0_0 lut_$abc$49251$li018_li018_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[2]_output_0_0 lut_$abc$49251$li008_li008_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[2]_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[2]_output_0_0 lut_$abc$50941$new_new_n103___input_0_0
1 1
.names lut_$abc$49251$li019_li019_output_0_0 dffre_main_uart_rx_fifo_level0[1]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[1]_output_0_0 lut_$abc$49251$li018_li018_input_0_5
1 1
.names dffre_main_uart_rx_fifo_level0[1]_output_0_0 lut_$abc$49251$li008_li008_input_0_5
1 1
.names dffre_main_uart_rx_fifo_level0[1]_output_0_0 lut_$abc$49251$li019_li019_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[1]_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_5
1 1
.names dffre_main_uart_rx_fifo_level0[1]_output_0_0 lut_$abc$50941$new_new_n103___input_0_1
1 1
.names lut_$abc$49251$li020_li020_output_0_0 dffre_main_uart_rx_fifo_level0[0]_input_0_0
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_$abc$49251$li018_li018_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_$abc$49251$li008_li008_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_$abc$49251$li019_li019_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_$abc$49251$li020_li020_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_main_uart_rx_fifo_do_read_input_0_2
1 1
.names dffre_main_uart_rx_fifo_level0[0]_output_0_0 lut_$abc$50941$new_new_n103___input_0_2
1 1
.names lut_main_uart_rx_fifo_do_read_output_0_0 lut_$abc$49251$li020_li020_input_0_3
1 1
.names lut_main_uart_rx_fifo_do_read_output_0_0 lut_$abc$49251$li017_li017_input_0_3
1 1
.names lut_main_uart_rx_fifo_do_read_output_0_0 lut_$abc$49251$li016_li016_input_0_5
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_output_0_0 dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_output_0_0 dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_input_0_3
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_input_0_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_input_0_2
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_input_0_4
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_input_0_3
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_input_0_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_input_0_3
1 1
.names lut_$abc$49251$li082_li082_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_input_0_1
1 1
.names lut_$abc$49251$li084_li084_output_0_0 dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_0_0
1 1
.names dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_output_0_0 dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_0_0
1 1
.names dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_input_0_2
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[0]_output_0_0 dffre_VexRiscv.execute_RS1[0]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[0]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[0]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[1]_output_0_0 dffre_VexRiscv.execute_RS1[1]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[1]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[1]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[2]_output_0_0 dffre_VexRiscv.execute_RS1[2]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[2]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[2]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[3]_output_0_0 dffre_VexRiscv.execute_RS1[3]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[3]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[3]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[4]_output_0_0 dffre_VexRiscv.execute_RS1[4]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[4]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[4]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[5]_output_0_0 dffre_VexRiscv.execute_RS1[5]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[5]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[5]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[6]_output_0_0 dffre_VexRiscv.execute_RS1[6]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[6]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[6]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[7]_output_0_0 dffre_VexRiscv.execute_RS1[7]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[7]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[7]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[8]_output_0_0 dffre_VexRiscv.execute_RS1[8]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[8]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[8]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[9]_output_0_0 dffre_VexRiscv.execute_RS1[9]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[9]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[9]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[10]_output_0_0 dffre_VexRiscv.execute_RS1[10]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[10]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[10]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[11]_output_0_0 dffre_VexRiscv.execute_RS1[11]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[11]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[11]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[12]_output_0_0 dffre_VexRiscv.execute_RS1[12]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[12]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[12]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[13]_output_0_0 dffre_VexRiscv.execute_RS1[13]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[13]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[13]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[14]_output_0_0 dffre_VexRiscv.execute_RS1[14]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[14]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[14]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[15]_output_0_0 dffre_VexRiscv.execute_RS1[15]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[15]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[15]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[16]_output_0_0 dffre_VexRiscv.execute_RS1[16]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[16]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[16]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[17]_output_0_0 dffre_VexRiscv.execute_RS1[17]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[17]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[17]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[18]_output_0_0 dffre_VexRiscv.execute_RS1[18]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[18]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[18]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[19]_output_0_0 dffre_VexRiscv.execute_RS1[19]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[19]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[19]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[20]_output_0_0 dffre_VexRiscv.execute_RS1[20]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[20]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[20]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[21]_output_0_0 dffre_VexRiscv.execute_RS1[21]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[21]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[21]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[22]_output_0_0 dffre_VexRiscv.execute_RS1[22]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[22]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[22]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[23]_output_0_0 dffre_VexRiscv.execute_RS1[23]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[23]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[23]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[24]_output_0_0 dffre_VexRiscv.execute_RS1[24]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[24]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[24]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[25]_output_0_0 dffre_VexRiscv.execute_RS1[25]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[25]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[25]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[26]_output_0_0 dffre_VexRiscv.execute_RS1[26]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[26]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[26]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[27]_output_0_0 dffre_VexRiscv.execute_RS1[27]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[27]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[27]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[28]_output_0_0 dffre_VexRiscv.execute_RS1[28]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[28]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[28]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[29]_output_0_0 dffre_VexRiscv.execute_RS1[29]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[29]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[29]_output_0_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_1_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[30]_output_0_0 dffre_VexRiscv.execute_RS1[30]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[30]_output_0_0 lut_$abc$49251$li084_li084_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[30]_output_0_0 lut_$abc$49251$li082_li082_input_0_0
1 1
.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[31]_output_0_0 dffre_VexRiscv.execute_RS1[31]_input_0_0
1 1
.names dffre_VexRiscv.execute_RS1[31]_output_0_0 lut_$abc$49251$li084_li084_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_input_0_3
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_input_0_3
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_input_0_3
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_input_0_3
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_input_0_1
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_input_0_2
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_input_0_4
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv._zz_7_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_input_0_0
1 1
.names dffre_$abc$45733$lo0_output_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_input_0_1
1 1
.names lut_main_uart_rx_fifo_wrport_we_output_0_0 lut_$abc$49251$li018_li018_input_0_3
1 1
.names lut_main_uart_rx_fifo_wrport_we_output_0_0 lut_$abc$49251$li020_li020_input_0_1
1 1
.names lut_main_uart_rx_fifo_wrport_we_output_0_0 lut_$abc$49251$li017_li017_input_0_1
1 1
.names lut_main_uart_rx_fifo_wrport_we_output_0_0 lut_$abc$49251$li012_li012_input_0_4
1 1
.names lut_$abc$50941$new_new_n103___output_0_0 lut_$abc$49251$li017_li017_input_0_0
1 1
.names lut_$abc$50941$new_new_n103___output_0_0 lut_$abc$49251$li016_li016_input_0_2
1 1
.names adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_output_0_0 lut_$abc$49251$li084_li084_input_0_3
1 1
.names adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_output_0_0 lut_$abc$49251$li082_li082_input_0_1
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_output_0_0 lut_WDATA_A2[13]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_output_0_0 lut_WDATA_A2[9]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_output_0_0 lut_WDATA_A2[10]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_output_0_0 lut_WDATA_A2[11]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_output_0_0 lut_WDATA_A1[12]_2_input_0_4
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_output_0_0 lut_WDATA_A1[13]_2_input_0_4
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_output_0_0 lut_WDATA_A1[14]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_output_0_0 lut_WDATA_A1[15]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_output_0_0 lut_WDATA_A2[0]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_output_0_0 lut_WDATA_A1[9]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_output_0_0 lut_WDATA_A1[10]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_output_0_0 lut_WDATA_A1[11]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_output_0_0 lut_WDATA_A1[8]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_output_0_0 lut_WDATA_A1[6]_2_input_0_4
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_output_0_0 lut_WDATA_A1[7]_2_input_0_4
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_output_0_0 lut_WDATA_A2[3]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_output_0_0 lut_WDATA_A2[4]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_output_0_0 lut_WDATA_A2[5]_2_input_0_1
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_output_0_0 lut_WDATA_A2[6]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_output_0_0 lut_WDATA_A2[7]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_output_0_0 lut_WDATA_A2[8]_2_input_0_0
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_output_0_0 lut_WDATA_A2[1]_2_input_0_1
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_output_0_0 lut_WDATA_A2[2]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_output_0_0 lut_WDATA_A1[2]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_output_0_0 lut_WDATA_A2[12]_2_input_0_1
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_output_0_0 lut_WDATA_A2[14]_2_input_0_1
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_output_0_0 lut_WDATA_A2[15]_2_input_0_4
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_output_0_0 lut_WDATA_A1[5]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_output_0_0 lut_WDATA_A1[4]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_output_0_0 lut_WDATA_A1[1]_2_input_0_2
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_output_0_0 lut_WDATA_A1[0]_2_input_0_3
1 1
.names lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_output_0_0 lut_WDATA_A1[3]_2_input_0_1
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_6_0
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_7_0
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_8_0
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_8_1
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_9_0
1 1
.names lut_VexRiscv._zz_7_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_9_1
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_output_1_0 adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_2_0
1 1
.names adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_output_1_0 adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_2_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_10 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[26]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_7 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[23]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_6 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[22]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[20]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_0 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[16]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_15 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[31]_input_0_4
1 1
.names lut_WDATA_B2[17]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_17
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_8 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[24]_input_0_0
1 1
.names lut_WDATA_B2[16]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_16
1 1
.names lut_WDATA_B2[15]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_15
1 1
.names lut_WDATA_B2[14]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_14
1 1
.names lut_WDATA_B2[12]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_12
1 1
.names lut_WDATA_B2[10]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_10
1 1
.names lut_WDATA_B2[6]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_6
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_14 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[30]_input_0_2
1 1
.names lut_WDATA_B2[5]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_5
1 1
.names lut_WDATA_B2[3]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_3
1 1
.names lut_WDATA_B2[1]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_1
1 1
.names lut_WDATA_A2[17]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_17
1 1
.names lut_WDATA_A2[16]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_16
1 1
.names lut_WDATA_A2[14]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_14
1 1
.names lut_WDATA_A2[10]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_10
1 1
.names lut_WDATA_A2[9]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_9
1 1
.names lut_WDATA_A2[8]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_8
1 1
.names lut_WDATA_A2[6]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_6
1 1
.names lut_WDATA_A2[3]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_12 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[28]_input_0_2
1 1
.names lut_WDATA_A2[2]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_2
1 1
.names lut_WDATA_A2[1]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_1
1 1
.names lut_WDATA_B2[4]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_4
1 1
.names lut_WDATA_A2[0]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_1 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[17]_input_0_1
1 1
.names lut_WDATA_A2[13]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_13
1 1
.names lut_WDATA_A2[12]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_12
1 1
.names lut_WDATA_B2[7]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_7
1 1
.names lut_WDATA_A1[15]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_15
1 1
.names lut_WDATA_A1[14]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_14
1 1
.names lut_WDATA_A1[11]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_11
1 1
.names lut_WDATA_A1[7]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_7
1 1
.names lut_WDATA_B1[3]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_3
1 1
.names lut_WDATA_A1[6]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_6
1 1
.names lut_WDATA_A1[3]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_3
1 1
.names lut_WDATA_A1[1]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_3 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[3]_input_0_3
1 1
.names lut_WDATA_A1[0]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_5 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[21]_input_0_2
1 1
.names lut_WDATA_B2[11]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_11
1 1
.names lut_WDATA_A1[10]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_10
1 1
.names lut_WDATA_A1[2]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_2
1 1
.names lut_WDATA_B2[13]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_13
1 1
.names lut_WDATA_A1[17]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_17
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_2 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[18]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_1 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[1]_input_0_1
1 1
.names lut_WDATA_B2[2]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_9 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[25]_input_0_2
1 1
.names lut_WDATA_A1[4]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_4
1 1
.names lut_WDATA_B1[13]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_13
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_11 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[27]_input_0_0
1 1
.names lut_WDATA_A2[5]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_5
1 1
.names lut_WDATA_A1[12]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_12
1 1
.names lut_WDATA_B1[0]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_2 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[2]_input_0_2
1 1
.names lut_WDATA_A1[13]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_13
1 1
.names lut_WDATA_B1[9]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_9
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_11 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[11]_input_0_3
1 1
.names lut_WDATA_A2[4]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_13 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[29]_input_0_4
1 1
.names lut_WDATA_B2[9]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_9
1 1
.names lut_WDATA_A1[9]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_9
1 1
.names lut_WDATA_A2[15]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_15
1 1
.names lut_WDATA_A1[5]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_5
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_3_3 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[19]_input_0_3
1 1
.names lut_WDATA_B1[1]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_1
1 1
.names lut_WDATA_B1[2]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_0 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[0]_input_0_1
1 1
.names lut_WDATA_B1[4]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_4
1 1
.names lut_WDATA_B1[6]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_6
1 1
.names lut_WDATA_B1[5]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_5
1 1
.names lut_WDATA_B1[7]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_7
1 1
.names lut_WDATA_B1[11]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_11
1 1
.names lut_WDATA_B1[17]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_17
1 1
.names lut_WDATA_B2[0]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_0
1 1
.names lut_WDATA_B1[12]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_12
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_12 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[12]_input_0_1
1 1
.names lut_WDATA_B1[15]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_15
1 1
.names lut_WDATA_A1[8]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_8
1 1
.names lut_WDATA_B1[16]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_16
1 1
.names lut_WDATA_A2[11]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_11
1 1
.names lut_WDATA_A2[7]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_1_7
1 1
.names lut_WDATA_B1[10]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_10
1 1
.names lut_WDATA_B1[8]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_8
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[4]_input_0_0
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_5 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[5]_input_0_2
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_6 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[6]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_7 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[7]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_8 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[8]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_9 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[9]_input_0_1
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_10 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[10]_input_0_4
1 1
.names lut_WDATA_A1[16]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_0_16
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_13 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[13]_input_0_3
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_14 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[14]_input_0_4
1 1
.names RS_TDP36K_DATA_OUT_B2[10]_2_output_2_15 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[15]_input_0_1
1 1
.names lut_WDATA_B2[8]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_11_8
1 1
.names lut_WDATA_B1[14]_2_output_0_0 RS_TDP36K_DATA_OUT_B2[10]_2_input_10_14
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_13_13 \
    BE_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_8_0 \
    BE_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_8_1 \
    BE_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_9_0 \
    BE_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_9_1 \
    BE_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_18_0 \
    BE_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_18_1 \
    BE_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_19_0 \
    BE_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_19_1 \
    CLK_A1=RS_TDP36K_DATA_OUT_B2[10]_2_clock_0_0 \
    CLK_A2=RS_TDP36K_DATA_OUT_B2[10]_2_clock_1_0 \
    CLK_B1=RS_TDP36K_DATA_OUT_B2[10]_2_clock_2_0 \
    CLK_B2=RS_TDP36K_DATA_OUT_B2[10]_2_clock_3_0 \
    FLUSH1=RS_TDP36K_DATA_OUT_B2[10]_2_input_20_0 \
    FLUSH2=RS_TDP36K_DATA_OUT_B2[10]_2_input_21_0 \
    REN_A1=RS_TDP36K_DATA_OUT_B2[10]_2_input_4_0 \
    REN_A2=RS_TDP36K_DATA_OUT_B2[10]_2_input_5_0 \
    REN_B1=RS_TDP36K_DATA_OUT_B2[10]_2_input_14_0 \
    REN_B2=RS_TDP36K_DATA_OUT_B2[10]_2_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_DATA_OUT_B2[10]_2_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_DATA_OUT_B2[10]_2_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_DATA_OUT_B2[10]_2_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_DATA_OUT_B2[10]_2_input_11_17 \
    WEN_A1=RS_TDP36K_DATA_OUT_B2[10]_2_input_6_0 \
    WEN_A2=RS_TDP36K_DATA_OUT_B2[10]_2_input_7_0 \
    WEN_B1=RS_TDP36K_DATA_OUT_B2[10]_2_input_16_0 \
    WEN_B2=RS_TDP36K_DATA_OUT_B2[10]_2_input_17_0 \
    RDATA_A1[0]=__vpr__unconn0 \
    RDATA_A1[1]=__vpr__unconn1 \
    RDATA_A1[2]=__vpr__unconn2 \
    RDATA_A1[3]=__vpr__unconn3 \
    RDATA_A1[4]=__vpr__unconn4 \
    RDATA_A1[5]=__vpr__unconn5 \
    RDATA_A1[6]=__vpr__unconn6 \
    RDATA_A1[7]=__vpr__unconn7 \
    RDATA_A1[8]=__vpr__unconn8 \
    RDATA_A1[9]=__vpr__unconn9 \
    RDATA_A1[10]=__vpr__unconn10 \
    RDATA_A1[11]=__vpr__unconn11 \
    RDATA_A1[12]=__vpr__unconn12 \
    RDATA_A1[13]=__vpr__unconn13 \
    RDATA_A1[14]=__vpr__unconn14 \
    RDATA_A1[15]=__vpr__unconn15 \
    RDATA_A1[16]=__vpr__unconn16 \
    RDATA_A1[17]=__vpr__unconn17 \
    RDATA_A2[0]=__vpr__unconn18 \
    RDATA_A2[1]=__vpr__unconn19 \
    RDATA_A2[2]=__vpr__unconn20 \
    RDATA_A2[3]=__vpr__unconn21 \
    RDATA_A2[4]=__vpr__unconn22 \
    RDATA_A2[5]=__vpr__unconn23 \
    RDATA_A2[6]=__vpr__unconn24 \
    RDATA_A2[7]=__vpr__unconn25 \
    RDATA_A2[8]=__vpr__unconn26 \
    RDATA_A2[9]=__vpr__unconn27 \
    RDATA_A2[10]=__vpr__unconn28 \
    RDATA_A2[11]=__vpr__unconn29 \
    RDATA_A2[12]=__vpr__unconn30 \
    RDATA_A2[13]=__vpr__unconn31 \
    RDATA_A2[14]=__vpr__unconn32 \
    RDATA_A2[15]=__vpr__unconn33 \
    RDATA_A2[16]=__vpr__unconn34 \
    RDATA_A2[17]=__vpr__unconn35 \
    RDATA_B1[0]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_0 \
    RDATA_B1[1]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_1 \
    RDATA_B1[2]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_2 \
    RDATA_B1[3]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_3 \
    RDATA_B1[4]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_4 \
    RDATA_B1[5]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_5 \
    RDATA_B1[6]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_6 \
    RDATA_B1[7]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_7 \
    RDATA_B1[8]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_8 \
    RDATA_B1[9]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_9 \
    RDATA_B1[10]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_10 \
    RDATA_B1[11]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_11 \
    RDATA_B1[12]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_12 \
    RDATA_B1[13]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_13 \
    RDATA_B1[14]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_14 \
    RDATA_B1[15]=RS_TDP36K_DATA_OUT_B2[10]_2_output_2_15 \
    RDATA_B1[16]=__vpr__unconn36 \
    RDATA_B1[17]=__vpr__unconn37 \
    RDATA_B2[0]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_0 \
    RDATA_B2[1]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_1 \
    RDATA_B2[2]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_2 \
    RDATA_B2[3]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_3 \
    RDATA_B2[4]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_4 \
    RDATA_B2[5]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_5 \
    RDATA_B2[6]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_6 \
    RDATA_B2[7]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_7 \
    RDATA_B2[8]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_8 \
    RDATA_B2[9]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_9 \
    RDATA_B2[10]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_10 \
    RDATA_B2[11]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_11 \
    RDATA_B2[12]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_12 \
    RDATA_B2[13]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_13 \
    RDATA_B2[14]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_14 \
    RDATA_B2[15]=RS_TDP36K_DATA_OUT_B2[10]_2_output_3_15 \
    RDATA_B2[16]=__vpr__unconn38 \
    RDATA_B2[17]=__vpr__unconn39
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000000000000000000000000000110110110110000000000000000000000000000

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[24]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[23]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[25]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[24]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[26]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[25]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[27]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[26]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[28]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[27]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[29]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[28]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[30]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[29]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_2_0 \
    g=adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_1_0 \
    p=adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_input_0_0 \
    cout=__vpr__unconn40 \
    sumout=adder_carry_$abc$45830$auto$maccmap.cc:240:synth$7143.co_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[16]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[15]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[17]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[16]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[18]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[17]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[19]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[18]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[20]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[19]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[21]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[20]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[22]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[21]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[23]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[22]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[8]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[7]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[9]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[8]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[10]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[9]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[11]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[10]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[12]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[11]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[13]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[12]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[14]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[13]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[15]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[14]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn41 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[0]_output_1_0 \
    sumout=__vpr__unconn42

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[1]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[0]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[2]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW[1]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[3]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[2]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[4]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[3]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[5]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[4]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[6]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[5]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_2_0 \
    g=adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_1_0 \
    p=adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_input_0_0 \
    cout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_output_1_0 \
    sumout=adder_carry_$auto$maccmap.cc:240:synth$7143.C[7]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[6]_output_0_0

.names lut_$abc$49251$li084_li084_input_0_0 __vpr__unconn43 lut_$abc$49251$li084_li084_input_0_2 lut_$abc$49251$li084_li084_input_0_3 __vpr__unconn44 lut_$abc$49251$li084_li084_output_0_0 
00100 1
10100 1
10010 1
00110 1

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[31]_output_0_0

.names __vpr__unconn45 __vpr__unconn46 __vpr__unconn47 __vpr__unconn48 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[31]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[31]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[31]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[31]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[31]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[31]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[31]_output_0_0

.names __vpr__unconn49 __vpr__unconn50 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[30]_input_0_2 __vpr__unconn51 __vpr__unconn52 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[30]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[30]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[30]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[30]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[30]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[30]_output_0_0

.names lut_$abc$49251$li082_li082_input_0_0 lut_$abc$49251$li082_li082_input_0_1 __vpr__unconn53 __vpr__unconn54 __vpr__unconn55 lut_$abc$49251$li082_li082_output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_clock_0_0 \
    D=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_0_0 \
    E=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_2_0 \
    R=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_input_1_0 \
    Q=dffre_VexRiscv.execute_to_memory_REGFILE_WRITE_DATA[30]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[30]_output_0_0

.names __vpr__unconn56 lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_input_0_2 __vpr__unconn57 __vpr__unconn58 lut_VexRiscv.lastStageRegFileWrite_payload_data[30]_output_0_0 
01100 1

.names __vpr__unconn59 lut_WDATA_A2[14]_2_input_0_1 __vpr__unconn60 __vpr__unconn61 __vpr__unconn62 lut_WDATA_A2[14]_2_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[31]_output_0_0

.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[27]_input_0_0 __vpr__unconn63 __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[27]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[27]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[27]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[27]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[27]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[27]_output_0_0

.names __vpr__unconn67 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[26]_input_0_1 __vpr__unconn68 __vpr__unconn69 __vpr__unconn70 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[26]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[26]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[26]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[26]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[26]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[26]_output_0_0

.names __vpr__unconn71 __vpr__unconn72 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[25]_input_0_2 __vpr__unconn73 __vpr__unconn74 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[25]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[25]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[25]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[25]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[25]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[25]_output_0_0

.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[24]_input_0_0 __vpr__unconn75 __vpr__unconn76 __vpr__unconn77 __vpr__unconn78 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[24]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[24]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[24]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[24]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[24]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[24]_output_0_0

.names __vpr__unconn79 __vpr__unconn80 __vpr__unconn81 __vpr__unconn82 lut_WDATA_A2[15]_2_input_0_4 lut_WDATA_A2[15]_2_output_0_0 
00001 1

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_input_0_0 __vpr__unconn83 lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_input_0_2 __vpr__unconn84 __vpr__unconn85 lut_VexRiscv.lastStageRegFileWrite_payload_data[31]_output_0_0 
10100 1

.names __vpr__unconn86 __vpr__unconn87 __vpr__unconn88 __vpr__unconn89 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[29]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[29]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[29]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[29]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[29]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[29]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[29]_output_0_0

.names __vpr__unconn90 __vpr__unconn91 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[28]_input_0_2 __vpr__unconn92 __vpr__unconn93 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[28]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[28]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[28]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[28]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[28]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[28]_output_0_0

.names lut_$abc$49251$li018_li018_input_0_0 lut_$abc$49251$li018_li018_input_0_1 lut_$abc$49251$li018_li018_input_0_2 lut_$abc$49251$li018_li018_input_0_3 lut_$abc$49251$li018_li018_input_0_4 lut_$abc$49251$li018_li018_input_0_5 lut_$abc$49251$li018_li018_output_0_0 
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100011 1
110011 1
101011 1
111011 1
100111 1
110111 1
101111 1
011111 1

.subckt dffre \
    C=dffre_main_uart_rx_fifo_level0[2]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_level0[2]_input_0_0 \
    E=dffre_main_uart_rx_fifo_level0[2]_input_2_0 \
    R=dffre_main_uart_rx_fifo_level0[2]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_level0[2]_output_0_0

.names lut_$abc$49251$li008_li008_input_0_0 lut_$abc$49251$li008_li008_input_0_1 lut_$abc$49251$li008_li008_input_0_2 lut_$abc$49251$li008_li008_input_0_3 lut_$abc$49251$li008_li008_input_0_4 lut_$abc$49251$li008_li008_input_0_5 lut_$abc$49251$li008_li008_output_0_0 
000000 0

.subckt dffre \
    C=dffre_main_uart_rx_fifo_readable_clock_0_0 \
    D=dffre_main_uart_rx_fifo_readable_input_0_0 \
    E=dffre_main_uart_rx_fifo_readable_input_2_0 \
    R=dffre_main_uart_rx_fifo_readable_input_1_0 \
    Q=dffre_main_uart_rx_fifo_readable_output_0_0

.names lut_$abc$49251$li019_li019_input_0_0 lut_$abc$49251$li019_li019_input_0_1 lut_$abc$49251$li019_li019_input_0_2 lut_$abc$49251$li019_li019_input_0_3 lut_$abc$49251$li019_li019_input_0_4 lut_$abc$49251$li019_li019_output_0_0 
00000 0
01000 0
00100 0
01100 0
00010 0
01010 0
00110 0
11110 0
00001 0
01001 0
00101 0
01101 0
00011 0
01011 0
00111 0
01111 0

.subckt dffre \
    C=dffre_main_uart_rx_fifo_level0[1]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_level0[1]_input_0_0 \
    E=dffre_main_uart_rx_fifo_level0[1]_input_2_0 \
    R=dffre_main_uart_rx_fifo_level0[1]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_level0[1]_output_0_0

.names __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 lut_main_uart_rx_fifo_wrport_we_input_0_3 lut_main_uart_rx_fifo_wrport_we_input_0_4 lut_main_uart_rx_fifo_wrport_we_output_0_0 
00010 1

.names lut_$abc$49251$li020_li020_input_0_0 lut_$abc$49251$li020_li020_input_0_1 lut_$abc$49251$li020_li020_input_0_2 lut_$abc$49251$li020_li020_input_0_3 __vpr__unconn97 lut_$abc$49251$li020_li020_output_0_0 
11000 1
10100 1
10010 1
11110 1

.subckt dffre \
    C=dffre_main_uart_rx_fifo_level0[0]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_level0[0]_input_0_0 \
    E=dffre_main_uart_rx_fifo_level0[0]_input_2_0 \
    R=dffre_main_uart_rx_fifo_level0[0]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_level0[0]_output_0_0

.names __vpr__unconn98 __vpr__unconn99 __vpr__unconn100 __vpr__unconn101 lut_serial_sink_ready_input_0_4 lut_serial_sink_ready_output_0_0 
00000 1

.names __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 __vpr__unconn105 __vpr__unconn106 lut_$true_output_0_0 
00000 1

.names lut_$abc$49251$li017_li017_input_0_0 lut_$abc$49251$li017_li017_input_0_1 lut_$abc$49251$li017_li017_input_0_2 lut_$abc$49251$li017_li017_input_0_3 lut_$abc$49251$li017_li017_input_0_4 lut_$abc$49251$li017_li017_output_0_0 
01001 1
00101 1
10101 1
11101 1
00011 1
10111 1
01111 1
11111 1

.subckt dffre \
    C=dffre_main_uart_rx_fifo_level0[3]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_level0[3]_input_0_0 \
    E=dffre_main_uart_rx_fifo_level0[3]_input_2_0 \
    R=dffre_main_uart_rx_fifo_level0[3]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_level0[3]_output_0_0

.names lut_$abc$49251$li016_li016_input_0_0 lut_$abc$49251$li016_li016_input_0_1 lut_$abc$49251$li016_li016_input_0_2 lut_$abc$49251$li016_li016_input_0_3 lut_$abc$49251$li016_li016_input_0_4 lut_$abc$49251$li016_li016_input_0_5 lut_$abc$49251$li016_li016_output_0_0 
110100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100111 1
110111 1
101111 1
111111 1

.subckt dffre \
    C=dffre_main_uart_rx_fifo_level0[4]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_level0[4]_input_0_0 \
    E=dffre_main_uart_rx_fifo_level0[4]_input_2_0 \
    R=dffre_main_uart_rx_fifo_level0[4]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_level0[4]_output_0_0

.names lut_main_uart_rx_fifo_do_read_input_0_0 lut_main_uart_rx_fifo_do_read_input_0_1 lut_main_uart_rx_fifo_do_read_input_0_2 lut_main_uart_rx_fifo_do_read_input_0_3 lut_main_uart_rx_fifo_do_read_input_0_4 lut_main_uart_rx_fifo_do_read_input_0_5 lut_main_uart_rx_fifo_do_read_output_0_0 
100000 1
001000 1
101000 1
000100 1
100100 1
001100 1
101100 1
000010 1
100010 1
001010 1
101010 1
000110 1
100110 1
001110 1
101110 1
000001 1
100001 1
001001 1
101001 1
000101 1
100101 1
001101 1
101101 1
000011 1
100011 1
001011 1
101011 1
000111 1
100111 1
001111 1
101111 1

.names lut_$abc$50941$new_new_n103___input_0_0 lut_$abc$50941$new_new_n103___input_0_1 lut_$abc$50941$new_new_n103___input_0_2 lut_$abc$50941$new_new_n103___input_0_3 lut_$abc$50941$new_new_n103___input_0_4 lut_$abc$50941$new_new_n103___output_0_0 
00000 0
11110 0
00001 0
00011 0
11111 0

.names lut_$abc$49251$li012_li012_input_0_0 lut_$abc$49251$li012_li012_input_0_1 lut_$abc$49251$li012_li012_input_0_2 lut_$abc$49251$li012_li012_input_0_3 lut_$abc$49251$li012_li012_input_0_4 lut_$abc$49251$li012_li012_input_0_5 lut_$abc$49251$li012_li012_output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
000010 0
010010 0
001010 0
011010 0
000110 0
010110 0
001110 0
011110 0
000001 0
010001 0
001001 0
011001 0
000101 0
110101 0
001101 0
011101 0
000011 0
010011 0
001011 0
011011 0
000111 0
110111 0
001111 0
111111 0

.subckt dffre \
    C=dffre_main_uart_rx_fifo_produce[3]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_produce[3]_input_0_0 \
    E=dffre_main_uart_rx_fifo_produce[3]_input_2_0 \
    R=dffre_main_uart_rx_fifo_produce[3]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_produce[3]_output_0_0

.names lut_$abc$49251$li013_li013_input_0_0 lut_$abc$49251$li013_li013_input_0_1 lut_$abc$49251$li013_li013_input_0_2 lut_$abc$49251$li013_li013_input_0_3 lut_$abc$49251$li013_li013_input_0_4 lut_$abc$49251$li013_li013_input_0_5 lut_$abc$49251$li013_li013_output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
111000 0
000010 0
100010 0
010010 0
110010 0
001010 0
101010 0
011010 0
111010 0
000001 0
100001 0
001001 0
101001 0
011001 0
111001 0
010101 0
110101 0
000011 0
100011 0
001011 0
101011 0
111011 0
010111 0
110111 0
011111 0

.subckt dffre \
    C=dffre_main_uart_rx_fifo_produce[2]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_produce[2]_input_0_0 \
    E=dffre_main_uart_rx_fifo_produce[2]_input_2_0 \
    R=dffre_main_uart_rx_fifo_produce[2]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_produce[2]_output_0_0

.names lut_$abc$49251$li014_li014_input_0_0 lut_$abc$49251$li014_li014_input_0_1 lut_$abc$49251$li014_li014_input_0_2 lut_$abc$49251$li014_li014_input_0_3 lut_$abc$49251$li014_li014_input_0_4 lut_$abc$49251$li014_li014_output_0_0 
00000 0
10000 0
00100 0
10100 0
01100 0
11100 0
00010 0
10010 0
00110 0
10110 0
11110 0
01001 0
11001 0
01011 0
11011 0
01111 0

.subckt dffre \
    C=dffre_main_uart_rx_fifo_produce[1]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_produce[1]_input_0_0 \
    E=dffre_main_uart_rx_fifo_produce[1]_input_2_0 \
    R=dffre_main_uart_rx_fifo_produce[1]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_produce[1]_output_0_0

.names lut_$abc$49251$li015_li015_input_0_0 lut_$abc$49251$li015_li015_input_0_1 lut_$abc$49251$li015_li015_input_0_2 lut_$abc$49251$li015_li015_input_0_3 __vpr__unconn107 lut_$abc$49251$li015_li015_output_0_0 
01100 1
11100 1
00110 1
11110 1

.subckt dffre \
    C=dffre_main_uart_rx_fifo_produce[0]_clock_0_0 \
    D=dffre_main_uart_rx_fifo_produce[0]_input_0_0 \
    E=dffre_main_uart_rx_fifo_produce[0]_input_2_0 \
    R=dffre_main_uart_rx_fifo_produce[0]_input_1_0 \
    Q=dffre_main_uart_rx_fifo_produce[0]_output_0_0

.subckt dffre \
    C=dffre_builder_csr_bankarray_dat_r[6]_clock_0_0 \
    D=dffre_builder_csr_bankarray_dat_r[6]_input_0_0 \
    E=dffre_builder_csr_bankarray_dat_r[6]_input_2_0 \
    R=dffre_builder_csr_bankarray_dat_r[6]_input_1_0 \
    Q=dffre_builder_csr_bankarray_dat_r[6]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[4]_output_0_0

.names __vpr__unconn108 __vpr__unconn109 lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_input_0_2 __vpr__unconn110 lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[4]_output_0_0 
00101 1

.names __vpr__unconn111 __vpr__unconn112 __vpr__unconn113 lut_WDATA_A1[4]_2_input_0_3 __vpr__unconn114 lut_WDATA_A1[4]_2_output_0_0 
00010 1

.names __vpr__unconn115 lut_WDATA_A2[5]_2_input_0_1 __vpr__unconn116 __vpr__unconn117 __vpr__unconn118 lut_WDATA_A2[5]_2_output_0_0 
01000 1

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_input_0_0 __vpr__unconn119 __vpr__unconn120 __vpr__unconn121 lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[21]_output_0_0 
10001 1

.names __vpr__unconn122 __vpr__unconn123 lut_WDATA_A2[4]_2_input_0_2 __vpr__unconn124 __vpr__unconn125 lut_WDATA_A2[4]_2_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[21]_output_0_0

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_input_0_0 __vpr__unconn126 __vpr__unconn127 __vpr__unconn128 lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[20]_output_0_0 
10001 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[20]_output_0_0

.names __vpr__unconn129 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[0]_input_0_1 __vpr__unconn130 __vpr__unconn131 __vpr__unconn132 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[0]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[0]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[0]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[0]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[0]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[0]_output_0_0

.names __vpr__unconn133 __vpr__unconn134 __vpr__unconn135 __vpr__unconn136 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[6]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[6]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[6]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[6]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[6]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[6]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[6]_output_0_0

.names __vpr__unconn137 __vpr__unconn138 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[5]_input_0_2 __vpr__unconn139 __vpr__unconn140 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[5]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[5]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[5]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[5]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[5]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[5]_output_0_0

.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[4]_input_0_0 __vpr__unconn141 __vpr__unconn142 __vpr__unconn143 __vpr__unconn144 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[4]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[4]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[4]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[4]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[4]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[4]_output_0_0

.names __vpr__unconn145 __vpr__unconn146 __vpr__unconn147 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[3]_input_0_3 __vpr__unconn148 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[3]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[3]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[3]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[3]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[3]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[3]_output_0_0

.names __vpr__unconn149 __vpr__unconn150 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[2]_input_0_2 __vpr__unconn151 __vpr__unconn152 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[2]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[2]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[2]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[2]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[2]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[2]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[5]_output_0_0

.names __vpr__unconn153 lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_input_0_2 __vpr__unconn154 __vpr__unconn155 lut_VexRiscv.lastStageRegFileWrite_payload_data[5]_output_0_0 
01100 1

.names __vpr__unconn156 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[1]_input_0_1 __vpr__unconn157 __vpr__unconn158 __vpr__unconn159 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[1]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[1]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[1]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[1]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[1]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[1]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[6]_output_0_0

.names __vpr__unconn160 lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_input_0_1 __vpr__unconn161 lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_input_0_3 __vpr__unconn162 lut_VexRiscv.lastStageRegFileWrite_payload_data[6]_output_0_0 
01010 1

.names __vpr__unconn163 __vpr__unconn164 __vpr__unconn165 __vpr__unconn166 lut_WDATA_A1[6]_2_input_0_4 lut_WDATA_A1[6]_2_output_0_0 
00001 1

.names __vpr__unconn167 __vpr__unconn168 lut_WDATA_A1[5]_2_input_0_2 __vpr__unconn169 __vpr__unconn170 lut_WDATA_A1[5]_2_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[3]_output_0_0

.names __vpr__unconn171 __vpr__unconn172 __vpr__unconn173 lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_input_0_3 lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[3]_output_0_0 
00011 1

.names __vpr__unconn174 lut_WDATA_A1[3]_2_input_0_1 __vpr__unconn175 __vpr__unconn176 __vpr__unconn177 lut_WDATA_A1[3]_2_output_0_0 
01000 1

.names __vpr__unconn178 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[7]_input_0_1 __vpr__unconn179 __vpr__unconn180 __vpr__unconn181 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[7]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[7]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[7]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[7]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[7]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[7]_output_0_0

.names __vpr__unconn182 __vpr__unconn183 __vpr__unconn184 __vpr__unconn185 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[14]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[14]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[14]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[14]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[14]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[14]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[14]_output_0_0

.names __vpr__unconn186 __vpr__unconn187 __vpr__unconn188 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[13]_input_0_3 __vpr__unconn189 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[13]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[13]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[13]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[13]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[13]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[13]_output_0_0

.names __vpr__unconn190 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[12]_input_0_1 __vpr__unconn191 __vpr__unconn192 __vpr__unconn193 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[12]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[12]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[12]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[12]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[12]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[12]_output_0_0

.names __vpr__unconn194 __vpr__unconn195 __vpr__unconn196 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[11]_input_0_3 __vpr__unconn197 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[11]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[11]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[11]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[11]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[11]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[11]_output_0_0

.names __vpr__unconn198 __vpr__unconn199 __vpr__unconn200 __vpr__unconn201 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[10]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[10]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[10]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[10]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[10]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[10]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[10]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[14]_output_0_0

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_input_0_0 __vpr__unconn202 lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_input_0_2 __vpr__unconn203 __vpr__unconn204 lut_VexRiscv.lastStageRegFileWrite_payload_data[14]_output_0_0 
10100 1

.names __vpr__unconn205 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[9]_input_0_1 __vpr__unconn206 __vpr__unconn207 __vpr__unconn208 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[9]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[9]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[9]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[9]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[9]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[9]_output_0_0

.names __vpr__unconn209 __vpr__unconn210 __vpr__unconn211 __vpr__unconn212 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[8]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[8]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[8]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[8]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[8]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[8]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[8]_output_0_0

.names __vpr__unconn213 __vpr__unconn214 lut_WDATA_A1[14]_2_input_0_2 __vpr__unconn215 __vpr__unconn216 lut_WDATA_A1[14]_2_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[13]_output_0_0

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_input_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_input_0_1 __vpr__unconn217 __vpr__unconn218 __vpr__unconn219 lut_VexRiscv.lastStageRegFileWrite_payload_data[13]_output_0_0 
11000 1

.names __vpr__unconn220 __vpr__unconn221 __vpr__unconn222 __vpr__unconn223 lut_WDATA_A1[13]_2_input_0_4 lut_WDATA_A1[13]_2_output_0_0 
00001 1

.names __vpr__unconn224 lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_input_0_2 __vpr__unconn225 __vpr__unconn226 lut_VexRiscv.lastStageRegFileWrite_payload_data[12]_output_0_0 
01100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[12]_output_0_0

.names __vpr__unconn227 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[15]_input_0_1 __vpr__unconn228 __vpr__unconn229 __vpr__unconn230 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[15]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[15]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[15]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[15]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[15]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[15]_output_0_0

.names __vpr__unconn231 __vpr__unconn232 __vpr__unconn233 __vpr__unconn234 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[22]_input_0_4 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[22]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[22]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[22]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[22]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[22]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[22]_output_0_0

.names __vpr__unconn235 __vpr__unconn236 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[21]_input_0_2 __vpr__unconn237 __vpr__unconn238 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[21]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[21]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[21]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[21]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[21]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[21]_output_0_0

.names __vpr__unconn239 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[20]_input_0_1 __vpr__unconn240 __vpr__unconn241 __vpr__unconn242 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[20]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[20]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[20]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[20]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[20]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[20]_output_0_0

.names __vpr__unconn243 __vpr__unconn244 __vpr__unconn245 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[19]_input_0_3 __vpr__unconn246 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[19]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[19]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[19]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[19]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[19]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[19]_output_0_0

.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[18]_input_0_0 __vpr__unconn247 __vpr__unconn248 __vpr__unconn249 __vpr__unconn250 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[18]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[18]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[18]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[18]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[18]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[18]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[22]_output_0_0

.names __vpr__unconn251 lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_input_0_2 __vpr__unconn252 __vpr__unconn253 lut_VexRiscv.lastStageRegFileWrite_payload_data[22]_output_0_0 
01100 1

.names __vpr__unconn254 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[17]_input_0_1 __vpr__unconn255 __vpr__unconn256 __vpr__unconn257 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[17]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[17]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[17]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[17]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[17]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[17]_output_0_0

.names lut_VexRiscv._zz_RegFilePlugin_regFile_port0[16]_input_0_0 __vpr__unconn258 __vpr__unconn259 __vpr__unconn260 __vpr__unconn261 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[16]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[16]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[16]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[16]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[16]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[16]_output_0_0

.names __vpr__unconn262 __vpr__unconn263 lut_WDATA_A2[6]_2_input_0_2 __vpr__unconn264 __vpr__unconn265 lut_WDATA_A2[6]_2_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[19]_output_0_0

.names __vpr__unconn266 __vpr__unconn267 __vpr__unconn268 lut_WDATA_A2[3]_2_input_0_3 __vpr__unconn269 lut_WDATA_A2[3]_2_output_0_0 
00010 1

.names __vpr__unconn270 lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_input_0_1 __vpr__unconn271 __vpr__unconn272 lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[19]_output_0_0 
01001 1

.names __vpr__unconn273 lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_input_0_2 __vpr__unconn274 __vpr__unconn275 lut_VexRiscv.lastStageRegFileWrite_payload_data[18]_output_0_0 
01100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[18]_output_0_0

.names __vpr__unconn276 __vpr__unconn277 __vpr__unconn278 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[23]_input_0_3 __vpr__unconn279 lut_VexRiscv._zz_RegFilePlugin_regFile_port0[23]_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.execute_RS1[23]_clock_0_0 \
    D=dffre_VexRiscv.execute_RS1[23]_input_0_0 \
    E=dffre_VexRiscv.execute_RS1[23]_input_2_0 \
    R=dffre_VexRiscv.execute_RS1[23]_input_1_0 \
    Q=dffre_VexRiscv.execute_RS1[23]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[29]_output_0_0

.names __vpr__unconn280 __vpr__unconn281 lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_input_0_2 lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_input_0_3 __vpr__unconn282 lut_VexRiscv.lastStageRegFileWrite_payload_data[29]_output_0_0 
00110 1

.names lut_WDATA_A2[13]_2_input_0_0 __vpr__unconn283 __vpr__unconn284 __vpr__unconn285 __vpr__unconn286 lut_WDATA_A2[13]_2_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[28]_output_0_0

.names __vpr__unconn287 lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_input_0_1 __vpr__unconn288 __vpr__unconn289 lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[28]_output_0_0 
01001 1

.names __vpr__unconn290 __vpr__unconn291 lut_WDATA_A2[11]_2_input_0_2 __vpr__unconn292 __vpr__unconn293 lut_WDATA_A2[11]_2_output_0_0 
00100 1

.names __vpr__unconn294 __vpr__unconn295 __vpr__unconn296 lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_input_0_3 lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[27]_output_0_0 
00011 1

.names __vpr__unconn297 lut_WDATA_A2[12]_2_input_0_1 __vpr__unconn298 __vpr__unconn299 __vpr__unconn300 lut_WDATA_A2[12]_2_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[27]_output_0_0

.names __vpr__unconn301 __vpr__unconn302 __vpr__unconn303 lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_input_0_3 lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[26]_output_0_0 
00011 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[26]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[25]_output_0_0

.names __vpr__unconn304 __vpr__unconn305 __vpr__unconn306 lut_WDATA_A2[10]_2_input_0_3 __vpr__unconn307 lut_WDATA_A2[10]_2_output_0_0 
00010 1

.names __vpr__unconn308 __vpr__unconn309 lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_input_0_2 __vpr__unconn310 lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[25]_output_0_0 
00101 1

.names lut_WDATA_A2[9]_2_input_0_0 __vpr__unconn311 __vpr__unconn312 __vpr__unconn313 __vpr__unconn314 lut_WDATA_A2[9]_2_output_0_0 
10000 1

.names __vpr__unconn315 lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_input_0_2 __vpr__unconn316 __vpr__unconn317 lut_VexRiscv.lastStageRegFileWrite_payload_data[16]_output_0_0 
01100 1

.names lut_WDATA_A2[0]_2_input_0_0 __vpr__unconn318 __vpr__unconn319 __vpr__unconn320 __vpr__unconn321 lut_WDATA_A2[0]_2_output_0_0 
10000 1

.names __vpr__unconn322 __vpr__unconn323 __vpr__unconn324 lut_WDATA_B1[9]_2_input_0_3 __vpr__unconn325 lut_WDATA_B1[9]_2_output_0_0 
00010 1

.names __vpr__unconn326 __vpr__unconn327 __vpr__unconn328 lut_WDATA_B1[8]_2_input_0_3 __vpr__unconn329 lut_WDATA_B1[8]_2_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[16]_output_0_0

.names __vpr__unconn330 __vpr__unconn331 __vpr__unconn332 lut_WDATA_B1[10]_2_input_0_3 __vpr__unconn333 lut_WDATA_B1[10]_2_output_0_0 
00010 1

.names __vpr__unconn334 lut_WDATA_B1[5]_2_input_0_1 __vpr__unconn335 __vpr__unconn336 __vpr__unconn337 lut_WDATA_B1[5]_2_output_0_0 
01000 1

.names __vpr__unconn338 lut_WDATA_B1[4]_2_input_0_1 __vpr__unconn339 __vpr__unconn340 __vpr__unconn341 lut_WDATA_B1[4]_2_output_0_0 
01000 1

.names __vpr__unconn342 __vpr__unconn343 __vpr__unconn344 lut_WDATA_B1[7]_2_input_0_3 __vpr__unconn345 lut_WDATA_B1[7]_2_output_0_0 
00010 1

.names __vpr__unconn346 __vpr__unconn347 __vpr__unconn348 lut_WDATA_B1[6]_2_input_0_3 __vpr__unconn349 lut_WDATA_B1[6]_2_output_0_0 
00010 1

.names __vpr__unconn350 lut_WDATA_B1[3]_2_input_0_1 __vpr__unconn351 __vpr__unconn352 __vpr__unconn353 lut_WDATA_B1[3]_2_output_0_0 
01000 1

.names __vpr__unconn354 lut_WDATA_B1[2]_2_input_0_1 __vpr__unconn355 __vpr__unconn356 __vpr__unconn357 lut_WDATA_B1[2]_2_output_0_0 
01000 1

.names __vpr__unconn358 __vpr__unconn359 __vpr__unconn360 lut_WDATA_B1[0]_2_input_0_3 __vpr__unconn361 lut_WDATA_B1[0]_2_output_0_0 
00010 1

.names __vpr__unconn362 __vpr__unconn363 __vpr__unconn364 lut_WDATA_B1[1]_2_input_0_3 __vpr__unconn365 lut_WDATA_B1[1]_2_output_0_0 
00010 1

.names __vpr__unconn366 lut_WDATA_B2[16]_2_input_0_1 __vpr__unconn367 __vpr__unconn368 __vpr__unconn369 lut_WDATA_B2[16]_2_output_0_0 
01000 1

.names __vpr__unconn370 lut_WDATA_B2[17]_2_input_0_1 __vpr__unconn371 __vpr__unconn372 __vpr__unconn373 lut_WDATA_B2[17]_2_output_0_0 
01000 1

.names __vpr__unconn374 lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_input_0_2 __vpr__unconn375 __vpr__unconn376 lut_VexRiscv.lastStageRegFileWrite_payload_data[23]_output_0_0 
01100 1

.names lut_WDATA_A2[7]_2_input_0_0 __vpr__unconn377 __vpr__unconn378 __vpr__unconn379 __vpr__unconn380 lut_WDATA_A2[7]_2_output_0_0 
10000 1

.names __vpr__unconn381 __vpr__unconn382 __vpr__unconn383 lut_WDATA_B2[12]_2_input_0_3 __vpr__unconn384 lut_WDATA_B2[12]_2_output_0_0 
00010 1

.names __vpr__unconn385 __vpr__unconn386 __vpr__unconn387 lut_WDATA_B2[11]_2_input_0_3 __vpr__unconn388 lut_WDATA_B2[11]_2_output_0_0 
00010 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[23]_output_0_0

.names __vpr__unconn389 __vpr__unconn390 __vpr__unconn391 lut_WDATA_B2[13]_2_input_0_3 __vpr__unconn392 lut_WDATA_B2[13]_2_output_0_0 
00010 1

.names __vpr__unconn393 lut_WDATA_B2[8]_2_input_0_1 __vpr__unconn394 __vpr__unconn395 __vpr__unconn396 lut_WDATA_B2[8]_2_output_0_0 
01000 1

.names __vpr__unconn397 lut_WDATA_B2[7]_2_input_0_1 __vpr__unconn398 __vpr__unconn399 __vpr__unconn400 lut_WDATA_B2[7]_2_output_0_0 
01000 1

.names __vpr__unconn401 __vpr__unconn402 __vpr__unconn403 lut_WDATA_B2[10]_2_input_0_3 __vpr__unconn404 lut_WDATA_B2[10]_2_output_0_0 
00010 1

.names __vpr__unconn405 __vpr__unconn406 __vpr__unconn407 lut_WDATA_B2[9]_2_input_0_3 __vpr__unconn408 lut_WDATA_B2[9]_2_output_0_0 
00010 1

.names __vpr__unconn409 lut_WDATA_B2[6]_2_input_0_1 __vpr__unconn410 __vpr__unconn411 __vpr__unconn412 lut_WDATA_B2[6]_2_output_0_0 
01000 1

.names __vpr__unconn413 lut_WDATA_B2[5]_2_input_0_1 __vpr__unconn414 __vpr__unconn415 __vpr__unconn416 lut_WDATA_B2[5]_2_output_0_0 
01000 1

.names __vpr__unconn417 __vpr__unconn418 __vpr__unconn419 lut_WDATA_B2[3]_2_input_0_3 __vpr__unconn420 lut_WDATA_B2[3]_2_output_0_0 
00010 1

.names __vpr__unconn421 __vpr__unconn422 __vpr__unconn423 lut_WDATA_B2[4]_2_input_0_3 __vpr__unconn424 lut_WDATA_B2[4]_2_output_0_0 
00010 1

.names __vpr__unconn425 lut_WDATA_B2[1]_2_input_0_1 __vpr__unconn426 __vpr__unconn427 __vpr__unconn428 lut_WDATA_B2[1]_2_output_0_0 
01000 1

.names __vpr__unconn429 lut_WDATA_B2[2]_2_input_0_1 __vpr__unconn430 __vpr__unconn431 __vpr__unconn432 lut_WDATA_B2[2]_2_output_0_0 
01000 1

.names __vpr__unconn433 lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_input_0_1 __vpr__unconn434 __vpr__unconn435 lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[24]_output_0_0 
01001 1

.names lut_WDATA_A2[8]_2_input_0_0 __vpr__unconn436 __vpr__unconn437 __vpr__unconn438 __vpr__unconn439 lut_WDATA_A2[8]_2_output_0_0 
10000 1

.names lut_WDATA_B2[14]_2_input_0_0 __vpr__unconn440 __vpr__unconn441 __vpr__unconn442 __vpr__unconn443 lut_WDATA_B2[14]_2_output_0_0 
10000 1

.names lut_WDATA_B2[15]_2_input_0_0 __vpr__unconn444 __vpr__unconn445 __vpr__unconn446 __vpr__unconn447 lut_WDATA_B2[15]_2_output_0_0 
10000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[24]_output_0_0

.names lut_WDATA_B2[0]_2_input_0_0 __vpr__unconn448 __vpr__unconn449 __vpr__unconn450 __vpr__unconn451 lut_WDATA_B2[0]_2_output_0_0 
10000 1

.names lut_WDATA_B1[13]_2_input_0_0 __vpr__unconn452 __vpr__unconn453 __vpr__unconn454 __vpr__unconn455 lut_WDATA_B1[13]_2_output_0_0 
10000 1

.names lut_WDATA_B1[14]_2_input_0_0 __vpr__unconn456 __vpr__unconn457 __vpr__unconn458 __vpr__unconn459 lut_WDATA_B1[14]_2_output_0_0 
10000 1

.names lut_WDATA_B1[11]_2_input_0_0 __vpr__unconn460 __vpr__unconn461 __vpr__unconn462 __vpr__unconn463 lut_WDATA_B1[11]_2_output_0_0 
10000 1

.names lut_WDATA_B1[12]_2_input_0_0 __vpr__unconn464 __vpr__unconn465 __vpr__unconn466 __vpr__unconn467 lut_WDATA_B1[12]_2_output_0_0 
10000 1

.names __vpr__unconn468 __vpr__unconn469 lut_WDATA_B1[15]_2_input_0_2 __vpr__unconn470 __vpr__unconn471 lut_WDATA_B1[15]_2_output_0_0 
00100 1

.names __vpr__unconn472 __vpr__unconn473 lut_WDATA_B1[16]_2_input_0_2 __vpr__unconn474 __vpr__unconn475 lut_WDATA_B1[16]_2_output_0_0 
00100 1

.names __vpr__unconn476 lut_WDATA_A2[1]_2_input_0_1 __vpr__unconn477 __vpr__unconn478 __vpr__unconn479 lut_WDATA_A2[1]_2_output_0_0 
01000 1

.names __vpr__unconn480 __vpr__unconn481 __vpr__unconn482 __vpr__unconn483 lut_WDATA_B1[17]_2_input_0_4 lut_WDATA_B1[17]_2_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[17]_output_0_0

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_input_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_input_0_1 __vpr__unconn484 __vpr__unconn485 __vpr__unconn486 lut_VexRiscv.lastStageRegFileWrite_payload_data[17]_output_0_0 
11000 1

.names __vpr__unconn487 lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_input_0_1 __vpr__unconn488 lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_input_0_3 __vpr__unconn489 lut_VexRiscv.lastStageRegFileWrite_payload_data[15]_output_0_0 
01010 1

.names lut_WDATA_A1[15]_2_input_0_0 __vpr__unconn490 __vpr__unconn491 __vpr__unconn492 __vpr__unconn493 lut_WDATA_A1[15]_2_output_0_0 
10000 1

.names __vpr__unconn494 lut_WDATA_A2[16]_2_input_0_1 __vpr__unconn495 __vpr__unconn496 __vpr__unconn497 lut_WDATA_A2[16]_2_output_0_0 
01000 1

.names __vpr__unconn498 lut_WDATA_A2[17]_2_input_0_1 __vpr__unconn499 __vpr__unconn500 __vpr__unconn501 lut_WDATA_A2[17]_2_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[15]_output_0_0

.names __vpr__unconn502 __vpr__unconn503 __vpr__unconn504 lut_WDATA_A2[2]_2_input_0_3 __vpr__unconn505 lut_WDATA_A2[2]_2_output_0_0 
00010 1

.names __vpr__unconn506 __vpr__unconn507 lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_input_0_2 lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_input_0_3 __vpr__unconn508 lut_VexRiscv.lastStageRegFileWrite_payload_data[1]_output_0_0 
00110 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[1]_output_0_0

.names __vpr__unconn509 __vpr__unconn510 __vpr__unconn511 lut_WDATA_A1[0]_2_input_0_3 __vpr__unconn512 lut_WDATA_A1[0]_2_output_0_0 
00010 1

.names __vpr__unconn513 lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_input_0_1 __vpr__unconn514 __vpr__unconn515 lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[0]_output_0_0 
01001 1

.names __vpr__unconn516 __vpr__unconn517 __vpr__unconn518 lut_WDATA_A1[2]_2_input_0_3 __vpr__unconn519 lut_WDATA_A1[2]_2_output_0_0 
00010 1

.names __vpr__unconn520 lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_input_0_1 __vpr__unconn521 __vpr__unconn522 lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[2]_output_0_0 
01001 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[2]_output_0_0

.names __vpr__unconn523 __vpr__unconn524 __vpr__unconn525 __vpr__unconn526 lut_WDATA_A1[7]_2_input_0_4 lut_WDATA_A1[7]_2_output_0_0 
00001 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_MEMORY_ADDRESS_LOW[0]_output_0_0

.names __vpr__unconn527 __vpr__unconn528 lut_WDATA_A1[1]_2_input_0_2 __vpr__unconn529 __vpr__unconn530 lut_WDATA_A1[1]_2_output_0_0 
00100 1

.names __vpr__unconn531 lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_input_0_1 __vpr__unconn532 __vpr__unconn533 lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[9]_output_0_0 
01001 1

.names lut_WDATA_A1[9]_2_input_0_0 __vpr__unconn534 __vpr__unconn535 __vpr__unconn536 __vpr__unconn537 lut_WDATA_A1[9]_2_output_0_0 
10000 1

.names __vpr__unconn538 lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_input_0_1 lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_input_0_2 __vpr__unconn539 __vpr__unconn540 lut_VexRiscv.lastStageRegFileWrite_payload_data[8]_output_0_0 
01100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[8]_output_0_0

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[9]_output_0_0

.names lut_WDATA_A1[8]_2_input_0_0 __vpr__unconn541 __vpr__unconn542 __vpr__unconn543 __vpr__unconn544 lut_WDATA_A1[8]_2_output_0_0 
10000 1

.names __vpr__unconn545 __vpr__unconn546 lut_WDATA_A1[11]_2_input_0_2 __vpr__unconn547 __vpr__unconn548 lut_WDATA_A1[11]_2_output_0_0 
00100 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[10]_output_0_0

.names __vpr__unconn549 __vpr__unconn550 __vpr__unconn551 lut_WDATA_A1[10]_2_input_0_3 __vpr__unconn552 lut_WDATA_A1[10]_2_output_0_0 
00010 1

.names __vpr__unconn553 __vpr__unconn554 lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_input_0_2 __vpr__unconn555 lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_input_0_4 lut_VexRiscv.lastStageRegFileWrite_payload_data[10]_output_0_0 
00101 1

.names __vpr__unconn556 __vpr__unconn557 __vpr__unconn558 __vpr__unconn559 lut_WDATA_A1[12]_2_input_0_4 lut_WDATA_A1[12]_2_output_0_0 
00001 1

.names __vpr__unconn560 __vpr__unconn561 __vpr__unconn562 lut_WDATA_A1[16]_2_input_0_3 __vpr__unconn563 lut_WDATA_A1[16]_2_output_0_0 
00010 1

.names lut_VexRiscv._zz_7_input_0_0 __vpr__unconn564 __vpr__unconn565 __vpr__unconn566 __vpr__unconn567 lut_VexRiscv._zz_7_output_0_0 
00000 1

.names __vpr__unconn568 lut_WDATA_A1[17]_2_input_0_1 __vpr__unconn569 __vpr__unconn570 __vpr__unconn571 lut_WDATA_A1[17]_2_output_0_0 
01000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[11]_output_0_0

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_input_0_0 __vpr__unconn572 lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_input_0_2 __vpr__unconn573 __vpr__unconn574 lut_VexRiscv.lastStageRegFileWrite_payload_data[11]_output_0_0 
10100 1

.names lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_input_0_0 lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_input_0_1 __vpr__unconn575 __vpr__unconn576 __vpr__unconn577 lut_VexRiscv.lastStageRegFileWrite_payload_data[7]_output_0_0 
11000 1

.subckt dffre \
    C=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_clock_0_0 \
    D=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_0_0 \
    E=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_2_0 \
    R=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_input_1_0 \
    Q=dffre_VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA[7]_output_0_0

.names __vpr__unconn578 __vpr__unconn579 __vpr__unconn580 __vpr__unconn581 __vpr__unconn582 lut_$false_output_0_0 
----- 0

.names lut_serial_source_valid_input_0_0 __vpr__unconn583 __vpr__unconn584 __vpr__unconn585 __vpr__unconn586 lut_serial_source_valid_output_0_0 
10000 1

.subckt dffre \
    C=dffre_$abc$45733$lo0_clock_0_0 \
    D=dffre_$abc$45733$lo0_input_0_0 \
    E=dffre_$abc$45733$lo0_input_2_0 \
    R=dffre_$abc$45733$lo0_input_1_0 \
    Q=dffre_$abc$45733$lo0_output_0_0

.names lut_serial_source_data[0]_input_0_0 __vpr__unconn587 __vpr__unconn588 __vpr__unconn589 __vpr__unconn590 lut_serial_source_data[0]_output_0_0 
10000 1

.names lut_serial_source_data[5]_input_0_0 __vpr__unconn591 __vpr__unconn592 __vpr__unconn593 __vpr__unconn594 lut_serial_source_data[5]_output_0_0 
10000 1

.names lut_serial_source_data[4]_input_0_0 __vpr__unconn595 __vpr__unconn596 __vpr__unconn597 __vpr__unconn598 lut_serial_source_data[4]_output_0_0 
10000 1

.names lut_serial_source_data[7]_input_0_0 __vpr__unconn599 __vpr__unconn600 __vpr__unconn601 __vpr__unconn602 lut_serial_source_data[7]_output_0_0 
10000 1

.names lut_serial_source_data[6]_input_0_0 __vpr__unconn603 __vpr__unconn604 __vpr__unconn605 __vpr__unconn606 lut_serial_source_data[6]_output_0_0 
10000 1

.names lut_serial_source_data[1]_input_0_0 __vpr__unconn607 __vpr__unconn608 __vpr__unconn609 __vpr__unconn610 lut_serial_source_data[1]_output_0_0 
10000 1

.names __vpr__unconn611 __vpr__unconn612 lut_sim_trace_input_0_2 __vpr__unconn613 __vpr__unconn614 lut_sim_trace_output_0_0 
00100 1

.names __vpr__unconn615 __vpr__unconn616 __vpr__unconn617 __vpr__unconn618 __vpr__unconn619 lut_$undef_output_0_0 
----- 0

.names lut_serial_source_data[2]_input_0_0 __vpr__unconn620 __vpr__unconn621 __vpr__unconn622 __vpr__unconn623 lut_serial_source_data[2]_output_0_0 
10000 1

.names lut_serial_source_data[3]_input_0_0 __vpr__unconn624 __vpr__unconn625 __vpr__unconn626 __vpr__unconn627 lut_serial_source_data[3]_output_0_0 
10000 1


.end
