digraph "CFG for '_Z19kernel_1024_one_256PfS_S_S_S_' function" {
	label="CFG for '_Z19kernel_1024_one_256PfS_S_S_S_' function";

	Node0x5553b50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nuw nsw i32 %8, 8\l  %10 = add nuw nsw i32 %9, %7\l  %11 = shl nsw i32 %6, 12\l  %12 = add i32 %10, %11\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  %15 = load float, float addrspace(1)* %14, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %16 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @shared_, i32 0, i32 %10\l  store float %15, float addrspace(3)* %16, align 4, !tbaa !5\l  %17 = add nuw nsw i32 %10, 1024\l  %18 = add i32 %17, %11\l  %19 = sext i32 %18 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %22 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @shared_, i32 0, i32 %17\l  store float %21, float addrspace(3)* %22, align 4, !tbaa !5\l  %23 = add nuw nsw i32 %10, 2048\l  %24 = add i32 %23, %11\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %28 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @shared_, i32 0, i32 %23\l  store float %27, float addrspace(3)* %28, align 4, !tbaa !5\l  %29 = add nuw nsw i32 %10, 3072\l  %30 = add i32 %29, %11\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %34 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @shared_, i32 0, i32 %29\l  store float %33, float addrspace(3)* %34, align 4, !tbaa !5\l  %35 = zext i32 %7 to i64\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %35\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %38 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 9216),\l... i32 %7\l  store float %37, float addrspace(3)* %38, align 4, !tbaa !5\l  %39 = getelementptr inbounds float, float addrspace(1)* %3, i64 %35\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %41 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 9472),\l... i32 %7\l  store float %40, float addrspace(3)* %41, align 4, !tbaa !5\l  %42 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 8192),\l... i32 %10\l  store float 0.000000e+00, float addrspace(3)* %42, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = shl nuw nsw i32 %8, 10\l  %44 = zext i32 %10 to i64\l  %45 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %10\l  %46 = zext i32 %17 to i64\l  %47 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %17\l  %48 = zext i32 %23 to i64\l  %49 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %23\l  %50 = zext i32 %29 to i64\l  %51 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %29\l  %52 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %7\l  %53 = add nuw nsw i32 %43, 1\l  %54 = add nuw nsw i32 %7, 256\l  %55 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %54\l  %56 = add nuw nsw i32 %43, 2\l  %57 = add nuw nsw i32 %7, 512\l  %58 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %57\l  %59 = add nuw nsw i32 %43, 3\l  %60 = add nuw nsw i32 %7, 768\l  %61 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %60\l  %62 = add nuw nsw i32 %43, 4\l  %63 = or i32 %7, 1024\l  %64 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %63\l  %65 = add nuw nsw i32 %43, 5\l  %66 = add nuw nsw i32 %7, 1280\l  %67 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %66\l  %68 = add nuw nsw i32 %43, 6\l  %69 = add nuw nsw i32 %7, 1536\l  %70 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %69\l  %71 = add nuw nsw i32 %43, 7\l  %72 = add nuw nsw i32 %7, 1792\l  %73 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %72\l  %74 = add nuw nsw i32 %43, 8\l  %75 = or i32 %7, 2048\l  %76 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %75\l  %77 = add nuw nsw i32 %43, 9\l  %78 = add nuw nsw i32 %7, 2304\l  %79 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %78\l  %80 = add nuw nsw i32 %43, 10\l  %81 = add nuw nsw i32 %7, 2560\l  %82 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %81\l  %83 = add nuw nsw i32 %43, 11\l  %84 = add nuw nsw i32 %7, 2816\l  %85 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %84\l  %86 = add nuw nsw i32 %43, 12\l  %87 = or i32 %7, 3072\l  %88 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %87\l  %89 = add nuw nsw i32 %43, 13\l  %90 = add nuw nsw i32 %7, 3328\l  %91 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %90\l  %92 = add nuw nsw i32 %43, 14\l  %93 = add nuw nsw i32 %7, 3584\l  %94 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %93\l  %95 = add nuw nsw i32 %43, 15\l  %96 = add nuw nsw i32 %7, 3840\l  %97 = getelementptr inbounds float, float addrspace(3)* getelementptr\l... inbounds ([0 x float], [0 x float] addrspace(3)* @shared_, i32 0, i32 4096),\l... i32 %96\l  br label %111\l}"];
	Node0x5553b50 -> Node0x555bc30;
	Node0x555bd30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%98:\l98:                                               \l  %99 = zext i32 %10 to i64\l  %100 = shl nsw i32 %6, 10\l  %101 = sext i32 %100 to i64\l  %102 = getelementptr inbounds float, float addrspace(1)* %4, i64 %101\l  %103 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %104 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %105 = fmul contract float %103, %104\l  %106 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %107 = fadd contract float %105, %106\l  %108 = fcmp contract ogt float %107, 0.000000e+00\l  %109 = select contract i1 %108, float %107, float 0.000000e+00\l  %110 = getelementptr inbounds float, float addrspace(1)* %102, i64 %99\l  store float %109, float addrspace(1)* %110, align 4, !tbaa !5\l  ret void\l}"];
	Node0x555bc30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%111:\l111:                                              \l  %112 = phi i32 [ 0, %5 ], [ %206, %111 ]\l  %113 = shl nuw nsw i32 %112, 8\l  %114 = zext i32 %113 to i64\l  %115 = getelementptr inbounds float, float addrspace(1)* %1, i64 %114\l  %116 = getelementptr inbounds float, float addrspace(1)* %115, i64 %44\l  %117 = load float, float addrspace(1)* %116, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %117, float addrspace(3)* %45, align 4, !tbaa !5\l  %118 = getelementptr inbounds float, float addrspace(1)* %115, i64 %46\l  %119 = load float, float addrspace(1)* %118, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %119, float addrspace(3)* %47, align 4, !tbaa !5\l  %120 = getelementptr inbounds float, float addrspace(1)* %115, i64 %48\l  %121 = load float, float addrspace(1)* %120, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %121, float addrspace(3)* %49, align 4, !tbaa !5\l  %122 = getelementptr inbounds float, float addrspace(1)* %115, i64 %50\l  %123 = load float, float addrspace(1)* %122, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %123, float addrspace(3)* %51, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %124 = getelementptr inbounds [0 x float], [0 x float] addrspace(3)*\l... @shared_, i32 0, i32 %112\l  %125 = getelementptr inbounds float, float addrspace(3)* %124, i32 %43\l  %126 = load float, float addrspace(3)* %125, align 4, !tbaa !5\l  %127 = load float, float addrspace(3)* %52, align 4, !tbaa !5\l  %128 = fmul contract float %126, %127\l  %129 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %130 = fadd contract float %129, %128\l  store float %130, float addrspace(3)* %42, align 4, !tbaa !5\l  %131 = getelementptr inbounds float, float addrspace(3)* %124, i32 %53\l  %132 = load float, float addrspace(3)* %131, align 4, !tbaa !5\l  %133 = load float, float addrspace(3)* %55, align 4, !tbaa !5\l  %134 = fmul contract float %132, %133\l  %135 = fadd contract float %130, %134\l  store float %135, float addrspace(3)* %42, align 4, !tbaa !5\l  %136 = getelementptr inbounds float, float addrspace(3)* %124, i32 %56\l  %137 = load float, float addrspace(3)* %136, align 4, !tbaa !5\l  %138 = load float, float addrspace(3)* %58, align 4, !tbaa !5\l  %139 = fmul contract float %137, %138\l  %140 = fadd contract float %135, %139\l  store float %140, float addrspace(3)* %42, align 4, !tbaa !5\l  %141 = getelementptr inbounds float, float addrspace(3)* %124, i32 %59\l  %142 = load float, float addrspace(3)* %141, align 4, !tbaa !5\l  %143 = load float, float addrspace(3)* %61, align 4, !tbaa !5\l  %144 = fmul contract float %142, %143\l  %145 = fadd contract float %140, %144\l  store float %145, float addrspace(3)* %42, align 4, !tbaa !5\l  %146 = getelementptr inbounds float, float addrspace(3)* %124, i32 %62\l  %147 = load float, float addrspace(3)* %146, align 4, !tbaa !5\l  %148 = load float, float addrspace(3)* %64, align 4, !tbaa !5\l  %149 = fmul contract float %147, %148\l  %150 = fadd contract float %145, %149\l  store float %150, float addrspace(3)* %42, align 4, !tbaa !5\l  %151 = getelementptr inbounds float, float addrspace(3)* %124, i32 %65\l  %152 = load float, float addrspace(3)* %151, align 4, !tbaa !5\l  %153 = load float, float addrspace(3)* %67, align 4, !tbaa !5\l  %154 = fmul contract float %152, %153\l  %155 = fadd contract float %150, %154\l  store float %155, float addrspace(3)* %42, align 4, !tbaa !5\l  %156 = getelementptr inbounds float, float addrspace(3)* %124, i32 %68\l  %157 = load float, float addrspace(3)* %156, align 4, !tbaa !5\l  %158 = load float, float addrspace(3)* %70, align 4, !tbaa !5\l  %159 = fmul contract float %157, %158\l  %160 = fadd contract float %155, %159\l  store float %160, float addrspace(3)* %42, align 4, !tbaa !5\l  %161 = getelementptr inbounds float, float addrspace(3)* %124, i32 %71\l  %162 = load float, float addrspace(3)* %161, align 4, !tbaa !5\l  %163 = load float, float addrspace(3)* %73, align 4, !tbaa !5\l  %164 = fmul contract float %162, %163\l  %165 = fadd contract float %160, %164\l  store float %165, float addrspace(3)* %42, align 4, !tbaa !5\l  %166 = getelementptr inbounds float, float addrspace(3)* %124, i32 %74\l  %167 = load float, float addrspace(3)* %166, align 4, !tbaa !5\l  %168 = load float, float addrspace(3)* %76, align 4, !tbaa !5\l  %169 = fmul contract float %167, %168\l  %170 = fadd contract float %165, %169\l  store float %170, float addrspace(3)* %42, align 4, !tbaa !5\l  %171 = getelementptr inbounds float, float addrspace(3)* %124, i32 %77\l  %172 = load float, float addrspace(3)* %171, align 4, !tbaa !5\l  %173 = load float, float addrspace(3)* %79, align 4, !tbaa !5\l  %174 = fmul contract float %172, %173\l  %175 = fadd contract float %170, %174\l  store float %175, float addrspace(3)* %42, align 4, !tbaa !5\l  %176 = getelementptr inbounds float, float addrspace(3)* %124, i32 %80\l  %177 = load float, float addrspace(3)* %176, align 4, !tbaa !5\l  %178 = load float, float addrspace(3)* %82, align 4, !tbaa !5\l  %179 = fmul contract float %177, %178\l  %180 = fadd contract float %175, %179\l  store float %180, float addrspace(3)* %42, align 4, !tbaa !5\l  %181 = getelementptr inbounds float, float addrspace(3)* %124, i32 %83\l  %182 = load float, float addrspace(3)* %181, align 4, !tbaa !5\l  %183 = load float, float addrspace(3)* %85, align 4, !tbaa !5\l  %184 = fmul contract float %182, %183\l  %185 = fadd contract float %180, %184\l  store float %185, float addrspace(3)* %42, align 4, !tbaa !5\l  %186 = getelementptr inbounds float, float addrspace(3)* %124, i32 %86\l  %187 = load float, float addrspace(3)* %186, align 4, !tbaa !5\l  %188 = load float, float addrspace(3)* %88, align 4, !tbaa !5\l  %189 = fmul contract float %187, %188\l  %190 = fadd contract float %185, %189\l  store float %190, float addrspace(3)* %42, align 4, !tbaa !5\l  %191 = getelementptr inbounds float, float addrspace(3)* %124, i32 %89\l  %192 = load float, float addrspace(3)* %191, align 4, !tbaa !5\l  %193 = load float, float addrspace(3)* %91, align 4, !tbaa !5\l  %194 = fmul contract float %192, %193\l  %195 = fadd contract float %190, %194\l  store float %195, float addrspace(3)* %42, align 4, !tbaa !5\l  %196 = getelementptr inbounds float, float addrspace(3)* %124, i32 %92\l  %197 = load float, float addrspace(3)* %196, align 4, !tbaa !5\l  %198 = load float, float addrspace(3)* %94, align 4, !tbaa !5\l  %199 = fmul contract float %197, %198\l  %200 = fadd contract float %195, %199\l  store float %200, float addrspace(3)* %42, align 4, !tbaa !5\l  %201 = getelementptr inbounds float, float addrspace(3)* %124, i32 %95\l  %202 = load float, float addrspace(3)* %201, align 4, !tbaa !5\l  %203 = load float, float addrspace(3)* %97, align 4, !tbaa !5\l  %204 = fmul contract float %202, %203\l  %205 = fadd contract float %200, %204\l  store float %205, float addrspace(3)* %42, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %206 = add nuw nsw i32 %112, 16\l  %207 = icmp ult i32 %112, 1008\l  br i1 %207, label %111, label %98, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x555bc30:s0 -> Node0x555bc30;
	Node0x555bc30:s1 -> Node0x555bd30;
}
