{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574358653394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574358653401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 17:50:53 2019 " "Processing started: Thu Nov 21 17:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574358653401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358653401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EncoderSeriall -c EncoderSeriall " "Command: quartus_map --read_settings_files=on --write_settings_files=off EncoderSeriall -c EncoderSeriall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358653401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574358654201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574358654202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 factorMem-behavior " "Found design unit 1: factorMem-behavior" {  } { { "controlUnit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 controlUnit-structure " "Found design unit 2: controlUnit-structure" {  } { { "controlUnit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "1 factorMem " "Found entity 1: factorMem" {  } { { "controlUnit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit " "Found entity 2: controlUnit" {  } { { "controlUnit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateXor2-logicFunction " "Found design unit 4: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateXor2 " "Found entity 4: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bincounter_3bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file bincounter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663492 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_3bit-structure " "Found design unit 2: binCounter_3bit-structure" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663492 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663492 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_3bit " "Found entity 2: binCounter_3bit" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderseriall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoderseriall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderSeriall-Structural " "Found design unit 1: EncoderSeriall-Structural" {  } { { "EncoderSeriall.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663493 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderSeriall " "Found entity 1: EncoderSeriall" {  } { { "EncoderSeriall.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDSimul-behavior " "Found design unit 1: flipFlopDSimul-behavior" {  } { { "storage.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/storage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663493 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDSimul " "Found entity 1: flipFlopDSimul" {  } { { "storage.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/storage.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitEncoder-Structural " "Found design unit 1: bitEncoder-Structural" {  } { { "bitEncoder.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/bitEncoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663509 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/bitEncoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parreg.vhd 4 2 " "Found 4 design units, including 2 entities, in source file parreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parReg_1bit-structure " "Found design unit 1: parReg_1bit-structure" {  } { { "parReg.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/parReg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663511 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parReg_8bit-structure " "Found design unit 2: parReg_8bit-structure" {  } { { "parReg.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/parReg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663511 ""} { "Info" "ISGN_ENTITY_NAME" "1 parReg_1bit " "Found entity 1: parReg_1bit" {  } { { "parReg.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/parReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663511 ""} { "Info" "ISGN_ENTITY_NAME" "2 parReg_8bit " "Found entity 2: parReg_8bit" {  } { { "parReg.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/parReg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574358663511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358663511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EncoderSeriall " "Elaborating entity \"EncoderSeriall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574358663631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_3bit binCounter_3bit:bc " "Elaborating entity \"binCounter_3bit\" for hierarchy \"binCounter_3bit:bc\"" {  } { { "EncoderSeriall.vhd" "bc" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663633 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pD2 binCounter_3bit.vhd(41) " "Verilog HDL or VHDL warning at binCounter_3bit.vhd(41): object \"pD2\" assigned a value but never read" {  } { { "binCounter_3bit.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574358663633 "|binCounter_3bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 binCounter_3bit:bc\|gateAnd2:ad1 " "Elaborating entity \"gateAnd2\" for hierarchy \"binCounter_3bit:bc\|gateAnd2:ad1\"" {  } { { "binCounter_3bit.vhd" "ad1" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 binCounter_3bit:bc\|gateXor2:xr1 " "Elaborating entity \"gateXor2\" for hierarchy \"binCounter_3bit:bc\|gateXor2:xr1\"" {  } { { "binCounter_3bit.vhd" "xr1" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET binCounter_3bit:bc\|flipFlopDPET:ff0 " "Elaborating entity \"flipFlopDPET\" for hierarchy \"binCounter_3bit:bc\|flipFlopDPET:ff0\"" {  } { { "binCounter_3bit.vhd" "ff0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/binCounter_3bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:con " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:con\"" {  } { { "EncoderSeriall.vhd" "con" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "factorMem controlUnit:con\|factorMem:fMem " "Elaborating entity \"factorMem\" for hierarchy \"controlUnit:con\|factorMem:fMem\"" {  } { { "controlUnit.vhd" "fMem" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 controlUnit:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"controlUnit:con\|gateNand2:nad1\"" {  } { { "controlUnit.vhd" "nad1" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitEncoder bitEncoder:be0 " "Elaborating entity \"bitEncoder\" for hierarchy \"bitEncoder:be0\"" {  } { { "EncoderSeriall.vhd" "be0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDSimul bitEncoder:be0\|flipFlopDSimul:ff0 " "Elaborating entity \"flipFlopDSimul\" for hierarchy \"bitEncoder:be0\|flipFlopDSimul:ff0\"" {  } { { "bitEncoder.vhd" "ff0" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/bitEncoder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_8bit parReg_8bit:pr " "Elaborating entity \"parReg_8bit\" for hierarchy \"parReg_8bit:pr\"" {  } { { "EncoderSeriall.vhd" "pr" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/EncoderSeriall.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358663727 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "controlUnit:con\|factorMem:fMem\|prog " "RAM logic \"controlUnit:con\|factorMem:fMem\|prog\" is uninferred due to inappropriate RAM size" {  } { { "controlUnit.vhd" "prog" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/EncoderSeirall/controlUnit.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574358664092 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574358664092 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574358664198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574358664315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574358664859 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574358664859 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574358665001 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574358665001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574358665001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574358665001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574358665059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 17:51:05 2019 " "Processing ended: Thu Nov 21 17:51:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574358665059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574358665059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574358665059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574358665059 ""}
