module top_module (
    input [4:0] a, b, c, d, e, f,
    output [7:0] w, x, y, z
);
    // Concatenate six 5-bit inputs together with two 1-bit constants to form a 32-bit vector
    assign {w, x, y, z} = {a, b, c, d, e, f, 1'b1, 1'b1};

endmodule