[INF:CM0023] Creating log file ../../build/regression/TopFunc/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<54> s<53> l<1:1> el<1:0>
n<> u<2> t<Lifetime_Automatic> p<19> s<18> l<1:10> el<1:19>
n<> u<3> t<IntegerAtomType_Int> p<4> l<1:20> el<1:23>
n<> u<4> t<Data_type> p<5> c<3> l<1:20> el<1:23>
n<> u<5> t<Function_data_type> p<6> c<4> l<1:20> el<1:23>
n<> u<6> t<Function_data_type_or_implicit> p<18> c<5> s<7> l<1:20> el<1:23>
n<get_1> u<7> t<StringConst> p<18> s<16> l<1:24> el<1:29>
n<1> u<8> t<IntConst> p<9> l<2:11> el<2:12>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:11> el<2:12>
n<> u<10> t<Primary> p<11> c<9> l<2:11> el<2:12>
n<> u<11> t<Expression> p<13> c<10> l<2:11> el<2:12>
n<> u<12> t<ReturnStmt> p<13> s<11> l<2:4> el<2:10>
n<> u<13> t<Jump_statement> p<14> c<12> l<2:4> el<2:13>
n<> u<14> t<Statement_item> p<15> c<13> l<2:4> el<2:13>
n<> u<15> t<Statement> p<16> c<14> l<2:4> el<2:13>
n<> u<16> t<Function_statement_or_null> p<18> c<15> s<17> l<2:4> el<2:13>
n<> u<17> t<Endfunction> p<18> l<3:1> el<3:12>
n<> u<18> t<Function_body_declaration> p<19> c<6> l<1:20> el<3:12>
n<> u<19> t<Function_declaration> p<20> c<2> l<1:1> el<3:12>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<1:1> el<3:12>
n<> u<21> t<Package_item> p<22> c<20> l<1:1> el<3:12>
n<> u<22> t<Description> p<53> c<21> s<52> l<1:1> el<3:12>
n<> u<23> t<Module_keyword> p<34> s<24> l<5:1> el<5:7>
n<top> u<24> t<StringConst> p<34> s<33> l<5:8> el<5:11>
n<> u<25> t<PortDir_Out> p<30> s<29> l<5:12> el<5:18>
n<> u<26> t<IntegerAtomType_Int> p<27> l<5:19> el<5:22>
n<> u<27> t<Data_type> p<28> c<26> l<5:19> el<5:22>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<5:19> el<5:22>
n<> u<29> t<Net_port_type> p<30> c<28> l<5:19> el<5:22>
n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<5:12> el<5:22>
n<o> u<31> t<StringConst> p<32> l<5:23> el<5:24>
n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<5:12> el<5:24>
n<> u<33> t<List_of_port_declarations> p<34> c<32> l<5:11> el<5:25>
n<> u<34> t<Module_ansi_header> p<51> c<23> s<50> l<5:1> el<5:26>
n<o> u<35> t<StringConst> p<36> l<6:11> el<6:12>
n<> u<36> t<Ps_or_hierarchical_identifier> p<39> c<35> s<38> l<6:11> el<6:12>
n<> u<37> t<Constant_bit_select> p<38> l<6:13> el<6:13>
n<> u<38> t<Constant_select> p<39> c<37> l<6:13> el<6:13>
n<> u<39> t<Net_lvalue> p<45> c<36> s<44> l<6:11> el<6:12>
n<get_1> u<40> t<StringConst> p<42> s<41> l<6:15> el<6:20>
n<> u<41> t<List_of_arguments> p<42> l<6:21> el<6:21>
n<> u<42> t<Complex_func_call> p<43> c<40> l<6:15> el<6:22>
n<> u<43> t<Primary> p<44> c<42> l<6:15> el<6:22>
n<> u<44> t<Expression> p<45> c<43> l<6:15> el<6:22>
n<> u<45> t<Net_assignment> p<46> c<39> l<6:11> el<6:22>
n<> u<46> t<List_of_net_assignments> p<47> c<45> l<6:11> el<6:22>
n<> u<47> t<Continuous_assign> p<48> c<46> l<6:4> el<6:23>
n<> u<48> t<Module_common_item> p<49> c<47> l<6:4> el<6:23>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<6:4> el<6:23>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<6:4> el<6:23>
n<> u<51> t<Module_declaration> p<52> c<34> l<5:1> el<7:10>
n<> u<52> t<Description> p<53> c<51> l<5:1> el<7:10>
n<> u<53> t<Source_text> p<54> c<22> l<1:1> el<7:10>
n<> u<54> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/TopFunc/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/TopFunc/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/TopFunc/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:5:23, endln:5:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (o), line:5:23, endln:5:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:5:23, endln:5:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:22, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10, parent:work@top
    |vpiRhs:
    \_func_call: (get_1), line:6:15, endln:6:22
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiName:get_1
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiFunction:
      \_function: (get_1), line:1:1, endln:3:12, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:5:23, endln:5:24, parent:work@top
        |vpiParent:
        \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
        |vpiTypespec:
        \_int_typespec: , line:5:19, endln:5:22
          |vpiSigned:1
        |vpiParent:
        \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
        |vpiParent:
        \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiSigned:1
        |vpiVisibility:1
        |vpiParent:
        \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
|vpiTaskFunc:
\_function: (get_1), line:1:1, endln:3:12, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiName:get_1
  |vpiParent:
  \_design: (work@top)
  |vpiMethod:1
  |vpiVisibility:1
  |vpiAutomatic:1
  |vpiReturn:
  \_int_var: , line:1:20, endln:1:23
    |vpiTypespec:
    \_int_typespec: , line:1:20, endln:1:23
      |vpiSigned:1
  |vpiParent:
  \_design: (work@top)
  |vpiStmt:
  \_return_stmt: , line:2:4, endln:2:10, parent:get_1
    |vpiParent:
    \_function: (get_1), line:1:1, endln:3:12, parent:work@top
    |vpiParent:
    \_function: (get_1), line:1:1, endln:3:12, parent:work@top
    |vpiCondition:
    \_constant: , line:2:11, endln:2:12
      |vpiParent:
      \_return_stmt: , line:2:4, endln:2:10, parent:get_1
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiParent:
      \_return_stmt: , line:2:4, endln:2:10, parent:get_1
      |vpiConstType:9
  |vpiParent:
  \_design: (work@top)
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:5:1: , endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:5:23, endln:5:24, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:5:23, endln:5:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:5:23, endln:5:24, parent:o
      |vpiParent:
      \_port: (o), line:5:23, endln:5:24, parent:work@top
      |vpiParent:
      \_port: (o), line:5:23, endln:5:24, parent:work@top
      |vpiParent:
      \_port: (o), line:5:23, endln:5:24, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:5:23, endln:5:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:5:19, endln:5:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:22, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:5:1: , endln:7:10
    |vpiRhs:
    \_func_call: (get_1), line:6:15, endln:6:22
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiName:get_1
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiFunction:
      \_function: (get_1), line:1:1, endln:3:12, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:22, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:5:23, endln:5:24, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TopFunc/dut.sv | ${SURELOG_DIR}/build/regression/TopFunc/roundtrip/dut_000.sv | 2 | 7 | 

