<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MarioPlus_v2.4_nojoy.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TEST.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TEST.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TEST.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TEST.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TEST.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TEST.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TEST.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TEST.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TEST.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TEST.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEST.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TEST.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TEST.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TEST.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TEST.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TEST.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TEST.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TEST.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TEST.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TEST.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TEST_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TEST_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TEST_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TEST_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TEST_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TEST_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TEST_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TEST_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TEST_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TEST_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TEST_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TEST_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TEST_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TEST_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TEST_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TEST_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TEST_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testclk_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testclk_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testclk_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testvga_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testvga_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testvga_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1428538051" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1428538051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428978568" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1428978568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST.v"/>
      <outfile xil_pn:name="clk_50.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="graph.v"/>
      <outfile xil_pn:name="remote_sources/_/PONG-master/clk_pixel.v"/>
      <outfile xil_pn:name="remote_sources/_/PONG-master/vga_sync.v"/>
      <outfile xil_pn:name="testclk.v"/>
      <outfile xil_pn:name="testvga.v"/>
      <outfile xil_pn:name="timer_1ms.v"/>
    </transform>
    <transform xil_pn:end_ts="1428978540" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1428978540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428978540" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1428978540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428978543" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1428978540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1428978568" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1428978568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST.v"/>
      <outfile xil_pn:name="clk_50.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="graph.v"/>
      <outfile xil_pn:name="ipcore_dir/DL.v"/>
      <outfile xil_pn:name="ipcore_dir/DR.v"/>
      <outfile xil_pn:name="ipcore_dir/GL.v"/>
      <outfile xil_pn:name="ipcore_dir/GR.v"/>
      <outfile xil_pn:name="ipcore_dir/KL.v"/>
      <outfile xil_pn:name="ipcore_dir/KR.v"/>
      <outfile xil_pn:name="ipcore_dir/ML.v"/>
      <outfile xil_pn:name="ipcore_dir/MR.v"/>
      <outfile xil_pn:name="ipcore_dir/SL.v"/>
      <outfile xil_pn:name="ipcore_dir/SR.v"/>
      <outfile xil_pn:name="ipcore_dir/bomb.v"/>
      <outfile xil_pn:name="ipcore_dir/cloud1.v"/>
      <outfile xil_pn:name="ipcore_dir/cloud2.v"/>
      <outfile xil_pn:name="ipcore_dir/crash.v"/>
      <outfile xil_pn:name="ipcore_dir/ds.v"/>
      <outfile xil_pn:name="ipcore_dir/dsball.v"/>
      <outfile xil_pn:name="ipcore_dir/falcon.v"/>
      <outfile xil_pn:name="ipcore_dir/falcontail.v"/>
      <outfile xil_pn:name="ipcore_dir/fighter.v"/>
      <outfile xil_pn:name="ipcore_dir/fireball.v"/>
      <outfile xil_pn:name="ipcore_dir/grass1.v"/>
      <outfile xil_pn:name="ipcore_dir/grass2.v"/>
      <outfile xil_pn:name="ipcore_dir/ground.v"/>
      <outfile xil_pn:name="ipcore_dir/hit.v"/>
      <outfile xil_pn:name="ipcore_dir/lighting.v"/>
      <outfile xil_pn:name="ipcore_dir/mount.v"/>
      <outfile xil_pn:name="remote_sources/_/PONG-master/clk_pixel.v"/>
      <outfile xil_pn:name="remote_sources/_/PONG-master/vga_sync.v"/>
      <outfile xil_pn:name="testclk.v"/>
      <outfile xil_pn:name="testvga.v"/>
      <outfile xil_pn:name="timer_1ms.v"/>
    </transform>
    <transform xil_pn:end_ts="1428978575" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1428978568">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1428978575" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:start_ts="1428978575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430242393" xil_pn:in_ck="-628328183920051358" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1984240392810442525" xil_pn:start_ts="1430242389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DL.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DL.v"/>
      <outfile xil_pn:name="ipcore_dir/DR.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DR.v"/>
      <outfile xil_pn:name="ipcore_dir/GL.ngc"/>
      <outfile xil_pn:name="ipcore_dir/GL.v"/>
      <outfile xil_pn:name="ipcore_dir/GR.ngc"/>
      <outfile xil_pn:name="ipcore_dir/GR.v"/>
      <outfile xil_pn:name="ipcore_dir/KL.ngc"/>
      <outfile xil_pn:name="ipcore_dir/KL.v"/>
      <outfile xil_pn:name="ipcore_dir/KR.ngc"/>
      <outfile xil_pn:name="ipcore_dir/KR.v"/>
      <outfile xil_pn:name="ipcore_dir/ML.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ML.v"/>
      <outfile xil_pn:name="ipcore_dir/MR.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MR.v"/>
      <outfile xil_pn:name="ipcore_dir/SL.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SL.v"/>
      <outfile xil_pn:name="ipcore_dir/SR.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SR.v"/>
      <outfile xil_pn:name="ipcore_dir/block1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/block1.v"/>
      <outfile xil_pn:name="ipcore_dir/bomb.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bomb.v"/>
      <outfile xil_pn:name="ipcore_dir/cloud1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cloud1.v"/>
      <outfile xil_pn:name="ipcore_dir/cloud2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cloud2.v"/>
      <outfile xil_pn:name="ipcore_dir/crash.ngc"/>
      <outfile xil_pn:name="ipcore_dir/crash.v"/>
      <outfile xil_pn:name="ipcore_dir/cuba.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cuba.v"/>
      <outfile xil_pn:name="ipcore_dir/cuba2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cuba2.v"/>
      <outfile xil_pn:name="ipcore_dir/ds.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ds.v"/>
      <outfile xil_pn:name="ipcore_dir/dsball.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dsball.v"/>
      <outfile xil_pn:name="ipcore_dir/empty.ngc"/>
      <outfile xil_pn:name="ipcore_dir/empty.v"/>
      <outfile xil_pn:name="ipcore_dir/falcon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/falcon.v"/>
      <outfile xil_pn:name="ipcore_dir/falcondie.ngc"/>
      <outfile xil_pn:name="ipcore_dir/falcondie.v"/>
      <outfile xil_pn:name="ipcore_dir/falcontail.ngc"/>
      <outfile xil_pn:name="ipcore_dir/falcontail.v"/>
      <outfile xil_pn:name="ipcore_dir/fighter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fighter.v"/>
      <outfile xil_pn:name="ipcore_dir/fireball.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fireball.v"/>
      <outfile xil_pn:name="ipcore_dir/grass1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grass1.v"/>
      <outfile xil_pn:name="ipcore_dir/grass2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/grass2.v"/>
      <outfile xil_pn:name="ipcore_dir/ground.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ground.v"/>
      <outfile xil_pn:name="ipcore_dir/helmet.ngc"/>
      <outfile xil_pn:name="ipcore_dir/helmet.v"/>
      <outfile xil_pn:name="ipcore_dir/hit.ngc"/>
      <outfile xil_pn:name="ipcore_dir/hit.v"/>
      <outfile xil_pn:name="ipcore_dir/lighting.ngc"/>
      <outfile xil_pn:name="ipcore_dir/lighting.v"/>
      <outfile xil_pn:name="ipcore_dir/mario.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mario.v"/>
      <outfile xil_pn:name="ipcore_dir/mario2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mario2.v"/>
      <outfile xil_pn:name="ipcore_dir/mount.ngc"/>
      <outfile xil_pn:name="ipcore_dir/mount.v"/>
      <outfile xil_pn:name="ipcore_dir/piece.ngc"/>
      <outfile xil_pn:name="ipcore_dir/piece.v"/>
      <outfile xil_pn:name="ipcore_dir/question.ngc"/>
      <outfile xil_pn:name="ipcore_dir/question.v"/>
      <outfile xil_pn:name="ipcore_dir/solid.ngc"/>
      <outfile xil_pn:name="ipcore_dir/solid.v"/>
      <outfile xil_pn:name="ipcore_dir/sonic.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sonic.v"/>
      <outfile xil_pn:name="ipcore_dir/sonic2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sonic2.v"/>
      <outfile xil_pn:name="ipcore_dir/star.ngc"/>
      <outfile xil_pn:name="ipcore_dir/star.v"/>
      <outfile xil_pn:name="ipcore_dir/title.ngc"/>
      <outfile xil_pn:name="ipcore_dir/title.v"/>
      <outfile xil_pn:name="ipcore_dir/vader.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vader.v"/>
      <outfile xil_pn:name="ipcore_dir/vader2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/vader2.v"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428466744" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1428466744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429305793" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:start_ts="1429305626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST.lso"/>
      <outfile xil_pn:name="TEST.ngc"/>
      <outfile xil_pn:name="TEST.ngr"/>
      <outfile xil_pn:name="TEST.prj"/>
      <outfile xil_pn:name="TEST.stx"/>
      <outfile xil_pn:name="TEST.syr"/>
      <outfile xil_pn:name="TEST.xst"/>
      <outfile xil_pn:name="TEST_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testclk_beh.prj"/>
      <outfile xil_pn:name="testvga_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1429293804" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1429293804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1429305827" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1429305793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEST.bld"/>
      <outfile xil_pn:name="TEST.ngd"/>
      <outfile xil_pn:name="TEST_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1429305926" xil_pn:name="TRANEXT_map_virtex7" xil_pn:start_ts="1429305827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST.pcf"/>
      <outfile xil_pn:name="TEST_map.map"/>
      <outfile xil_pn:name="TEST_map.mrp"/>
      <outfile xil_pn:name="TEST_map.ncd"/>
      <outfile xil_pn:name="TEST_map.ngm"/>
      <outfile xil_pn:name="TEST_map.xrpt"/>
      <outfile xil_pn:name="TEST_summary.xml"/>
      <outfile xil_pn:name="TEST_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1429306009" xil_pn:name="TRANEXT_par_virtex5" xil_pn:start_ts="1429305926">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEST.ncd"/>
      <outfile xil_pn:name="TEST.pad"/>
      <outfile xil_pn:name="TEST.par"/>
      <outfile xil_pn:name="TEST.ptwx"/>
      <outfile xil_pn:name="TEST.unroutes"/>
      <outfile xil_pn:name="TEST.xpi"/>
      <outfile xil_pn:name="TEST_pad.csv"/>
      <outfile xil_pn:name="TEST_pad.txt"/>
      <outfile xil_pn:name="TEST_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1429306128" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:start_ts="1429306009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEST.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="test.bgn"/>
      <outfile xil_pn:name="test.bit"/>
      <outfile xil_pn:name="test.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1430417794" xil_pn:in_ck="5078817550637" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1430417793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1428976370" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:start_ts="1428976370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1429306009" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1429305992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEST.twr"/>
      <outfile xil_pn:name="TEST.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1429067372" xil_pn:name="TRAN_preRouteTrce" xil_pn:start_ts="1429067355">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEST_preroute.twr"/>
      <outfile xil_pn:name="TEST_preroute.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
