{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1417494280335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1417494280336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 01 22:24:40 2014 " "Processing started: Mon Dec 01 22:24:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1417494280336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1417494280336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MasterVerilog_FPGA -c MasterVerilog " "Command: quartus_sta MasterVerilog_FPGA -c MasterVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1417494280336 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1417494280415 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1417494280705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417494280740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1417494280740 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2063 " "TimeQuest Timing Analyzer is analyzing 2063 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1417494281188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MasterVerilog.sdc " "Synopsys Design Constraints File file not found: 'MasterVerilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1417494281268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1417494281269 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state " "create_clock -period 1.000 -name PushButton_Debouncer:debounceit0\|PB_state PushButton_Debouncer:debounceit0\|PB_state" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_27 clk_27 " "create_clock -period 1.000 -name clk_27 clk_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281297 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\] " "create_clock -period 1.000 -name Processor:aProcessor\|reg_32b:IR\|Q\[0\] Processor:aProcessor\|reg_32b:IR\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281297 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281297 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\|LessThan0~16  from: datad  to: combout " "Cell: Memory\|LessThan0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~10  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~2  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~2  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~1  from: datab  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~2  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|always0~32  from: datab  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|always0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~1  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~2  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~3  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~4  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~5  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~6  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281335 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417494281335 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1417494281388 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1417494281400 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417494281525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.165 " "Worst-case setup slack is -17.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.165    -15913.842 PushButton_Debouncer:debounceit0\|PB_state  " "  -17.165    -15913.842 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.257      -356.563 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "  -13.257      -356.563 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.521      -452.461 clk_27  " "  -10.521      -452.461 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494281530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.646 " "Worst-case hold slack is -11.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.646     -5173.423 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "  -11.646     -5173.423 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.507       -19.467 clk_27  " "   -2.507       -19.467 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.871      -102.497 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.871      -102.497 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494281588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417494281651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417494281656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.557 " "Worst-case minimum pulse width slack is -10.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.557    -30203.748 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "  -10.557    -30203.748 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494281707 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417494282349 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1417494282351 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Memory\|LessThan0~16  from: datad  to: combout " "Cell: Memory\|LessThan0~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~10  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~11  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datac  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~13  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~2  from: dataa  to: combout " "Cell: aProcessor\|ALU\|WideOr7~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~2  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|ALU\|WideOr7~8  from: datad  to: combout " "Cell: aProcessor\|ALU\|WideOr7~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[0\]~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datac  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: dataa  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: datab  to: combout " "Cell: aProcessor\|CSG\|EnableSignals\|MEM_r_w_z_z\[1\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~1  from: datab  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~2  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|Equal0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datac  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datad  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|WideOr15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|CSG\|SelectSignals\|always0~32  from: datab  to: combout " "Cell: aProcessor\|CSG\|SelectSignals\|always0~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~0  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~1  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~2  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~3  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~4  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~5  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aProcessor\|MuxMA\|ShiftRight0~6  from: datad  to: combout " "Cell: aProcessor\|MuxMA\|ShiftRight0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282615 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1417494282615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1417494282697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.174 " "Worst-case setup slack is -7.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.174     -6251.697 PushButton_Debouncer:debounceit0\|PB_state  " "   -7.174     -6251.697 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.732      -222.699 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -5.732      -222.699 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.942      -151.685 clk_27  " "   -3.942      -151.685 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494282707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.053 " "Worst-case hold slack is -5.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.053     -1557.961 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -5.053     -1557.961 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554       -15.426 clk_27  " "   -1.554       -15.426 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131       -78.186 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.131       -78.186 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494282766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417494282778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1417494282790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.334 " "Worst-case minimum pulse width slack is -4.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.334     -7831.132 Processor:aProcessor\|reg_32b:IR\|Q\[0\]  " "   -4.334     -7831.132 Processor:aProcessor\|reg_32b:IR\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state  " "   -1.627     -1813.100 PushButton_Debouncer:debounceit0\|PB_state " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -166.528 clk_27  " "   -1.423      -166.528 clk_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1417494282807 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1417494283443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417494283696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1417494283738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1417494284069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 01 22:24:44 2014 " "Processing ended: Mon Dec 01 22:24:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1417494284069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1417494284069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1417494284069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1417494284069 ""}
