<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/RegisterCoalescer.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RegisterCoalescer.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RegisterCoalescer_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- RegisterCoalescer.h - Register Coalescing Interface ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file contains the abstract interface for register coalescers,</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// allowing them to interact with and query register allocators.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"></span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">  /// A helper class for register coalescers. When deciding if</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">  /// two registers can be coalesced, CoalescerPair can determine if a copy</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">  /// instruction would become an identity copy after coalescing.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html">   26</a></span><span class="comment"></span>  <span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1CoalescerPair.html">CoalescerPair</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI;</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"></span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">    /// The register that will be left after coalescing. It can be a</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">    /// virtual or physical register.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> DstReg = 0;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">    /// The virtual register that will be coalesced into dstReg.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> SrcReg = 0;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"></span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">    /// The sub-register index of the old DstReg in the new coalesced register.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> DstIdx = 0;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">    /// The sub-register index of the old SrcReg in the new coalesced register.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"></span>    <span class="keywordtype">unsigned</span> SrcIdx = 0;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"></span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">    /// True when the original copy was a partial subregister copy.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"></span>    <span class="keywordtype">bool</span> Partial = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">    /// True when both regs are virtual and newRC is constrained.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span>    <span class="keywordtype">bool</span> CrossClass = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"></span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">    /// True when DstReg and SrcReg are reversed from the original</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">    /// copy instruction.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span>    <span class="keywordtype">bool</span> Flipped = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"></span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">    /// The register class of the coalesced register, or NULL if DstReg</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">    /// is a physreg. This register class may be a super-register of both</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">    /// SrcReg and DstReg.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="keyword">public</span>:</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#aaa013d67c62eb366965c005c68c40728">   58</a></span>    <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#aaa013d67c62eb366965c005c68c40728">CoalescerPair</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri) : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri) {}</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">    /// Create a CoalescerPair representing a virtreg-to-physreg copy.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">    /// No need to call setRegisters().</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a4e10ea20ec6b3326d99f8858f46bc2f8">   62</a></span><span class="comment"></span>    <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a4e10ea20ec6b3326d99f8858f46bc2f8">CoalescerPair</a>(<span class="keywordtype">unsigned</span> VirtReg, <span class="keywordtype">unsigned</span> PhysReg,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;tri)</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>      : <a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri), DstReg(PhysReg), SrcReg(VirtReg) {}</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"></span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">    /// Set registers to match the copy instruction MI. Return</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">    /// false if MI is not a coalescable copy instruction.</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#acf12cb8b07d5443c8777257d1b9a1dc7">setRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"></span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">    /// Swap SrcReg and DstReg. Return false if swapping is impossible</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">    /// because DstReg is a physical register, or SubIdx is set.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a46ebf2b548d5b38599073fe56b75bec0">flip</a>();</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"></span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">    /// Return true if MI is a copy instruction that will become</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">    /// an identity copy after coalescing.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#aa94992e6e4022b1175f8015cde4e60b9">isCoalescable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"></span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">    /// Return true if DstReg is a physical register.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a482f72c011676e20369df64071b8ed78">   79</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a482f72c011676e20369df64071b8ed78">isPhys</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> !NewRC; }</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">    /// Return true if the original copy instruction did not copy</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">    /// the full register, but was a subreg operation.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a40c42cd26b1b685f9b48eb6ecc2292ca">   83</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a40c42cd26b1b685f9b48eb6ecc2292ca">isPartial</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Partial; }</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"></span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">    /// Return true if DstReg is virtual and NewRC is a smaller</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">    /// register class than DstReg&#39;s.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a51b0e53d4cf5d0e50a02e2db7a4f2d28">   87</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a51b0e53d4cf5d0e50a02e2db7a4f2d28">isCrossClass</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CrossClass; }</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">    /// Return true when getSrcReg is the register being defined by</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">    /// the original copy instruction.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a3204a960879abea13e886095a0638127">   91</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a3204a960879abea13e886095a0638127">isFlipped</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Flipped; }</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">    /// Return the register (virtual or physical) that will remain</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">    /// after coalescing.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#ad16ea1fdb9c7ff496c3f64daf01317c2">   95</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#ad16ea1fdb9c7ff496c3f64daf01317c2">getDstReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DstReg; }</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"></span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">    /// Return the virtual register that will be coalesced away.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a72863dafcd400d4a62aa6ed86ab50c37">   98</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a72863dafcd400d4a62aa6ed86ab50c37">getSrcReg</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SrcReg; }</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"></span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">    /// Return the subregister index that DstReg will be coalesced into, or 0.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#a2f9ef77c6729d00fb212b2166aeca293">  101</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#a2f9ef77c6729d00fb212b2166aeca293">getDstIdx</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> DstIdx; }</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment"></span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">    /// Return the subregister index that SrcReg will be coalesced into, or 0.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#ad845a1a2a2239f0b62f818d88a875c89">  104</a></span><span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1CoalescerPair.html#ad845a1a2a2239f0b62f818d88a875c89">getSrcIdx</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SrcIdx; }</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">    /// Return the register class of the coalesced register.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1CoalescerPair.html#ac9f260c963fc6dac4d8f4440bb17e5c7">  107</a></span><span class="comment"></span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1CoalescerPair.html#ac9f260c963fc6dac4d8f4440bb17e5c7">getNewRC</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> NewRC; }</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  };</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_LIB_CODEGEN_REGISTERCOALESCER_H</span></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html">llvm::CoalescerPair</a></div><div class="ttdoc">A helper class for register coalescers.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00026">RegisterCoalescer.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a2f9ef77c6729d00fb212b2166aeca293"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a2f9ef77c6729d00fb212b2166aeca293">llvm::CoalescerPair::getDstIdx</a></div><div class="ttdeci">unsigned getDstIdx() const</div><div class="ttdoc">Return the subregister index that DstReg will be coalesced into, or 0.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00101">RegisterCoalescer.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a3204a960879abea13e886095a0638127"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a3204a960879abea13e886095a0638127">llvm::CoalescerPair::isFlipped</a></div><div class="ttdeci">bool isFlipped() const</div><div class="ttdoc">Return true when getSrcReg is the register being defined by the original copy instruction.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00091">RegisterCoalescer.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a40c42cd26b1b685f9b48eb6ecc2292ca"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a40c42cd26b1b685f9b48eb6ecc2292ca">llvm::CoalescerPair::isPartial</a></div><div class="ttdeci">bool isPartial() const</div><div class="ttdoc">Return true if the original copy instruction did not copy the full register, but was a subreg operati...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00083">RegisterCoalescer.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a46ebf2b548d5b38599073fe56b75bec0"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a46ebf2b548d5b38599073fe56b75bec0">llvm::CoalescerPair::flip</a></div><div class="ttdeci">bool flip()</div><div class="ttdoc">Swap SrcReg and DstReg.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8cpp_source.html#l00485">RegisterCoalescer.cpp:485</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a482f72c011676e20369df64071b8ed78"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a482f72c011676e20369df64071b8ed78">llvm::CoalescerPair::isPhys</a></div><div class="ttdeci">bool isPhys() const</div><div class="ttdoc">Return true if DstReg is a physical register.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00079">RegisterCoalescer.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a4e10ea20ec6b3326d99f8858f46bc2f8"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a4e10ea20ec6b3326d99f8858f46bc2f8">llvm::CoalescerPair::CoalescerPair</a></div><div class="ttdeci">CoalescerPair(unsigned VirtReg, unsigned PhysReg, const TargetRegisterInfo &amp;tri)</div><div class="ttdoc">Create a CoalescerPair representing a virtreg-to-physreg copy.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00062">RegisterCoalescer.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a51b0e53d4cf5d0e50a02e2db7a4f2d28"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a51b0e53d4cf5d0e50a02e2db7a4f2d28">llvm::CoalescerPair::isCrossClass</a></div><div class="ttdeci">bool isCrossClass() const</div><div class="ttdoc">Return true if DstReg is virtual and NewRC is a smaller register class than DstReg's.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00087">RegisterCoalescer.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_a72863dafcd400d4a62aa6ed86ab50c37"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#a72863dafcd400d4a62aa6ed86ab50c37">llvm::CoalescerPair::getSrcReg</a></div><div class="ttdeci">unsigned getSrcReg() const</div><div class="ttdoc">Return the virtual register that will be coalesced away.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00098">RegisterCoalescer.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_aa94992e6e4022b1175f8015cde4e60b9"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#aa94992e6e4022b1175f8015cde4e60b9">llvm::CoalescerPair::isCoalescable</a></div><div class="ttdeci">bool isCoalescable(const MachineInstr *) const</div><div class="ttdoc">Return true if MI is a copy instruction that will become an identity copy after coalescing.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8cpp_source.html#l00494">RegisterCoalescer.cpp:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_aaa013d67c62eb366965c005c68c40728"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#aaa013d67c62eb366965c005c68c40728">llvm::CoalescerPair::CoalescerPair</a></div><div class="ttdeci">CoalescerPair(const TargetRegisterInfo &amp;tri)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00058">RegisterCoalescer.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_ac9f260c963fc6dac4d8f4440bb17e5c7"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#ac9f260c963fc6dac4d8f4440bb17e5c7">llvm::CoalescerPair::getNewRC</a></div><div class="ttdeci">const TargetRegisterClass * getNewRC() const</div><div class="ttdoc">Return the register class of the coalesced register.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00107">RegisterCoalescer.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_acf12cb8b07d5443c8777257d1b9a1dc7"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#acf12cb8b07d5443c8777257d1b9a1dc7">llvm::CoalescerPair::setRegisters</a></div><div class="ttdeci">bool setRegisters(const MachineInstr *)</div><div class="ttdoc">Set registers to match the copy instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8cpp_source.html#l00397">RegisterCoalescer.cpp:397</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_ad16ea1fdb9c7ff496c3f64daf01317c2"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#ad16ea1fdb9c7ff496c3f64daf01317c2">llvm::CoalescerPair::getDstReg</a></div><div class="ttdeci">unsigned getDstReg() const</div><div class="ttdoc">Return the register (virtual or physical) that will remain after coalescing.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00095">RegisterCoalescer.h:95</a></div></div>
<div class="ttc" id="aclassllvm_1_1CoalescerPair_html_ad845a1a2a2239f0b62f818d88a875c89"><div class="ttname"><a href="classllvm_1_1CoalescerPair.html#ad845a1a2a2239f0b62f818d88a875c89">llvm::CoalescerPair::getSrcIdx</a></div><div class="ttdeci">unsigned getSrcIdx() const</div><div class="ttdoc">Return the subregister index that SrcReg will be coalesced into, or 0.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8h_source.html#l00104">RegisterCoalescer.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:22:30 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
