

================================================================
== Synthesis Summary Report of 'divider'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 17:39:31 2024
    * Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
    * Project:        BOB
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |          |           |            |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |     LUT    | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+------------+-----+
    |+ divider  |     -|  0.10|        2|  20.000|         -|        3|     -|        no|  1 (~0%)|  15 (~0%)|  277 (~0%)|  2145 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    | + LUT     |     -|  5.81|        0|   0.000|         -|        0|     -|        no|        -|         -|          -|   122 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 96       |
| input_r   | ap_none | in        | 64       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| input    | in        |
| return   | out       |
+----------+-----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| input    | input_r      | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------+-----+--------+------------+-----+--------+---------+
| + divider                 | 15  |        |            |     |        |         |
|   LUTS8_fu_398_p2         |     |        | LUTS8      | add | fabric | 0       |
|   LUTS8_1_fu_432_p2       |     |        | LUTS8_1    | add | fabric | 0       |
|   LUTS8_2_fu_466_p2       |     |        | LUTS8_2    | add | fabric | 0       |
|   LUTS8_3_fu_500_p2       |     |        | LUTS8_3    | add | fabric | 0       |
|   LUTS16_fu_540_p2        |     |        | LUTS16     | add | fabric | 0       |
|   LUTS16_1_fu_580_p2      |     |        | LUTS16_1   | add | fabric | 0       |
|   ret_val_fu_622_p2       |     |        | ret_val    | add | fabric | 0       |
|   sub_ln64_fu_682_p2      |     |        | sub_ln64   | sub | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U2 | 4   |        | mul_ln64   | mul | auto   | 0       |
|   mul_64ns_33ns_97_1_1_U4 | 8   |        | mul_ln64_1 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U3   | 3   |        | mul_ln65   | mul | auto   | 0       |
|   tmp2_fu_757_p2          |     |        | tmp2       | sub | fabric | 0       |
|   add_ln71_fu_776_p2      |     |        | add_ln71   | add | fabric | 0       |
|   sub_ln72_fu_783_p2      |     |        | sub_ln72   | sub | fabric | 0       |
|   add_ln67_fu_789_p2      |     |        | add_ln67   | add | fabric | 0       |
|   add_ln68_fu_796_p2      |     |        | add_ln68   | add | fabric | 0       |
+---------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |        |      |      |      |        |          |      |         | Banks            |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + divider    |        |      | 1    | 0    |        |          |      |         |                  |
|   divLUT_U   | rom_1p |      | 1    |      |        | divLUT   | auto | 1       | 32, 32, 1        |
|   shamtLUT_U | rom_1p |      |      |      |        | shamtLUT | auto | 1       | 2, 32, 1         |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------+-----------------+-----------------------------------+
| Type   | Options         | Location                          |
+--------+-----------------+-----------------------------------+
| top    | name=DESIGN_TOP | div.cpp:34 in divider             |
| unroll |                 | div.cpp:140 in leading_zero_count |
| unroll |                 | div.cpp:153 in leading_zero_count |
| unroll |                 | div.cpp:165 in leading_zero_count |
+--------+-----------------+-----------------------------------+


