/****************************************************************************
 * arch/ceva/include/tl4/irq.h
 *
 *   Copyright (C) 2018 Pinecone Inc. All rights reserved.
 *   Author: Xiang Xiao <xiaoxiang@pinecone.net>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name NuttX nor the names of its contributors may be
 *    used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ****************************************************************************/

/* This file should never be included directed but, rather, only indirectly
 * through nuttx/irq.h
 */

#ifndef __ARCH_CEVA_INCLUDE_TL4_IRQ_H
#define __ARCH_CEVA_INCLUDE_TL4_IRQ_H

/****************************************************************************
 * Included Files
 ****************************************************************************/

#include <nuttx/config.h>

#ifndef __ASSEMBLY__
#  include <stdint.h>
#endif

/* Included implementation-dependent register save structure layouts */

#if defined(CONFIG_ARCH_TL420)
#  include <arch/tl4/reg_tl420.h>
#elif defined(CONFIG_ARCH_TL421)
#  include <arch/tl4/reg_tl421.h>
#endif

/****************************************************************************
 * Pre-processor Definitions
 ****************************************************************************/
/* Configuration ************************************************************/
/* If this is a kernel build, how many nested system calls should we support? */

#ifndef CONFIG_SYS_NNEST
#  define CONFIG_SYS_NNEST 2
#endif

/* Alternate register names *************************************************/

//#define REG_A0            REG_A0
//#define REG_A1            REG_A1
#define REG_A2              REG_B0
#define REG_A3              REG_B1
#define REG_A4              REG_R0
#define REG_A5              REG_R1
#define REG_A6              REG_R2
#define REG_FP              REG_R7
#define REG_LR              REG_RETREG
//#define REG_PC            REG_PC
#define REG_IRQ             REG_MOD1

#define REG_IRQ_DEFAULT     0x3f

#define REG_IRQ_ENABLE      0x3f
#define REG_IRQ_DISABLE     0x01
#define REG_IRQ_MASK        0x3f

/* Confirm C compiler assumption */
#define REG_MOD2_DEFAULT    0xf0000013 /* TRAPx, M64 and SATP */

/* First Level Interrupt (vectors 0-15) */

#define IRQ_RESET          0x00 /* Vector  0: Reset(not handler as an IRQ) */
#define IRQ_BOOT           0x01 /* Vector  1: Boot(not handler as an IRQ) */
#define IRQ_TRAPE          0x02 /* Vector  2: Emulation Software Interrupt */
#define IRQ_BI             0x02 /* Vector  2: Breakpoint Interrupt */
#define IRQ_CRCALL         0x03 /* Vector  3: Code Replacement Call */
#define IRQ_NMI            0x04 /* Vector  4: Non-Maskable Interrupt */
#define IRQ_INT0           0x05 /* Vector  5: Maskable Interrupt 0 */
#define IRQ_INT1           0x06 /* Vector  6: Maskable Interrupt 1 */
#define IRQ_INT2           0x07 /* Vector  7: Maskable Interrupt 2 */
#define IRQ_INT3           0x08 /* Vector  8: Maskable Interrupt 3 */
#define IRQ_VINT           0x09 /* Vector  9: Vectored Interrupt */
#define IRQ_TRAP0          0x0a /* Vector 10: Software Interrupt 0 */
#define IRQ_TRAP1          0x0b /* Vector 11: Software Interrupt 1 */
#define IRQ_TRAP2          0x0c /* Vector 12: Software Interrupt 2 */
#define IRQ_TRAP3          0x0d /* Vector 13: Software Interrupt 3 */
#define IRQ_PABP           0x02 /* Vector  2: Program Address Breakpoint */

/* Second Level interrupts (vectors >= 16).  These definitions are chip-specific */

#define IRQ_VINT_FIRST     16 /* Vector number of the first VINT interrupt */

/****************************************************************************
 * Public Types
 ****************************************************************************/
#ifndef __ASSEMBLY__

/* This structure represents the return state from a system call */

#ifdef CONFIG_LIB_SYSCALL
struct xcpt_syscall_s
{
  uint32_t saved_pc;
};
#endif

/* The following structure is included in the TCB and defines the complete
 * state of the thread.
 */

struct xcptcontext
{
#ifndef CONFIG_DISABLE_SIGNALS
  /* The following function pointer is non-zero if there
   * are pending signals to be processed.
   */

  FAR void *sigdeliver; /* Actual type is sig_deliver_t */

  /* These are saved copies of the context used during
   * signal processing.
   */

  uint32_t *saved_regs;

# ifdef CONFIG_BUILD_PROTECTED
  /* This is the saved address to use when returning from a user-space
   * signal handler.
   */

  uint32_t sigreturn;

# endif
#endif

#ifdef CONFIG_LIB_SYSCALL
  /* The following array holds the return address
   * needed to return from each nested system call.
   */

  uint8_t nsyscalls;
  struct xcpt_syscall_s syscall[CONFIG_SYS_NNEST];

#endif

  /* Register save area with XCPTCONTEXT_SIZE, only valid when:
   * 1.The task isn't running or
   * 2.The task is interrupted
   * otherwise task is running, and regs contain the stale value.
   */

  uint32_t *regs;
};
#endif

/****************************************************************************
 * Inline functions
 ****************************************************************************/

#ifndef __ASSEMBLY__

static inline uint32_t up_getsp(void)
{
  uint32_t sp;
  __asm__ __volatile__("nop\nmov sp, %0" : "=r"(sp));
  return sp;
}

/* Name: up_irq_save, up_irq_restore, and friends.
 *
 * NOTE: This function should never be called from application code and,
 * as a general rule unless you really know what you are doing, this
 * function should not be called directly from operation system code either:
 * Typically, the wrapper functions, enter_critical_section() and
 * leave_critical section(), are probably what you really want.
 */

/* Get/set the MOD1 register, here is the irq related bits:
 *   Bit  [0] Interrupt enable            (RW)
 *   Bit  [1] Interrupt mask for INT0     (RW)
 *   Bit  [2] Interrupt mask for INT1     (RW)
 *   Bit  [3] Interrupt mask for INT2     (RW)
 *   Bit  [4] Interrupt mask for INT3     (RW)
 *   Bit  [5] Interrupt mask for VINT     (RW)
 *   Bit  [6] Interrupt context for INT0  (RW)
 *   Bit  [7] Interrupt context for INT1  (RW)
 *   Bit  [8] Interrupt context for INT2  (RW)
 *   Bit  [9] Interrupt context for INT3  (RW)
 *   Bit [10] Interrupt context for INTV  (RO)
 *   Bit [11] Interrupt context for NMI   (RW)
 *   Bit [16] Interrupt pending for INT0  (RO)
 *   Bit [17] Interrupt pending for INT1  (RO)
 *   Bit [18] Interrupt pending for INT2  (RO)
 *   Bit [19] Interrupt pending for INT3  (RO)
 *   Bit [20] Interrupt pending for INTV  (RO)
 * All writable bits are clear by hardware during reset.
 *
 * We manipulate the individual mask bits instead of global enable bit since:
 * 1.Global IE not only mask INTX request but also mask TRAPX instruction.
 * 2.Hardware always enable global IE after the interrupt return.
 * Both behaviour don't match the nuttx requirment.
 */

static inline uint32_t getmod1(void)
{
  uint32_t mod1;
  __asm__ __volatile__("mov mod1, %0\nnop" : "=r"(mod1));
  return mod1;
}

static inline void setmod1(uint32_t mod1)
{
  __asm__ __volatile__("nop\nmov %0, mod1" : : "r"(mod1));
}

/* Disable IRQs */

static inline void up_irq_disable(void)
{
  /* Enable IE, but disable INT0~3 and INTV */

  setmod1(REG_IRQ_DISABLE);
}

/* Save the current state & disable IRQs */

static inline irqstate_t up_irq_save(void)
{
  uint32_t mod1 = getmod1();
  up_irq_disable();
  return mod1;
}

/* Enable IRQs */

static inline void up_irq_enable(void)
{
  /* Enable IE, INT0~3 and INTV */

  setmod1(REG_IRQ_ENABLE);
}

/* Restore saved IRQ state */

static inline void up_irq_restore(irqstate_t flags)
{
  setmod1(flags);
}

#endif /* __ASSEMBLY__ */

/****************************************************************************
 * Public Data
 ****************************************************************************/

/****************************************************************************
 * Public Function Prototypes
 ****************************************************************************/

#ifndef __ASSEMBLY__
#ifdef __cplusplus
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif

#undef EXTERN
#ifdef __cplusplus
}
#endif
#endif

#endif /* __ARCH_CEVA_INCLUDE_TL4_IRQ_H */
