
tools/nxaes/aes.h,446
#define MBEDTLS_AES_H24,803
#define MBEDTLS_AES_ENCRYPT	31,918
#define MBEDTLS_AES_DECRYPT	32,948
#define MBEDTLS_ERR_AES_INVALID_KEY_LENGTH	34,979
#define MBEDTLS_ERR_AES_INVALID_INPUT_LENGTH	35,1059
#define inline 39,1252
    int nr;59,1691
    uint32_t *rk;rk60,1750
    uint32_t buf[buf61,1809
mbedtls_aes_context;63,1870
#define MBEDTLS_DEPRECATED 210,7125
#define MBEDTLS_DEPRECATED212,7191
#undef MBEDTLS_DEPRECATED242,8281

tools/nxaes/aes_cbc.c,2073
#define mbedtls_printf 34,1068
static void mbedtls_zeroize(38,1172
#define GET_UINT32_LE(46,1377
#define PUT_UINT32_LE(56,1607
static const unsigned char FSb[FSb70,1943
#define FT 109,3579
#define V(176,7817
static const uint32_t FT0[FT0177,7851
#undef V178,7892
#define V(180,7902
static const uint32_t FT1[FT1181,7936
#undef V182,7977
#define V(184,7987
static const uint32_t FT2[FT2185,8021
#undef V186,8062
#define V(188,8072
static const uint32_t FT3[FT3189,8106
#undef V190,8147
#undef FT192,8157
static const unsigned char RSb[RSb197,8192
#define RT 236,9828
#define V(303,14066
static const uint32_t RT0[RT0304,14100
#undef V305,14141
#define V(307,14151
static const uint32_t RT1[RT1308,14185
#undef V309,14226
#define V(311,14236
static const uint32_t RT2[RT2312,14270
#undef V313,14311
#define V(315,14321
static const uint32_t RT3[RT3316,14355
#undef V317,14396
#undef RT319,14406
static const uint32_t RCON[RCON324,14443
static unsigned char FSb[FSb336,14673
static uint32_t FT0[FT0337,14704
static uint32_t FT1[FT1338,14730
static uint32_t FT2[FT2339,14756
static uint32_t FT3[FT3340,14782
static unsigned char RSb[RSb345,14842
static uint32_t RT0[RT0346,14873
static uint32_t RT1[RT1347,14899
static uint32_t RT2[RT2348,14925
static uint32_t RT3[RT3349,14951
static uint32_t RCON[RCON354,15004
#define ROTL8(359,15064
#define XTIME(360,15117
#define MUL(361,15174
static int aes_init_done 363,15238
static void aes_gen_tables(365,15269
void mbedtls_aes_init(439,16661
void mbedtls_aes_free(444,16760
int mbedtls_aes_setkey_enc(455,16935
int mbedtls_aes_setkey_dec(545,19036
#define AES_FROUND(591,19843
#define AES_RROUND(614,20454
int mbedtls_internal_aes_encrypt(640,21100
void mbedtls_aes_encrypt(693,22598
int mbedtls_internal_aes_decrypt(703,22801
void mbedtls_aes_decrypt(756,24299
int mbedtls_aes_crypt_ecb(766,24513
int mbedtls_aes_crypt_cbc(780,24852
int mbedtls_aes_crypt_ctr(829,25736
static int atok(860,26313
static void usage(891,26851
int main(905,27269

tools/bootgen/nx_antares_bootheader.h,671
#define __NX_BOOTHEADER_H__18,551
#define HEADER_ID	20,580
struct nx_bootinfo 27,734
	unsigned int vector[vector28,755
	unsigned int vector_rel[vector_rel29,803
	unsigned int LoadSize;31,855
	unsigned int CRC32;32,894
	unsigned int LoadAddr;33,930
	unsigned int StartAddr;34,969
	unsigned char _reserved3[_reserved336,1010
	unsigned int buildinfo;39,1088
	unsigned int signature;42,1176
struct asymmetrickey 45,1258
struct nx_bootheader 51,1476
	struct nx_bootinfo bi;52,1499
	struct asymmetrickey rsa_public;53,1523
	unsigned int image[image54,1557
struct nx_memmap 57,1585
	struct nx_bootinfo bi;58,1604
	struct asymmetrickey rsa_public;62,1730

tools/bootgen/bootbingen.c,176
#define POLY 8,116
int main(16,358
static unsigned int get_fcs(177,4350
static int ProcessNSIH(193,4673
static unsigned int HexAtoInt(258,5886
static void usage(277,6220

tools/rsasign/oid.c,2344
#define mbedtls_snprintf 41,1090
#define ADD_LEN(51,1296
#define FN_OID_TYPED_FROM_ASN1(57,1450
#define FN_OID_GET_DESCRIPTOR_ATTR1(78,2791
#define FN_OID_GET_ATTR1(91,3448
#define FN_OID_GET_ATTR2(104,4090
#define FN_OID_GET_OID_BY_ATTR1(119,4936
#define FN_OID_GET_OID_BY_ATTR2(138,6082
    mbedtls_oid_descriptor_t    descriptor;160,7372
    const char          *short_name;short_name161,7416
} oid_x520_attr_t;162,7453
static const oid_x520_attr_t oid_x520_attr_type[oid_x520_attr_type164,7473
FN_OID_TYPED_FROM_ASN1(248,10114
    mbedtls_oid_descriptor_t    descriptor;255,10337
    int                 ext_type;256,10381
} oid_x509_ext_t;257,10415
static const oid_x509_ext_t oid_x509_ext[oid_x509_ext259,10434
FN_OID_TYPED_FROM_ASN1(287,11344
FN_OID_TYPED_FROM_ASN1(301,12172
    mbedtls_oid_descriptor_t    descriptor;310,12520
    mbedtls_md_type_t           md_alg;311,12564
    mbedtls_pk_type_t           pk_alg;312,12604
} oid_sig_alg_t;313,12644
static const oid_sig_alg_t oid_sig_alg[oid_sig_alg315,12662
FN_OID_TYPED_FROM_ASN1(409,15893
    mbedtls_oid_descriptor_t    descriptor;419,16410
    mbedtls_pk_type_t           pk_alg;420,16454
} oid_pk_alg_t;421,16494
static const oid_pk_alg_t oid_pk_alg[oid_pk_alg423,16511
FN_OID_TYPED_FROM_ASN1(443,17015
    mbedtls_oid_descriptor_t    descriptor;452,17351
    mbedtls_ecp_group_id        grp_id;453,17395
} oid_ecp_grp_t;454,17435
static const oid_ecp_grp_t oid_ecp_grp[oid_ecp_grp456,17453
FN_OID_TYPED_FROM_ASN1(530,20011
    mbedtls_oid_descriptor_t    descriptor;540,20400
    mbedtls_cipher_type_t       cipher_alg;541,20444
} oid_cipher_alg_t;542,20488
static const oid_cipher_alg_t oid_cipher_alg[oid_cipher_alg544,20509
FN_OID_TYPED_FROM_ASN1(560,20907
    mbedtls_oid_descriptor_t    descriptor;569,21190
    mbedtls_md_type_t           md_alg;570,21234
} oid_md_alg_t;571,21274
static const oid_md_alg_t oid_md_alg[oid_md_alg573,21291
FN_OID_TYPED_FROM_ASN1(625,22714
    mbedtls_oid_descriptor_t    descriptor;635,23066
    mbedtls_md_type_t           md_alg;636,23110
    mbedtls_cipher_type_t       cipher_alg;637,23150
} oid_pkcs12_pbe_alg_t;638,23194
static const oid_pkcs12_pbe_alg_t oid_pkcs12_pbe_alg[oid_pkcs12_pbe_alg640,23219
FN_OID_TYPED_FROM_ASN1(656,23781
#define OID_SAFE_SNPRINTF 660,24042

tools/rsasign/ccm.c,870
#define mbedtls_printf 48,1353
static void mbedtls_zeroize(53,1536
#define CCM_ENCRYPT 57,1664
#define CCM_DECRYPT 58,1686
void mbedtls_ccm_init(63,1738
int mbedtls_ccm_setkey(68,1846
void mbedtls_ccm_free(100,2714
#define UPDATE_CBC_MAC 115,3115
#define CTR_CRYPT(127,3739
static int ccm_auth_crypt(137,4234
int mbedtls_ccm_encrypt_and_tag(307,8493
int mbedtls_ccm_auth_decrypt(320,9018
#define NB_TESTS 357,10044
static const unsigned char key[key362,10139
static const unsigned char iv[iv367,10283
static const unsigned char ad[ad372,10402
static const unsigned char msg[msg378,10573
static const size_t iv_len 384,10770
static const size_t add_len[add_len385,10825
static const size_t msg_len[msg_len386,10880
static const size_t tag_len[tag_len387,10935
static const unsigned char res[res389,10991
int mbedtls_ccm_self_test(400,11485

tools/rsasign/hmac_drbg.c,1117
#define mbedtls_printf 49,1354
static void mbedtls_zeroize(54,1520
void mbedtls_hmac_drbg_init(61,1675
void mbedtls_hmac_drbg_update(73,1951
int mbedtls_hmac_drbg_seed_buf(101,2991
int mbedtls_hmac_drbg_reseed(126,3775
int mbedtls_hmac_drbg_seed(167,4913
void mbedtls_hmac_drbg_set_prediction_resistance(223,6691
void mbedtls_hmac_drbg_set_entropy_len(232,6931
void mbedtls_hmac_drbg_set_reseed_interval(240,7079
int mbedtls_hmac_drbg_random_with_add(249,7314
int mbedtls_hmac_drbg_random(309,9165
void mbedtls_hmac_drbg_free(332,9743
int mbedtls_hmac_drbg_write_seed_file(345,10057
int mbedtls_hmac_drbg_update_seed_file(370,10633
int mbedtls_hmac_drbg_self_test(408,11501
#define OUTPUT_LEN 415,11596
static const unsigned char entropy_pr[entropy_pr418,11658
static const unsigned char result_pr[result_pr424,12060
static const unsigned char entropy_nopr[entropy_nopr434,12663
static const unsigned char result_nopr[result_nopr439,12967
static size_t test_offset;449,13561
static int hmac_drbg_self_test_entropy(450,13588
#define CHK(459,13835
int mbedtls_hmac_drbg_self_test(469,14218

tools/rsasign/sha256.c,1036
#define mbedtls_printf 45,1253
#define mbedtls_calloc 46,1283
#define mbedtls_free 47,1316
static void mbedtls_zeroize(54,1518
#define GET_UINT32_BE(62,1710
#define PUT_UINT32_BE(72,2101
void mbedtls_sha256_init(81,2470
void mbedtls_sha256_free(86,2587
void mbedtls_sha256_clone(94,2749
void mbedtls_sha256_starts(103,2922
static const uint32_t K[K137,3783
#define  SHR(157,4649
#define ROTR(158,4691
#define S0(160,4739
#define S1(161,4792
#define S2(163,4846
#define S3(164,4899
#define F0(166,4953
#define F1(167,4997
#define R(169,5036
#define P(175,5239
void mbedtls_sha256_process(182,5492
void mbedtls_sha256_update(241,7715
static const unsigned char sha256_padding[sha256_padding279,8537
void mbedtls_sha256_finish(290,8829
void mbedtls_sha256(326,9869
static const unsigned char sha256_test_buf[sha256_test_buf342,10284
static const int sha256_test_buflen[sha256_test_buflen349,10436
static const unsigned char sha256_test_sum[sha256_test_sum354,10499
int mbedtls_sha256_self_test(392,11905

tools/rsasign/sha1.c,1053
#define mbedtls_printf 44,1196
static void mbedtls_zeroize(51,1394
#define GET_UINT32_BE(59,1602
#define PUT_UINT32_BE(69,1982
void mbedtls_sha1_init(78,2340
void mbedtls_sha1_free(83,2451
void mbedtls_sha1_clone(91,2607
void mbedtls_sha1_starts(100,2770
void mbedtls_sha1_process(113,3075
#define S(134,3813
#define R(136,3873
#define P(143,4166
#define F(154,4459
#define K 155,4496
#undef K178,5139
#undef F179,5148
#define F(181,5158
#define K 182,5187
#undef K205,5830
#undef F206,5839
#define F(208,5849
#define K 209,5892
#undef K232,6535
#undef F233,6544
#define F(235,6554
#define K 236,6583
#undef K259,7226
#undef F260,7235
void mbedtls_sha1_update(273,7438
static const unsigned char sha1_padding[sha1_padding310,8232
void mbedtls_sha1_finish(321,8520
void mbedtls_sha1(352,9371
static const unsigned char sha1_test_buf[sha1_test_buf367,9741
static const int sha1_test_buflen[sha1_test_buflen374,9891
static const unsigned char sha1_test_sum[sha1_test_sum379,9952
int mbedtls_sha1_self_test(392,10435

tools/rsasign/ripemd160.c,1695
#define mbedtls_printf 45,1258
#define GET_UINT32_LE(53,1435
#define PUT_UINT32_LE(63,1815
static void mbedtls_zeroize(73,2293
void mbedtls_ripemd160_init(77,2405
void mbedtls_ripemd160_free(82,2531
void mbedtls_ripemd160_clone(90,2702
void mbedtls_ripemd160_starts(99,2884
void mbedtls_ripemd160_process(115,3232
#define F1(142,4135
#define F2(143,4173
#define F3(144,4224
#define F4(145,4267
#define F5(146,4318
#define S(148,4362
#define P(150,4416
#define P2(155,4575
#define F 159,4733
#define K 160,4748
#define Fp 161,4771
#define Kp 162,4786
#undef F179,5465
#undef K180,5474
#undef Fp181,5483
#undef Kp182,5493
#define F 184,5504
#define K 185,5519
#define Fp 186,5542
#define Kp 187,5557
#undef F204,6236
#undef K205,6245
#undef Fp206,6254
#undef Kp207,6264
#define F 209,6275
#define K 210,6290
#define Fp 211,6313
#define Kp 212,6328
#undef F229,7007
#undef K230,7016
#undef Fp231,7025
#undef Kp232,7035
#define F 234,7046
#define K 235,7061
#define Fp 236,7084
#define Kp 237,7099
#undef F254,7778
#undef K255,7787
#undef Fp256,7796
#undef Kp257,7806
#define F 259,7817
#define K 260,7832
#define Fp 261,7855
#define Kp 262,7870
#undef F279,8549
#undef K280,8558
#undef Fp281,8567
#undef Kp282,8577
void mbedtls_ripemd160_update(296,8914
static const unsigned char ripemd160_padding[ripemd160_padding336,9763
void mbedtls_ripemd160_finish(347,10061
void mbedtls_ripemd160(376,10910
#define TESTS 393,11421
#define KEYS 394,11439
static const char *ripemd160_test_input[ripemd160_test_input395,11457
static const unsigned char ripemd160_test_md[ripemd160_test_md408,11829
int mbedtls_ripemd160_self_test(431,12991

tools/rsasign/pk.c,688
static void mbedtls_zeroize(46,1253
void mbedtls_pk_init(53,1407
void mbedtls_pk_free(65,1604
const mbedtls_pk_info_t * mbedtls_pk_info_from_type(78,1869
int mbedtls_pk_setup(104,2512
int mbedtls_pk_setup_rsa_alt(121,2938
int mbedtls_pk_can_do(151,3866
static inline int pk_hashlen_helper(163,4170
int mbedtls_pk_verify(180,4528
int mbedtls_pk_verify_ext(198,5143
int mbedtls_pk_sign(256,7003
int mbedtls_pk_decrypt(275,7672
int mbedtls_pk_encrypt(293,8264
int mbedtls_pk_check_pair(311,8870
size_t mbedtls_pk_get_bitlen(337,9556
int mbedtls_pk_debug(348,9781
const char *mbedtls_pk_get_name(mbedtls_pk_get_name363,10161
mbedtls_pk_type_t mbedtls_pk_get_type(374,10373

tools/rsasign/aes.c,3124
#define mbedtls_printf 51,1415
static void mbedtls_zeroize(58,1612
#define GET_UINT32_LE(66,1823
#define PUT_UINT32_LE(76,2203
static int aes_padlock_ace 87,2736
static const unsigned char FSb[FSb94,2837
#define FT 133,4569
#define V(200,9062
static const uint32_t FT0[FT0201,9096
#undef V202,9137
#define V(204,9147
static const uint32_t FT1[FT1205,9181
#undef V206,9222
#define V(208,9232
static const uint32_t FT2[FT2209,9266
#undef V210,9307
#define V(212,9317
static const uint32_t FT3[FT3213,9351
#undef V214,9392
#undef FT216,9402
static const unsigned char RSb[RSb221,9437
#define RT 260,11169
#define V(327,15662
static const uint32_t RT0[RT0328,15696
#undef V329,15737
#define V(331,15747
static const uint32_t RT1[RT1332,15781
#undef V333,15822
#define V(335,15832
static const uint32_t RT2[RT2336,15866
#undef V337,15907
#define V(339,15917
static const uint32_t RT3[RT3340,15951
#undef V341,15992
#undef RT343,16002
static const uint32_t RCON[RCON348,16039
static unsigned char FSb[FSb360,16278
static uint32_t FT0[FT0361,16309
static uint32_t FT1[FT1362,16335
static uint32_t FT2[FT2363,16361
static uint32_t FT3[FT3364,16387
static unsigned char RSb[RSb369,16447
static uint32_t RT0[RT0370,16478
static uint32_t RT1[RT1371,16504
static uint32_t RT2[RT2372,16530
static uint32_t RT3[RT3373,16556
static uint32_t RCON[RCON378,16609
#define ROTL8(383,16669
#define XTIME(384,16728
#define MUL(385,16793
static int aes_init_done 387,16859
static void aes_gen_tables(389,16890
void mbedtls_aes_init(467,18687
void mbedtls_aes_free(472,18795
int mbedtls_aes_setkey_enc(484,19029
int mbedtls_aes_setkey_dec(598,22523
#define AES_FROUND(663,24147
#define AES_RROUND(686,25200
int mbedtls_internal_aes_encrypt(713,26326
void mbedtls_aes_encrypt(768,28287
int mbedtls_internal_aes_decrypt(779,28583
void mbedtls_aes_decrypt(834,30544
int mbedtls_aes_crypt_ecb(844,30813
int mbedtls_aes_crypt_cbc(876,31773
int mbedtls_aes_crypt_cfb128(942,33384
int mbedtls_aes_crypt_cfb8(988,34441
int mbedtls_aes_crypt_ctr(1022,35267
static const unsigned char aes_test_ecb_dec[aes_test_ecb_dec1062,36272
static const unsigned char aes_test_ecb_enc[aes_test_ecb_enc1072,36660
static const unsigned char aes_test_cbc_dec[aes_test_cbc_dec1083,37085
static const unsigned char aes_test_cbc_enc[aes_test_cbc_enc1093,37473
static const unsigned char aes_test_cfb128_key[aes_test_cfb128_key1110,38046
static const unsigned char aes_test_cfb128_iv[aes_test_cfb128_iv1123,38599
static const unsigned char aes_test_cfb128_pt[aes_test_cfb128_pt1129,38760
static const unsigned char aes_test_cfb128_ct[aes_test_cfb128_ct1141,39233
static const unsigned char aes_test_ctr_key[aes_test_ctr_key1177,40751
static const unsigned char aes_test_ctr_nonce_counter[aes_test_ctr_nonce_counter1187,41139
static const unsigned char aes_test_ctr_pt[aes_test_ctr_pt1197,41537
static const unsigned char aes_test_ctr_ct[aes_test_ctr_ct1214,42172
static const int aes_test_ctr_len[aes_test_ctr_len1229,42805
int mbedtls_aes_self_test(1236,42928

tools/rsasign/md5.c,864
#define mbedtls_printf 44,1184
static void mbedtls_zeroize(51,1381
#define GET_UINT32_LE(59,1576
#define PUT_UINT32_LE(69,1956
void mbedtls_md5_init(78,2362
void mbedtls_md5_free(83,2470
void mbedtls_md5_clone(91,2623
void mbedtls_md5_starts(100,2780
void mbedtls_md5_process(112,3050
#define S(133,3777
#define P(135,3837
#define F(145,4107
#undef F164,4802
#define F(166,4812
#undef F185,5507
#define F(187,5517
#undef F206,6204
#define F(208,6214
#undef F227,6904
void mbedtls_md5_update(239,7080
static const unsigned char md5_padding[md5_padding278,7882
void mbedtls_md5_finish(289,8167
void mbedtls_md5(319,8962
static const unsigned char md5_test_buf[md5_test_buf334,9323
static const int md5_test_buflen[md5_test_buflen346,9658
static const unsigned char md5_test_sum[md5_test_sum351,9730
int mbedtls_md5_self_test(372,10580

tools/rsasign/cipher_wrap.c,6348
#define mbedtls_calloc 72,1631
#define mbedtls_free 73,1664
static void *gcm_ctx_alloc(gcm_ctx_alloc78,1763
static void gcm_ctx_free(88,1971
static void *ccm_ctx_alloc(ccm_ctx_alloc97,2154
static void ccm_ctx_free(107,2362
static int aes_crypt_ecb_wrap(116,2514
static int aes_crypt_cbc_wrap(123,2780
static int aes_crypt_cfb128_wrap(132,3155
static int aes_crypt_ctr_wrap(142,3571
static int aes_setkey_dec_wrap(151,3964
static int aes_setkey_enc_wrap(157,4179
static void * aes_ctx_alloc(163,4394
static void aes_ctx_free(175,4615
static const mbedtls_cipher_base_t aes_info 181,4736
static const mbedtls_cipher_info_t aes_128_ecb_info 202,5189
static const mbedtls_cipher_info_t aes_192_ecb_info 213,5368
static const mbedtls_cipher_info_t aes_256_ecb_info 224,5547
static const mbedtls_cipher_info_t aes_128_cbc_info 236,5763
static const mbedtls_cipher_info_t aes_192_cbc_info 247,5942
static const mbedtls_cipher_info_t aes_256_cbc_info 258,6121
static const mbedtls_cipher_info_t aes_128_cfb128_info 271,6374
static const mbedtls_cipher_info_t aes_192_cfb128_info 282,6562
static const mbedtls_cipher_info_t aes_256_cfb128_info 293,6750
static const mbedtls_cipher_info_t aes_128_ctr_info 306,7012
static const mbedtls_cipher_info_t aes_192_ctr_info 317,7191
static const mbedtls_cipher_info_t aes_256_ctr_info 328,7370
static int gcm_aes_setkey_wrap(341,7613
static const mbedtls_cipher_base_t gcm_aes_info 348,7868
static const mbedtls_cipher_info_t aes_128_gcm_info 369,8267
static const mbedtls_cipher_info_t aes_192_gcm_info 380,8479
static const mbedtls_cipher_info_t aes_256_gcm_info 391,8691
static int ccm_aes_setkey_wrap(404,8957
static const mbedtls_cipher_base_t ccm_aes_info 411,9212
static const mbedtls_cipher_info_t aes_128_ccm_info 432,9611
static const mbedtls_cipher_info_t aes_192_ccm_info 443,9823
static const mbedtls_cipher_info_t aes_256_ccm_info 454,10035
static int camellia_crypt_ecb_wrap(470,10335
static int camellia_crypt_cbc_wrap(478,10647
static int camellia_crypt_cfb128_wrap(488,11050
static int camellia_crypt_ctr_wrap(498,11486
static int camellia_setkey_dec_wrap(507,11899
static int camellia_setkey_enc_wrap(513,12134
static void * camellia_ctx_alloc(519,12369
static void camellia_ctx_free(532,12619
static const mbedtls_cipher_base_t camellia_info 538,12755
static const mbedtls_cipher_info_t camellia_128_ecb_info 559,13258
static const mbedtls_cipher_info_t camellia_192_ecb_info 570,13457
static const mbedtls_cipher_info_t camellia_256_ecb_info 581,13656
static const mbedtls_cipher_info_t camellia_128_cbc_info 593,13892
static const mbedtls_cipher_info_t camellia_192_cbc_info 604,14091
static const mbedtls_cipher_info_t camellia_256_cbc_info 615,14290
static const mbedtls_cipher_info_t camellia_128_cfb128_info 628,14563
static const mbedtls_cipher_info_t camellia_192_cfb128_info 639,14771
static const mbedtls_cipher_info_t camellia_256_cfb128_info 650,14979
static const mbedtls_cipher_info_t camellia_128_ctr_info 663,15261
static const mbedtls_cipher_info_t camellia_192_ctr_info 674,15460
static const mbedtls_cipher_info_t camellia_256_ctr_info 685,15659
static int gcm_camellia_setkey_wrap(698,15922
static const mbedtls_cipher_base_t gcm_camellia_info 705,16192
static const mbedtls_cipher_info_t camellia_128_gcm_info 726,16611
static const mbedtls_cipher_info_t camellia_192_gcm_info 737,16843
static const mbedtls_cipher_info_t camellia_256_gcm_info 748,17075
static int ccm_camellia_setkey_wrap(761,17361
static const mbedtls_cipher_base_t ccm_camellia_info 768,17631
static const mbedtls_cipher_info_t camellia_128_ccm_info 789,18050
static const mbedtls_cipher_info_t camellia_192_ccm_info 800,18282
static const mbedtls_cipher_info_t camellia_256_ccm_info 811,18514
static int des_crypt_ecb_wrap(827,18834
static int des3_crypt_ecb_wrap(834,19076
static int des_crypt_cbc_wrap(842,19358
static int des3_crypt_cbc_wrap(851,19733
static int des_setkey_dec_wrap(859,20075
static int des_setkey_enc_wrap(867,20304
static int des3_set2key_dec_wrap(875,20533
static int des3_set2key_enc_wrap(883,20769
static int des3_set3key_dec_wrap(891,21005
static int des3_set3key_enc_wrap(899,21241
static void * des_ctx_alloc(907,21477
static void des_ctx_free(919,21698
static void * des3_ctx_alloc(925,21819
static void des3_ctx_free(938,22058
static const mbedtls_cipher_base_t des_info 944,22182
static const mbedtls_cipher_info_t des_ecb_info 965,22604
static const mbedtls_cipher_info_t des_cbc_info 977,22825
static const mbedtls_cipher_base_t des_ede_info 989,23046
static const mbedtls_cipher_info_t des_ede_ecb_info 1010,23480
static const mbedtls_cipher_info_t des_ede_cbc_info 1022,23721
static const mbedtls_cipher_base_t des_ede3_info 1034,23962
static const mbedtls_cipher_info_t des_ede3_ecb_info 1055,24398
static const mbedtls_cipher_info_t des_ede3_cbc_info 1066,24643
static int blowfish_crypt_ecb_wrap(1081,24949
static int blowfish_crypt_cbc_wrap(1089,25261
static int blowfish_crypt_cfb64_wrap(1099,25664
static int blowfish_crypt_ctr_wrap(1109,26097
static int blowfish_setkey_wrap(1118,26510
static void * blowfish_ctx_alloc(1124,26733
static void blowfish_ctx_free(1137,26983
static const mbedtls_cipher_base_t blowfish_info 1143,27119
static const mbedtls_cipher_info_t blowfish_ecb_info 1164,27613
static const mbedtls_cipher_info_t blowfish_cbc_info 1176,27865
static const mbedtls_cipher_info_t blowfish_cfb64_info 1189,28154
static const mbedtls_cipher_info_t blowfish_ctr_info 1202,28449
static int arc4_crypt_stream_wrap(1216,28761
static int arc4_setkey_wrap(1223,29038
static void * arc4_ctx_alloc(1234,29404
static void arc4_ctx_free(1247,29638
static const mbedtls_cipher_base_t arc4_base_info 1253,29762
static const mbedtls_cipher_info_t arc4_128_info 1274,30177
static int null_crypt_stream(1287,30422
static int null_setkey(1296,30668
static void * null_ctx_alloc(1306,30863
static void null_ctx_free(1311,30931
static const mbedtls_cipher_base_t null_base_info 1316,30993
static const mbedtls_cipher_info_t null_cipher_info 1337,31393
const mbedtls_cipher_definition_t mbedtls_cipher_definitions[mbedtls_cipher_definitions1349,31612
#define NUM_CIPHERS 1448,35827
int mbedtls_cipher_supported[mbedtls_cipher_supported1449,35920

tools/rsasign/gcm.c,1194
#define mbedtls_printf 53,1515
#define GET_UINT32_BE(61,1706
#define PUT_UINT32_BE(71,2086
static void mbedtls_zeroize(81,2516
void mbedtls_gcm_init(88,2659
static int gcm_gen_table(101,3108
int mbedtls_gcm_setkey(161,4579
static const uint64_t last4[last4198,5661
static void gcm_mult(210,5972
int mbedtls_gcm_starts(266,7440
int mbedtls_gcm_update(349,9322
int mbedtls_gcm_finish(408,10844
int mbedtls_gcm_crypt_and_tag(443,11780
int mbedtls_gcm_auth_decrypt(469,12592
void mbedtls_gcm_free(505,13635
#define MAX_TESTS 517,13964
static const int key_index[key_index519,13987
static const unsigned char key[key522,14054
static const size_t iv_len[iv_len534,14544
static const int iv_index[iv_index537,14616
static const unsigned char iv[iv540,14682
static const size_t add_len[add_len556,15317
static const int add_index[add_index559,15388
static const unsigned char additional[additional562,15455
static const size_t pt_len[pt_len570,15670
static const int pt_index[pt_index573,15742
static const unsigned char pt[pt576,15808
static const unsigned char ct[ct590,16405
static const unsigned char tag[tag699,21826
int mbedtls_gcm_self_test(739,23864

tools/rsasign/rsa_sign_pss.c,101
#define mbedtls_snprintf 32,978
#define mbedtls_printf 33,1014
int main(40,1291
int main(61,1769

tools/rsasign/rsa.c,1565
#define mbedtls_printf 64,1829
#define mbedtls_calloc 65,1859
#define mbedtls_free 66,1889
static void mbedtls_zeroize(70,1997
void mbedtls_rsa_init(77,2161
void mbedtls_rsa_set_padding(93,2510
int mbedtls_rsa_gen_key(104,2719
int mbedtls_rsa_check_pubkey(183,5133
int mbedtls_rsa_check_privkey(206,5778
int mbedtls_rsa_check_pub_priv(268,8270
int mbedtls_rsa_public(288,8767
static int rsa_prepare_blinding(335,10019
#define RSA_EXPONENT_BLINDING 388,12094
int mbedtls_rsa_private(393,12170
static void mgf_mask(569,17448
int mbedtls_rsa_rsaes_oaep_encrypt(613,18502
int mbedtls_rsa_rsaes_pkcs1_v15_encrypt(690,20859
int mbedtls_rsa_pkcs1_encrypt(756,22697
int mbedtls_rsa_rsaes_oaep_decrypt(786,23674
int mbedtls_rsa_rsaes_pkcs1_v15_decrypt(921,27306
int mbedtls_rsa_pkcs1_decrypt(1017,29849
int mbedtls_rsa_rsassa_pss_sign(1049,30944
int mbedtls_rsa_rsassa_pkcs1_v15_sign(1152,34010
int mbedtls_rsa_pkcs1_sign(1276,37574
int mbedtls_rsa_rsassa_pss_verify_ext(1308,38598
int mbedtls_rsa_rsassa_pss_verify(1434,42159
int mbedtls_rsa_rsassa_pkcs1_v15_verify(1459,43165
int mbedtls_rsa_pkcs1_verify(1589,47257
int mbedtls_rsa_copy(1620,48253
void mbedtls_rsa_free(1657,49409
#define KEY_LEN 1677,50066
#define RSA_N 1679,50087
#define RSA_E 1688,50510
#define RSA_D 1690,50535
#define RSA_P 1699,50958
#define RSA_Q 1704,51169
#define RSA_DP 1709,51380
#define RSA_DQ 1714,51591
#define RSA_QP 1719,51802
#define PT_LEN 1724,52013
#define RSA_PT 1725,52032
static int myrand(1729,52200
int mbedtls_rsa_self_test(1753,52626

tools/rsasign/ecp_curves.c,6213
#define inline 38,1118
#define BYTES_TO_T_UINT_4(47,1323
#define BYTES_TO_T_UINT_2(53,1605
#define BYTES_TO_T_UINT_8(56,1696
#define BYTES_TO_T_UINT_8(62,1862
#define BYTES_TO_T_UINT_4(72,2400
#define BYTES_TO_T_UINT_2(75,2503
static const mbedtls_mpi_uint secp192r1_p[secp192r1_p89,2824
static const mbedtls_mpi_uint secp192r1_b[secp192r1_b94,3094
static const mbedtls_mpi_uint secp192r1_gx[secp192r1_gx99,3364
static const mbedtls_mpi_uint secp192r1_gy[secp192r1_gy104,3635
static const mbedtls_mpi_uint secp192r1_n[secp192r1_n109,3906
static const mbedtls_mpi_uint secp224r1_p[secp224r1_p120,4311
static const mbedtls_mpi_uint secp224r1_b[secp224r1_b126,4654
static const mbedtls_mpi_uint secp224r1_gx[secp224r1_gx132,4973
static const mbedtls_mpi_uint secp224r1_gy[secp224r1_gy138,5293
static const mbedtls_mpi_uint secp224r1_n[secp224r1_n144,5613
static const mbedtls_mpi_uint secp256r1_p[secp256r1_p156,6067
static const mbedtls_mpi_uint secp256r1_b[secp256r1_b162,6410
static const mbedtls_mpi_uint secp256r1_gx[secp256r1_gx168,6753
static const mbedtls_mpi_uint secp256r1_gy[secp256r1_gy174,7097
static const mbedtls_mpi_uint secp256r1_n[secp256r1_n180,7441
static const mbedtls_mpi_uint secp384r1_p[secp384r1_p192,7919
static const mbedtls_mpi_uint secp384r1_b[secp384r1_b200,8408
static const mbedtls_mpi_uint secp384r1_gx[secp384r1_gx208,8897
static const mbedtls_mpi_uint secp384r1_gy[secp384r1_gy216,9387
static const mbedtls_mpi_uint secp384r1_n[secp384r1_n224,9877
static const mbedtls_mpi_uint secp521r1_p[secp521r1_p238,10501
static const mbedtls_mpi_uint secp521r1_b[secp521r1_b249,11173
static const mbedtls_mpi_uint secp521r1_gx[secp521r1_gx260,11845
static const mbedtls_mpi_uint secp521r1_gy[secp521r1_gy271,12518
static const mbedtls_mpi_uint secp521r1_n[secp521r1_n282,13191
static const mbedtls_mpi_uint secp192k1_p[secp192k1_p296,13956
static const mbedtls_mpi_uint secp192k1_a[secp192k1_a301,14226
static const mbedtls_mpi_uint secp192k1_b[secp192k1_b304,14314
static const mbedtls_mpi_uint secp192k1_gx[secp192k1_gx307,14402
static const mbedtls_mpi_uint secp192k1_gy[secp192k1_gy312,14673
static const mbedtls_mpi_uint secp192k1_n[secp192k1_n317,14944
static const mbedtls_mpi_uint secp224k1_p[secp224k1_p325,15307
static const mbedtls_mpi_uint secp224k1_a[secp224k1_a331,15626
static const mbedtls_mpi_uint secp224k1_b[secp224k1_b334,15714
static const mbedtls_mpi_uint secp224k1_gx[secp224k1_gx337,15802
static const mbedtls_mpi_uint secp224k1_gy[secp224k1_gy343,16122
static const mbedtls_mpi_uint secp224k1_n[secp224k1_n349,16442
static const mbedtls_mpi_uint secp256k1_p[secp256k1_p358,16878
static const mbedtls_mpi_uint secp256k1_a[secp256k1_a364,17221
static const mbedtls_mpi_uint secp256k1_b[secp256k1_b367,17309
static const mbedtls_mpi_uint secp256k1_gx[secp256k1_gx370,17397
static const mbedtls_mpi_uint secp256k1_gy[secp256k1_gy376,17741
static const mbedtls_mpi_uint secp256k1_n[secp256k1_n382,18085
static const mbedtls_mpi_uint brainpoolP256r1_p[brainpoolP256r1_p394,18582
static const mbedtls_mpi_uint brainpoolP256r1_a[brainpoolP256r1_a400,18931
static const mbedtls_mpi_uint brainpoolP256r1_b[brainpoolP256r1_b406,19280
static const mbedtls_mpi_uint brainpoolP256r1_gx[brainpoolP256r1_gx412,19629
static const mbedtls_mpi_uint brainpoolP256r1_gy[brainpoolP256r1_gy418,19979
static const mbedtls_mpi_uint brainpoolP256r1_n[brainpoolP256r1_n424,20329
static const mbedtls_mpi_uint brainpoolP384r1_p[brainpoolP384r1_p436,20830
static const mbedtls_mpi_uint brainpoolP384r1_a[brainpoolP384r1_a444,21325
static const mbedtls_mpi_uint brainpoolP384r1_b[brainpoolP384r1_b452,21820
static const mbedtls_mpi_uint brainpoolP384r1_gx[brainpoolP384r1_gx460,22315
static const mbedtls_mpi_uint brainpoolP384r1_gy[brainpoolP384r1_gy468,22811
static const mbedtls_mpi_uint brainpoolP384r1_n[brainpoolP384r1_n476,23307
static const mbedtls_mpi_uint brainpoolP512r1_p[brainpoolP512r1_p490,23954
static const mbedtls_mpi_uint brainpoolP512r1_a[brainpoolP512r1_a500,24595
static const mbedtls_mpi_uint brainpoolP512r1_b[brainpoolP512r1_b510,25236
static const mbedtls_mpi_uint brainpoolP512r1_gx[brainpoolP512r1_gx520,25877
static const mbedtls_mpi_uint brainpoolP512r1_gy[brainpoolP512r1_gy530,26519
static const mbedtls_mpi_uint brainpoolP512r1_n[brainpoolP512r1_n540,27161
static inline void ecp_mpi_load(556,27960
static inline void ecp_mpi_set1(566,28187
static int ecp_group_load(577,28384
#define NIST_MODP(621,29813
#define NIST_MODP(623,29874
#define LOAD_GROUP_A(640,30360
#define LOAD_GROUP(648,30792
static int ecp_use_curve25519(660,31336
int mbedtls_ecp_group_load(693,32320
static inline void add64(801,36246
static inline void carry64(814,36639
#define WIDTH 824,36880
#define A(825,36931
#define ADD(826,36968
#define NEXT 827,37011
#define LAST 828,37060
static int ecp_mod_p192(833,37189
#undef WIDTH853,37677
#undef A854,37690
#undef ADD855,37699
#undef NEXT856,37710
#undef LAST857,37722
#define LOAD32 879,38558
#define MAX32 883,38640
#define A(884,38665
#define STORE32 885,38693
#define MAX32 889,38779
#define A(890,38808
#define STORE32 891,38887
static inline void add32(905,39396
static inline void sub32(911,39524
#define ADD(917,39652
#define SUB(918,39699
#define INIT(924,39831
#define NEXT 940,40786
#define LAST 948,41025
static inline int fix_negative(958,41410
static int ecp_mod_p224(985,41995
static int ecp_mod_p256(1006,42717
static int ecp_mod_p384(1043,43920
#undef A1088,45513
#undef LOAD321089,45522
#undef STORE321090,45536
#undef MAX321091,45551
#undef INIT1092,45564
#undef NEXT1093,45576
#undef LAST1094,45588
#define P521_WIDTH 1107,45985
#define P521_MASK 1110,46115
static int ecp_mod_p521(1116,46253
#undef P521_WIDTH1150,47173
#undef P521_MASK1151,47191
#define P255_WIDTH 1159,47388
static int ecp_mod_p255(1165,47563
#define P_KOBLITZ_MAX 1210,48847
#define P_KOBLITZ_R 1211,48931
static inline int ecp_mod_koblitz(1212,49011
static int ecp_mod_p192k1(1286,51120
static int ecp_mod_p224k1(1300,51595
static int ecp_mod_p256k1(1319,52172

tools/rsasign/ecdsa.c,465
static int derive_mpi(49,1261
int mbedtls_ecdsa_sign(72,2011
int mbedtls_ecdsa_sign_det(165,5083
int mbedtls_ecdsa_verify(203,6436
static int ecdsa_signature_to_asn1(288,8919
int mbedtls_ecdsa_write_signature(312,9673
int mbedtls_ecdsa_write_signature_det(348,10708
int mbedtls_ecdsa_read_signature(361,11146
int mbedtls_ecdsa_genkey(412,12440
int mbedtls_ecdsa_from_keypair(422,12794
void mbedtls_ecdsa_init(439,13200
void mbedtls_ecdsa_free(447,13319

tools/rsasign/bignum.c,2422
#define mbedtls_printf 56,1517
#define mbedtls_calloc 57,1551
#define mbedtls_free 58,1584
static void mbedtls_mpi_zeroize(62,1696
#define ciL 66,1827
#define biL 67,1898
#define biH 68,1959
#define MPI_SIZE_T_MAX 70,2021
#define BITS_TO_LIMBS(76,2206
#define CHARS_TO_LIMBS(77,2267
void mbedtls_mpi_init(82,2358
void mbedtls_mpi_free(95,2514
int mbedtls_mpi_grow(114,2801
int mbedtls_mpi_shrink(144,3479
int mbedtls_mpi_copy(180,4186
void mbedtls_mpi_swap(214,4706
int mbedtls_mpi_safe_cond_assign(228,5115
int mbedtls_mpi_safe_cond_swap(256,5905
int mbedtls_mpi_lset(290,6660
int mbedtls_mpi_get_bit(308,6950
int mbedtls_mpi_set_bit(319,7174
size_t mbedtls_mpi_lsb(347,7747
static size_t mbedtls_clz(362,8056
size_t mbedtls_mpi_bitlen(380,8338
size_t mbedtls_mpi_size(399,8647
static int mpi_get_digit(407,8804
int mbedtls_mpi_read_string(424,9186
static int mpi_write_hlp(496,10832
int mbedtls_mpi_write_string(523,11421
int mbedtls_mpi_read_file(600,13049
int mbedtls_mpi_write_file(633,13963
int mbedtls_mpi_read_binary(672,14858
int mbedtls_mpi_write_binary(695,15401
int mbedtls_mpi_shift_l(715,15830
int mbedtls_mpi_shift_r(765,16703
int mbedtls_mpi_cmp_abs(808,17489
int mbedtls_mpi_cmp_mpi(838,18052
int mbedtls_mpi_cmp_int(871,18718
int mbedtls_mpi_add_abs(887,19024
static void mpi_sub_hlp(943,20092
int mbedtls_mpi_sub_abs(964,20499
int mbedtls_mpi_add_mpi(1007,21265
int mbedtls_mpi_sub_mpi(1038,21858
int mbedtls_mpi_add_int(1069,22448
int mbedtls_mpi_sub_int(1085,22764
void mpi_mul_hlp(1109,23312
int mbedtls_mpi_mul_mpi(1173,24568
int mbedtls_mpi_mul_int(1210,25438
static mbedtls_mpi_uint mbedtls_int_div_int(1227,25792
int mbedtls_mpi_div_mpi(1322,27953
int mbedtls_mpi_div_int(1437,31354
int mbedtls_mpi_mod_mpi(1453,31679
int mbedtls_mpi_mod_int(1476,32205
static void mpi_montg_init(1533,33239
static int mpi_montmul(1550,33584
static int mpi_montred(1593,34546
int mbedtls_mpi_exp_mod(1607,34859
int mbedtls_mpi_gcd(1815,40014
int mbedtls_mpi_fill_random(1871,41615
int mbedtls_mpi_inv_mod(1891,42135
static const int small_prime[small_prime1985,45345
static int mpi_check_small_factors(2019,46724
static int mpi_miller_rabin(2046,47301
int mbedtls_mpi_is_prime(2150,50232
int mbedtls_mpi_gen_prime(2182,50902
#define GCD_PAIR_COUNT 2275,53597
static const int gcd_pairs[gcd_pairs2277,53624
int mbedtls_mpi_self_test(2287,53781

tools/rsasign/entropy.c,813
#define mbedtls_printf 54,1477
static void mbedtls_zeroize(63,1713
#define ENTROPY_MAX_LOOP 67,1825
void mbedtls_entropy_init(69,1906
void mbedtls_entropy_free(123,3958
int mbedtls_entropy_add_source(134,4246
static int entropy_update(171,5151
int mbedtls_entropy_update_manual(204,6098
static int entropy_gather_internal(227,6690
int mbedtls_entropy_gather(270,7771
int mbedtls_entropy_func(289,8179
int mbedtls_entropy_update_nv_seed(385,10886
int mbedtls_entropy_write_seed_file(406,11631
int mbedtls_entropy_update_seed_file(431,12267
static int entropy_dummy_source(466,13102
static int mbedtls_entropy_source_self_test_gather(480,13406
static int mbedtls_entropy_source_self_test_check_bits(506,13941
int mbedtls_entropy_source_self_test(533,14889
int mbedtls_entropy_self_test(581,16345

tools/rsasign/asn1write.c,698
#define mbedtls_calloc 38,1055
#define mbedtls_free 39,1088
int mbedtls_asn1_write_len(42,1128
int mbedtls_asn1_write_tag(102,2507
int mbedtls_asn1_write_raw_buffer(112,2714
int mbedtls_asn1_write_mpi(128,3105
int mbedtls_asn1_write_null(165,4049
int mbedtls_asn1_write_oid(178,4369
int mbedtls_asn1_write_algorithm_identifier(192,4868
int mbedtls_asn1_write_bool(213,5590
int mbedtls_asn1_write_int(230,6027
int mbedtls_asn1_write_printable_string(260,6820
int mbedtls_asn1_write_ia5_string(275,7345
int mbedtls_asn1_write_bitstring(290,7852
int mbedtls_asn1_write_octet_string(317,8580
mbedtls_asn1_named_data *mbedtls_asn1_store_named_data(mbedtls_asn1_store_named_data331,9050

tools/rsasign/pem.c,416
#define mbedtls_calloc 43,1214
#define mbedtls_free 44,1247
static void mbedtls_zeroize(49,1392
void mbedtls_pem_init(53,1504
static int pem_get_iv(63,1806
static void pem_pbkdf1(85,2365
static int pem_des_decrypt(137,3647
static int pem_des3_decrypt(164,4364
static int pem_aes_decrypt(193,5162
int mbedtls_pem_read_buffer(221,5989
void mbedtls_pem_free(411,12071
int mbedtls_pem_write_buffer(421,12313

tools/rsasign/mbedtls/platform.h,1417
#define MBEDTLS_PLATFORM_H24,832
#define MBEDTLS_PLATFORM_STD_SNPRINTF 54,1441
#define MBEDTLS_PLATFORM_STD_SNPRINTF 56,1552
#define MBEDTLS_PLATFORM_STD_PRINTF 60,1690
#define MBEDTLS_PLATFORM_STD_FPRINTF 63,1816
#define MBEDTLS_PLATFORM_STD_CALLOC 66,1941
#define MBEDTLS_PLATFORM_STD_FREE 69,2066
#define MBEDTLS_PLATFORM_STD_EXIT 72,2186
#define MBEDTLS_PLATFORM_STD_TIME 75,2305
#define MBEDTLS_PLATFORM_STD_EXIT_SUCCESS 78,2436
#define MBEDTLS_PLATFORM_STD_EXIT_FAILURE 81,2581
#define MBEDTLS_PLATFORM_STD_NV_SEED_READ 85,2753
#define MBEDTLS_PLATFORM_STD_NV_SEED_WRITE 88,2887
#define MBEDTLS_PLATFORM_STD_NV_SEED_FILE 91,3021
#define mbedtls_free 109,3510
#define mbedtls_calloc 110,3565
#define mbedtls_free 129,4252
#define mbedtls_calloc 130,4284
#define mbedtls_fprintf 152,4936
#define mbedtls_fprintf 154,5000
#define mbedtls_printf 174,5572
#define mbedtls_printf 176,5635
#define mbedtls_snprintf 208,6803
#define mbedtls_snprintf 210,6868
#define mbedtls_exit 230,7372
#define mbedtls_exit 232,7429
#define MBEDTLS_EXIT_SUCCESS 240,7619
#define MBEDTLS_EXIT_SUCCESS 242,7688
#define MBEDTLS_EXIT_FAILURE 245,7773
#define MBEDTLS_EXIT_FAILURE 247,7842
#define mbedtls_nv_seed_read 282,9147
#define mbedtls_nv_seed_write 283,9215
#define mbedtls_nv_seed_read 285,9290
#define mbedtls_nv_seed_write 286,9356
    char dummy;300,9734
mbedtls_platform_context;302,9813

tools/rsasign/mbedtls/ecp.h,2211
#define MBEDTLS_ECP_H24,813
#define MBEDTLS_ERR_ECP_BAD_INPUT_DATA 31,883
#define MBEDTLS_ERR_ECP_BUFFER_TOO_SMALL 32,992
#define MBEDTLS_ERR_ECP_FEATURE_UNAVAILABLE 33,1104
#define MBEDTLS_ERR_ECP_VERIFY_FAILED 34,1210
#define MBEDTLS_ERR_ECP_ALLOC_FAILED 35,1313
#define MBEDTLS_ERR_ECP_RANDOM_FAILED 36,1414
#define MBEDTLS_ERR_ECP_INVALID_KEY 37,1550
#define MBEDTLS_ERR_ECP_SIG_LEN_MISMATCH 38,1656
    MBEDTLS_ECP_DP_NONE 64,2443
    MBEDTLS_ECP_DP_SECP192R1,65,2472
    MBEDTLS_ECP_DP_SECP224R1,66,2536
    MBEDTLS_ECP_DP_SECP256R1,67,2600
    MBEDTLS_ECP_DP_SECP384R1,68,2664
    MBEDTLS_ECP_DP_SECP521R1,69,2728
    MBEDTLS_ECP_DP_BP256R1,70,2792
    MBEDTLS_ECP_DP_BP384R1,71,2860
    MBEDTLS_ECP_DP_BP512R1,72,2928
    MBEDTLS_ECP_DP_CURVE25519,73,2996
    MBEDTLS_ECP_DP_SECP192K1,74,3070
    MBEDTLS_ECP_DP_SECP224K1,75,3138
    MBEDTLS_ECP_DP_SECP256K1,76,3206
} mbedtls_ecp_group_id;77,3274
#define MBEDTLS_ECP_DP_MAX 84,3402
    mbedtls_ecp_group_id grp_id;91,3508
    uint16_t tls_id;92,3579
    uint16_t bit_size;93,3650
    const char *name;name94,3721
} mbedtls_ecp_curve_info;95,3792
    mbedtls_mpi X;108,4266
    mbedtls_mpi Y;109,4329
    mbedtls_mpi Z;110,4392
mbedtls_ecp_point;112,4457
    mbedtls_ecp_group_id id;140,5708
    mbedtls_mpi P;141,5795
    mbedtls_mpi A;142,5882
    mbedtls_mpi B;143,5969
    mbedtls_ecp_point G;144,6056
    mbedtls_mpi N;145,6143
    size_t pbits;146,6230
    size_t nbits;147,6309
    unsigned int h;148,6388
    int (*modp)modp149,6467
    int (*t_pre)t_pre150,6554
    int (*t_post)t_post151,6641
    void *t_data;t_data152,6728
    mbedtls_ecp_point *T;T153,6807
    size_t T_size;154,6894
mbedtls_ecp_group;156,6975
    mbedtls_ecp_group grp;167,7218
    mbedtls_mpi d;168,7293
    mbedtls_ecp_point Q;169,7368
mbedtls_ecp_keypair;171,7445
#define MBEDTLS_ECP_MAX_BITS 185,7771
#define MBEDTLS_ECP_MAX_BYTES 188,7853
#define MBEDTLS_ECP_MAX_PT_LEN 189,7923
#define MBEDTLS_ECP_WINDOW_SIZE 212,8897
#define MBEDTLS_ECP_FIXED_POINT_OPTIM 227,9457
#define MBEDTLS_ECP_PF_UNCOMPRESSED 235,9680
#define MBEDTLS_ECP_PF_COMPRESSED 236,9757
#define MBEDTLS_ECP_TLS_NAMED_CURVE 241,9878

tools/rsasign/mbedtls/ecdsa.h,285
#define MBEDTLS_ECDSA_H24,809
#define MBEDTLS_ECDSA_MAX_LEN 47,1445
typedef mbedtls_ecp_keypair mbedtls_ecdsa_context;52,1571
#define MBEDTLS_DEPRECATED 168,6405
#define MBEDTLS_DEPRECATED170,6469
int mbedtls_ecdsa_write_signature_det(199,7726
#undef MBEDTLS_DEPRECATED203,8007

tools/rsasign/mbedtls/x509.h,4404
#define MBEDTLS_X509_H24,825
#define MBEDTLS_X509_MAX_INTERMEDIATE_CA 53,1438
#define MBEDTLS_ERR_X509_FEATURE_UNAVAILABLE 60,1531
#define MBEDTLS_ERR_X509_UNKNOWN_OID 61,1668
#define MBEDTLS_ERR_X509_INVALID_FORMAT 62,1769
#define MBEDTLS_ERR_X509_INVALID_VERSION 63,1909
#define MBEDTLS_ERR_X509_INVALID_SERIAL 64,2028
#define MBEDTLS_ERR_X509_INVALID_ALG 65,2139
#define MBEDTLS_ERR_X509_INVALID_NAME 66,2253
#define MBEDTLS_ERR_X509_INVALID_DATE 67,2362
#define MBEDTLS_ERR_X509_INVALID_SIGNATURE 68,2471
#define MBEDTLS_ERR_X509_INVALID_EXTENSIONS 69,2582
#define MBEDTLS_ERR_X509_UNKNOWN_VERSION 70,2696
#define MBEDTLS_ERR_X509_UNKNOWN_SIG_ALG 71,2818
#define MBEDTLS_ERR_X509_SIG_MISMATCH 72,2935
#define MBEDTLS_ERR_X509_CERT_VERIFY_FAILED 73,3081
#define MBEDTLS_ERR_X509_CERT_UNKNOWN_FORMAT 74,3229
#define MBEDTLS_ERR_X509_BAD_INPUT_DATA 75,3341
#define MBEDTLS_ERR_X509_ALLOC_FAILED 76,3431
#define MBEDTLS_ERR_X509_FILE_IO_ERROR 77,3535
#define MBEDTLS_ERR_X509_BUFFER_TOO_SMALL 78,3637
#define MBEDTLS_ERR_X509_FATAL_ERROR 79,3745
#define MBEDTLS_X509_BADCERT_EXPIRED 87,4024
#define MBEDTLS_X509_BADCERT_REVOKED 88,4125
#define MBEDTLS_X509_BADCERT_CN_MISMATCH 89,4236
#define MBEDTLS_X509_BADCERT_NOT_TRUSTED 90,4369
#define MBEDTLS_X509_BADCRL_NOT_TRUSTED 91,4491
#define MBEDTLS_X509_BADCRL_EXPIRED 92,4605
#define MBEDTLS_X509_BADCERT_MISSING 93,4688
#define MBEDTLS_X509_BADCERT_SKIP_VERIFY 94,4776
#define MBEDTLS_X509_BADCERT_OTHER 95,4877
#define MBEDTLS_X509_BADCERT_FUTURE 96,4986
#define MBEDTLS_X509_BADCRL_FUTURE 97,5096
#define MBEDTLS_X509_BADCERT_KEY_USAGE 98,5186
#define MBEDTLS_X509_BADCERT_EXT_KEY_USAGE 99,5294
#define MBEDTLS_X509_BADCERT_NS_CERT_TYPE 100,5410
#define MBEDTLS_X509_BADCERT_BAD_MD 101,5520
#define MBEDTLS_X509_BADCERT_BAD_PK 102,5636
#define MBEDTLS_X509_BADCERT_BAD_KEY 103,5772
#define MBEDTLS_X509_BADCRL_BAD_MD 104,5917
#define MBEDTLS_X509_BADCRL_BAD_PK 105,6025
#define MBEDTLS_X509_BADCRL_BAD_KEY 106,6153
#define MBEDTLS_X509_KU_DIGITAL_SIGNATURE 115,6448
#define MBEDTLS_X509_KU_NON_REPUDIATION 116,6521
#define MBEDTLS_X509_KU_KEY_ENCIPHERMENT 117,6594
#define MBEDTLS_X509_KU_DATA_ENCIPHERMENT 118,6667
#define MBEDTLS_X509_KU_KEY_AGREEMENT 119,6740
#define MBEDTLS_X509_KU_KEY_CERT_SIGN 120,6813
#define MBEDTLS_X509_KU_CRL_SIGN 121,6886
#define MBEDTLS_X509_KU_ENCIPHER_ONLY 122,6959
#define MBEDTLS_X509_KU_DECIPHER_ONLY 123,7032
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_CLIENT 130,7218
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_SERVER 131,7291
#define MBEDTLS_X509_NS_CERT_TYPE_EMAIL 132,7364
#define MBEDTLS_X509_NS_CERT_TYPE_OBJECT_SIGNING 133,7437
#define MBEDTLS_X509_NS_CERT_TYPE_RESERVED 134,7510
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_CA 135,7583
#define MBEDTLS_X509_NS_CERT_TYPE_EMAIL_CA 136,7656
#define MBEDTLS_X509_NS_CERT_TYPE_OBJECT_SIGNING_CA 137,7729
#define MBEDTLS_X509_EXT_AUTHORITY_KEY_IDENTIFIER 145,7971
#define MBEDTLS_X509_EXT_SUBJECT_KEY_IDENTIFIER 146,8033
#define MBEDTLS_X509_EXT_KEY_USAGE 147,8095
#define MBEDTLS_X509_EXT_CERTIFICATE_POLICIES 148,8157
#define MBEDTLS_X509_EXT_POLICY_MAPPINGS 149,8219
#define MBEDTLS_X509_EXT_SUBJECT_ALT_NAME 150,8281
#define MBEDTLS_X509_EXT_ISSUER_ALT_NAME 151,8368
#define MBEDTLS_X509_EXT_SUBJECT_DIRECTORY_ATTRS 152,8430
#define MBEDTLS_X509_EXT_BASIC_CONSTRAINTS 153,8492
#define MBEDTLS_X509_EXT_NAME_CONSTRAINTS 154,8573
#define MBEDTLS_X509_EXT_POLICY_CONSTRAINTS 155,8635
#define MBEDTLS_X509_EXT_EXTENDED_KEY_USAGE 156,8698
#define MBEDTLS_X509_EXT_CRL_DISTRIBUTION_POINTS 157,8761
#define MBEDTLS_X509_EXT_INIHIBIT_ANYPOLICY 158,8824
#define MBEDTLS_X509_EXT_FRESHEST_CRL 159,8887
#define MBEDTLS_X509_EXT_NS_CERT_TYPE 161,8951
#define MBEDTLS_X509_FORMAT_DER 167,9087
#define MBEDTLS_X509_FORMAT_PEM 168,9137
#define MBEDTLS_X509_MAX_DN_NAME_SIZE 170,9188
typedef mbedtls_asn1_buf mbedtls_x509_buf;188,9513
typedef mbedtls_asn1_bitstring mbedtls_x509_bitstring;193,9600
typedef mbedtls_asn1_named_data mbedtls_x509_name;199,9793
typedef mbedtls_asn1_sequence mbedtls_x509_sequence;204,9896
typedef struct mbedtls_x509_time207,10009
    int year,209,10044
    int year, mon,209,10044
    int year, mon, day;209,10044
    int hour,210,10090
    int hour, min,210,10090
    int hour, min, sec;210,10090
mbedtls_x509_time;212,10138
#define MBEDTLS_X509_SAFE_SNPRINTF 319,14869

tools/rsasign/mbedtls/pkcs12.h,467
#define MBEDTLS_PKCS12_H24,837
#define MBEDTLS_ERR_PKCS12_BAD_INPUT_DATA 32,939
#define MBEDTLS_ERR_PKCS12_FEATURE_UNAVAILABLE 33,1048
#define MBEDTLS_ERR_PKCS12_PBE_INVALID_FORMAT 34,1182
#define MBEDTLS_ERR_PKCS12_PASSWORD_MISMATCH 35,1289
#define MBEDTLS_PKCS12_DERIVE_KEY 37,1431
#define MBEDTLS_PKCS12_DERIVE_IV 38,1509
#define MBEDTLS_PKCS12_DERIVE_MAC_KEY 39,1587
#define MBEDTLS_PKCS12_PBE_DECRYPT 41,1666
#define MBEDTLS_PKCS12_PBE_ENCRYPT 42,1708

tools/rsasign/mbedtls/ccm.h,193
#define MBEDTLS_CCM_H24,839
#define MBEDTLS_ERR_CCM_BAD_INPUT 28,883
#define MBEDTLS_ERR_CCM_AUTH_FAILED 29,972
    mbedtls_cipher_context_t cipher_ctx;39,1167
mbedtls_ccm_context;41,1241

tools/rsasign/mbedtls/pkcs5.h,316
#define MBEDTLS_PKCS5_H26,862
#define MBEDTLS_ERR_PKCS5_BAD_INPUT_DATA 34,963
#define MBEDTLS_ERR_PKCS5_INVALID_FORMAT 35,1072
#define MBEDTLS_ERR_PKCS5_FEATURE_UNAVAILABLE 36,1170
#define MBEDTLS_ERR_PKCS5_PASSWORD_MISMATCH 37,1295
#define MBEDTLS_PKCS5_DECRYPT 39,1437
#define MBEDTLS_PKCS5_ENCRYPT 40,1474

tools/rsasign/mbedtls/ecp_internal.h,39
#define MBEDTLS_ECP_INTERNAL_H61,2308

tools/rsasign/mbedtls/pem.h,608
#define MBEDTLS_PEM_H24,823
#define MBEDTLS_ERR_PEM_NO_HEADER_FOOTER_PRESENT 34,983
#define MBEDTLS_ERR_PEM_INVALID_DATA 35,1089
#define MBEDTLS_ERR_PEM_ALLOC_FAILED 36,1195
#define MBEDTLS_ERR_PEM_INVALID_ENC_IV 37,1297
#define MBEDTLS_ERR_PEM_UNKNOWN_ENC_ALG 38,1401
#define MBEDTLS_ERR_PEM_PASSWORD_REQUIRED 39,1514
#define MBEDTLS_ERR_PEM_PASSWORD_MISMATCH 40,1626
#define MBEDTLS_ERR_PEM_FEATURE_UNAVAILABLE 41,1767
#define MBEDTLS_ERR_PEM_BAD_INPUT_DATA 42,1900
    unsigned char *buf;buf55,2160
    size_t buflen;56,2232
    unsigned char *info;info57,2304
mbedtls_pem_context;59,2378

tools/rsasign/mbedtls/arc4.h,129
#define MBEDTLS_ARC4_H24,814
    int x;47,1124
    int y;48,1182
    unsigned char m[m49,1240
mbedtls_arc4_context;51,1300

tools/rsasign/mbedtls/hmac_drbg.h,900
#define MBEDTLS_HMAC_DRBG_H24,826
#define MBEDTLS_ERR_HMAC_DRBG_REQUEST_TOO_BIG 35,966
#define MBEDTLS_ERR_HMAC_DRBG_INPUT_TOO_BIG 36,1084
#define MBEDTLS_ERR_HMAC_DRBG_FILE_IO_ERROR 37,1200
#define MBEDTLS_ERR_HMAC_DRBG_ENTROPY_SOURCE_FAILED 38,1302
#define MBEDTLS_HMAC_DRBG_RESEED_INTERVAL 49,1663
#define MBEDTLS_HMAC_DRBG_MAX_INPUT 53,1820
#define MBEDTLS_HMAC_DRBG_MAX_REQUEST 57,1973
#define MBEDTLS_HMAC_DRBG_MAX_SEED_INPUT 61,2131
#define MBEDTLS_HMAC_DRBG_PR_OFF 66,2271
#define MBEDTLS_HMAC_DRBG_PR_ON 67,2349
    mbedtls_md_context_t md_ctx;80,2619
    unsigned char V[V81,2702
    int reseed_counter;82,2776
    size_t entropy_len;85,2883
    int prediction_resistance;86,2962
    int reseed_interval;88,3118
    int (*f_entropy)f_entropy91,3197
    void *p_entropy;p_entropy92,3277
    mbedtls_threading_mutex_t mutex;95,3391
} mbedtls_hmac_drbg_context;97,3435

tools/rsasign/mbedtls/md_internal.h,547
#define MBEDTLS_MD_WRAP_H28,941
struct mbedtls_md_info_t46,1227
    mbedtls_md_type_t type;49,1283
    const char * name;52,1350
    int size;55,1431
    int block_size;58,1502
    void (*starts_func)starts_func61,1565
    void (*update_func)update_func64,1638
    void (*finish_func)finish_func67,1758
    void (*digest_func)digest_func70,1855
    void * (*ctx_alloc_func)ctx_alloc_func74,2006
    void (*ctx_free_func)ctx_free_func77,2079
    void (*clone_func)clone_func80,2158
    void (*process_func)process_func83,2242

tools/rsasign/mbedtls/platform_time.h,203
#define MBEDTLS_PLATFORM_TIME_H24,841
typedef MBEDTLS_PLATFORM_TIME_TYPE_MACRO mbedtls_time_t;48,1296
typedef time_t mbedtls_time_t;52,1394
#define mbedtls_time 71,1893
#define mbedtls_time 73,1951

tools/rsasign/mbedtls/config.h,5432
#define MBEDTLS_CONFIG_H29,975
#define _CRT_SECURE_NO_DEPRECATE 32,1061
#define MBEDTLS_HAVE_ASM56,1473
#define MBEDTLS_HAVE_TIME108,3376
#define MBEDTLS_HAVE_TIME_DATE120,3750
#define MBEDTLS_CIPHER_MODE_CBC439,15612
#define MBEDTLS_CIPHER_MODE_CFB446,15748
#define MBEDTLS_CIPHER_MODE_CTR453,15889
#define MBEDTLS_CIPHER_PADDING_PKCS7499,17486
#define MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS500,17523
#define MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN501,17568
#define MBEDTLS_CIPHER_PADDING_ZEROS502,17613
#define MBEDTLS_REMOVE_ARC4_CIPHERSUITES530,18519
#define MBEDTLS_ECP_DP_SECP192R1_ENABLED540,18812
#define MBEDTLS_ECP_DP_SECP224R1_ENABLED541,18853
#define MBEDTLS_ECP_DP_SECP256R1_ENABLED542,18894
#define MBEDTLS_ECP_DP_SECP384R1_ENABLED543,18935
#define MBEDTLS_ECP_DP_SECP521R1_ENABLED544,18976
#define MBEDTLS_ECP_DP_SECP192K1_ENABLED545,19017
#define MBEDTLS_ECP_DP_SECP224K1_ENABLED546,19058
#define MBEDTLS_ECP_DP_SECP256K1_ENABLED547,19099
#define MBEDTLS_ECP_DP_BP256R1_ENABLED548,19140
#define MBEDTLS_ECP_DP_BP384R1_ENABLED549,19179
#define MBEDTLS_ECP_DP_BP512R1_ENABLED550,19218
#define MBEDTLS_ECP_DP_CURVE25519_ENABLED551,19257
#define MBEDTLS_ECP_NIST_OPTIM562,19576
#define MBEDTLS_ECDSA_DETERMINISTIC576,19977
#define MBEDTLS_KEY_EXCHANGE_PSK_ENABLED598,20795
#define MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED622,21704
#define MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED642,22420
#define MBEDTLS_KEY_EXCHANGE_RSA_PSK_ENABLED667,23393
#define MBEDTLS_KEY_EXCHANGE_RSA_ENABLED695,24454
#define MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED721,25499
#define MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED746,26514
#define MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA_ENABLED770,27530
#define MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED794,28516
#define MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED818,29473
#define MBEDTLS_PK_PARSE_EC_EXTENDED851,30552
#define MBEDTLS_ERROR_STRERROR_DUMMY866,31069
#define MBEDTLS_GENPRIME875,31220
#define MBEDTLS_FS_IO882,31324
#define MBEDTLS_PK_RSA_ALT_SUPPORT984,34765
#define MBEDTLS_PKCS1_V15995,34967
#define MBEDTLS_PKCS1_V211006,35188
#define MBEDTLS_SELF_TEST1023,35506
#define MBEDTLS_SSL_ALL_ALERT_MESSAGES1053,36559
#define MBEDTLS_SSL_ENCRYPT_THEN_MAC1087,37671
#define MBEDTLS_SSL_EXTENDED_MASTER_SECRET1105,38359
#define MBEDTLS_SSL_FALLBACK_SCSV1122,38980
#define MBEDTLS_SSL_CBC_RECORD_SPLITTING1144,39581
#define MBEDTLS_SSL_RENEGOTIATION1166,40432
#define MBEDTLS_SSL_MAX_FRAGMENT_LENGTH1195,41292
#define MBEDTLS_SSL_PROTO_TLS11219,41741
#define MBEDTLS_SSL_PROTO_TLS1_11231,42007
#define MBEDTLS_SSL_PROTO_TLS1_21243,42327
#define MBEDTLS_SSL_PROTO_DTLS1258,42719
#define MBEDTLS_SSL_ALPN1267,42912
#define MBEDTLS_SSL_DTLS_ANTI_REPLAY1282,43276
#define MBEDTLS_SSL_DTLS_HELLO_VERIFY1300,43860
#define MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE1316,44419
#define MBEDTLS_SSL_DTLS_BADMAC_LIMIT1327,44654
#define MBEDTLS_SSL_SESSION_TICKETS1341,45214
#define MBEDTLS_SSL_EXPORT_KEYS1351,45474
#define MBEDTLS_SSL_SERVER_NAME_INDICATION1362,45748
#define MBEDTLS_SSL_TRUNCATED_HMAC1371,45962
#define MBEDTLS_VERSION_FEATURES1406,46819
#define MBEDTLS_X509_CHECK_KEY_USAGE1442,47903
#define MBEDTLS_X509_CHECK_EXTENDED_KEY_USAGE1455,48305
#define MBEDTLS_X509_RSASSA_PSS_SUPPORT1465,48591
#define MBEDTLS_AESNI_C1509,49680
#define MBEDTLS_AES_C1584,53017
#define MBEDTLS_ARC4_C1607,53720
#define MBEDTLS_ASN1_PARSE_C1621,53989
#define MBEDTLS_ASN1_WRITE_C1635,54293
#define MBEDTLS_BASE64_C1647,54513
#define MBEDTLS_BIGNUM_C1663,54864
#define MBEDTLS_BLOWFISH_C1672,54999
#define MBEDTLS_CAMELLIA_C1727,57651
#define MBEDTLS_CCM_C1741,57961
#define MBEDTLS_CERTS_C1753,58153
#define MBEDTLS_CIPHER_C1765,58363
#define MBEDTLS_CTR_DRBG_C1792,58859
#define MBEDTLS_DEBUG_C1806,59122
#define MBEDTLS_DES_C1832,59961
#define MBEDTLS_DHM_C1846,60233
#define MBEDTLS_ECDH_C1862,60561
#define MBEDTLS_ECDSA_C1877,60856
#define MBEDTLS_ECP_C1910,61651
#define MBEDTLS_ENTROPY_C1924,61904
#define MBEDTLS_ERROR_C1936,62103
#define MBEDTLS_GCM_C1950,62404
#define MBEDTLS_HMAC_DRBG_C1987,63344
#define MBEDTLS_MD_C1999,63547
#define MBEDTLS_MD5_C2038,64254
#define MBEDTLS_NET_C2073,65314
#define MBEDTLS_OID_C2096,65863
#define MBEDTLS_PADLOCK_C2110,66113
#define MBEDTLS_PEM_PARSE_C2128,66490
#define MBEDTLS_PEM_WRITE_C2144,66822
#define MBEDTLS_PK_C2160,67155
#define MBEDTLS_PK_PARSE_C2175,67454
#define MBEDTLS_PK_WRITE_C2189,67729
#define MBEDTLS_PKCS5_C2202,67937
#define MBEDTLS_PKCS12_C2233,68631
#define MBEDTLS_PLATFORM_C2253,69342
#define MBEDTLS_RIPEMD160_C2264,69513
#define MBEDTLS_RSA_C2282,69911
#define MBEDTLS_SHA1_C2299,70347
#define MBEDTLS_SHA256_C2316,70766
#define MBEDTLS_SHA512_C2331,71096
#define MBEDTLS_SSL_CACHE_C2343,71286
#define MBEDTLS_SSL_COOKIE_C2353,71473
#define MBEDTLS_SSL_TICKET_C2365,71701
#define MBEDTLS_SSL_CLI_C2379,71939
#define MBEDTLS_SSL_SRV_C2393,72174
#define MBEDTLS_SSL_TLS_C2409,72524
#define MBEDTLS_TIMING_C2454,74103
#define MBEDTLS_VERSION_C2465,74296
#define MBEDTLS_X509_USE_C2482,74693
#define MBEDTLS_X509_CRT_PARSE_C2498,75022
#define MBEDTLS_X509_CRL_PARSE_C2512,75282
#define MBEDTLS_X509_CSR_PARSE_C2526,75590
#define MBEDTLS_X509_CREATE_C2539,75891
#define MBEDTLS_X509_CRT_WRITE_C2552,76145
#define MBEDTLS_X509_CSR_WRITE_C2565,76431
#define MBEDTLS_XTEA_C2575,76573
#define MBEDTLS_TLS_DEFAULT_ALLOW_SHA1_IN_KEY_EXCHANGE2700,84842

tools/rsasign/mbedtls/ctr_drbg.h,1164
#define MBEDTLS_CTR_DRBG_H24,839
#define MBEDTLS_ERR_CTR_DRBG_ENTROPY_SOURCE_FAILED 32,957
#define MBEDTLS_ERR_CTR_DRBG_REQUEST_TOO_BIG 33,1059
#define MBEDTLS_ERR_CTR_DRBG_INPUT_TOO_BIG 34,1176
#define MBEDTLS_ERR_CTR_DRBG_FILE_IO_ERROR 35,1291
#define MBEDTLS_CTR_DRBG_BLOCKSIZE 37,1393
#define MBEDTLS_CTR_DRBG_KEYSIZE 38,1500
#define MBEDTLS_CTR_DRBG_KEYBITS 39,1607
#define MBEDTLS_CTR_DRBG_SEEDLEN 40,1684
#define MBEDTLS_CTR_DRBG_ENTROPY_LEN 53,2210
#define MBEDTLS_CTR_DRBG_ENTROPY_LEN 55,2354
#define MBEDTLS_CTR_DRBG_RESEED_INTERVAL 60,2554
#define MBEDTLS_CTR_DRBG_MAX_INPUT 64,2710
#define MBEDTLS_CTR_DRBG_MAX_REQUEST 68,2862
#define MBEDTLS_CTR_DRBG_MAX_SEED_INPUT 72,3019
#define MBEDTLS_CTR_DRBG_PR_OFF 77,3159
#define MBEDTLS_CTR_DRBG_PR_ON 78,3250
    unsigned char counter[counter89,3453
    int reseed_counter;90,3512
    int prediction_resistance;91,3571
    size_t entropy_len;93,3730
    int reseed_interval;95,3861
    mbedtls_aes_context aes_ctx;97,3921
    int (*f_entropy)f_entropy102,4031
    void *p_entropy;p_entropy104,4087
    mbedtls_threading_mutex_t mutex;107,4195
mbedtls_ctr_drbg_context;110,4241

tools/rsasign/mbedtls/bn_mul.h,1999
#define MBEDTLS_BN_MUL_H38,1298
#define asm 45,1388
#define MULADDC_INIT 53,1603
#define MULADDC_CORE 61,1922
#define MULADDC_HUIT 73,2365
#define MULADDC_STOP 136,5462
#define MULADDC_STOP 149,5903
#define MULADDC_INIT 163,6379
#define MULADDC_CORE 167,6514
#define MULADDC_STOP 179,7017
#define MULADDC_INIT 189,7278
#define MULADDC_CORE 197,7569
#define MULADDC_STOP 206,7902
#define MULADDC_HUIT 215,8240
#define MULADDC_INIT 264,10286
#define MULADDC_CORE 274,10697
#define MULADDC_STOP 284,11108
#define MULADDC_INIT 299,11636
#define MULADDC_CORE 309,12047
#define MULADDC_STOP 319,12458
#define MULADDC_INIT 337,13108
#define MULADDC_CORE 347,13483
#define MULADDC_STOP 357,13858
#define MULADDC_INIT 371,14357
#define MULADDC_CORE 381,14768
#define MULADDC_STOP 391,15179
#define MULADDC_INIT 414,15891
#define MULADDC_CORE 421,16236
        #define MULADDC_STOP 434,16929
#define MULADDC_INIT 446,17398
#define MULADDC_CORE 453,17743
#define MULADDC_STOP 466,18436
#define MULADDC_INIT 481,18981
#define MULADDC_CORE 490,19314
#define MULADDC_STOP 517,20403
#define MULADDC_INIT 531,20846
#define MULADDC_CORE 539,21193
#define MULADDC_STOP 548,21590
#define MULADDC_CANNOT_USE_R7572,22577
#define MULADDC_INIT 579,22720
#define MULADDC_CORE 591,23355
#define MULADDC_STOP 622,25092
#define MULADDC_INIT 634,25544
#define MULADDC_CORE 641,25889
#define MULADDC_STOP 650,26350
#define MULADDC_INIT 666,26859
#define MULADDC_CORE 673,27108
#define MULADDC_STOP 688,27693
#define MULADDC_INIT 700,28111
#define MULADDC_CORE 707,28360
#define MULADDC_STOP 723,28987
#define MULADDC_INIT 737,29455
#define MULADDC_CORE 743,29683
#define EMIT 755,30134
#define MULADDC_HUIT 757,30160
#define MULADDC_STOP 820,33247
#define MULADDC_STOP 828,33505
#define MULADDC_INIT 841,33833
#define MULADDC_CORE 846,33997
#define MULADDC_STOP 854,34303
#define MULADDC_INIT 858,34354
#define MULADDC_CORE 865,34608
#define MULADDC_STOP 879,35138

tools/rsasign/mbedtls/check_config.h,275
#define MBEDTLS_CHECK_CONFIG_H30,965
#define MBEDTLS_PLATFORM_SNPRINTF_ALT50,1568
#define MBEDTLS_THREADING_IMPL602,23695
#define MBEDTLS_THREADING_IMPL609,23911
#undef MBEDTLS_THREADING_IMPL615,24105
typedef int mbedtls_iso_c_forbids_empty_translation_units;667,26244

tools/rsasign/mbedtls/oid.h,7097
#define MBEDTLS_OID_H24,819
#define MBEDTLS_ERR_OID_NOT_FOUND 49,1195
#define MBEDTLS_ERR_OID_BUF_TOO_SMALL 50,1288
#define MBEDTLS_OID_ISO_MEMBER_BODIES 55,1422
#define MBEDTLS_OID_ISO_IDENTIFIED_ORG 56,1516
#define MBEDTLS_OID_ISO_CCITT_DS 57,1622
#define MBEDTLS_OID_ISO_ITU_COUNTRY 58,1719
#define MBEDTLS_OID_COUNTRY_US 63,1861
#define MBEDTLS_OID_ORG_RSA_DATA_SECURITY 64,1941
#define MBEDTLS_OID_RSA_COMPANY 65,2028
#define MBEDTLS_OID_ORG_ANSI_X9_62 67,2258
#define MBEDTLS_OID_ANSI_X9_62 68,2341
#define MBEDTLS_OID_ORG_DOD 74,2560
#define MBEDTLS_OID_ORG_OIW 75,2639
#define MBEDTLS_OID_OIW_SECSIG 76,2694
#define MBEDTLS_OID_OIW_SECSIG_ALG 77,2769
#define MBEDTLS_OID_OIW_SECSIG_SHA1 78,2847
#define MBEDTLS_OID_ORG_CERTICOM 79,2929
#define MBEDTLS_OID_CERTICOM 80,3009
#define MBEDTLS_OID_ORG_TELETRUST 81,3113
#define MBEDTLS_OID_TELETRUST 82,3188
#define MBEDTLS_OID_ORGANIZATION 87,3322
#define MBEDTLS_OID_ISO_ITU_US_ORG 88,3410
#define MBEDTLS_OID_ORG_GOV 90,3598
#define MBEDTLS_OID_GOV 91,3679
#define MBEDTLS_OID_ORG_NETSCAPE 93,3847
#define MBEDTLS_OID_NETSCAPE 94,3936
#define MBEDTLS_OID_ID_CE 97,4188
#define MBEDTLS_OID_PKIX 104,4494
#define MBEDTLS_OID_AT 109,4658
#define MBEDTLS_OID_AT_CN 110,4803
#define MBEDTLS_OID_AT_SUR_NAME 111,4924
#define MBEDTLS_OID_AT_SERIAL_NUMBER 112,5042
#define MBEDTLS_OID_AT_COUNTRY 113,5165
#define MBEDTLS_OID_AT_LOCALITY 114,5287
#define MBEDTLS_OID_AT_STATE 115,5406
#define MBEDTLS_OID_AT_ORGANIZATION 116,5522
#define MBEDTLS_OID_AT_ORG_UNIT 117,5650
#define MBEDTLS_OID_AT_TITLE 118,5784
#define MBEDTLS_OID_AT_POSTAL_ADDRESS 119,5901
#define MBEDTLS_OID_AT_POSTAL_CODE 120,6026
#define MBEDTLS_OID_AT_GIVEN_NAME 121,6148
#define MBEDTLS_OID_AT_INITIALS 122,6269
#define MBEDTLS_OID_AT_GENERATION_QUALIFIER 123,6389
#define MBEDTLS_OID_AT_UNIQUE_IDENTIFIER 124,6520
#define MBEDTLS_OID_AT_DN_QUALIFIER 125,6647
#define MBEDTLS_OID_AT_PSEUDONYM 126,6770
#define MBEDTLS_OID_DOMAIN_COMPONENT 128,6892
#define MBEDTLS_OID_AUTHORITY_KEY_IDENTIFIER 133,7173
#define MBEDTLS_OID_SUBJECT_KEY_IDENTIFIER 134,7319
#define MBEDTLS_OID_KEY_USAGE 135,7463
#define MBEDTLS_OID_CERTIFICATE_POLICIES 136,7595
#define MBEDTLS_OID_POLICY_MAPPINGS 137,7738
#define MBEDTLS_OID_SUBJECT_ALT_NAME 138,7876
#define MBEDTLS_OID_ISSUER_ALT_NAME 139,8014
#define MBEDTLS_OID_SUBJECT_DIRECTORY_ATTRS 140,8151
#define MBEDTLS_OID_BASIC_CONSTRAINTS 141,8300
#define MBEDTLS_OID_NAME_CONSTRAINTS 142,8440
#define MBEDTLS_OID_POLICY_CONSTRAINTS 143,8579
#define MBEDTLS_OID_EXTENDED_KEY_USAGE 144,8720
#define MBEDTLS_OID_CRL_DISTRIBUTION_POINTS 145,8854
#define MBEDTLS_OID_INIHIBIT_ANYPOLICY 146,8999
#define MBEDTLS_OID_FRESHEST_CRL 147,9139
#define MBEDTLS_OID_NS_CERT 152,9317
#define MBEDTLS_OID_NS_CERT_TYPE 153,9389
#define MBEDTLS_OID_NS_BASE_URL 154,9461
#define MBEDTLS_OID_NS_REVOCATION_URL 155,9533
#define MBEDTLS_OID_NS_CA_REVOCATION_URL 156,9605
#define MBEDTLS_OID_NS_RENEWAL_URL 157,9677
#define MBEDTLS_OID_NS_CA_POLICY_URL 158,9749
#define MBEDTLS_OID_NS_SSL_SERVER_NAME 159,9821
#define MBEDTLS_OID_NS_COMMENT 160,9893
#define MBEDTLS_OID_NS_DATA_TYPE 161,9965
#define MBEDTLS_OID_NS_CERT_SEQUENCE 162,10037
#define MBEDTLS_OID_PRIVATE_KEY_USAGE_PERIOD 167,10148
#define MBEDTLS_OID_CRL_NUMBER 168,10221
#define MBEDTLS_OID_ANY_EXTENDED_KEY_USAGE 173,10397
#define MBEDTLS_OID_KP 175,10558
#define MBEDTLS_OID_SERVER_AUTH 176,10680
#define MBEDTLS_OID_CLIENT_AUTH 177,10809
#define MBEDTLS_OID_CODE_SIGNING 178,10938
#define MBEDTLS_OID_EMAIL_PROTECTION 179,11068
#define MBEDTLS_OID_TIME_STAMPING 180,11202
#define MBEDTLS_OID_OCSP_SIGNING 181,11333
#define MBEDTLS_OID_PKCS 187,11496
#define MBEDTLS_OID_PKCS1 188,11653
#define MBEDTLS_OID_PKCS5 189,11813
#define MBEDTLS_OID_PKCS9 190,11973
#define MBEDTLS_OID_PKCS12 191,12133
#define MBEDTLS_OID_PKCS1_RSA 196,12318
#define MBEDTLS_OID_PKCS1_MD2 197,12440
#define MBEDTLS_OID_PKCS1_MD4 198,12551
#define MBEDTLS_OID_PKCS1_MD5 199,12662
#define MBEDTLS_OID_PKCS1_SHA1 200,12773
#define MBEDTLS_OID_PKCS1_SHA224 201,12885
#define MBEDTLS_OID_PKCS1_SHA256 202,13000
#define MBEDTLS_OID_PKCS1_SHA384 203,13115
#define MBEDTLS_OID_PKCS1_SHA512 204,13230
#define MBEDTLS_OID_RSA_SHA_OBS 206,13346
#define MBEDTLS_OID_PKCS9_EMAIL 208,13410
#define MBEDTLS_OID_RSASSA_PSS 211,13543
#define MBEDTLS_OID_MGF1 212,13648
#define MBEDTLS_OID_DIGEST_ALG_MD2 217,13775
#define MBEDTLS_OID_DIGEST_ALG_MD4 218,13973
#define MBEDTLS_OID_DIGEST_ALG_MD5 219,14171
#define MBEDTLS_OID_DIGEST_ALG_SHA1 220,14369
#define MBEDTLS_OID_DIGEST_ALG_SHA224 221,14595
#define MBEDTLS_OID_DIGEST_ALG_SHA256 222,14825
#define MBEDTLS_OID_DIGEST_ALG_SHA384 224,15064
#define MBEDTLS_OID_DIGEST_ALG_SHA512 226,15295
#define MBEDTLS_OID_HMAC_SHA1 228,15534
#define MBEDTLS_OID_DES_CBC 233,15766
#define MBEDTLS_OID_DES_EDE3_CBC 234,15988
#define MBEDTLS_OID_PKCS5_PBKDF2 239,16214
#define MBEDTLS_OID_PKCS5_PBES2 240,16339
#define MBEDTLS_OID_PKCS5_PBMAC1 241,16463
#define MBEDTLS_OID_PKCS5_PBE_MD2_DES_CBC 246,16623
#define MBEDTLS_OID_PKCS5_PBE_MD2_RC2_CBC 247,16758
#define MBEDTLS_OID_PKCS5_PBE_MD5_DES_CBC 248,16893
#define MBEDTLS_OID_PKCS5_PBE_MD5_RC2_CBC 249,17028
#define MBEDTLS_OID_PKCS5_PBE_SHA1_DES_CBC 250,17163
#define MBEDTLS_OID_PKCS5_PBE_SHA1_RC2_CBC 251,17300
#define MBEDTLS_OID_PKCS9_CSR_EXT_REQ 256,17460
#define MBEDTLS_OID_PKCS12_PBE 261,17620
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC4_128 263,17755
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC4_40 264,17908
#define MBEDTLS_OID_PKCS12_PBE_SHA1_DES3_EDE_CBC 265,18060
#define MBEDTLS_OID_PKCS12_PBE_SHA1_DES2_EDE_CBC 266,18222
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC2_128_CBC 267,18384
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC2_40_CBC 268,18541
#define MBEDTLS_OID_EC_ALG_UNRESTRICTED 276,18858
#define MBEDTLS_OID_EC_ALG_ECDH 281,19064
#define MBEDTLS_OID_EC_GRP_SECP192R1 289,19343
#define MBEDTLS_OID_EC_GRP_SECP224R1 293,19533
#define MBEDTLS_OID_EC_GRP_SECP256R1 297,19726
#define MBEDTLS_OID_EC_GRP_SECP384R1 301,19916
#define MBEDTLS_OID_EC_GRP_SECP521R1 305,20100
#define MBEDTLS_OID_EC_GRP_SECP192K1 309,20284
#define MBEDTLS_OID_EC_GRP_SECP224K1 313,20468
#define MBEDTLS_OID_EC_GRP_SECP256K1 317,20652
#define MBEDTLS_OID_EC_BRAINPOOL_V1 325,21024
#define MBEDTLS_OID_EC_GRP_BP256R1 328,21177
#define MBEDTLS_OID_EC_GRP_BP384R1 331,21317
#define MBEDTLS_OID_EC_GRP_BP512R1 334,21457
#define MBEDTLS_OID_ANSI_X9_62_FIELD_TYPE 342,21680
#define MBEDTLS_OID_ANSI_X9_62_PRIME_FIELD 343,21754
#define MBEDTLS_OID_ANSI_X9_62_SIG 348,21893
#define MBEDTLS_OID_ANSI_X9_62_SIG_SHA2 349,21987
#define MBEDTLS_OID_ECDSA_SHA1 353,22208
#define MBEDTLS_OID_ECDSA_SHA224 358,22430
#define MBEDTLS_OID_ECDSA_SHA256 363,22657
#define MBEDTLS_OID_ECDSA_SHA384 368,22884
#define MBEDTLS_OID_ECDSA_SHA512 373,23111
    const char *asn1;asn1383,23300
    size_t asn1_len;384,23375
    const char *name;name385,23450
    const char *description;description386,23525
} mbedtls_oid_descriptor_t;387,23600

tools/rsasign/mbedtls/sha512.h,196
#define MBEDTLS_SHA512_H24,840
    uint64_t total[total48,1177
    uint64_t state[state49,1244
    unsigned char buffer[buffer50,1311
    int is384;51,1378
mbedtls_sha512_context;53,1447

tools/rsasign/mbedtls/pk.h,2074
#define MBEDTLS_PK_H25,814
#define inline 49,1215
#define MBEDTLS_ERR_PK_ALLOC_FAILED 52,1247
#define MBEDTLS_ERR_PK_TYPE_MISMATCH 53,1333
#define MBEDTLS_ERR_PK_BAD_INPUT_DATA 54,1448
#define MBEDTLS_ERR_PK_FILE_IO_ERROR 55,1542
#define MBEDTLS_ERR_PK_KEY_INVALID_VERSION 56,1629
#define MBEDTLS_ERR_PK_KEY_INVALID_FORMAT 57,1713
#define MBEDTLS_ERR_PK_UNKNOWN_PK_ALG 58,1799
#define MBEDTLS_ERR_PK_PASSWORD_REQUIRED 59,1921
#define MBEDTLS_ERR_PK_PASSWORD_MISMATCH 60,2018
#define MBEDTLS_ERR_PK_INVALID_PUBKEY 61,2144
#define MBEDTLS_ERR_PK_INVALID_ALG 62,2272
#define MBEDTLS_ERR_PK_UNKNOWN_NAMED_CURVE 63,2371
#define MBEDTLS_ERR_PK_FEATURE_UNAVAILABLE 64,2495
#define MBEDTLS_ERR_PK_SIG_LEN_MISMATCH 65,2607
    MBEDTLS_PK_NONE=75,2828
    MBEDTLS_PK_RSA,76,2851
    MBEDTLS_PK_ECKEY,77,2871
    MBEDTLS_PK_ECKEY_DH,78,2893
    MBEDTLS_PK_ECDSA,79,2918
    MBEDTLS_PK_RSA_ALT,80,2940
    MBEDTLS_PK_RSASSA_PSS,81,2964
} mbedtls_pk_type_t;82,2991
    mbedtls_md_type_t mgf1_hash_id;90,3168
    int expected_salt_len;91,3204
} mbedtls_pk_rsassa_pss_options;93,3232
    MBEDTLS_PK_DEBUG_NONE 100,3353
    MBEDTLS_PK_DEBUG_MPI,101,3384
    MBEDTLS_PK_DEBUG_ECP,102,3410
} mbedtls_pk_debug_type;103,3436
    mbedtls_pk_debug_type type;110,3540
    const char *name;name111,3572
    void *value;value112,3594
} mbedtls_pk_debug_item;113,3611
#define MBEDTLS_PK_DEBUG_MAX_ITEMS 116,3694
typedef struct mbedtls_pk_info_t mbedtls_pk_info_t;121,3798
    const mbedtls_pk_info_t *   pk_info;128,3917
    void *                      pk_ctx;129,3997
} mbedtls_pk_context;130,4077
static inline mbedtls_rsa_context *mbedtls_pk_rsa(mbedtls_pk_rsa139,4300
static inline mbedtls_ecp_keypair *mbedtls_pk_ec(mbedtls_pk_ec152,4662
typedef int (*mbedtls_pk_rsa_alt_decrypt_func)mbedtls_pk_rsa_alt_decrypt_func162,4923
typedef int (*mbedtls_pk_rsa_alt_sign_func)mbedtls_pk_rsa_alt_sign_func165,5122
typedef size_t (*mbedtls_pk_rsa_alt_key_len_func)mbedtls_pk_rsa_alt_key_len_func169,5405
static inline size_t mbedtls_pk_get_len(243,7955

tools/rsasign/mbedtls/blowfish.h,498
#define MBEDTLS_BLOWFISH_H24,818
#define MBEDTLS_BLOWFISH_ENCRYPT 35,984
#define MBEDTLS_BLOWFISH_DECRYPT 36,1023
#define MBEDTLS_BLOWFISH_MAX_KEY_BITS 37,1062
#define MBEDTLS_BLOWFISH_MIN_KEY_BITS 38,1108
#define MBEDTLS_BLOWFISH_ROUNDS 39,1153
#define MBEDTLS_BLOWFISH_BLOCKSIZE 40,1299
#define MBEDTLS_ERR_BLOWFISH_INVALID_KEY_LENGTH 42,1382
#define MBEDTLS_ERR_BLOWFISH_INVALID_INPUT_LENGTH 43,1482
    uint32_t P[P58,1766
    uint32_t S[S59,1846
mbedtls_blowfish_context;61,1920

tools/rsasign/mbedtls/asn1write.h,73
#define MBEDTLS_ASN1_WRITE_H24,834
#define MBEDTLS_ASN1_CHK_ADD(28,883

tools/rsasign/mbedtls/rsa.h,1252
#define MBEDTLS_RSA_H24,818
#define MBEDTLS_ERR_RSA_BAD_INPUT_DATA 42,1065
#define MBEDTLS_ERR_RSA_INVALID_PADDING 43,1174
#define MBEDTLS_ERR_RSA_KEY_GEN_FAILED 44,1302
#define MBEDTLS_ERR_RSA_KEY_CHECK_FAILED 45,1422
#define MBEDTLS_ERR_RSA_PUBLIC_FAILED 46,1546
#define MBEDTLS_ERR_RSA_PRIVATE_FAILED 47,1654
#define MBEDTLS_ERR_RSA_VERIFY_FAILED 48,1763
#define MBEDTLS_ERR_RSA_OUTPUT_TOO_LARGE 49,1870
#define MBEDTLS_ERR_RSA_RNG_FAILED 50,1999
#define MBEDTLS_RSA_PUBLIC 55,2150
#define MBEDTLS_RSA_PRIVATE 56,2184
#define MBEDTLS_RSA_PKCS_V15 58,2219
#define MBEDTLS_RSA_PKCS_V21 59,2253
#define MBEDTLS_RSA_SIGN 61,2288
#define MBEDTLS_RSA_CRYPT 62,2322
#define MBEDTLS_RSA_SALT_LEN_ANY 64,2357
    int ver;81,2681
    size_t len;82,2740
    mbedtls_mpi N;84,2800
    mbedtls_mpi E;85,2867
    mbedtls_mpi D;87,2935
    mbedtls_mpi P;88,3002
    mbedtls_mpi Q;89,3069
    mbedtls_mpi DP;90,3136
    mbedtls_mpi DQ;91,3203
    mbedtls_mpi QP;92,3270
    mbedtls_mpi RN;94,3338
    mbedtls_mpi RP;95,3405
    mbedtls_mpi RQ;96,3472
    mbedtls_mpi Vi;98,3540
    mbedtls_mpi Vf;99,3615
    int padding;101,3691
    int hash_id;103,3853
    mbedtls_threading_mutex_t mutex;108,4187
mbedtls_rsa_context;111,4271

tools/rsasign/mbedtls/cipher_internal.h,638
#define MBEDTLS_CIPHER_WRAP_H26,873
struct mbedtls_cipher_base_t43,1142
    mbedtls_cipher_id_t cipher;46,1230
    int (*ecb_func)ecb_func49,1292
    int (*cbc_func)cbc_func54,1491
    int (*cfb_func)cfb_func61,1766
    int (*ctr_func)ctr_func68,2043
    int (*stream_func)stream_func75,2340
    int (*setkey_enc_func)setkey_enc_func80,2518
    int (*setkey_dec_func)setkey_dec_func84,2682
    void * (*ctx_alloc_func)ctx_alloc_func88,2836
    void (*ctx_free_func)ctx_free_func91,2909
    mbedtls_cipher_type_t type;97,2971
    const mbedtls_cipher_info_t *info;info98,3003
} mbedtls_cipher_definition_t;99,3042

tools/rsasign/mbedtls/aes.h,452
#define MBEDTLS_AES_H24,803
#define MBEDTLS_AES_ENCRYPT 36,1014
#define MBEDTLS_AES_DECRYPT 37,1048
#define MBEDTLS_ERR_AES_INVALID_KEY_LENGTH 39,1083
#define MBEDTLS_ERR_AES_INVALID_INPUT_LENGTH 40,1178
#define inline 44,1386
    int nr;65,1855
    uint32_t *rk;rk66,1914
    uint32_t buf[buf67,1973
mbedtls_aes_context;69,2034
#define MBEDTLS_DEPRECATED 285,10393
#define MBEDTLS_DEPRECATED287,10459
#undef MBEDTLS_DEPRECATED317,11553

tools/rsasign/mbedtls/aesni.h,137
#define MBEDTLS_AESNI_H24,852
#define MBEDTLS_AESNI_AES 28,895
#define MBEDTLS_AESNI_CLMUL 29,938
#define MBEDTLS_HAVE_X86_6434,1132

tools/rsasign/mbedtls/gcm.h,513
#define MBEDTLS_GCM_H24,832
#define MBEDTLS_GCM_ENCRYPT 30,897
#define MBEDTLS_GCM_DECRYPT 31,931
#define MBEDTLS_ERR_GCM_AUTH_FAILED 33,966
#define MBEDTLS_ERR_GCM_BAD_INPUT 34,1074
    mbedtls_cipher_context_t cipher_ctx;44,1290
    uint64_t HL[HL45,1358
    uint64_t HH[HH46,1419
    uint64_t len;47,1480
    uint64_t add_len;48,1538
    unsigned char base_ectr[base_ectr49,1595
    unsigned char y[y50,1654
    unsigned char buf[buf51,1710
    int mode;52,1768
mbedtls_gcm_context;54,1829

tools/rsasign/mbedtls/sha256.h,196
#define MBEDTLS_SHA256_H24,840
    uint32_t total[total48,1177
    uint32_t state[state49,1244
    unsigned char buffer[buffer50,1311
    int is224;51,1378
mbedtls_sha256_context;53,1447

tools/rsasign/mbedtls/bignum.h,1854
#define MBEDTLS_BIGNUM_H24,825
#define MBEDTLS_ERR_MPI_FILE_IO_ERROR 39,1043
#define MBEDTLS_ERR_MPI_BAD_INPUT_DATA 40,1177
#define MBEDTLS_ERR_MPI_INVALID_CHARACTER 41,1286
#define MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL 42,1412
#define MBEDTLS_ERR_MPI_NEGATIVE_VALUE 43,1524
#define MBEDTLS_ERR_MPI_DIVISION_BY_ZERO 44,1661
#define MBEDTLS_ERR_MPI_NOT_ACCEPTABLE 45,1799
#define MBEDTLS_ERR_MPI_ALLOC_FAILED 46,1914
#define MBEDTLS_MPI_CHK(48,2016
#define MBEDTLS_MPI_MAX_LIMBS 53,2170
#define MBEDTLS_MPI_WINDOW_SIZE 65,2555
#define MBEDTLS_MPI_MAX_SIZE 76,3019
#define MBEDTLS_MPI_MAX_BITS 79,3171
#define MBEDTLS_MPI_MAX_BITS_SCALE100 99,4102
#define MBEDTLS_LN_2_DIV_LN_10_SCALE100 100,4180
#define MBEDTLS_MPI_RW_BUFFER_SIZE 101,4240
            #define MBEDTLS_HAVE_INT64117,4955
        typedef  int64_t mbedtls_mpi_sint;119,5035
        typedef uint64_t mbedtls_mpi_uint;120,5078
            #define MBEDTLS_HAVE_INT64128,5507
        typedef  int64_t mbedtls_mpi_sint;130,5586
        typedef uint64_t mbedtls_mpi_uint;131,5629
            typedef unsigned int mbedtls_t_udbl 134,5784
            #define MBEDTLS_HAVE_UDBL135,5859
            #define MBEDTLS_HAVE_INT64143,6215
        typedef  int64_t mbedtls_mpi_sint;145,6295
        typedef uint64_t mbedtls_mpi_uint;146,6338
            typedef __uint128_t mbedtls_t_udbl;149,6493
            #define MBEDTLS_HAVE_UDBL150,6541
        typedef  int64_t mbedtls_mpi_sint;154,6722
        typedef uint64_t mbedtls_mpi_uint;155,6765
        #define MBEDTLS_HAVE_INT32162,6963
    typedef  int32_t mbedtls_mpi_sint;164,7035
    typedef uint32_t mbedtls_mpi_uint;165,7074
        typedef uint64_t mbedtls_t_udbl;167,7156
        #define MBEDTLS_HAVE_UDBL168,7197
    int s;181,7406
    size_t n;182,7457
    mbedtls_mpi_uint *p;p183,7508
mbedtls_mpi;185,7571

tools/rsasign/mbedtls/entropy_poll.h,221
#define MBEDTLS_ENTROPY_POLL_H24,859
#define MBEDTLS_ENTROPY_MIN_PLATFORM 41,1109
#define MBEDTLS_ENTROPY_MIN_HAVEGE 42,1196
#define MBEDTLS_ENTROPY_MIN_HARDCLOCK 43,1283
#define MBEDTLS_ENTROPY_MIN_HARDWARE 45,1428

tools/rsasign/mbedtls/ripemd160.h,179
#define MBEDTLS_RIPEMD160_H24,825
    uint32_t total[total48,1171
    uint32_t state[state49,1238
    unsigned char buffer[buffer50,1305
mbedtls_ripemd160_context;52,1374

tools/rsasign/mbedtls/camellia.h,315
#define MBEDTLS_CAMELLIA_H24,818
#define MBEDTLS_CAMELLIA_ENCRYPT 35,984
#define MBEDTLS_CAMELLIA_DECRYPT 36,1023
#define MBEDTLS_ERR_CAMELLIA_INVALID_KEY_LENGTH 38,1063
#define MBEDTLS_ERR_CAMELLIA_INVALID_INPUT_LENGTH 39,1158
    int nr;54,1437
    uint32_t rk[rk55,1496
mbedtls_camellia_context;57,1562

tools/rsasign/mbedtls/padlock.h,341
#define MBEDTLS_PADLOCK_H25,878
#define MBEDTLS_ERR_PADLOCK_DATA_MISALIGNED 29,923
#define MBEDTLS_HAVE_ASAN33,1093
#define MBEDTLS_HAVE_X8642,1341
#define MBEDTLS_PADLOCK_RNG 47,1395
#define MBEDTLS_PADLOCK_ACE 48,1430
#define MBEDTLS_PADLOCK_PHE 49,1465
#define MBEDTLS_PADLOCK_PMM 50,1500
#define MBEDTLS_PADLOCK_ALIGN16(52,1536

tools/rsasign/mbedtls/asn1.h,1951
#define MBEDTLS_ASN1_H24,810
#define MBEDTLS_ERR_ASN1_OUT_OF_DATA 50,1226
#define MBEDTLS_ERR_ASN1_UNEXPECTED_TAG 51,1350
#define MBEDTLS_ERR_ASN1_INVALID_LENGTH 52,1462
#define MBEDTLS_ERR_ASN1_LENGTH_MISMATCH 53,1598
#define MBEDTLS_ERR_ASN1_INVALID_DATA 54,1717
#define MBEDTLS_ERR_ASN1_ALLOC_FAILED 55,1820
#define MBEDTLS_ERR_ASN1_BUF_TOO_SMALL 56,1920
#define MBEDTLS_ASN1_BOOLEAN 71,2396
#define MBEDTLS_ASN1_INTEGER 72,2446
#define MBEDTLS_ASN1_BIT_STRING 73,2496
#define MBEDTLS_ASN1_OCTET_STRING 74,2546
#define MBEDTLS_ASN1_NULL 75,2596
#define MBEDTLS_ASN1_OID 76,2646
#define MBEDTLS_ASN1_UTF8_STRING 77,2696
#define MBEDTLS_ASN1_SEQUENCE 78,2746
#define MBEDTLS_ASN1_SET 79,2796
#define MBEDTLS_ASN1_PRINTABLE_STRING 80,2846
#define MBEDTLS_ASN1_T61_STRING 81,2896
#define MBEDTLS_ASN1_IA5_STRING 82,2946
#define MBEDTLS_ASN1_UTC_TIME 83,2996
#define MBEDTLS_ASN1_GENERALIZED_TIME 84,3046
#define MBEDTLS_ASN1_UNIVERSAL_STRING 85,3096
#define MBEDTLS_ASN1_BMP_STRING 86,3146
#define MBEDTLS_ASN1_PRIMITIVE 87,3196
#define MBEDTLS_ASN1_CONSTRUCTED 88,3246
#define MBEDTLS_ASN1_CONTEXT_SPECIFIC 89,3296
#define MBEDTLS_OID_SIZE(94,3464
#define MBEDTLS_OID_CMP(102,3697
typedef struct mbedtls_asn1_buf118,4096
    int tag;120,4130
    size_t len;121,4208
    unsigned char *p;p122,4268
mbedtls_asn1_buf;124,4332
typedef struct mbedtls_asn1_bitstring129,4394
    size_t len;131,4434
    unsigned char unused_bits;132,4498
    unsigned char *p;p133,4585
mbedtls_asn1_bitstring;135,4660
typedef struct mbedtls_asn1_sequence140,4736
    mbedtls_asn1_buf buf;142,4775
    struct mbedtls_asn1_sequence *next;next143,4867
mbedtls_asn1_sequence;145,4952
typedef struct mbedtls_asn1_named_data150,5048
    mbedtls_asn1_buf oid;152,5089
    mbedtls_asn1_buf val;153,5164
    struct mbedtls_asn1_named_data *next;next154,5233
    unsigned char next_merged;155,5316
mbedtls_asn1_named_data;157,5400

tools/rsasign/mbedtls/base64.h,137
#define MBEDTLS_BASE64_H24,826
#define MBEDTLS_ERR_BASE64_BUFFER_TOO_SMALL 28,873
#define MBEDTLS_ERR_BASE64_INVALID_CHARACTER 29,973

tools/rsasign/mbedtls/md.h,979
#define MBEDTLS_MD_H26,865
#define MBEDTLS_ERR_MD_FEATURE_UNAVAILABLE 36,1005
#define MBEDTLS_ERR_MD_BAD_INPUT_DATA 37,1119
#define MBEDTLS_ERR_MD_ALLOC_FAILED 38,1228
#define MBEDTLS_ERR_MD_FILE_IO_ERROR 39,1330
    MBEDTLS_MD_NONE=46,1496
    MBEDTLS_MD_MD2,47,1519
    MBEDTLS_MD_MD4,48,1539
    MBEDTLS_MD_MD5,49,1559
    MBEDTLS_MD_SHA1,50,1579
    MBEDTLS_MD_SHA224,51,1600
    MBEDTLS_MD_SHA256,52,1623
    MBEDTLS_MD_SHA384,53,1646
    MBEDTLS_MD_SHA512,54,1669
    MBEDTLS_MD_RIPEMD160,55,1692
} mbedtls_md_type_t;56,1718
#define MBEDTLS_MD_MAX_SIZE 59,1770
#define MBEDTLS_MD_MAX_SIZE 61,1846
typedef struct mbedtls_md_info_t mbedtls_md_info_t;67,1982
    const mbedtls_md_info_t *md_info;md_info74,2154
    void *md_ctx;md_ctx77,2228
    void *hmac_ctx;hmac_ctx80,2283
} mbedtls_md_context_t;81,2303
#define MBEDTLS_DEPRECATED 129,3925
#define MBEDTLS_DEPRECATED131,3989
int mbedtls_md_init_ctx(147,4600
#undef MBEDTLS_DEPRECATED148,4707

tools/rsasign/mbedtls/des.h,308
#define MBEDTLS_DES_H24,803
#define MBEDTLS_DES_ENCRYPT 35,964
#define MBEDTLS_DES_DECRYPT 36,998
#define MBEDTLS_ERR_DES_INVALID_INPUT_LENGTH 38,1033
#define MBEDTLS_DES_KEY_SIZE 40,1147
    uint32_t sk[sk55,1348
mbedtls_des_context;57,1409
    uint32_t sk[sk64,1504
mbedtls_des3_context;66,1565

tools/rsasign/mbedtls/sha1.h,169
#define MBEDTLS_SHA1_H24,822
    uint32_t total[total48,1153
    uint32_t state[state49,1220
    unsigned char buffer[buffer50,1287
mbedtls_sha1_context;52,1356

tools/rsasign/mbedtls/timing.h,306
#define MBEDTLS_TIMING_H24,836
struct mbedtls_timing_hr_time45,1126
    unsigned char opaque[opaque47,1158
    struct mbedtls_timing_hr_time   timer;55,1279
    uint32_t                        int_ms;56,1322
    uint32_t                        fin_ms;57,1366
} mbedtls_timing_delay_context;58,1410

tools/rsasign/mbedtls/entropy.h,1457
#define MBEDTLS_ENTROPY_H24,829
#define MBEDTLS_ENTROPY_SHA512_ACCUMULATOR36,1066
#define MBEDTLS_ENTROPY_SHA256_ACCUMULATOR39,1145
#define MBEDTLS_ERR_ENTROPY_SOURCE_FAILED 52,1345
#define MBEDTLS_ERR_ENTROPY_MAX_SOURCES 53,1453
#define MBEDTLS_ERR_ENTROPY_NO_SOURCES_DEFINED 54,1558
#define MBEDTLS_ERR_ENTROPY_NO_STRONG_SOURCE 55,1669
#define MBEDTLS_ERR_ENTROPY_FILE_IO_ERROR 56,1787
#define MBEDTLS_ENTROPY_MAX_SOURCES 67,2140
#define MBEDTLS_ENTROPY_MAX_GATHER 71,2281
#define MBEDTLS_ENTROPY_BLOCK_SIZE 77,2479
#define MBEDTLS_ENTROPY_BLOCK_SIZE 79,2585
#define MBEDTLS_ENTROPY_MAX_SEED_SIZE 82,2693
#define MBEDTLS_ENTROPY_SOURCE_MANUAL 83,2793
#define MBEDTLS_ENTROPY_SOURCE_STRONG 85,2862
#define MBEDTLS_ENTROPY_SOURCE_WEAK 86,2945
typedef int (*mbedtls_entropy_f_source_ptr)mbedtls_entropy_f_source_ptr103,3459
    mbedtls_entropy_f_source_ptr    f_source;111,3660
    void *          p_source;112,3744
    size_t          size;113,3810
    size_t          threshold;114,3875
    int             strong;115,3953
mbedtls_entropy_source_state;117,4017
    mbedtls_sha512_context  accumulator;125,4167
    mbedtls_sha256_context  accumulator;127,4214
    int             source_count;129,4262
    mbedtls_entropy_source_state    source[source130,4296
    mbedtls_havege_state    havege_data;132,4399
    mbedtls_threading_mutex_t mutex;135,4480
    int initial_entropy_run;138,4595
mbedtls_entropy_context;141,4633

tools/rsasign/mbedtls/md5.h,167
#define MBEDTLS_MD5_H24,831
    uint32_t total[total48,1158
    uint32_t state[state49,1225
    unsigned char buffer[buffer50,1292
mbedtls_md5_context;52,1361

tools/rsasign/mbedtls/pk_internal.h,808
#define MBEDTLS_PK_WRAP_H25,838
struct mbedtls_pk_info_t35,979
    mbedtls_pk_type_t type;38,1033
    const char *name;name41,1083
    size_t (*get_bitlen)get_bitlen44,1138
    int (*can_do)can_do47,1259
    int (*verify_func)verify_func50,1333
    int (*sign_func)sign_func55,1557
    int (*decrypt_func)decrypt_func62,1875
    int (*encrypt_func)encrypt_func68,2168
    int (*check_pair_func)check_pair_func74,2475
    void * (*ctx_alloc_func)ctx_alloc_func77,2574
    void (*ctx_free_func)ctx_free_func80,2647
    void (*debug_func)debug_func83,2731
    void *key;key90,2893
    mbedtls_pk_rsa_alt_decrypt_func decrypt_func;91,2908
    mbedtls_pk_rsa_alt_sign_func sign_func;92,2958
    mbedtls_pk_rsa_alt_key_len_func key_len_func;93,3002
} mbedtls_rsa_alt_context;94,3052

tools/rsasign/mbedtls/threading.h,298
#define MBEDTLS_THREADING_H24,826
#define MBEDTLS_ERR_THREADING_FEATURE_UNAVAILABLE 38,1013
#define MBEDTLS_ERR_THREADING_BAD_INPUT_DATA 39,1127
#define MBEDTLS_ERR_THREADING_MUTEX_ERROR 40,1236
    pthread_mutex_t mutex;46,1440
    char is_valid;47,1467
} mbedtls_threading_mutex_t;48,1486

tools/rsasign/mbedtls/cipher.h,5502
#define MBEDTLS_CIPHER_H27,867
#define MBEDTLS_CIPHER_MODE_AEAD38,1064
#define MBEDTLS_CIPHER_MODE_WITH_PADDING42,1142
#define MBEDTLS_CIPHER_MODE_STREAM46,1219
#define inline 51,1367
#define MBEDTLS_ERR_CIPHER_FEATURE_UNAVAILABLE 54,1399
#define MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA 55,1513
#define MBEDTLS_ERR_CIPHER_ALLOC_FAILED 56,1622
#define MBEDTLS_ERR_CIPHER_INVALID_PADDING 57,1724
#define MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED 58,1852
#define MBEDTLS_ERR_CIPHER_AUTH_FAILED 59,1970
#define MBEDTLS_ERR_CIPHER_INVALID_CONTEXT 60,2085
#define MBEDTLS_CIPHER_VARIABLE_IV_LEN 62,2211
#define MBEDTLS_CIPHER_VARIABLE_KEY_LEN 63,2308
    MBEDTLS_CIPHER_ID_NONE 70,2462
    MBEDTLS_CIPHER_ID_NULL,71,2494
    MBEDTLS_CIPHER_ID_AES,72,2522
    MBEDTLS_CIPHER_ID_DES,73,2549
    MBEDTLS_CIPHER_ID_3DES,74,2576
    MBEDTLS_CIPHER_ID_CAMELLIA,75,2604
    MBEDTLS_CIPHER_ID_BLOWFISH,76,2636
    MBEDTLS_CIPHER_ID_ARC4,77,2668
} mbedtls_cipher_id_t;78,2696
    MBEDTLS_CIPHER_NONE 81,2735
    MBEDTLS_CIPHER_NULL,82,2764
    MBEDTLS_CIPHER_AES_128_ECB,83,2789
    MBEDTLS_CIPHER_AES_192_ECB,84,2821
    MBEDTLS_CIPHER_AES_256_ECB,85,2853
    MBEDTLS_CIPHER_AES_128_CBC,86,2885
    MBEDTLS_CIPHER_AES_192_CBC,87,2917
    MBEDTLS_CIPHER_AES_256_CBC,88,2949
    MBEDTLS_CIPHER_AES_128_CFB128,89,2981
    MBEDTLS_CIPHER_AES_192_CFB128,90,3016
    MBEDTLS_CIPHER_AES_256_CFB128,91,3051
    MBEDTLS_CIPHER_AES_128_CTR,92,3086
    MBEDTLS_CIPHER_AES_192_CTR,93,3118
    MBEDTLS_CIPHER_AES_256_CTR,94,3150
    MBEDTLS_CIPHER_AES_128_GCM,95,3182
    MBEDTLS_CIPHER_AES_192_GCM,96,3214
    MBEDTLS_CIPHER_AES_256_GCM,97,3246
    MBEDTLS_CIPHER_CAMELLIA_128_ECB,98,3278
    MBEDTLS_CIPHER_CAMELLIA_192_ECB,99,3315
    MBEDTLS_CIPHER_CAMELLIA_256_ECB,100,3352
    MBEDTLS_CIPHER_CAMELLIA_128_CBC,101,3389
    MBEDTLS_CIPHER_CAMELLIA_192_CBC,102,3426
    MBEDTLS_CIPHER_CAMELLIA_256_CBC,103,3463
    MBEDTLS_CIPHER_CAMELLIA_128_CFB128,104,3500
    MBEDTLS_CIPHER_CAMELLIA_192_CFB128,105,3540
    MBEDTLS_CIPHER_CAMELLIA_256_CFB128,106,3580
    MBEDTLS_CIPHER_CAMELLIA_128_CTR,107,3620
    MBEDTLS_CIPHER_CAMELLIA_192_CTR,108,3657
    MBEDTLS_CIPHER_CAMELLIA_256_CTR,109,3694
    MBEDTLS_CIPHER_CAMELLIA_128_GCM,110,3731
    MBEDTLS_CIPHER_CAMELLIA_192_GCM,111,3768
    MBEDTLS_CIPHER_CAMELLIA_256_GCM,112,3805
    MBEDTLS_CIPHER_DES_ECB,113,3842
    MBEDTLS_CIPHER_DES_CBC,114,3870
    MBEDTLS_CIPHER_DES_EDE_ECB,115,3898
    MBEDTLS_CIPHER_DES_EDE_CBC,116,3930
    MBEDTLS_CIPHER_DES_EDE3_ECB,117,3962
    MBEDTLS_CIPHER_DES_EDE3_CBC,118,3995
    MBEDTLS_CIPHER_BLOWFISH_ECB,119,4028
    MBEDTLS_CIPHER_BLOWFISH_CBC,120,4061
    MBEDTLS_CIPHER_BLOWFISH_CFB64,121,4094
    MBEDTLS_CIPHER_BLOWFISH_CTR,122,4129
    MBEDTLS_CIPHER_ARC4_128,123,4162
    MBEDTLS_CIPHER_AES_128_CCM,124,4191
    MBEDTLS_CIPHER_AES_192_CCM,125,4223
    MBEDTLS_CIPHER_AES_256_CCM,126,4255
    MBEDTLS_CIPHER_CAMELLIA_128_CCM,127,4287
    MBEDTLS_CIPHER_CAMELLIA_192_CCM,128,4324
    MBEDTLS_CIPHER_CAMELLIA_256_CCM,129,4361
} mbedtls_cipher_type_t;130,4398
    MBEDTLS_MODE_NONE 133,4439
    MBEDTLS_MODE_ECB,134,4466
    MBEDTLS_MODE_CBC,135,4488
    MBEDTLS_MODE_CFB,136,4510
    MBEDTLS_MODE_OFB,137,4532
    MBEDTLS_MODE_CTR,138,4568
    MBEDTLS_MODE_GCM,139,4590
    MBEDTLS_MODE_STREAM,140,4612
    MBEDTLS_MODE_CCM,141,4637
} mbedtls_cipher_mode_t;142,4659
    MBEDTLS_PADDING_PKCS7 145,4700
    MBEDTLS_PADDING_ONE_AND_ZEROS,146,4774
    MBEDTLS_PADDING_ZEROS_AND_LEN,147,4848
    MBEDTLS_PADDING_ZEROS,148,4922
    MBEDTLS_PADDING_NONE,149,4996
} mbedtls_cipher_padding_t;150,5070
    MBEDTLS_OPERATION_NONE 153,5114
    MBEDTLS_DECRYPT 154,5147
    MBEDTLS_ENCRYPT,155,5172
} mbedtls_operation_t;156,5193
    MBEDTLS_KEY_LENGTH_NONE 160,5256
    MBEDTLS_KEY_LENGTH_DES 162,5353
    MBEDTLS_KEY_LENGTH_DES_EDE 164,5461
    MBEDTLS_KEY_LENGTH_DES_EDE3 166,5575
#define MBEDTLS_MAX_IV_LENGTH 170,5660
#define MBEDTLS_MAX_BLOCK_LENGTH 172,5748
typedef struct mbedtls_cipher_base_t mbedtls_cipher_base_t;177,5839
typedef struct mbedtls_cmac_context_t mbedtls_cmac_context_t;182,5941
    mbedtls_cipher_type_t type;189,6175
    mbedtls_cipher_mode_t mode;192,6255
    unsigned int key_bitlen;196,6422
    const char * name;199,6482
    unsigned int iv_size;203,6602
    int flags;206,6692
    unsigned int block_size;209,6740
    const mbedtls_cipher_base_t *base;base212,6819
} mbedtls_cipher_info_t;214,6859
    const mbedtls_cipher_info_t *cipher_info;cipher_info221,6988
    int key_bitlen;224,7064
    mbedtls_operation_t operation;227,7154
    void (*add_padding)add_padding231,7301
    int (*get_padding)get_padding232,7381
    unsigned char unprocessed_data[unprocessed_data236,7526
    size_t unprocessed_len;239,7643
    unsigned char iv[iv242,7724
    size_t iv_size;245,7837
    void *cipher_ctx;cipher_ctx248,7893
    mbedtls_cmac_context_t *cmac_ctx;cmac_ctx252,7977
} mbedtls_cipher_context_t;254,8022
static inline unsigned int mbedtls_cipher_get_block_size(340,11381
static inline mbedtls_cipher_mode_t mbedtls_cipher_get_cipher_mode(357,11915
static inline int mbedtls_cipher_get_iv_size(374,12505
static inline mbedtls_cipher_type_t mbedtls_cipher_get_type(393,13041
static inline const char *mbedtls_cipher_get_name(mbedtls_cipher_get_name408,13506
static inline int mbedtls_cipher_get_key_bitlen(425,14012
static inline mbedtls_operation_t mbedtls_cipher_get_operation(442,14572

tools/rsasign/timing.c,1539
#define mbedtls_printf 32,1006
#define asm 47,1358
struct _hr_time55,1487
    LARGE_INTEGER start;57,1505
struct _hr_time68,1645
    struct timeval start;70,1663
#define HAVE_HARDCLOCK78,1870
unsigned long mbedtls_timing_hardclock(80,1894
#define HAVE_HARDCLOCK95,2418
unsigned long mbedtls_timing_hardclock(97,2442
#define HAVE_HARDCLOCK109,2809
unsigned long mbedtls_timing_hardclock(111,2833
#define HAVE_HARDCLOCK123,3233
unsigned long mbedtls_timing_hardclock(125,3257
#define HAVE_HARDCLOCK148,3891
unsigned long mbedtls_timing_hardclock(150,3915
#define HAVE_HARDCLOCK163,4311
unsigned long mbedtls_timing_hardclock(165,4335
#define HAVE_HARDCLOCK178,4748
unsigned long mbedtls_timing_hardclock(180,4772
#define HAVE_HARDCLOCK192,5116
unsigned long mbedtls_timing_hardclock(194,5140
#define HAVE_HARDCLOCK206,5465
unsigned long mbedtls_timing_hardclock(208,5489
#define HAVE_HARDCLOCK220,5751
static int hardclock_init 222,5775
static struct timeval tv_init;223,5806
unsigned long mbedtls_timing_hardclock(225,5838
volatile int mbedtls_timing_alarmed 241,6204
unsigned long mbedtls_timing_get_timer(245,6306
static DWORD alarmMs;265,6873
static DWORD WINAPI TimerProc(267,6896
void mbedtls_set_alarm(275,7055
unsigned long mbedtls_timing_get_timer(286,7297
static void sighandler(307,7801
void mbedtls_set_alarm(313,7909
void mbedtls_timing_set_delay(325,8113
int mbedtls_timing_get_delay(339,8449
static void busy_msleep(366,9023
#define FAIL 381,9372
int mbedtls_timing_self_test(395,9779

tools/rsasign/pkcs12.c,355
static void mbedtls_zeroize(51,1465
static int pkcs12_parse_pbe_params(55,1577
#define PKCS12_MAX_PWDLEN 89,2633
static int pkcs12_pbe_derive_key_iv(91,2664
#undef PKCS12_MAX_PWDLEN133,4107
int mbedtls_pkcs12_pbe_sha1_rc4_128(135,4133
int mbedtls_pkcs12_pbe(176,5251
static void pkcs12_fill_buffer(233,7071
int mbedtls_pkcs12_derivation(248,7467

tools/rsasign/ctr_drbg.c,1285
#define mbedtls_printf 48,1327
static void mbedtls_zeroize(53,1493
void mbedtls_ctr_drbg_init(60,1647
int mbedtls_ctr_drbg_seed_entropy_len(73,2003
int mbedtls_ctr_drbg_seed(105,2875
void mbedtls_ctr_drbg_free(115,3284
void mbedtls_ctr_drbg_set_prediction_resistance(127,3570
void mbedtls_ctr_drbg_set_entropy_len(132,3717
void mbedtls_ctr_drbg_set_reseed_interval(137,3833
static int block_cipher_df(142,3964
static int ctr_drbg_update_internal(232,6767
void mbedtls_ctr_drbg_update(270,7824
int mbedtls_ctr_drbg_reseed(287,8418
int mbedtls_ctr_drbg_random_with_add(333,9524
int mbedtls_ctr_drbg_random(399,11407
int mbedtls_ctr_drbg_write_seed_file(420,11978
int mbedtls_ctr_drbg_update_seed_file(445,12624
static const unsigned char entropy_source_pr[entropy_source_pr480,13425
static const unsigned char entropy_source_nopr[entropy_source_nopr494,14127
static const unsigned char nonce_pers_pr[nonce_pers_pr504,14615
static const unsigned char nonce_pers_nopr[nonce_pers_nopr508,14773
static const unsigned char result_pr[result_pr512,14933
static const unsigned char result_nopr[result_nopr516,15087
static size_t test_offset;520,15243
static int ctr_drbg_self_test_entropy(521,15270
#define CHK(530,15515
int mbedtls_ctr_drbg_self_test(540,15873

tools/rsasign/sha512.c,1068
  #define UL64(38,1144
  #define UL64(40,1176
#define mbedtls_printf 51,1368
#define mbedtls_calloc 52,1398
#define mbedtls_free 53,1431
static void mbedtls_zeroize(60,1633
#define GET_UINT64_BE(68,1825
#define PUT_UINT64_BE(82,2409
void mbedtls_sha512_init(95,3019
void mbedtls_sha512_free(100,3136
void mbedtls_sha512_clone(108,3298
void mbedtls_sha512_starts(117,3471
static const uint64_t K[K155,4583
void mbedtls_sha512_process(199,6898
#define  SHR(205,7073
#define ROTR(206,7100
#define S0(208,7148
#define S1(209,7201
#define S2(211,7255
#define S3(212,7308
#define F0(214,7362
#define F1(215,7406
#define P(217,7445
void mbedtls_sha512_update(272,8847
static const unsigned char sha512_padding[sha512_padding309,9661
void mbedtls_sha512_finish(324,10162
void mbedtls_sha512(362,11232
static const unsigned char sha512_test_buf[sha512_test_buf379,11648
static const int sha512_test_buflen[sha512_test_buflen387,11866
static const unsigned char sha512_test_sum[sha512_test_sum392,11930
int mbedtls_sha512_self_test(448,14380

tools/rsasign/base64.c,447
#define mbedtls_printf 40,1098
static const unsigned char base64_enc_map[base64_enc_map44,1192
static const unsigned char base64_dec_map[base64_dec_map55,1593
#define BASE64_SIZE_T_MAX 72,2339
int mbedtls_base64_encode(77,2462
int mbedtls_base64_decode(144,3898
static const unsigned char base64_test_dec[base64_test_dec232,6090
static const unsigned char base64_test_enc[base64_test_enc244,6560
int mbedtls_base64_self_test(251,6737

tools/rsasign/ecp.c,3299
#define mbedtls_printf 63,2041
#define mbedtls_calloc 64,2075
#define mbedtls_free 65,2108
#define inline 72,2288
static void mbedtls_zeroize(76,2392
static unsigned long add_count,85,2688
static unsigned long add_count, dbl_count,85,2688
static unsigned long add_count, dbl_count, mul_count;85,2688
#define ECP_SHORTWEIERSTRASS99,3326
#define ECP_MONTGOMERY103,3410
    ECP_TYPE_NONE 111,3520
    ECP_TYPE_SHORT_WEIERSTRASS,112,3543
    ECP_TYPE_MONTGOMERY,113,3609
} ecp_curve_type;114,3675
static const mbedtls_ecp_curve_info ecp_supported_curves[ecp_supported_curves128,4077
#define ECP_NB_CURVES 166,5609
static mbedtls_ecp_group_id ecp_supported_grp_id[ecp_supported_grp_id169,5730
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_list(mbedtls_ecp_curve_list174,5851
const mbedtls_ecp_group_id *mbedtls_ecp_grp_id_list(mbedtls_ecp_grp_id_list182,6003
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_grp_id(mbedtls_ecp_curve_info_from_grp_id208,6595
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_tls_id(mbedtls_ecp_curve_info_from_tls_id226,7030
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_name(mbedtls_ecp_curve_info_from_name244,7443
static inline ecp_curve_type ecp_get_type(262,7855
void mbedtls_ecp_point_init(276,8169
void mbedtls_ecp_group_init(289,8410
void mbedtls_ecp_keypair_init(300,8611
void mbedtls_ecp_point_free(313,8875
void mbedtls_ecp_group_free(326,9128
void mbedtls_ecp_keypair_free(355,9739
int mbedtls_ecp_copy(368,9993
int mbedtls_ecp_group_copy(383,10331
int mbedtls_ecp_set_zero(391,10498
int mbedtls_ecp_is_zero(406,10795
int mbedtls_ecp_point_cmp(414,10938
int mbedtls_ecp_point_read_string(430,11342
int mbedtls_ecp_point_write_binary(446,11767
int mbedtls_ecp_point_read_binary(502,13218
int mbedtls_ecp_tls_read_point(541,14233
int mbedtls_ecp_tls_write_point(572,15070
int mbedtls_ecp_tls_read_group(600,15787
int mbedtls_ecp_tls_write_group(633,16672
static int ecp_modp(668,17650
#define INC_MUL_COUNT 710,18951
#define INC_MUL_COUNT712,18994
#define MOD_MUL(715,19024
#define MOD_SUB(722,19287
#define MOD_ADD(731,19665
static int ecp_normalize_jac(748,20210
static int ecp_normalize_jac_many(800,21805
static int ecp_safe_invert_jac(888,24599
static int ecp_double_jac(923,25754
static int ecp_add_mixed(1021,29901
static int ecp_randomize_jac(1110,33425
#define COMB_MAX_D 1166,35197
#define COMB_MAX_PRE 1169,35290
static void ecp_comb_fixed(1191,36339
static int ecp_precompute_comb(1231,37431
static int ecp_select_comb(1284,38802
static int ecp_mul_comb_core(1314,39722
static int ecp_mul_comb(1351,40836
static int ecp_normalize_mxz(1482,44502
static int ecp_randomize_mxz(1509,45266
static int ecp_double_add_mxz(1564,46753
static int ecp_mul_mxz(1614,49466
int mbedtls_ecp_mul(1675,51512
static int ecp_check_pubkey_sw(1726,52968
static int mbedtls_ecp_mul_shortcuts(1775,54493
int mbedtls_ecp_muladd(1805,55283
static int ecp_check_pubkey_mx(1852,56551
int mbedtls_ecp_check_pubkey(1865,56929
int mbedtls_ecp_check_privkey(1885,57555
int mbedtls_ecp_gen_keypair_base(1918,58592
int mbedtls_ecp_gen_keypair(2000,61605
int mbedtls_ecp_gen_key(2011,61976
int mbedtls_ecp_check_pub_priv(2025,62371
int mbedtls_ecp_self_test(2069,63531

tools/rsasign/pk_wrap.c,1614
#define mbedtls_calloc 48,1269
#define mbedtls_free 49,1302
static void mbedtls_zeroize(57,1495
static int rsa_can_do(63,1641
static size_t rsa_get_bitlen(69,1777
static int rsa_verify_wrap(74,1890
static int rsa_sign_wrap(99,2743
static int rsa_decrypt_wrap(115,3392
static int rsa_encrypt_wrap(127,3905
static int rsa_check_pair_wrap(141,4432
static void *rsa_alloc_wrap(rsa_alloc_wrap147,4650
static void rsa_free_wrap(157,4865
static void rsa_debug(163,4987
const mbedtls_pk_info_t mbedtls_rsa_info 176,5328
static int eckey_can_do(196,5686
static size_t eckey_get_bitlen(203,5864
static int eckey_verify_wrap(219,6499
static int eckey_sign_wrap(236,6989
static int eckey_check_pair(257,7616
static void *eckey_alloc_wrap(eckey_alloc_wrap263,7831
static void eckey_free_wrap(273,8026
static void eckey_debug(279,8158
const mbedtls_pk_info_t mbedtls_eckey_info 286,8363
static int eckeydh_can_do(309,8730
const mbedtls_pk_info_t mbedtls_eckeydh_info 315,8870
static int ecdsa_can_do(332,9357
static int ecdsa_verify_wrap(337,9452
static int ecdsa_sign_wrap(353,9949
static void *ecdsa_alloc_wrap(ecdsa_alloc_wrap362,10364
static void ecdsa_free_wrap(372,10581
const mbedtls_pk_info_t mbedtls_ecdsa_info 378,10709
static int rsa_alt_can_do(399,11222
static size_t rsa_alt_get_bitlen(404,11317
static int rsa_alt_sign_wrap(411,11516
static int rsa_alt_decrypt_wrap(429,12197
static int rsa_alt_check_pair(447,12825
static void *rsa_alt_alloc_wrap(rsa_alt_alloc_wrap476,13629
static void rsa_alt_free_wrap(486,13850
const mbedtls_pk_info_t mbedtls_rsa_alt_info 492,13986

tools/rsasign/md_wrap.c,2806
#define mbedtls_calloc 68,1563
#define mbedtls_free 69,1596
static void md2_starts_wrap(74,1664
static void md2_update_wrap(79,1765
static void md2_finish_wrap(85,1949
static void *md2_ctx_alloc(md2_ctx_alloc90,2081
static void md2_ctx_free(100,2289
static void md2_clone_wrap(106,2410
static void md2_process_wrap(112,2578
const mbedtls_md_info_t mbedtls_md2_info 119,2728
static void md4_starts_wrap(138,3039
static void md4_update_wrap(143,3140
static void md4_finish_wrap(149,3324
static void *md4_ctx_alloc(md4_ctx_alloc154,3456
static void md4_ctx_free(164,3664
static void md4_clone_wrap(170,3785
static void md4_process_wrap(176,3953
const mbedtls_md_info_t mbedtls_md4_info 181,4089
static void md5_starts_wrap(200,4400
static void md5_update_wrap(205,4501
static void md5_finish_wrap(211,4685
static void *md5_ctx_alloc(md5_ctx_alloc216,4817
static void md5_ctx_free(226,5025
static void md5_clone_wrap(232,5146
static void md5_process_wrap(238,5314
const mbedtls_md_info_t mbedtls_md5_info 243,5450
static void ripemd160_starts_wrap(262,5767
static void ripemd160_update_wrap(267,5886
static void ripemd160_finish_wrap(273,6094
static void *ripemd160_ctx_alloc(ripemd160_ctx_alloc278,6244
static void ripemd160_ctx_free(288,6476
static void ripemd160_clone_wrap(294,6615
static void ripemd160_process_wrap(300,6813
const mbedtls_md_info_t mbedtls_ripemd160_info 305,6967
static void sha1_starts_wrap(324,7351
static void sha1_update_wrap(329,7455
static void sha1_finish_wrap(335,7643
static void *sha1_ctx_alloc(sha1_ctx_alloc340,7778
static void sha1_clone_wrap(350,7990
static void sha1_ctx_free(356,8163
static void sha1_process_wrap(362,8287
const mbedtls_md_info_t mbedtls_sha1_info 367,8426
static void sha224_starts_wrap(389,8799
static void sha224_update_wrap(394,8912
static void sha224_finish_wrap(400,9108
static void sha224_wrap(405,9249
static void *sha224_ctx_alloc(sha224_ctx_alloc411,9410
static void sha224_ctx_free(421,9630
static void sha224_clone_wrap(427,9760
static void sha224_process_wrap(433,9943
const mbedtls_md_info_t mbedtls_sha224_info 438,10088
static void sha256_starts_wrap(453,10373
static void sha256_wrap(458,10486
const mbedtls_md_info_t mbedtls_sha256_info 464,10647
static void sha384_starts_wrap(483,10994
static void sha384_update_wrap(488,11107
static void sha384_finish_wrap(494,11303
static void sha384_wrap(499,11444
static void *sha384_ctx_alloc(sha384_ctx_alloc505,11605
static void sha384_ctx_free(515,11825
static void sha384_clone_wrap(521,11955
static void sha384_process_wrap(527,12138
const mbedtls_md_info_t mbedtls_sha384_info 532,12283
static void sha512_starts_wrap(547,12569
static void sha512_wrap(552,12682
const mbedtls_md_info_t mbedtls_sha512_info 558,12843

tools/rsasign/entropy_poll.c,412
#define _WIN32_WINNT 54,1578
int mbedtls_platform_entropy_poll(59,1657
#define HAVE_GETRANDOM94,2635
static int getrandom_wrapper(96,2659
static int check_version_3_17_plus(110,3049
static int has_getrandom 144,3781
int mbedtls_platform_entropy_poll(150,3883
int mbedtls_null_entropy_poll(195,4909
int mbedtls_hardclock_poll(212,5233
int mbedtls_havege_poll(230,5663
int mbedtls_nv_seed_poll(246,6062

tools/rsasign/pkcs5.c,592
#define mbedtls_printf 51,1341
static int pkcs5_parse_pbkdf2_params(54,1379
int mbedtls_pkcs5_pbes2(111,3231
int mbedtls_pkcs5_pbkdf2_hmac(217,6854
int mbedtls_pkcs5_self_test(291,8979
#define MAX_TESTS 300,9132
static const size_t plen[plen302,9155
static const unsigned char password[password305,9218
static const size_t slen[slen314,9375
static const unsigned char salt[salt317,9438
static const uint32_t it_cnt[it_cnt326,9587
static const uint32_t key_len[key_len329,9662
static const unsigned char result_key[result_key332,9734
int mbedtls_pkcs5_self_test(351,10501

tools/rsasign/blowfish.c,581
static void mbedtls_zeroize(43,1239
#define GET_UINT32_BE(51,1447
#define PUT_UINT32_BE(61,1827
static const uint32_t P[P70,2185
static const uint32_t S[S79,2570
static uint32_t F(81,2604
static void blowfish_enc(100,2998
static void blowfish_dec(129,3512
void mbedtls_blowfish_init(158,3982
void mbedtls_blowfish_free(163,4105
int mbedtls_blowfish_setkey(174,4305
int mbedtls_blowfish_crypt_ecb(232,5625
int mbedtls_blowfish_crypt_cbc(261,6331
int mbedtls_blowfish_crypt_cfb64(315,7991
int mbedtls_blowfish_crypt_ctr(363,9227
static const uint32_t S[S396,10217

tools/rsasign/pkparse.c,869
#define mbedtls_calloc 59,1492
#define mbedtls_free 60,1525
static void mbedtls_zeroize(65,1664
int mbedtls_pk_load_file(76,2039
int mbedtls_pk_parse_keyfile(121,2937
int mbedtls_pk_parse_public_keyfile(146,3512
static int pk_get_ecparams(173,4165
static int pk_group_from_specified(225,5712
static int pk_group_id_from_group(370,10368
static int pk_group_id_from_specified(414,11808
static int pk_use_ecparams(442,12499
static int pk_get_ecpubkey(481,13612
static int pk_get_rsapubkey(508,14291
static int pk_get_pk_alg(546,15500
int mbedtls_pk_parse_subpubkey(579,16440
static int pk_parse_key_pkcs1_der(642,18288
static int pk_parse_key_sec1_der(723,20749
static int pk_parse_key_pkcs8_unencrypted_der(858,25057
static int pk_parse_key_pkcs8_encrypted_der(953,28227
int mbedtls_pk_parse_key(1073,31919
int mbedtls_pk_parse_public_key(1277,38401

tools/rsasign/cipher.c,1505
#define mbedtls_calloc 55,1347
#define mbedtls_free 56,1377
#define MBEDTLS_CIPHER_MODE_STREAM60,1480
static void mbedtls_zeroize(64,1595
static int supported_init 68,1723
const int *mbedtls_cipher_list(mbedtls_cipher_list70,1755
const mbedtls_cipher_info_t *mbedtls_cipher_info_from_type(mbedtls_cipher_info_from_type91,2141
const mbedtls_cipher_info_t *mbedtls_cipher_info_from_string(mbedtls_cipher_info_from_string102,2456
const mbedtls_cipher_info_t *mbedtls_cipher_info_from_values(mbedtls_cipher_info_from_values116,2829
void mbedtls_cipher_init(131,3397
void mbedtls_cipher_free(136,3518
int mbedtls_cipher_setup(155,3960
int mbedtls_cipher_setkey(181,4794
int mbedtls_cipher_set_iv(214,5876
int mbedtls_cipher_reset(243,6720
int mbedtls_cipher_update_ad(254,6962
int mbedtls_cipher_update(270,7461
static void add_pkcs_padding(459,12515
static int get_pkcs_padding(469,12787
static void add_one_and_zeros_padding(499,13743
static int get_one_and_zeros_padding(510,14065
static void add_zeros_and_len_padding(538,14878
static int get_zeros_and_len_padding(549,15233
static void add_zeros_padding(578,16138
static int get_zeros_padding(587,16351
static int get_no_padding(614,17020
int mbedtls_cipher_finish(626,17330
int mbedtls_cipher_set_padding_mode(706,19810
int mbedtls_cipher_write_tag(754,21187
int mbedtls_cipher_check_tag(769,21692
int mbedtls_cipher_crypt(812,22773
int mbedtls_cipher_auth_encrypt(841,23560
int mbedtls_cipher_auth_decrypt(873,24751

tools/rsasign/camellia.c,2379
#define mbedtls_printf 45,1237
static void mbedtls_zeroize(52,1439
#define GET_UINT32_BE(60,1647
#define PUT_UINT32_BE(70,2027
static const unsigned char SIGMA_CHARS[SIGMA_CHARS79,2385
static const unsigned char FSb[FSb91,2817
#define SBOX1(111,3964
#define SBOX2(112,3990
#define SBOX3(113,4063
#define SBOX4(114,4136
static const unsigned char FSb[FSb118,4230
static const unsigned char FSb2[FSb2138,5568
static const unsigned char FSb3[FSb3158,6908
static const unsigned char FSb4[FSb4178,8248
#define SBOX1(198,9587
#define SBOX2(199,9613
#define SBOX3(200,9640
#define SBOX4(201,9667
static const unsigned char shifts[shifts205,9739
static const signed char indexes[indexes221,10079
static const signed char transposes[transposes245,11091
#define ROTL(264,11482
#define FL(272,11905
#define FLInv(278,12188
#define SHIFT_AND_PLACE(284,12471
static void camellia_feistel(301,13404
void mbedtls_camellia_init(326,14201
void mbedtls_camellia_free(331,14324
int mbedtls_camellia_setkey_enc(342,14537
int mbedtls_camellia_setkey_dec(447,16870
int mbedtls_camellia_crypt_ecb(495,17784
int mbedtls_camellia_crypt_cbc(558,19198
int mbedtls_camellia_crypt_cfb128(612,20526
int mbedtls_camellia_crypt_ctr(660,21696
#define CAMELLIA_TESTS_ECB 704,22980
static const unsigned char camellia_test_ecb_key[camellia_test_ecb_key706,23011
static const unsigned char camellia_test_ecb_plain[camellia_test_ecb_plain734,24187
static const unsigned char camellia_test_ecb_cipher[camellia_test_ecb_cipher742,24489
#define CAMELLIA_TESTS_CBC 765,25356
static const unsigned char camellia_test_cbc_key[camellia_test_cbc_key767,25387
static const unsigned char camellia_test_cbc_iv[camellia_test_cbc_iv782,25988
static const unsigned char camellia_test_cbc_plain[camellia_test_cbc_plain788,26155
static const unsigned char camellia_test_cbc_cipher[camellia_test_cbc_cipher799,26568
static const unsigned char camellia_test_ctr_key[camellia_test_ctr_key835,27913
static const unsigned char camellia_test_ctr_nonce_counter[camellia_test_ctr_nonce_counter845,28306
static const unsigned char camellia_test_ctr_pt[camellia_test_ctr_pt855,28709
static const unsigned char camellia_test_ctr_ct[camellia_test_ctr_ct872,29349
static const int camellia_test_ctr_len[camellia_test_ctr_len887,29987
int mbedtls_camellia_self_test(894,30115

tools/rsasign/arc4.c,427
#define mbedtls_printf 44,1218
static void mbedtls_zeroize(51,1416
void mbedtls_arc4_init(55,1544
void mbedtls_arc4_free(60,1655
void mbedtls_arc4_setup(71,1839
int mbedtls_arc4_crypt(101,2377
static const unsigned char arc4_test_key[arc4_test_key138,3171
static const unsigned char arc4_test_pt[arc4_test_pt145,3393
static const unsigned char arc4_test_ct[arc4_test_ct152,3614
int mbedtls_arc4_self_test(162,3861

tools/rsasign/aesni.c,720
#define asm 40,1219
int mbedtls_aesni_has_support(48,1322
#define AESDEC 76,2173
#define AESDECLAST 77,2222
#define AESENC 78,2271
#define AESENCLAST 79,2320
#define AESIMC 80,2369
#define AESKEYGENA 81,2418
#define PCLMULQDQ 82,2467
#define xmm0_xmm0 84,2517
#define xmm0_xmm1 85,2544
#define xmm0_xmm2 86,2571
#define xmm0_xmm3 87,2598
#define xmm0_xmm4 88,2625
#define xmm1_xmm0 89,2652
#define xmm1_xmm2 90,2679
int mbedtls_aesni_crypt_ecb(95,2753
void mbedtls_aesni_gcm_mult(141,4630
void mbedtls_aesni_inverse_key(252,9858
static void aesni_setkey_enc_128(274,10438
static void aesni_setkey_enc_192(324,12725
static void aesni_setkey_enc_256(381,15152
int mbedtls_aesni_setkey_enc(447,17972

tools/rsasign/asn1parse.c,665
#define mbedtls_calloc 42,1104
#define mbedtls_free 43,1137
static void mbedtls_zeroize(47,1249
int mbedtls_asn1_get_len(54,1415
int mbedtls_asn1_get_tag(112,2850
int mbedtls_asn1_get_bool(127,3198
int mbedtls_asn1_get_int(146,3596
int mbedtls_asn1_get_mpi(171,4124
int mbedtls_asn1_get_bitstring(189,4506
int mbedtls_asn1_get_bitstring_null(222,5364
int mbedtls_asn1_get_sequence_of(241,5784
int mbedtls_asn1_get_alg(291,7067
int mbedtls_asn1_get_alg_null(335,8050
void mbedtls_asn1_free_named_data(353,8542
void mbedtls_asn1_free_named_data_list(364,8780
mbedtls_asn1_named_data *mbedtls_asn1_find_named_data(mbedtls_asn1_find_named_data376,9043

tools/rsasign/des.c,2100
#define mbedtls_printf 45,1307
static void mbedtls_zeroize(52,1504
#define GET_UINT32_BE(60,1712
#define PUT_UINT32_BE(70,2092
static const uint32_t SB1[SB182,2481
static const uint32_t SB2[SB2102,3350
static const uint32_t SB3[SB3122,4219
static const uint32_t SB4[SB4142,5088
static const uint32_t SB5[SB5162,5957
static const uint32_t SB6[SB6182,6826
static const uint32_t SB7[SB7202,7695
static const uint32_t SB8[SB8222,8564
static const uint32_t LHs[LHs245,9479
static const uint32_t RHs[RHs253,9724
#define DES_IP(264,10006
#define DES_FP(278,10637
#define DES_ROUND(292,11260
#define SWAP(307,11913
void mbedtls_des_init(309,11973
void mbedtls_des_free(314,12081
void mbedtls_des3_init(322,12234
void mbedtls_des3_free(327,12345
static const unsigned char odd_parity_table[odd_parity_table335,12501
void mbedtls_des_key_set_parity(346,13218
int mbedtls_des_key_check_key_parity(357,13480
#define WEAK_KEY_COUNT 389,14268
static const unsigned char weak_key_table[weak_key_table391,14295
int mbedtls_des_key_check_weak(412,15279
void mbedtls_des_setkey(424,15571
int mbedtls_des_setkey_enc(497,18570
int mbedtls_des_setkey_dec(507,18783
static void des3_set2key(522,19104
int mbedtls_des3_set2key_enc(550,19747
int mbedtls_des3_set2key_dec(564,20059
static void des3_set3key(575,20315
int mbedtls_des3_set3key_enc(601,20918
int mbedtls_des3_set3key_dec(615,21230
int mbedtls_des_crypt_ecb(630,21572
int mbedtls_des_crypt_cbc(663,22203
int mbedtls_des3_crypt_ecb(717,23497
int mbedtls_des3_crypt_cbc(762,24326
static const unsigned char des3_test_keys[des3_test_keys820,25724
static const unsigned char des3_test_buf[des3_test_buf827,25933
static const unsigned char des3_test_ecb_dec[des3_test_ecb_dec832,26036
static const unsigned char des3_test_ecb_enc[des3_test_ecb_enc839,26262
static const unsigned char des3_test_iv[des3_test_iv847,26525
static const unsigned char des3_test_cbc_dec[des3_test_cbc_dec852,26628
static const unsigned char des3_test_cbc_enc[des3_test_cbc_enc859,26854
int mbedtls_des_self_test(870,27143

tools/rsasign/md.c,1069
#define mbedtls_calloc 41,1144
#define mbedtls_free 42,1177
static void mbedtls_zeroize(52,1364
static const int supported_digests[supported_digests59,1550
const int *mbedtls_md_list(mbedtls_md_list94,2113
const mbedtls_md_info_t *mbedtls_md_info_from_string(mbedtls_md_info_from_string99,2186
const mbedtls_md_info_t *mbedtls_md_info_from_type(mbedtls_md_info_from_type140,3569
void mbedtls_md_init(181,4652
void mbedtls_md_free(186,4761
int mbedtls_md_clone(203,5178
int mbedtls_md_init_ctx(219,5601
int mbedtls_md_setup(225,5748
int mbedtls_md_starts(248,6351
int mbedtls_md_update(258,6567
int mbedtls_md_finish(268,6837
int mbedtls_md(278,7084
int mbedtls_md_file(290,7386
int mbedtls_md_hmac_starts(330,8284
int mbedtls_md_hmac_update(369,9453
int mbedtls_md_hmac_finish(379,9753
int mbedtls_md_hmac_reset(398,10418
int mbedtls_md_hmac(413,10812
int mbedtls_md_process(437,11436
unsigned char mbedtls_md_get_size(447,11687
mbedtls_md_type_t mbedtls_md_get_type(455,11836
const char *mbedtls_md_get_name(mbedtls_md_get_name463,12003

tools/nandgen/nandbingen.c,687
#define mm_max 26,730
#define nn_max 27,783
#define tt_max 28,845
#define kk_max 29,910
#define rr_max 30,980
#define parallel_max 31,1048
int Verbose;34,1131
void generate_gf(36,1173
int gen_poly(122,3638
void parallel_encode_bch(240,6512
#define POLY	295,7856
void nand_randomizer(298,7883
void nand_randomizer(317,8198
struct bchinfo 336,8506
	int *alpha_to;alpha_to337,8523
	int *index_of;index_of338,8539
	int (*T_G_R)T_G_R339,8571
	int *data;data340,8594
	int mm;341,8606
	int nn;342,8615
	int tt;343,8624
	int rr;344,8633
	int kk;345,8642
	int kk_shorten;346,8651
	int nn_shorten;347,8668
	int Parallel;348,8685
	int tid;349,8700
int main(367,9272

tools/pkkeygen/oid.c,2344
#define mbedtls_snprintf 41,1090
#define ADD_LEN(51,1296
#define FN_OID_TYPED_FROM_ASN1(57,1450
#define FN_OID_GET_DESCRIPTOR_ATTR1(78,2791
#define FN_OID_GET_ATTR1(91,3448
#define FN_OID_GET_ATTR2(104,4090
#define FN_OID_GET_OID_BY_ATTR1(119,4936
#define FN_OID_GET_OID_BY_ATTR2(138,6082
    mbedtls_oid_descriptor_t    descriptor;160,7372
    const char          *short_name;short_name161,7416
} oid_x520_attr_t;162,7453
static const oid_x520_attr_t oid_x520_attr_type[oid_x520_attr_type164,7473
FN_OID_TYPED_FROM_ASN1(248,10114
    mbedtls_oid_descriptor_t    descriptor;255,10337
    int                 ext_type;256,10381
} oid_x509_ext_t;257,10415
static const oid_x509_ext_t oid_x509_ext[oid_x509_ext259,10434
FN_OID_TYPED_FROM_ASN1(287,11344
FN_OID_TYPED_FROM_ASN1(301,12172
    mbedtls_oid_descriptor_t    descriptor;310,12520
    mbedtls_md_type_t           md_alg;311,12564
    mbedtls_pk_type_t           pk_alg;312,12604
} oid_sig_alg_t;313,12644
static const oid_sig_alg_t oid_sig_alg[oid_sig_alg315,12662
FN_OID_TYPED_FROM_ASN1(409,15893
    mbedtls_oid_descriptor_t    descriptor;419,16410
    mbedtls_pk_type_t           pk_alg;420,16454
} oid_pk_alg_t;421,16494
static const oid_pk_alg_t oid_pk_alg[oid_pk_alg423,16511
FN_OID_TYPED_FROM_ASN1(443,17015
    mbedtls_oid_descriptor_t    descriptor;452,17351
    mbedtls_ecp_group_id        grp_id;453,17395
} oid_ecp_grp_t;454,17435
static const oid_ecp_grp_t oid_ecp_grp[oid_ecp_grp456,17453
FN_OID_TYPED_FROM_ASN1(530,20011
    mbedtls_oid_descriptor_t    descriptor;540,20400
    mbedtls_cipher_type_t       cipher_alg;541,20444
} oid_cipher_alg_t;542,20488
static const oid_cipher_alg_t oid_cipher_alg[oid_cipher_alg544,20509
FN_OID_TYPED_FROM_ASN1(560,20907
    mbedtls_oid_descriptor_t    descriptor;569,21190
    mbedtls_md_type_t           md_alg;570,21234
} oid_md_alg_t;571,21274
static const oid_md_alg_t oid_md_alg[oid_md_alg573,21291
FN_OID_TYPED_FROM_ASN1(625,22714
    mbedtls_oid_descriptor_t    descriptor;635,23066
    mbedtls_md_type_t           md_alg;636,23110
    mbedtls_cipher_type_t       cipher_alg;637,23150
} oid_pkcs12_pbe_alg_t;638,23194
static const oid_pkcs12_pbe_alg_t oid_pkcs12_pbe_alg[oid_pkcs12_pbe_alg640,23219
FN_OID_TYPED_FROM_ASN1(656,23781
#define OID_SAFE_SNPRINTF 660,24042

tools/pkkeygen/hmac_drbg.c,1117
#define mbedtls_printf 49,1354
static void mbedtls_zeroize(54,1520
void mbedtls_hmac_drbg_init(61,1675
void mbedtls_hmac_drbg_update(73,1951
int mbedtls_hmac_drbg_seed_buf(101,2991
int mbedtls_hmac_drbg_reseed(126,3775
int mbedtls_hmac_drbg_seed(167,4913
void mbedtls_hmac_drbg_set_prediction_resistance(223,6691
void mbedtls_hmac_drbg_set_entropy_len(232,6931
void mbedtls_hmac_drbg_set_reseed_interval(240,7079
int mbedtls_hmac_drbg_random_with_add(249,7314
int mbedtls_hmac_drbg_random(309,9165
void mbedtls_hmac_drbg_free(332,9743
int mbedtls_hmac_drbg_write_seed_file(345,10057
int mbedtls_hmac_drbg_update_seed_file(370,10633
int mbedtls_hmac_drbg_self_test(408,11501
#define OUTPUT_LEN 415,11596
static const unsigned char entropy_pr[entropy_pr418,11658
static const unsigned char result_pr[result_pr424,12060
static const unsigned char entropy_nopr[entropy_nopr434,12663
static const unsigned char result_nopr[result_nopr439,12967
static size_t test_offset;449,13561
static int hmac_drbg_self_test_entropy(450,13588
#define CHK(459,13835
int mbedtls_hmac_drbg_self_test(469,14218

tools/pkkeygen/sha256.c,1036
#define mbedtls_printf 45,1253
#define mbedtls_calloc 46,1283
#define mbedtls_free 47,1316
static void mbedtls_zeroize(54,1518
#define GET_UINT32_BE(62,1710
#define PUT_UINT32_BE(72,2101
void mbedtls_sha256_init(81,2470
void mbedtls_sha256_free(86,2587
void mbedtls_sha256_clone(94,2749
void mbedtls_sha256_starts(103,2922
static const uint32_t K[K137,3783
#define  SHR(157,4649
#define ROTR(158,4691
#define S0(160,4739
#define S1(161,4792
#define S2(163,4846
#define S3(164,4899
#define F0(166,4953
#define F1(167,4997
#define R(169,5036
#define P(175,5239
void mbedtls_sha256_process(182,5492
void mbedtls_sha256_update(241,7715
static const unsigned char sha256_padding[sha256_padding279,8537
void mbedtls_sha256_finish(290,8829
void mbedtls_sha256(326,9869
static const unsigned char sha256_test_buf[sha256_test_buf342,10284
static const int sha256_test_buflen[sha256_test_buflen349,10436
static const unsigned char sha256_test_sum[sha256_test_sum354,10499
int mbedtls_sha256_self_test(392,11905

tools/pkkeygen/sha1.c,1053
#define mbedtls_printf 44,1196
static void mbedtls_zeroize(51,1394
#define GET_UINT32_BE(59,1602
#define PUT_UINT32_BE(69,1982
void mbedtls_sha1_init(78,2340
void mbedtls_sha1_free(83,2451
void mbedtls_sha1_clone(91,2607
void mbedtls_sha1_starts(100,2770
void mbedtls_sha1_process(113,3075
#define S(134,3813
#define R(136,3873
#define P(143,4166
#define F(154,4459
#define K 155,4496
#undef K178,5139
#undef F179,5148
#define F(181,5158
#define K 182,5187
#undef K205,5830
#undef F206,5839
#define F(208,5849
#define K 209,5892
#undef K232,6535
#undef F233,6544
#define F(235,6554
#define K 236,6583
#undef K259,7226
#undef F260,7235
void mbedtls_sha1_update(273,7438
static const unsigned char sha1_padding[sha1_padding310,8232
void mbedtls_sha1_finish(321,8520
void mbedtls_sha1(352,9371
static const unsigned char sha1_test_buf[sha1_test_buf367,9741
static const int sha1_test_buflen[sha1_test_buflen374,9891
static const unsigned char sha1_test_sum[sha1_test_sum379,9952
int mbedtls_sha1_self_test(392,10435

tools/pkkeygen/ripemd160.c,1695
#define mbedtls_printf 45,1258
#define GET_UINT32_LE(53,1435
#define PUT_UINT32_LE(63,1815
static void mbedtls_zeroize(73,2293
void mbedtls_ripemd160_init(77,2405
void mbedtls_ripemd160_free(82,2531
void mbedtls_ripemd160_clone(90,2702
void mbedtls_ripemd160_starts(99,2884
void mbedtls_ripemd160_process(115,3232
#define F1(142,4135
#define F2(143,4173
#define F3(144,4224
#define F4(145,4267
#define F5(146,4318
#define S(148,4362
#define P(150,4416
#define P2(155,4575
#define F 159,4733
#define K 160,4748
#define Fp 161,4771
#define Kp 162,4786
#undef F179,5465
#undef K180,5474
#undef Fp181,5483
#undef Kp182,5493
#define F 184,5504
#define K 185,5519
#define Fp 186,5542
#define Kp 187,5557
#undef F204,6236
#undef K205,6245
#undef Fp206,6254
#undef Kp207,6264
#define F 209,6275
#define K 210,6290
#define Fp 211,6313
#define Kp 212,6328
#undef F229,7007
#undef K230,7016
#undef Fp231,7025
#undef Kp232,7035
#define F 234,7046
#define K 235,7061
#define Fp 236,7084
#define Kp 237,7099
#undef F254,7778
#undef K255,7787
#undef Fp256,7796
#undef Kp257,7806
#define F 259,7817
#define K 260,7832
#define Fp 261,7855
#define Kp 262,7870
#undef F279,8549
#undef K280,8558
#undef Fp281,8567
#undef Kp282,8577
void mbedtls_ripemd160_update(296,8914
static const unsigned char ripemd160_padding[ripemd160_padding336,9763
void mbedtls_ripemd160_finish(347,10061
void mbedtls_ripemd160(376,10910
#define TESTS 393,11421
#define KEYS 394,11439
static const char *ripemd160_test_input[ripemd160_test_input395,11457
static const unsigned char ripemd160_test_md[ripemd160_test_md408,11829
int mbedtls_ripemd160_self_test(431,12991

tools/pkkeygen/pk.c,688
static void mbedtls_zeroize(46,1253
void mbedtls_pk_init(53,1407
void mbedtls_pk_free(65,1604
const mbedtls_pk_info_t * mbedtls_pk_info_from_type(78,1869
int mbedtls_pk_setup(104,2512
int mbedtls_pk_setup_rsa_alt(121,2938
int mbedtls_pk_can_do(151,3866
static inline int pk_hashlen_helper(163,4170
int mbedtls_pk_verify(180,4528
int mbedtls_pk_verify_ext(198,5143
int mbedtls_pk_sign(256,7003
int mbedtls_pk_decrypt(275,7672
int mbedtls_pk_encrypt(293,8264
int mbedtls_pk_check_pair(311,8870
size_t mbedtls_pk_get_bitlen(337,9556
int mbedtls_pk_debug(348,9781
const char *mbedtls_pk_get_name(mbedtls_pk_get_name363,10161
mbedtls_pk_type_t mbedtls_pk_get_type(374,10373

tools/pkkeygen/error.c,131
#define mbedtls_snprintf 36,1064
#define mbedtls_time_t 37,1098
void mbedtls_strerror(153,2995
void mbedtls_strerror(699,37000

tools/pkkeygen/aes.c,3124
#define mbedtls_printf 51,1415
static void mbedtls_zeroize(58,1612
#define GET_UINT32_LE(66,1823
#define PUT_UINT32_LE(76,2203
static int aes_padlock_ace 87,2736
static const unsigned char FSb[FSb94,2837
#define FT 133,4569
#define V(200,9062
static const uint32_t FT0[FT0201,9096
#undef V202,9137
#define V(204,9147
static const uint32_t FT1[FT1205,9181
#undef V206,9222
#define V(208,9232
static const uint32_t FT2[FT2209,9266
#undef V210,9307
#define V(212,9317
static const uint32_t FT3[FT3213,9351
#undef V214,9392
#undef FT216,9402
static const unsigned char RSb[RSb221,9437
#define RT 260,11169
#define V(327,15662
static const uint32_t RT0[RT0328,15696
#undef V329,15737
#define V(331,15747
static const uint32_t RT1[RT1332,15781
#undef V333,15822
#define V(335,15832
static const uint32_t RT2[RT2336,15866
#undef V337,15907
#define V(339,15917
static const uint32_t RT3[RT3340,15951
#undef V341,15992
#undef RT343,16002
static const uint32_t RCON[RCON348,16039
static unsigned char FSb[FSb360,16278
static uint32_t FT0[FT0361,16309
static uint32_t FT1[FT1362,16335
static uint32_t FT2[FT2363,16361
static uint32_t FT3[FT3364,16387
static unsigned char RSb[RSb369,16447
static uint32_t RT0[RT0370,16478
static uint32_t RT1[RT1371,16504
static uint32_t RT2[RT2372,16530
static uint32_t RT3[RT3373,16556
static uint32_t RCON[RCON378,16609
#define ROTL8(383,16669
#define XTIME(384,16728
#define MUL(385,16793
static int aes_init_done 387,16859
static void aes_gen_tables(389,16890
void mbedtls_aes_init(467,18687
void mbedtls_aes_free(472,18795
int mbedtls_aes_setkey_enc(484,19029
int mbedtls_aes_setkey_dec(598,22523
#define AES_FROUND(663,24147
#define AES_RROUND(686,25200
int mbedtls_internal_aes_encrypt(713,26326
void mbedtls_aes_encrypt(768,28287
int mbedtls_internal_aes_decrypt(779,28583
void mbedtls_aes_decrypt(834,30544
int mbedtls_aes_crypt_ecb(844,30813
int mbedtls_aes_crypt_cbc(876,31773
int mbedtls_aes_crypt_cfb128(942,33384
int mbedtls_aes_crypt_cfb8(988,34441
int mbedtls_aes_crypt_ctr(1022,35267
static const unsigned char aes_test_ecb_dec[aes_test_ecb_dec1062,36272
static const unsigned char aes_test_ecb_enc[aes_test_ecb_enc1072,36660
static const unsigned char aes_test_cbc_dec[aes_test_cbc_dec1083,37085
static const unsigned char aes_test_cbc_enc[aes_test_cbc_enc1093,37473
static const unsigned char aes_test_cfb128_key[aes_test_cfb128_key1110,38046
static const unsigned char aes_test_cfb128_iv[aes_test_cfb128_iv1123,38599
static const unsigned char aes_test_cfb128_pt[aes_test_cfb128_pt1129,38760
static const unsigned char aes_test_cfb128_ct[aes_test_cfb128_ct1141,39233
static const unsigned char aes_test_ctr_key[aes_test_ctr_key1177,40751
static const unsigned char aes_test_ctr_nonce_counter[aes_test_ctr_nonce_counter1187,41139
static const unsigned char aes_test_ctr_pt[aes_test_ctr_pt1197,41537
static const unsigned char aes_test_ctr_ct[aes_test_ctr_ct1214,42172
static const int aes_test_ctr_len[aes_test_ctr_len1229,42805
int mbedtls_aes_self_test(1236,42928

tools/pkkeygen/md5.c,864
#define mbedtls_printf 44,1184
static void mbedtls_zeroize(51,1381
#define GET_UINT32_LE(59,1576
#define PUT_UINT32_LE(69,1956
void mbedtls_md5_init(78,2362
void mbedtls_md5_free(83,2470
void mbedtls_md5_clone(91,2623
void mbedtls_md5_starts(100,2780
void mbedtls_md5_process(112,3050
#define S(133,3777
#define P(135,3837
#define F(145,4107
#undef F164,4802
#define F(166,4812
#undef F185,5507
#define F(187,5517
#undef F206,6204
#define F(208,6214
#undef F227,6904
void mbedtls_md5_update(239,7080
static const unsigned char md5_padding[md5_padding278,7882
void mbedtls_md5_finish(289,8167
void mbedtls_md5(319,8962
static const unsigned char md5_test_buf[md5_test_buf334,9323
static const int md5_test_buflen[md5_test_buflen346,9658
static const unsigned char md5_test_sum[md5_test_sum351,9730
int mbedtls_md5_self_test(372,10580

tools/pkkeygen/rsa.c,1565
#define mbedtls_printf 64,1829
#define mbedtls_calloc 65,1859
#define mbedtls_free 66,1889
static void mbedtls_zeroize(70,1997
void mbedtls_rsa_init(77,2161
void mbedtls_rsa_set_padding(93,2510
int mbedtls_rsa_gen_key(104,2719
int mbedtls_rsa_check_pubkey(183,5133
int mbedtls_rsa_check_privkey(206,5778
int mbedtls_rsa_check_pub_priv(268,8270
int mbedtls_rsa_public(288,8767
static int rsa_prepare_blinding(335,10019
#define RSA_EXPONENT_BLINDING 388,12094
int mbedtls_rsa_private(393,12170
static void mgf_mask(569,17448
int mbedtls_rsa_rsaes_oaep_encrypt(613,18502
int mbedtls_rsa_rsaes_pkcs1_v15_encrypt(690,20859
int mbedtls_rsa_pkcs1_encrypt(756,22697
int mbedtls_rsa_rsaes_oaep_decrypt(786,23674
int mbedtls_rsa_rsaes_pkcs1_v15_decrypt(921,27306
int mbedtls_rsa_pkcs1_decrypt(1017,29849
int mbedtls_rsa_rsassa_pss_sign(1049,30944
int mbedtls_rsa_rsassa_pkcs1_v15_sign(1152,34010
int mbedtls_rsa_pkcs1_sign(1276,37574
int mbedtls_rsa_rsassa_pss_verify_ext(1308,38598
int mbedtls_rsa_rsassa_pss_verify(1434,42159
int mbedtls_rsa_rsassa_pkcs1_v15_verify(1459,43165
int mbedtls_rsa_pkcs1_verify(1589,47257
int mbedtls_rsa_copy(1620,48253
void mbedtls_rsa_free(1657,49409
#define KEY_LEN 1677,50066
#define RSA_N 1679,50087
#define RSA_E 1688,50510
#define RSA_D 1690,50535
#define RSA_P 1699,50958
#define RSA_Q 1704,51169
#define RSA_DP 1709,51380
#define RSA_DQ 1714,51591
#define RSA_QP 1719,51802
#define PT_LEN 1724,52013
#define RSA_PT 1725,52032
static int myrand(1729,52200
int mbedtls_rsa_self_test(1753,52626

tools/pkkeygen/ecp_curves.c,6213
#define inline 38,1118
#define BYTES_TO_T_UINT_4(47,1323
#define BYTES_TO_T_UINT_2(53,1605
#define BYTES_TO_T_UINT_8(56,1696
#define BYTES_TO_T_UINT_8(62,1862
#define BYTES_TO_T_UINT_4(72,2400
#define BYTES_TO_T_UINT_2(75,2503
static const mbedtls_mpi_uint secp192r1_p[secp192r1_p89,2824
static const mbedtls_mpi_uint secp192r1_b[secp192r1_b94,3094
static const mbedtls_mpi_uint secp192r1_gx[secp192r1_gx99,3364
static const mbedtls_mpi_uint secp192r1_gy[secp192r1_gy104,3635
static const mbedtls_mpi_uint secp192r1_n[secp192r1_n109,3906
static const mbedtls_mpi_uint secp224r1_p[secp224r1_p120,4311
static const mbedtls_mpi_uint secp224r1_b[secp224r1_b126,4654
static const mbedtls_mpi_uint secp224r1_gx[secp224r1_gx132,4973
static const mbedtls_mpi_uint secp224r1_gy[secp224r1_gy138,5293
static const mbedtls_mpi_uint secp224r1_n[secp224r1_n144,5613
static const mbedtls_mpi_uint secp256r1_p[secp256r1_p156,6067
static const mbedtls_mpi_uint secp256r1_b[secp256r1_b162,6410
static const mbedtls_mpi_uint secp256r1_gx[secp256r1_gx168,6753
static const mbedtls_mpi_uint secp256r1_gy[secp256r1_gy174,7097
static const mbedtls_mpi_uint secp256r1_n[secp256r1_n180,7441
static const mbedtls_mpi_uint secp384r1_p[secp384r1_p192,7919
static const mbedtls_mpi_uint secp384r1_b[secp384r1_b200,8408
static const mbedtls_mpi_uint secp384r1_gx[secp384r1_gx208,8897
static const mbedtls_mpi_uint secp384r1_gy[secp384r1_gy216,9387
static const mbedtls_mpi_uint secp384r1_n[secp384r1_n224,9877
static const mbedtls_mpi_uint secp521r1_p[secp521r1_p238,10501
static const mbedtls_mpi_uint secp521r1_b[secp521r1_b249,11173
static const mbedtls_mpi_uint secp521r1_gx[secp521r1_gx260,11845
static const mbedtls_mpi_uint secp521r1_gy[secp521r1_gy271,12518
static const mbedtls_mpi_uint secp521r1_n[secp521r1_n282,13191
static const mbedtls_mpi_uint secp192k1_p[secp192k1_p296,13956
static const mbedtls_mpi_uint secp192k1_a[secp192k1_a301,14226
static const mbedtls_mpi_uint secp192k1_b[secp192k1_b304,14314
static const mbedtls_mpi_uint secp192k1_gx[secp192k1_gx307,14402
static const mbedtls_mpi_uint secp192k1_gy[secp192k1_gy312,14673
static const mbedtls_mpi_uint secp192k1_n[secp192k1_n317,14944
static const mbedtls_mpi_uint secp224k1_p[secp224k1_p325,15307
static const mbedtls_mpi_uint secp224k1_a[secp224k1_a331,15626
static const mbedtls_mpi_uint secp224k1_b[secp224k1_b334,15714
static const mbedtls_mpi_uint secp224k1_gx[secp224k1_gx337,15802
static const mbedtls_mpi_uint secp224k1_gy[secp224k1_gy343,16122
static const mbedtls_mpi_uint secp224k1_n[secp224k1_n349,16442
static const mbedtls_mpi_uint secp256k1_p[secp256k1_p358,16878
static const mbedtls_mpi_uint secp256k1_a[secp256k1_a364,17221
static const mbedtls_mpi_uint secp256k1_b[secp256k1_b367,17309
static const mbedtls_mpi_uint secp256k1_gx[secp256k1_gx370,17397
static const mbedtls_mpi_uint secp256k1_gy[secp256k1_gy376,17741
static const mbedtls_mpi_uint secp256k1_n[secp256k1_n382,18085
static const mbedtls_mpi_uint brainpoolP256r1_p[brainpoolP256r1_p394,18582
static const mbedtls_mpi_uint brainpoolP256r1_a[brainpoolP256r1_a400,18931
static const mbedtls_mpi_uint brainpoolP256r1_b[brainpoolP256r1_b406,19280
static const mbedtls_mpi_uint brainpoolP256r1_gx[brainpoolP256r1_gx412,19629
static const mbedtls_mpi_uint brainpoolP256r1_gy[brainpoolP256r1_gy418,19979
static const mbedtls_mpi_uint brainpoolP256r1_n[brainpoolP256r1_n424,20329
static const mbedtls_mpi_uint brainpoolP384r1_p[brainpoolP384r1_p436,20830
static const mbedtls_mpi_uint brainpoolP384r1_a[brainpoolP384r1_a444,21325
static const mbedtls_mpi_uint brainpoolP384r1_b[brainpoolP384r1_b452,21820
static const mbedtls_mpi_uint brainpoolP384r1_gx[brainpoolP384r1_gx460,22315
static const mbedtls_mpi_uint brainpoolP384r1_gy[brainpoolP384r1_gy468,22811
static const mbedtls_mpi_uint brainpoolP384r1_n[brainpoolP384r1_n476,23307
static const mbedtls_mpi_uint brainpoolP512r1_p[brainpoolP512r1_p490,23954
static const mbedtls_mpi_uint brainpoolP512r1_a[brainpoolP512r1_a500,24595
static const mbedtls_mpi_uint brainpoolP512r1_b[brainpoolP512r1_b510,25236
static const mbedtls_mpi_uint brainpoolP512r1_gx[brainpoolP512r1_gx520,25877
static const mbedtls_mpi_uint brainpoolP512r1_gy[brainpoolP512r1_gy530,26519
static const mbedtls_mpi_uint brainpoolP512r1_n[brainpoolP512r1_n540,27161
static inline void ecp_mpi_load(556,27960
static inline void ecp_mpi_set1(566,28187
static int ecp_group_load(577,28384
#define NIST_MODP(621,29813
#define NIST_MODP(623,29874
#define LOAD_GROUP_A(640,30360
#define LOAD_GROUP(648,30792
static int ecp_use_curve25519(660,31336
int mbedtls_ecp_group_load(693,32320
static inline void add64(801,36246
static inline void carry64(814,36639
#define WIDTH 824,36880
#define A(825,36931
#define ADD(826,36968
#define NEXT 827,37011
#define LAST 828,37060
static int ecp_mod_p192(833,37189
#undef WIDTH853,37677
#undef A854,37690
#undef ADD855,37699
#undef NEXT856,37710
#undef LAST857,37722
#define LOAD32 879,38558
#define MAX32 883,38640
#define A(884,38665
#define STORE32 885,38693
#define MAX32 889,38779
#define A(890,38808
#define STORE32 891,38887
static inline void add32(905,39396
static inline void sub32(911,39524
#define ADD(917,39652
#define SUB(918,39699
#define INIT(924,39831
#define NEXT 940,40786
#define LAST 948,41025
static inline int fix_negative(958,41410
static int ecp_mod_p224(985,41995
static int ecp_mod_p256(1006,42717
static int ecp_mod_p384(1043,43920
#undef A1088,45513
#undef LOAD321089,45522
#undef STORE321090,45536
#undef MAX321091,45551
#undef INIT1092,45564
#undef NEXT1093,45576
#undef LAST1094,45588
#define P521_WIDTH 1107,45985
#define P521_MASK 1110,46115
static int ecp_mod_p521(1116,46253
#undef P521_WIDTH1150,47173
#undef P521_MASK1151,47191
#define P255_WIDTH 1159,47388
static int ecp_mod_p255(1165,47563
#define P_KOBLITZ_MAX 1210,48847
#define P_KOBLITZ_R 1211,48931
static inline int ecp_mod_koblitz(1212,49011
static int ecp_mod_p192k1(1286,51120
static int ecp_mod_p224k1(1300,51595
static int ecp_mod_p256k1(1319,52172

tools/pkkeygen/gen_key.c,774
#define mbedtls_printf 32,959
#define DEV_RANDOM_THRESHOLD 52,1418
int dev_random_entropy_poll(54,1458
#define DFL_EC_CURVE 91,2283
#define DFL_EC_CURVE 93,2354
#define USAGE_DEV_RANDOM 97,2443
#define USAGE_DEV_RANDOM 100,2521
#define FORMAT_PEM 103,2588
#define FORMAT_DER 104,2622
#define DFL_TYPE 106,2657
#define DFL_RSA_KEYSIZE 107,2704
#define DFL_FILENAME 108,2741
#define DFL_FORMAT 109,2787
#define DFL_USE_DEV_RANDOM 110,2830
#define USAGE 112,2865
int main(126,3523
struct options138,3794
    int type;140,3811
    int rsa_keysize;141,3886
    int ec_curve;142,3961
    const char *filename;filename143,4036
    int format;144,4111
    int use_dev_random;145,4186
} opt;146,4261
static int write_private_key(148,4269
int main(187,5114

tools/pkkeygen/ecdsa.c,465
static int derive_mpi(49,1261
int mbedtls_ecdsa_sign(72,2011
int mbedtls_ecdsa_sign_det(165,5083
int mbedtls_ecdsa_verify(203,6436
static int ecdsa_signature_to_asn1(288,8919
int mbedtls_ecdsa_write_signature(312,9673
int mbedtls_ecdsa_write_signature_det(348,10708
int mbedtls_ecdsa_read_signature(361,11146
int mbedtls_ecdsa_genkey(412,12440
int mbedtls_ecdsa_from_keypair(422,12794
void mbedtls_ecdsa_init(439,13200
void mbedtls_ecdsa_free(447,13319

tools/pkkeygen/bignum.c,2422
#define mbedtls_printf 56,1517
#define mbedtls_calloc 57,1551
#define mbedtls_free 58,1584
static void mbedtls_mpi_zeroize(62,1696
#define ciL 66,1827
#define biL 67,1898
#define biH 68,1959
#define MPI_SIZE_T_MAX 70,2021
#define BITS_TO_LIMBS(76,2206
#define CHARS_TO_LIMBS(77,2267
void mbedtls_mpi_init(82,2358
void mbedtls_mpi_free(95,2514
int mbedtls_mpi_grow(114,2801
int mbedtls_mpi_shrink(144,3479
int mbedtls_mpi_copy(180,4186
void mbedtls_mpi_swap(214,4706
int mbedtls_mpi_safe_cond_assign(228,5115
int mbedtls_mpi_safe_cond_swap(256,5905
int mbedtls_mpi_lset(290,6660
int mbedtls_mpi_get_bit(308,6950
int mbedtls_mpi_set_bit(319,7174
size_t mbedtls_mpi_lsb(347,7747
static size_t mbedtls_clz(362,8056
size_t mbedtls_mpi_bitlen(380,8338
size_t mbedtls_mpi_size(399,8647
static int mpi_get_digit(407,8804
int mbedtls_mpi_read_string(424,9186
static int mpi_write_hlp(496,10832
int mbedtls_mpi_write_string(523,11421
int mbedtls_mpi_read_file(600,13049
int mbedtls_mpi_write_file(633,13963
int mbedtls_mpi_read_binary(672,14858
int mbedtls_mpi_write_binary(695,15401
int mbedtls_mpi_shift_l(715,15830
int mbedtls_mpi_shift_r(765,16703
int mbedtls_mpi_cmp_abs(808,17489
int mbedtls_mpi_cmp_mpi(838,18052
int mbedtls_mpi_cmp_int(871,18718
int mbedtls_mpi_add_abs(887,19024
static void mpi_sub_hlp(943,20092
int mbedtls_mpi_sub_abs(964,20499
int mbedtls_mpi_add_mpi(1007,21265
int mbedtls_mpi_sub_mpi(1038,21858
int mbedtls_mpi_add_int(1069,22448
int mbedtls_mpi_sub_int(1085,22764
void mpi_mul_hlp(1109,23312
int mbedtls_mpi_mul_mpi(1173,24568
int mbedtls_mpi_mul_int(1210,25438
static mbedtls_mpi_uint mbedtls_int_div_int(1227,25792
int mbedtls_mpi_div_mpi(1322,27953
int mbedtls_mpi_div_int(1437,31354
int mbedtls_mpi_mod_mpi(1453,31679
int mbedtls_mpi_mod_int(1476,32205
static void mpi_montg_init(1533,33239
static int mpi_montmul(1550,33584
static int mpi_montred(1593,34546
int mbedtls_mpi_exp_mod(1607,34859
int mbedtls_mpi_gcd(1815,40014
int mbedtls_mpi_fill_random(1871,41615
int mbedtls_mpi_inv_mod(1891,42135
static const int small_prime[small_prime1985,45345
static int mpi_check_small_factors(2019,46724
static int mpi_miller_rabin(2046,47301
int mbedtls_mpi_is_prime(2150,50232
int mbedtls_mpi_gen_prime(2182,50902
#define GCD_PAIR_COUNT 2275,53597
static const int gcd_pairs[gcd_pairs2277,53624
int mbedtls_mpi_self_test(2287,53781

tools/pkkeygen/entropy.c,813
#define mbedtls_printf 54,1477
static void mbedtls_zeroize(63,1713
#define ENTROPY_MAX_LOOP 67,1825
void mbedtls_entropy_init(69,1906
void mbedtls_entropy_free(123,3958
int mbedtls_entropy_add_source(134,4246
static int entropy_update(171,5151
int mbedtls_entropy_update_manual(204,6098
static int entropy_gather_internal(227,6690
int mbedtls_entropy_gather(270,7771
int mbedtls_entropy_func(289,8179
int mbedtls_entropy_update_nv_seed(385,10886
int mbedtls_entropy_write_seed_file(406,11631
int mbedtls_entropy_update_seed_file(431,12267
static int entropy_dummy_source(466,13102
static int mbedtls_entropy_source_self_test_gather(480,13406
static int mbedtls_entropy_source_self_test_check_bits(506,13941
int mbedtls_entropy_source_self_test(533,14889
int mbedtls_entropy_self_test(581,16345

tools/pkkeygen/asn1write.c,698
#define mbedtls_calloc 38,1055
#define mbedtls_free 39,1088
int mbedtls_asn1_write_len(42,1128
int mbedtls_asn1_write_tag(102,2507
int mbedtls_asn1_write_raw_buffer(112,2714
int mbedtls_asn1_write_mpi(128,3105
int mbedtls_asn1_write_null(165,4049
int mbedtls_asn1_write_oid(178,4369
int mbedtls_asn1_write_algorithm_identifier(192,4868
int mbedtls_asn1_write_bool(213,5590
int mbedtls_asn1_write_int(230,6027
int mbedtls_asn1_write_printable_string(260,6820
int mbedtls_asn1_write_ia5_string(275,7345
int mbedtls_asn1_write_bitstring(290,7852
int mbedtls_asn1_write_octet_string(317,8580
mbedtls_asn1_named_data *mbedtls_asn1_store_named_data(mbedtls_asn1_store_named_data331,9050

tools/pkkeygen/pem.c,416
#define mbedtls_calloc 43,1214
#define mbedtls_free 44,1247
static void mbedtls_zeroize(49,1392
void mbedtls_pem_init(53,1504
static int pem_get_iv(63,1806
static void pem_pbkdf1(85,2365
static int pem_des_decrypt(137,3647
static int pem_des3_decrypt(164,4364
static int pem_aes_decrypt(193,5162
int mbedtls_pem_read_buffer(221,5989
void mbedtls_pem_free(411,12071
int mbedtls_pem_write_buffer(421,12313

tools/pkkeygen/mbedtls/dhm.h,1213
#define MBEDTLS_DHM_H24,821
#define MBEDTLS_ERR_DHM_BAD_INPUT_DATA 31,891
#define MBEDTLS_ERR_DHM_READ_PARAMS_FAILED 32,1000
#define MBEDTLS_ERR_DHM_MAKE_PARAMS_FAILED 33,1113
#define MBEDTLS_ERR_DHM_READ_PUBLIC_FAILED 34,1225
#define MBEDTLS_ERR_DHM_MAKE_PUBLIC_FAILED 35,1337
#define MBEDTLS_ERR_DHM_CALC_SECRET_FAILED 36,1447
#define MBEDTLS_ERR_DHM_INVALID_FORMAT 37,1560
#define MBEDTLS_ERR_DHM_ALLOC_FAILED 38,1678
#define MBEDTLS_ERR_DHM_FILE_IO_ERROR 39,1782
#define MBEDTLS_DHM_RFC3526_MODP_2048_P 55,2316
#define MBEDTLS_DHM_RFC3526_MODP_2048_G 68,2982
#define MBEDTLS_DHM_RFC3526_MODP_3072_P 70,3037
#define MBEDTLS_DHM_RFC3526_MODP_3072_G 88,4004
#define MBEDTLS_DHM_RFC3526_MODP_4096_P 90,4059
#define MBEDTLS_DHM_RFC3526_MODP_4096_G 114,5337
#define MBEDTLS_DHM_RFC5114_MODP_2048_P 116,5392
#define MBEDTLS_DHM_RFC5114_MODP_2048_G 129,6058
    size_t len;151,6819
    mbedtls_mpi P;152,6862
    mbedtls_mpi G;153,6913
    mbedtls_mpi X;154,6964
    mbedtls_mpi GX;155,7015
    mbedtls_mpi GY;156,7066
    mbedtls_mpi K;157,7117
    mbedtls_mpi RP;158,7168
    mbedtls_mpi Vi;159,7219
    mbedtls_mpi Vf;160,7270
    mbedtls_mpi pX;161,7321
mbedtls_dhm_context;163,7374

tools/pkkeygen/mbedtls/platform.h,1417
#define MBEDTLS_PLATFORM_H24,832
#define MBEDTLS_PLATFORM_STD_SNPRINTF 54,1441
#define MBEDTLS_PLATFORM_STD_SNPRINTF 56,1552
#define MBEDTLS_PLATFORM_STD_PRINTF 60,1690
#define MBEDTLS_PLATFORM_STD_FPRINTF 63,1816
#define MBEDTLS_PLATFORM_STD_CALLOC 66,1941
#define MBEDTLS_PLATFORM_STD_FREE 69,2066
#define MBEDTLS_PLATFORM_STD_EXIT 72,2186
#define MBEDTLS_PLATFORM_STD_TIME 75,2305
#define MBEDTLS_PLATFORM_STD_EXIT_SUCCESS 78,2436
#define MBEDTLS_PLATFORM_STD_EXIT_FAILURE 81,2581
#define MBEDTLS_PLATFORM_STD_NV_SEED_READ 85,2753
#define MBEDTLS_PLATFORM_STD_NV_SEED_WRITE 88,2887
#define MBEDTLS_PLATFORM_STD_NV_SEED_FILE 91,3021
#define mbedtls_free 109,3510
#define mbedtls_calloc 110,3565
#define mbedtls_free 129,4252
#define mbedtls_calloc 130,4284
#define mbedtls_fprintf 152,4936
#define mbedtls_fprintf 154,5000
#define mbedtls_printf 174,5572
#define mbedtls_printf 176,5635
#define mbedtls_snprintf 208,6803
#define mbedtls_snprintf 210,6868
#define mbedtls_exit 230,7372
#define mbedtls_exit 232,7429
#define MBEDTLS_EXIT_SUCCESS 240,7619
#define MBEDTLS_EXIT_SUCCESS 242,7688
#define MBEDTLS_EXIT_FAILURE 245,7773
#define MBEDTLS_EXIT_FAILURE 247,7842
#define mbedtls_nv_seed_read 282,9147
#define mbedtls_nv_seed_write 283,9215
#define mbedtls_nv_seed_read 285,9290
#define mbedtls_nv_seed_write 286,9356
    char dummy;300,9734
mbedtls_platform_context;302,9813

tools/pkkeygen/mbedtls/ecp.h,2211
#define MBEDTLS_ECP_H24,813
#define MBEDTLS_ERR_ECP_BAD_INPUT_DATA 31,883
#define MBEDTLS_ERR_ECP_BUFFER_TOO_SMALL 32,992
#define MBEDTLS_ERR_ECP_FEATURE_UNAVAILABLE 33,1104
#define MBEDTLS_ERR_ECP_VERIFY_FAILED 34,1210
#define MBEDTLS_ERR_ECP_ALLOC_FAILED 35,1313
#define MBEDTLS_ERR_ECP_RANDOM_FAILED 36,1414
#define MBEDTLS_ERR_ECP_INVALID_KEY 37,1550
#define MBEDTLS_ERR_ECP_SIG_LEN_MISMATCH 38,1656
    MBEDTLS_ECP_DP_NONE 64,2443
    MBEDTLS_ECP_DP_SECP192R1,65,2472
    MBEDTLS_ECP_DP_SECP224R1,66,2536
    MBEDTLS_ECP_DP_SECP256R1,67,2600
    MBEDTLS_ECP_DP_SECP384R1,68,2664
    MBEDTLS_ECP_DP_SECP521R1,69,2728
    MBEDTLS_ECP_DP_BP256R1,70,2792
    MBEDTLS_ECP_DP_BP384R1,71,2860
    MBEDTLS_ECP_DP_BP512R1,72,2928
    MBEDTLS_ECP_DP_CURVE25519,73,2996
    MBEDTLS_ECP_DP_SECP192K1,74,3070
    MBEDTLS_ECP_DP_SECP224K1,75,3138
    MBEDTLS_ECP_DP_SECP256K1,76,3206
} mbedtls_ecp_group_id;77,3274
#define MBEDTLS_ECP_DP_MAX 84,3402
    mbedtls_ecp_group_id grp_id;91,3508
    uint16_t tls_id;92,3579
    uint16_t bit_size;93,3650
    const char *name;name94,3721
} mbedtls_ecp_curve_info;95,3792
    mbedtls_mpi X;108,4266
    mbedtls_mpi Y;109,4329
    mbedtls_mpi Z;110,4392
mbedtls_ecp_point;112,4457
    mbedtls_ecp_group_id id;140,5708
    mbedtls_mpi P;141,5795
    mbedtls_mpi A;142,5882
    mbedtls_mpi B;143,5969
    mbedtls_ecp_point G;144,6056
    mbedtls_mpi N;145,6143
    size_t pbits;146,6230
    size_t nbits;147,6309
    unsigned int h;148,6388
    int (*modp)modp149,6467
    int (*t_pre)t_pre150,6554
    int (*t_post)t_post151,6641
    void *t_data;t_data152,6728
    mbedtls_ecp_point *T;T153,6807
    size_t T_size;154,6894
mbedtls_ecp_group;156,6975
    mbedtls_ecp_group grp;167,7218
    mbedtls_mpi d;168,7293
    mbedtls_ecp_point Q;169,7368
mbedtls_ecp_keypair;171,7445
#define MBEDTLS_ECP_MAX_BITS 185,7771
#define MBEDTLS_ECP_MAX_BYTES 188,7853
#define MBEDTLS_ECP_MAX_PT_LEN 189,7923
#define MBEDTLS_ECP_WINDOW_SIZE 212,8897
#define MBEDTLS_ECP_FIXED_POINT_OPTIM 227,9457
#define MBEDTLS_ECP_PF_UNCOMPRESSED 235,9680
#define MBEDTLS_ECP_PF_COMPRESSED 236,9757
#define MBEDTLS_ECP_TLS_NAMED_CURVE 241,9878

tools/pkkeygen/mbedtls/ssl.h,17956
#define MBEDTLS_SSL_H24,805
#define MBEDTLS_ERR_SSL_FEATURE_UNAVAILABLE 61,1342
#define MBEDTLS_ERR_SSL_BAD_INPUT_DATA 62,1457
#define MBEDTLS_ERR_SSL_INVALID_MAC 63,1566
#define MBEDTLS_ERR_SSL_INVALID_RECORD 64,1681
#define MBEDTLS_ERR_SSL_CONN_EOF 65,1792
#define MBEDTLS_ERR_SSL_UNKNOWN_CIPHER 66,1900
#define MBEDTLS_ERR_SSL_NO_CIPHER_CHOSEN 67,2007
#define MBEDTLS_ERR_SSL_NO_RNG 68,2140
#define MBEDTLS_ERR_SSL_NO_CLIENT_CERTIFICATE 69,2254
#define MBEDTLS_ERR_SSL_CERTIFICATE_TOO_LARGE 70,2420
#define MBEDTLS_ERR_SSL_CERTIFICATE_REQUIRED 71,2562
#define MBEDTLS_ERR_SSL_PRIVATE_KEY_REQUIRED 72,2695
#define MBEDTLS_ERR_SSL_CA_CHAIN_REQUIRED 73,2832
#define MBEDTLS_ERR_SSL_UNEXPECTED_MESSAGE 74,2952
#define MBEDTLS_ERR_SSL_FATAL_ALERT_MESSAGE 75,3077
#define MBEDTLS_ERR_SSL_PEER_VERIFY_FAILED 76,3202
#define MBEDTLS_ERR_SSL_PEER_CLOSE_NOTIFY 77,3310
#define MBEDTLS_ERR_SSL_BAD_HS_CLIENT_HELLO 78,3449
#define MBEDTLS_ERR_SSL_BAD_HS_SERVER_HELLO 79,3580
#define MBEDTLS_ERR_SSL_BAD_HS_CERTIFICATE 80,3711
#define MBEDTLS_ERR_SSL_BAD_HS_CERTIFICATE_REQUEST 81,3842
#define MBEDTLS_ERR_SSL_BAD_HS_SERVER_KEY_EXCHANGE 82,3980
#define MBEDTLS_ERR_SSL_BAD_HS_SERVER_HELLO_DONE 83,4117
#define MBEDTLS_ERR_SSL_BAD_HS_CLIENT_KEY_EXCHANGE 84,4252
#define MBEDTLS_ERR_SSL_BAD_HS_CLIENT_KEY_EXCHANGE_RP 85,4389
#define MBEDTLS_ERR_SSL_BAD_HS_CLIENT_KEY_EXCHANGE_CS 86,4552
#define MBEDTLS_ERR_SSL_BAD_HS_CERTIFICATE_VERIFY 87,4720
#define MBEDTLS_ERR_SSL_BAD_HS_CHANGE_CIPHER_SPEC 88,4857
#define MBEDTLS_ERR_SSL_BAD_HS_FINISHED 89,4993
#define MBEDTLS_ERR_SSL_ALLOC_FAILED 90,5121
#define MBEDTLS_ERR_SSL_HW_ACCEL_FAILED 91,5221
#define MBEDTLS_ERR_SSL_HW_ACCEL_FALLTHROUGH 92,5347
#define MBEDTLS_ERR_SSL_COMPRESSION_FAILED 93,5479
#define MBEDTLS_ERR_SSL_BAD_HS_PROTOCOL_VERSION 94,5607
#define MBEDTLS_ERR_SSL_BAD_HS_NEW_SESSION_TICKET 95,5731
#define MBEDTLS_ERR_SSL_SESSION_TICKET_EXPIRED 96,5867
#define MBEDTLS_ERR_SSL_PK_TYPE_MISMATCH 97,5970
#define MBEDTLS_ERR_SSL_UNKNOWN_IDENTITY 98,6124
#define MBEDTLS_ERR_SSL_INTERNAL_ERROR 99,6244
#define MBEDTLS_ERR_SSL_COUNTER_WRAPPING 100,6381
#define MBEDTLS_ERR_SSL_WAITING_SERVER_HELLO_RENEGO 101,6512
#define MBEDTLS_ERR_SSL_HELLO_VERIFY_REQUIRED 102,6639
#define MBEDTLS_ERR_SSL_BUFFER_TOO_SMALL 103,6760
#define MBEDTLS_ERR_SSL_NO_USABLE_CIPHERSUITE 104,6887
#define MBEDTLS_ERR_SSL_WANT_READ 105,7055
#define MBEDTLS_ERR_SSL_WANT_WRITE 106,7163
#define MBEDTLS_ERR_SSL_TIMEOUT 107,7272
#define MBEDTLS_ERR_SSL_CLIENT_RECONNECT 108,7372
#define MBEDTLS_ERR_SSL_UNEXPECTED_RECORD 109,7500
#define MBEDTLS_ERR_SSL_NON_FATAL 110,7622
#define MBEDTLS_ERR_SSL_INVALID_VERIFY_HASH 111,7753
#define MBEDTLS_SSL_MAJOR_VERSION_3 116,7911
#define MBEDTLS_SSL_MINOR_VERSION_0 117,7961
#define MBEDTLS_SSL_MINOR_VERSION_1 118,8030
#define MBEDTLS_SSL_MINOR_VERSION_2 119,8099
#define MBEDTLS_SSL_MINOR_VERSION_3 120,8168
#define MBEDTLS_SSL_TRANSPORT_STREAM 122,8238
#define MBEDTLS_SSL_TRANSPORT_DATAGRAM 123,8307
#define MBEDTLS_SSL_MAX_HOST_NAME_LEN 125,8377
#define MBEDTLS_SSL_MAX_FRAG_LEN_NONE 129,8608
#define MBEDTLS_SSL_MAX_FRAG_LEN_512 130,8695
#define MBEDTLS_SSL_MAX_FRAG_LEN_1024 131,8782
#define MBEDTLS_SSL_MAX_FRAG_LEN_2048 132,8869
#define MBEDTLS_SSL_MAX_FRAG_LEN_4096 133,8956
#define MBEDTLS_SSL_MAX_FRAG_LEN_INVALID 134,9043
#define MBEDTLS_SSL_IS_CLIENT 136,9131
#define MBEDTLS_SSL_IS_SERVER 137,9181
#define MBEDTLS_SSL_IS_NOT_FALLBACK 139,9232
#define MBEDTLS_SSL_IS_FALLBACK 140,9282
#define MBEDTLS_SSL_EXTENDED_MS_DISABLED 142,9333
#define MBEDTLS_SSL_EXTENDED_MS_ENABLED 143,9383
#define MBEDTLS_SSL_ETM_DISABLED 145,9434
#define MBEDTLS_SSL_ETM_ENABLED 146,9484
#define MBEDTLS_SSL_COMPRESS_NULL 148,9535
#define MBEDTLS_SSL_COMPRESS_DEFLATE 149,9585
#define MBEDTLS_SSL_VERIFY_NONE 151,9636
#define MBEDTLS_SSL_VERIFY_OPTIONAL 152,9686
#define MBEDTLS_SSL_VERIFY_REQUIRED 153,9736
#define MBEDTLS_SSL_VERIFY_UNSET 154,9786
#define MBEDTLS_SSL_LEGACY_RENEGOTIATION 156,9870
#define MBEDTLS_SSL_SECURE_RENEGOTIATION 157,9920
#define MBEDTLS_SSL_RENEGOTIATION_DISABLED 159,9971
#define MBEDTLS_SSL_RENEGOTIATION_ENABLED 160,10021
#define MBEDTLS_SSL_ANTI_REPLAY_DISABLED 162,10072
#define MBEDTLS_SSL_ANTI_REPLAY_ENABLED 163,10122
#define MBEDTLS_SSL_RENEGOTIATION_NOT_ENFORCED 165,10173
#define MBEDTLS_SSL_RENEGO_MAX_RECORDS_DEFAULT 166,10224
#define MBEDTLS_SSL_LEGACY_NO_RENEGOTIATION 168,10276
#define MBEDTLS_SSL_LEGACY_ALLOW_RENEGOTIATION 169,10326
#define MBEDTLS_SSL_LEGACY_BREAK_HANDSHAKE 170,10376
#define MBEDTLS_SSL_TRUNC_HMAC_DISABLED 172,10427
#define MBEDTLS_SSL_TRUNC_HMAC_ENABLED 173,10477
#define MBEDTLS_SSL_TRUNCATED_HMAC_LEN 174,10527
#define MBEDTLS_SSL_SESSION_TICKETS_DISABLED 176,10614
#define MBEDTLS_SSL_SESSION_TICKETS_ENABLED 177,10665
#define MBEDTLS_SSL_CBC_RECORD_SPLITTING_DISABLED 179,10717
#define MBEDTLS_SSL_CBC_RECORD_SPLITTING_ENABLED 180,10772
#define MBEDTLS_SSL_ARC4_ENABLED 182,10828
#define MBEDTLS_SSL_ARC4_DISABLED 183,10878
#define MBEDTLS_SSL_PRESET_DEFAULT 185,10929
#define MBEDTLS_SSL_PRESET_SUITEB 186,10979
#define MBEDTLS_SSL_CERT_REQ_CA_LIST_ENABLED 188,11030
#define MBEDTLS_SSL_CERT_REQ_CA_LIST_DISABLED 189,11083
#define MBEDTLS_SSL_DTLS_TIMEOUT_DFL_MIN 195,11269
#define MBEDTLS_SSL_DTLS_TIMEOUT_DFL_MAX 196,11318
#define MBEDTLS_SSL_DEFAULT_TICKET_LIFETIME 207,11627
#define MBEDTLS_SSL_MAX_CONTENT_LEN 222,12274
#define MBEDTLS_SSL_VERIFY_DATA_MAX_LEN 231,12513
#define MBEDTLS_SSL_VERIFY_DATA_MAX_LEN 233,12562
#define MBEDTLS_SSL_EMPTY_RENEGOTIATION_INFO 239,12659
#define MBEDTLS_SSL_FALLBACK_SCSV_VALUE 240,12745
#define MBEDTLS_SSL_HASH_NONE 246,12922
#define MBEDTLS_SSL_HASH_MD5 247,12969
#define MBEDTLS_SSL_HASH_SHA1 248,13016
#define MBEDTLS_SSL_HASH_SHA224 249,13063
#define MBEDTLS_SSL_HASH_SHA256 250,13110
#define MBEDTLS_SSL_HASH_SHA384 251,13157
#define MBEDTLS_SSL_HASH_SHA512 252,13204
#define MBEDTLS_SSL_SIG_ANON 254,13252
#define MBEDTLS_SSL_SIG_RSA 255,13299
#define MBEDTLS_SSL_SIG_ECDSA 256,13346
#define MBEDTLS_SSL_CERT_TYPE_RSA_SIGN 262,13481
#define MBEDTLS_SSL_CERT_TYPE_ECDSA_SIGN 263,13528
#define MBEDTLS_SSL_MSG_CHANGE_CIPHER_SPEC 268,13621
#define MBEDTLS_SSL_MSG_ALERT 269,13671
#define MBEDTLS_SSL_MSG_HANDSHAKE 270,13721
#define MBEDTLS_SSL_MSG_APPLICATION_DATA 271,13771
#define MBEDTLS_SSL_ALERT_LEVEL_WARNING 273,13822
#define MBEDTLS_SSL_ALERT_LEVEL_FATAL 274,13872
#define MBEDTLS_SSL_ALERT_MSG_CLOSE_NOTIFY 276,13923
#define MBEDTLS_SSL_ALERT_MSG_UNEXPECTED_MESSAGE 277,13990
#define MBEDTLS_SSL_ALERT_MSG_BAD_RECORD_MAC 278,14057
#define MBEDTLS_SSL_ALERT_MSG_DECRYPTION_FAILED 279,14124
#define MBEDTLS_SSL_ALERT_MSG_RECORD_OVERFLOW 280,14191
#define MBEDTLS_SSL_ALERT_MSG_DECOMPRESSION_FAILURE 281,14258
#define MBEDTLS_SSL_ALERT_MSG_HANDSHAKE_FAILURE 282,14325
#define MBEDTLS_SSL_ALERT_MSG_NO_CERT 283,14392
#define MBEDTLS_SSL_ALERT_MSG_BAD_CERT 284,14459
#define MBEDTLS_SSL_ALERT_MSG_UNSUPPORTED_CERT 285,14526
#define MBEDTLS_SSL_ALERT_MSG_CERT_REVOKED 286,14593
#define MBEDTLS_SSL_ALERT_MSG_CERT_EXPIRED 287,14660
#define MBEDTLS_SSL_ALERT_MSG_CERT_UNKNOWN 288,14727
#define MBEDTLS_SSL_ALERT_MSG_ILLEGAL_PARAMETER 289,14794
#define MBEDTLS_SSL_ALERT_MSG_UNKNOWN_CA 290,14861
#define MBEDTLS_SSL_ALERT_MSG_ACCESS_DENIED 291,14928
#define MBEDTLS_SSL_ALERT_MSG_DECODE_ERROR 292,14995
#define MBEDTLS_SSL_ALERT_MSG_DECRYPT_ERROR 293,15062
#define MBEDTLS_SSL_ALERT_MSG_EXPORT_RESTRICTION 294,15129
#define MBEDTLS_SSL_ALERT_MSG_PROTOCOL_VERSION 295,15196
#define MBEDTLS_SSL_ALERT_MSG_INSUFFICIENT_SECURITY 296,15263
#define MBEDTLS_SSL_ALERT_MSG_INTERNAL_ERROR 297,15330
#define MBEDTLS_SSL_ALERT_MSG_INAPROPRIATE_FALLBACK 298,15397
#define MBEDTLS_SSL_ALERT_MSG_USER_CANCELED 299,15464
#define MBEDTLS_SSL_ALERT_MSG_NO_RENEGOTIATION 300,15531
#define MBEDTLS_SSL_ALERT_MSG_UNSUPPORTED_EXT 301,15598
#define MBEDTLS_SSL_ALERT_MSG_UNRECOGNIZED_NAME 302,15665
#define MBEDTLS_SSL_ALERT_MSG_UNKNOWN_PSK_IDENTITY 303,15732
#define MBEDTLS_SSL_ALERT_MSG_NO_APPLICATION_PROTOCOL 304,15799
#define MBEDTLS_SSL_HS_HELLO_REQUEST 306,15869
#define MBEDTLS_SSL_HS_CLIENT_HELLO 307,15919
#define MBEDTLS_SSL_HS_SERVER_HELLO 308,15969
#define MBEDTLS_SSL_HS_HELLO_VERIFY_REQUEST 309,16019
#define MBEDTLS_SSL_HS_NEW_SESSION_TICKET 310,16069
#define MBEDTLS_SSL_HS_CERTIFICATE 311,16119
#define MBEDTLS_SSL_HS_SERVER_KEY_EXCHANGE 312,16169
#define MBEDTLS_SSL_HS_CERTIFICATE_REQUEST 313,16219
#define MBEDTLS_SSL_HS_SERVER_HELLO_DONE 314,16269
#define MBEDTLS_SSL_HS_CERTIFICATE_VERIFY 315,16319
#define MBEDTLS_SSL_HS_CLIENT_KEY_EXCHANGE 316,16369
#define MBEDTLS_SSL_HS_FINISHED 317,16419
#define MBEDTLS_TLS_EXT_SERVERNAME 322,16495
#define MBEDTLS_TLS_EXT_SERVERNAME_HOSTNAME 323,16550
#define MBEDTLS_TLS_EXT_MAX_FRAGMENT_LENGTH 325,16606
#define MBEDTLS_TLS_EXT_TRUNCATED_HMAC 327,16662
#define MBEDTLS_TLS_EXT_SUPPORTED_ELLIPTIC_CURVES 329,16718
#define MBEDTLS_TLS_EXT_SUPPORTED_POINT_FORMATS 330,16773
#define MBEDTLS_TLS_EXT_SIG_ALG 332,16829
#define MBEDTLS_TLS_EXT_ALPN 334,16885
#define MBEDTLS_TLS_EXT_ENCRYPT_THEN_MAC 336,16941
#define MBEDTLS_TLS_EXT_EXTENDED_MASTER_SECRET 337,17007
#define MBEDTLS_TLS_EXT_SESSION_TICKET 339,17072
#define MBEDTLS_TLS_EXT_ECJPAKE_KKPP 341,17128
#define MBEDTLS_TLS_EXT_RENEGOTIATION_INFO 343,17203
#define MBEDTLS_PSK_MAX_LEN 349,17316
union mbedtls_ssl_premaster_secret353,17421
    unsigned char _pms_rsa[_pms_rsa356,17504
    unsigned char _pms_dhm[_pms_dhm359,17638
    unsigned char _pms_ecdh[_pms_ecdh365,17954
    unsigned char _pms_psk[_pms_psk368,18082
                                           372,18275
    unsigned char _pms_rsa_psk[_pms_rsa_psk375,18412
                                               379,18610
    unsigned char _pms_ecjpake[_pms_ecjpake382,18747
#define MBEDTLS_PREMASTER_SIZE 386,18832
    MBEDTLS_SSL_HELLO_REQUEST,397,18996
    MBEDTLS_SSL_CLIENT_HELLO,398,19027
    MBEDTLS_SSL_SERVER_HELLO,399,19057
    MBEDTLS_SSL_SERVER_CERTIFICATE,400,19087
    MBEDTLS_SSL_SERVER_KEY_EXCHANGE,401,19123
    MBEDTLS_SSL_CERTIFICATE_REQUEST,402,19160
    MBEDTLS_SSL_SERVER_HELLO_DONE,403,19197
    MBEDTLS_SSL_CLIENT_CERTIFICATE,404,19232
    MBEDTLS_SSL_CLIENT_KEY_EXCHANGE,405,19268
    MBEDTLS_SSL_CERTIFICATE_VERIFY,406,19305
    MBEDTLS_SSL_CLIENT_CHANGE_CIPHER_SPEC,407,19341
    MBEDTLS_SSL_CLIENT_FINISHED,408,19384
    MBEDTLS_SSL_SERVER_CHANGE_CIPHER_SPEC,409,19417
    MBEDTLS_SSL_SERVER_FINISHED,410,19460
    MBEDTLS_SSL_FLUSH_BUFFERS,411,19493
    MBEDTLS_SSL_HANDSHAKE_WRAPUP,412,19524
    MBEDTLS_SSL_HANDSHAKE_OVER,413,19558
    MBEDTLS_SSL_SERVER_NEW_SESSION_TICKET,414,19590
    MBEDTLS_SSL_SERVER_HELLO_VERIFY_REQUEST_SENT,415,19633
mbedtls_ssl_states;417,19685
typedef int mbedtls_ssl_send_t(436,20461
typedef int mbedtls_ssl_recv_t(459,21451
typedef int mbedtls_ssl_recv_timeout_t(485,22675
typedef void mbedtls_ssl_set_timer_t(511,23962
typedef int mbedtls_ssl_get_timer_t(526,24507
typedef struct mbedtls_ssl_session mbedtls_ssl_session;530,24580
typedef struct mbedtls_ssl_context mbedtls_ssl_context;531,24636
typedef struct mbedtls_ssl_config  mbedtls_ssl_config;532,24692
typedef struct mbedtls_ssl_transform mbedtls_ssl_transform;535,24780
typedef struct mbedtls_ssl_handshake_params mbedtls_ssl_handshake_params;536,24840
typedef struct mbedtls_ssl_sig_hash_set_t mbedtls_ssl_sig_hash_set_t;537,24914
typedef struct mbedtls_ssl_key_cert mbedtls_ssl_key_cert;539,25022
typedef struct mbedtls_ssl_flight_item mbedtls_ssl_flight_item;542,25123
struct mbedtls_ssl_session548,25262
    mbedtls_time_t start;551,25322
    int ciphersuite;553,25388
    int compression;554,25447
    size_t id_len;555,25506
    unsigned char id[id556,25565
    unsigned char master[master557,25624
    mbedtls_x509_crt *peer_cert;peer_cert560,25722
    uint32_t verify_result;562,25830
    unsigned char *ticket;ticket565,25972
    size_t ticket_len;566,26036
    uint32_t ticket_lifetime;567,26100
    unsigned char mfl_code;571,26272
    int trunc_hmac;575,26435
    int encrypt_then_mac;579,26595
struct mbedtls_ssl_config586,26771
    const int *ciphersuite_list[ciphersuite_list594,26907
    void (*f_dbg)f_dbg597,27066
    void *p_dbg;p_dbg598,27131
    int  (*f_rng)f_rng601,27290
    void *p_rng;p_rng602,27342
    int (*f_get_cache)f_get_cache605,27501
    int (*f_set_cache)f_set_cache607,27635
    void *p_cache;p_cache608,27696
    int (*f_sni)f_sni612,27903
    void *p_sni;p_sni613,27983
    int (*f_vrfy)f_vrfy618,28187
    void *p_vrfy;p_vrfy619,28251
    int (*f_psk)f_psk624,28470
    void *p_psk;p_psk625,28550
    int (*f_cookie_write)f_cookie_write630,28789
    int (*f_cookie_check)f_cookie_check633,28998
    void *p_cookie;p_cookie635,29124
    int (*f_ticket_write)f_ticket_write640,29361
    int (*f_ticket_parse)f_ticket_parse643,29580
    void *p_ticket;p_ticket644,29664
    int (*f_export_keys)f_export_keys649,29922
    void *p_export_keys;p_export_keys651,30040
    const mbedtls_x509_crt_profile *cert_profile;cert_profile655,30165
    mbedtls_ssl_key_cert *key_cert;key_cert656,30244
    mbedtls_x509_crt *ca_chain;ca_chain657,30323
    mbedtls_x509_crl *ca_crl;ca_crl658,30402
    const int *sig_hashes;sig_hashes662,30574
    const mbedtls_ecp_group_id *curve_list;curve_list666,30688
    mbedtls_mpi dhm_P;670,30802
    mbedtls_mpi dhm_G;671,30881
    unsigned char *psk;psk675,31021
    size_t         psk_len;676,31100
    unsigned char *psk_identity;psk_identity677,31179
    size_t         psk_identity_len;678,31258
    const char **alpn_list;alpn_list682,31375
    uint32_t read_timeout;689,31520
    uint32_t hs_timeout_min;692,31636
    uint32_t hs_timeout_max;694,31787
    int renego_max_records;699,31985
    unsigned char renego_period[renego_period700,32064
    unsigned int badmac_limit;705,32264
    unsigned int dhm_min_bitlen;709,32408
    unsigned char max_major_ver;712,32495
    unsigned char max_minor_ver;713,32574
    unsigned char min_major_ver;714,32653
    unsigned char min_minor_ver;715,32732
    unsigned int endpoint 721,32853
    unsigned int transport 722,32932
    unsigned int authmode 723,33011
    unsigned int allow_legacy_renegotiation 725,33169
    unsigned int arc4_disabled 727,33276
    unsigned int mfl_code 730,33407
    unsigned int encrypt_then_mac 733,33535
    unsigned int extended_ms 736,33669
    unsigned int anti_replay 739,33797
    unsigned int cbc_record_splitting 742,33929
    unsigned int disable_renegotiation 745,34054
    unsigned int trunc_hmac 748,34180
    unsigned int session_tickets 751,34307
    unsigned int fallback 754,34462
    unsigned int cert_req_ca_list 757,34579
struct mbedtls_ssl_context763,34741
    const mbedtls_ssl_config *conf;conf765,34770
    int state;770,34886
    int renego_status;772,34998
    int renego_records_seen;773,35071
    int major_ver;778,35307
    int minor_ver;779,35388
    unsigned badmac_seen;782,35505
    mbedtls_ssl_send_t *f_send;f_send785,35588
    mbedtls_ssl_recv_t *f_recv;f_recv786,35654
    mbedtls_ssl_recv_timeout_t *f_recv_timeout;f_recv_timeout787,35723
    void *p_bio;p_bio790,35854
    mbedtls_ssl_session *session_in;session_in795,35960
    mbedtls_ssl_session *session_out;session_out796,36045
    mbedtls_ssl_session *session;session797,36130
    mbedtls_ssl_session *session_negotiate;session_negotiate798,36215
    mbedtls_ssl_handshake_params *handshake;handshake800,36301
    mbedtls_ssl_transform *transform_in;transform_in806,36513
    mbedtls_ssl_transform *transform_out;transform_out807,36602
    mbedtls_ssl_transform *transform;transform808,36691
    mbedtls_ssl_transform *transform_negotiate;transform_negotiate809,36780
    void *p_timer;p_timer814,36899
    mbedtls_ssl_set_timer_t *f_set_timer;f_set_timer816,36972
    mbedtls_ssl_get_timer_t *f_get_timer;f_get_timer817,37047
    unsigned char *in_buf;in_buf822,37174
    unsigned char *in_ctr;in_ctr823,37247
    unsigned char *in_hdr;in_hdr826,37448
    unsigned char *in_len;in_len827,37521
    unsigned char *in_iv;in_iv828,37594
    unsigned char *in_msg;in_msg829,37667
    unsigned char *in_offt;in_offt830,37740
    int in_msgtype;832,37814
    size_t in_msglen;833,37887
    size_t in_left;834,37960
    uint16_t in_epoch;836,38069
    size_t next_record_offset;837,38142
    uint64_t in_window_top;841,38339
    uint64_t in_window;842,38412
    size_t in_hslen;845,38493
    int nb_zero;847,38637
    int keep_current_message;849,38711
    unsigned char *out_buf;out_buf855,38900
    unsigned char *out_ctr;out_ctr856,38973
    unsigned char *out_hdr;out_hdr857,39046
    unsigned char *out_len;out_len858,39119
    unsigned char *out_iv;out_iv859,39192
    unsigned char *out_msg;out_msg860,39265
    int out_msgtype;862,39339
    size_t out_msglen;863,39412
    size_t out_left;864,39485
    unsigned char *compress_buf;compress_buf867,39593
    signed char split_done;870,39719
    int client_auth;876,39832
    char *hostname;hostname882,39980
    const char *alpn_chosen;alpn_chosen887,40168
    unsigned char  *cli_id;cli_id894,40384
    size_t          cli_id_len;895,40463
    int secure_renegotiation;902,40651
    size_t verify_data_len;905,40844
    char own_verify_data[own_verify_data906,40924
    char peer_verify_data[peer_verify_data907,41023
#define MBEDTLS_SSL_CHANNEL_OUTBOUND 913,41176
#define MBEDTLS_SSL_CHANNEL_INBOUND 914,41218
typedef int mbedtls_ssl_ticket_write_t(1193,52523
typedef int mbedtls_ssl_export_keys_t(1221,53814
typedef int mbedtls_ssl_ticket_parse_t(1252,55231
typedef int mbedtls_ssl_cookie_write_t(1308,57418
typedef int mbedtls_ssl_cookie_check_t(1325,58062

tools/pkkeygen/mbedtls/ecdsa.h,285
#define MBEDTLS_ECDSA_H24,809
#define MBEDTLS_ECDSA_MAX_LEN 47,1445
typedef mbedtls_ecp_keypair mbedtls_ecdsa_context;52,1571
#define MBEDTLS_DEPRECATED 168,6405
#define MBEDTLS_DEPRECATED170,6469
int mbedtls_ecdsa_write_signature_det(199,7726
#undef MBEDTLS_DEPRECATED203,8007

tools/pkkeygen/mbedtls/ssl_ciphersuites.h,12024
#define MBEDTLS_SSL_CIPHERSUITES_H24,842
#define MBEDTLS_TLS_RSA_WITH_NULL_MD5 37,1026
#define MBEDTLS_TLS_RSA_WITH_NULL_SHA 38,1104
#define MBEDTLS_TLS_RSA_WITH_RC4_128_MD5 40,1183
#define MBEDTLS_TLS_RSA_WITH_RC4_128_SHA 41,1245
#define MBEDTLS_TLS_RSA_WITH_DES_CBC_SHA 42,1307
#define MBEDTLS_TLS_RSA_WITH_3DES_EDE_CBC_SHA 44,1401
#define MBEDTLS_TLS_DHE_RSA_WITH_DES_CBC_SHA 46,1464
#define MBEDTLS_TLS_DHE_RSA_WITH_3DES_EDE_CBC_SHA 47,1557
#define MBEDTLS_TLS_PSK_WITH_NULL_SHA 49,1620
#define MBEDTLS_TLS_DHE_PSK_WITH_NULL_SHA 50,1698
#define MBEDTLS_TLS_RSA_PSK_WITH_NULL_SHA 51,1776
#define MBEDTLS_TLS_RSA_WITH_AES_128_CBC_SHA 52,1854
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_128_CBC_SHA 54,1917
#define MBEDTLS_TLS_RSA_WITH_AES_256_CBC_SHA 55,1979
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_256_CBC_SHA 56,2041
#define MBEDTLS_TLS_RSA_WITH_NULL_SHA256 58,2104
#define MBEDTLS_TLS_RSA_WITH_AES_128_CBC_SHA256 59,2182
#define MBEDTLS_TLS_RSA_WITH_AES_256_CBC_SHA256 60,2262
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_128_CBC_SHA 62,2343
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_128_CBC_SHA 63,2405
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_128_CBC_SHA256 65,2468
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_256_CBC_SHA256 66,2548
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_256_CBC_SHA 68,2629
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_256_CBC_SHA 69,2691
#define MBEDTLS_TLS_PSK_WITH_RC4_128_SHA 71,2754
#define MBEDTLS_TLS_PSK_WITH_3DES_EDE_CBC_SHA 72,2816
#define MBEDTLS_TLS_PSK_WITH_AES_128_CBC_SHA 73,2878
#define MBEDTLS_TLS_PSK_WITH_AES_256_CBC_SHA 74,2940
#define MBEDTLS_TLS_DHE_PSK_WITH_RC4_128_SHA 76,3003
#define MBEDTLS_TLS_DHE_PSK_WITH_3DES_EDE_CBC_SHA 77,3065
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_128_CBC_SHA 78,3127
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_256_CBC_SHA 79,3189
#define MBEDTLS_TLS_RSA_PSK_WITH_RC4_128_SHA 81,3252
#define MBEDTLS_TLS_RSA_PSK_WITH_3DES_EDE_CBC_SHA 82,3314
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_128_CBC_SHA 83,3376
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_256_CBC_SHA 84,3438
#define MBEDTLS_TLS_RSA_WITH_AES_128_GCM_SHA256 86,3501
#define MBEDTLS_TLS_RSA_WITH_AES_256_GCM_SHA384 87,3581
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_128_GCM_SHA256 88,3661
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_256_GCM_SHA384 89,3741
#define MBEDTLS_TLS_PSK_WITH_AES_128_GCM_SHA256 91,3822
#define MBEDTLS_TLS_PSK_WITH_AES_256_GCM_SHA384 92,3902
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_128_GCM_SHA256 93,3982
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_256_GCM_SHA384 94,4062
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_128_GCM_SHA256 95,4142
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_256_GCM_SHA384 96,4222
#define MBEDTLS_TLS_PSK_WITH_AES_128_CBC_SHA256 98,4303
#define MBEDTLS_TLS_PSK_WITH_AES_256_CBC_SHA384 99,4365
#define MBEDTLS_TLS_PSK_WITH_NULL_SHA256 100,4427
#define MBEDTLS_TLS_PSK_WITH_NULL_SHA384 101,4505
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_128_CBC_SHA256 103,4584
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_256_CBC_SHA384 104,4646
#define MBEDTLS_TLS_DHE_PSK_WITH_NULL_SHA256 105,4708
#define MBEDTLS_TLS_DHE_PSK_WITH_NULL_SHA384 106,4786
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_128_CBC_SHA256 108,4865
#define MBEDTLS_TLS_RSA_PSK_WITH_AES_256_CBC_SHA384 109,4927
#define MBEDTLS_TLS_RSA_PSK_WITH_NULL_SHA256 110,4989
#define MBEDTLS_TLS_RSA_PSK_WITH_NULL_SHA384 111,5067
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_128_CBC_SHA256 113,5146
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_128_CBC_SHA256 114,5226
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_256_CBC_SHA256 116,5307
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_256_CBC_SHA256 117,5387
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_NULL_SHA 119,5468
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_RC4_128_SHA 120,5546
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_3DES_EDE_CBC_SHA 121,5631
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_128_CBC_SHA 122,5716
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_256_CBC_SHA 123,5801
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_NULL_SHA 125,5887
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_RC4_128_SHA 126,5965
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_3DES_EDE_CBC_SHA 127,6050
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_128_CBC_SHA 128,6135
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_256_CBC_SHA 129,6220
#define MBEDTLS_TLS_ECDH_RSA_WITH_NULL_SHA 131,6306
#define MBEDTLS_TLS_ECDH_RSA_WITH_RC4_128_SHA 132,6384
#define MBEDTLS_TLS_ECDH_RSA_WITH_3DES_EDE_CBC_SHA 133,6469
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_128_CBC_SHA 134,6554
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_256_CBC_SHA 135,6639
#define MBEDTLS_TLS_ECDHE_RSA_WITH_NULL_SHA 137,6725
#define MBEDTLS_TLS_ECDHE_RSA_WITH_RC4_128_SHA 138,6803
#define MBEDTLS_TLS_ECDHE_RSA_WITH_3DES_EDE_CBC_SHA 139,6888
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA 140,6973
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA 141,7058
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_128_CBC_SHA256 143,7144
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_256_CBC_SHA384 144,7224
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_128_CBC_SHA256 145,7304
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_256_CBC_SHA384 146,7384
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256 147,7464
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384 148,7544
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_128_CBC_SHA256 149,7624
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_256_CBC_SHA384 150,7704
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256 152,7785
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_256_GCM_SHA384 153,7865
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_128_GCM_SHA256 154,7945
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_AES_256_GCM_SHA384 155,8025
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256 156,8105
#define MBEDTLS_TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384 157,8185
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_128_GCM_SHA256 158,8265
#define MBEDTLS_TLS_ECDH_RSA_WITH_AES_256_GCM_SHA384 159,8345
#define MBEDTLS_TLS_ECDHE_PSK_WITH_RC4_128_SHA 161,8426
#define MBEDTLS_TLS_ECDHE_PSK_WITH_3DES_EDE_CBC_SHA 162,8511
#define MBEDTLS_TLS_ECDHE_PSK_WITH_AES_128_CBC_SHA 163,8596
#define MBEDTLS_TLS_ECDHE_PSK_WITH_AES_256_CBC_SHA 164,8681
#define MBEDTLS_TLS_ECDHE_PSK_WITH_AES_128_CBC_SHA256 165,8766
#define MBEDTLS_TLS_ECDHE_PSK_WITH_AES_256_CBC_SHA384 166,8851
#define MBEDTLS_TLS_ECDHE_PSK_WITH_NULL_SHA 167,8936
#define MBEDTLS_TLS_ECDHE_PSK_WITH_NULL_SHA256 168,9023
#define MBEDTLS_TLS_ECDHE_PSK_WITH_NULL_SHA384 169,9110
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_CAMELLIA_128_CBC_SHA256 171,9198
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_CAMELLIA_256_CBC_SHA384 172,9287
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_CAMELLIA_128_CBC_SHA256 173,9376
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_CAMELLIA_256_CBC_SHA384 174,9465
#define MBEDTLS_TLS_ECDHE_RSA_WITH_CAMELLIA_128_CBC_SHA256 175,9554
#define MBEDTLS_TLS_ECDHE_RSA_WITH_CAMELLIA_256_CBC_SHA384 176,9643
#define MBEDTLS_TLS_ECDH_RSA_WITH_CAMELLIA_128_CBC_SHA256 177,9732
#define MBEDTLS_TLS_ECDH_RSA_WITH_CAMELLIA_256_CBC_SHA384 178,9821
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_128_GCM_SHA256 180,9911
#define MBEDTLS_TLS_RSA_WITH_CAMELLIA_256_GCM_SHA384 181,9995
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_128_GCM_SHA256 182,10079
#define MBEDTLS_TLS_DHE_RSA_WITH_CAMELLIA_256_GCM_SHA384 183,10163
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_CAMELLIA_128_GCM_SHA256 184,10247
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_CAMELLIA_256_GCM_SHA384 185,10331
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_CAMELLIA_128_GCM_SHA256 186,10415
#define MBEDTLS_TLS_ECDH_ECDSA_WITH_CAMELLIA_256_GCM_SHA384 187,10499
#define MBEDTLS_TLS_ECDHE_RSA_WITH_CAMELLIA_128_GCM_SHA256 188,10583
#define MBEDTLS_TLS_ECDHE_RSA_WITH_CAMELLIA_256_GCM_SHA384 189,10667
#define MBEDTLS_TLS_ECDH_RSA_WITH_CAMELLIA_128_GCM_SHA256 190,10751
#define MBEDTLS_TLS_ECDH_RSA_WITH_CAMELLIA_256_GCM_SHA384 191,10835
#define MBEDTLS_TLS_PSK_WITH_CAMELLIA_128_GCM_SHA256 193,10920
#define MBEDTLS_TLS_PSK_WITH_CAMELLIA_256_GCM_SHA384 194,11002
#define MBEDTLS_TLS_DHE_PSK_WITH_CAMELLIA_128_GCM_SHA256 195,11084
#define MBEDTLS_TLS_DHE_PSK_WITH_CAMELLIA_256_GCM_SHA384 196,11166
#define MBEDTLS_TLS_RSA_PSK_WITH_CAMELLIA_128_GCM_SHA256 197,11248
#define MBEDTLS_TLS_RSA_PSK_WITH_CAMELLIA_256_GCM_SHA384 198,11330
#define MBEDTLS_TLS_PSK_WITH_CAMELLIA_128_CBC_SHA256 200,11413
#define MBEDTLS_TLS_PSK_WITH_CAMELLIA_256_CBC_SHA384 201,11479
#define MBEDTLS_TLS_DHE_PSK_WITH_CAMELLIA_128_CBC_SHA256 202,11545
#define MBEDTLS_TLS_DHE_PSK_WITH_CAMELLIA_256_CBC_SHA384 203,11611
#define MBEDTLS_TLS_RSA_PSK_WITH_CAMELLIA_128_CBC_SHA256 204,11677
#define MBEDTLS_TLS_RSA_PSK_WITH_CAMELLIA_256_CBC_SHA384 205,11743
#define MBEDTLS_TLS_ECDHE_PSK_WITH_CAMELLIA_128_CBC_SHA256 206,11809
#define MBEDTLS_TLS_ECDHE_PSK_WITH_CAMELLIA_256_CBC_SHA384 207,11896
#define MBEDTLS_TLS_RSA_WITH_AES_128_CCM 209,11984
#define MBEDTLS_TLS_RSA_WITH_AES_256_CCM 210,12064
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_128_CCM 211,12144
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_256_CCM 212,12224
#define MBEDTLS_TLS_RSA_WITH_AES_128_CCM_8 213,12304
#define MBEDTLS_TLS_RSA_WITH_AES_256_CCM_8 214,12384
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_128_CCM_8 215,12464
#define MBEDTLS_TLS_DHE_RSA_WITH_AES_256_CCM_8 216,12544
#define MBEDTLS_TLS_PSK_WITH_AES_128_CCM 217,12624
#define MBEDTLS_TLS_PSK_WITH_AES_256_CCM 218,12704
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_128_CCM 219,12784
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_256_CCM 220,12864
#define MBEDTLS_TLS_PSK_WITH_AES_128_CCM_8 221,12944
#define MBEDTLS_TLS_PSK_WITH_AES_256_CCM_8 222,13024
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_128_CCM_8 223,13104
#define MBEDTLS_TLS_DHE_PSK_WITH_AES_256_CCM_8 224,13184
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_128_CCM 227,13343
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_256_CCM 228,13423
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_128_CCM_8 229,13503
#define MBEDTLS_TLS_ECDHE_ECDSA_WITH_AES_256_CCM_8 230,13583
#define MBEDTLS_TLS_ECJPAKE_WITH_AES_128_CCM_8 232,13664
    MBEDTLS_KEY_EXCHANGE_NONE 238,13902
    MBEDTLS_KEY_EXCHANGE_RSA,239,13937
    MBEDTLS_KEY_EXCHANGE_DHE_RSA,240,13967
    MBEDTLS_KEY_EXCHANGE_ECDHE_RSA,241,14001
    MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA,242,14037
    MBEDTLS_KEY_EXCHANGE_PSK,243,14075
    MBEDTLS_KEY_EXCHANGE_DHE_PSK,244,14105
    MBEDTLS_KEY_EXCHANGE_RSA_PSK,245,14139
    MBEDTLS_KEY_EXCHANGE_ECDHE_PSK,246,14173
    MBEDTLS_KEY_EXCHANGE_ECDH_RSA,247,14209
    MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA,248,14244
    MBEDTLS_KEY_EXCHANGE_ECJPAKE,249,14281
} mbedtls_key_exchange_type_t;250,14315
#define MBEDTLS_KEY_EXCHANGE__WITH_CERT__ENABLED260,14806
#define MBEDTLS_KEY_EXCHANGE__CERT_REQ_ALLOWED__ENABLED270,15310
#define MBEDTLS_KEY_EXCHANGE__WITH_SERVER_SIGNATURE__ENABLED277,15618
#define MBEDTLS_KEY_EXCHANGE__SOME__ECDH_ENABLED283,15832
#define MBEDTLS_KEY_EXCHANGE__SOME_NON_PFS__ENABLED291,16180
#define MBEDTLS_KEY_EXCHANGE__SOME_PFS__ENABLED301,16643
#define MBEDTLS_KEY_EXCHANGE__SOME__PSK_ENABLED309,16966
#define MBEDTLS_KEY_EXCHANGE__SOME__DHE_ENABLED315,17163
#define MBEDTLS_KEY_EXCHANGE__SOME__ECDHE_ENABLED322,17425
typedef struct mbedtls_ssl_ciphersuite_t mbedtls_ssl_ciphersuite_t;325,17483
#define MBEDTLS_CIPHERSUITE_WEAK 327,17552
#define MBEDTLS_CIPHERSUITE_SHORT_TAG 328,17630
#define MBEDTLS_CIPHERSUITE_NODTLS 330,17777
struct mbedtls_ssl_ciphersuite_t335,17936
    int id;337,17971
    const char * name;338,17983
    mbedtls_cipher_type_t cipher;340,18007
    mbedtls_md_type_t mac;341,18041
    mbedtls_key_exchange_type_t key_exchange;342,18068
    int min_major_ver;344,18115
    int min_minor_ver;345,18138
    int max_major_ver;346,18161
    int max_minor_ver;347,18184
    unsigned char flags;349,18208
static inline int mbedtls_ssl_ciphersuite_has_pfs(366,18919
static inline int mbedtls_ssl_ciphersuite_no_pfs(385,19504
static inline int mbedtls_ssl_ciphersuite_uses_ecdh(403,20034
static inline int mbedtls_ssl_ciphersuite_cert_req_allowed(417,20389
static inline int mbedtls_ssl_ciphersuite_uses_dhe(435,20924
static inline int mbedtls_ssl_ciphersuite_uses_ecdhe(450,21329
static inline int mbedtls_ssl_ciphersuite_uses_server_signature(466,21800

tools/pkkeygen/mbedtls/x509.h,4404
#define MBEDTLS_X509_H24,825
#define MBEDTLS_X509_MAX_INTERMEDIATE_CA 53,1438
#define MBEDTLS_ERR_X509_FEATURE_UNAVAILABLE 60,1531
#define MBEDTLS_ERR_X509_UNKNOWN_OID 61,1668
#define MBEDTLS_ERR_X509_INVALID_FORMAT 62,1769
#define MBEDTLS_ERR_X509_INVALID_VERSION 63,1909
#define MBEDTLS_ERR_X509_INVALID_SERIAL 64,2028
#define MBEDTLS_ERR_X509_INVALID_ALG 65,2139
#define MBEDTLS_ERR_X509_INVALID_NAME 66,2253
#define MBEDTLS_ERR_X509_INVALID_DATE 67,2362
#define MBEDTLS_ERR_X509_INVALID_SIGNATURE 68,2471
#define MBEDTLS_ERR_X509_INVALID_EXTENSIONS 69,2582
#define MBEDTLS_ERR_X509_UNKNOWN_VERSION 70,2696
#define MBEDTLS_ERR_X509_UNKNOWN_SIG_ALG 71,2818
#define MBEDTLS_ERR_X509_SIG_MISMATCH 72,2935
#define MBEDTLS_ERR_X509_CERT_VERIFY_FAILED 73,3081
#define MBEDTLS_ERR_X509_CERT_UNKNOWN_FORMAT 74,3229
#define MBEDTLS_ERR_X509_BAD_INPUT_DATA 75,3341
#define MBEDTLS_ERR_X509_ALLOC_FAILED 76,3431
#define MBEDTLS_ERR_X509_FILE_IO_ERROR 77,3535
#define MBEDTLS_ERR_X509_BUFFER_TOO_SMALL 78,3637
#define MBEDTLS_ERR_X509_FATAL_ERROR 79,3745
#define MBEDTLS_X509_BADCERT_EXPIRED 87,4024
#define MBEDTLS_X509_BADCERT_REVOKED 88,4125
#define MBEDTLS_X509_BADCERT_CN_MISMATCH 89,4236
#define MBEDTLS_X509_BADCERT_NOT_TRUSTED 90,4369
#define MBEDTLS_X509_BADCRL_NOT_TRUSTED 91,4491
#define MBEDTLS_X509_BADCRL_EXPIRED 92,4605
#define MBEDTLS_X509_BADCERT_MISSING 93,4688
#define MBEDTLS_X509_BADCERT_SKIP_VERIFY 94,4776
#define MBEDTLS_X509_BADCERT_OTHER 95,4877
#define MBEDTLS_X509_BADCERT_FUTURE 96,4986
#define MBEDTLS_X509_BADCRL_FUTURE 97,5096
#define MBEDTLS_X509_BADCERT_KEY_USAGE 98,5186
#define MBEDTLS_X509_BADCERT_EXT_KEY_USAGE 99,5294
#define MBEDTLS_X509_BADCERT_NS_CERT_TYPE 100,5410
#define MBEDTLS_X509_BADCERT_BAD_MD 101,5520
#define MBEDTLS_X509_BADCERT_BAD_PK 102,5636
#define MBEDTLS_X509_BADCERT_BAD_KEY 103,5772
#define MBEDTLS_X509_BADCRL_BAD_MD 104,5917
#define MBEDTLS_X509_BADCRL_BAD_PK 105,6025
#define MBEDTLS_X509_BADCRL_BAD_KEY 106,6153
#define MBEDTLS_X509_KU_DIGITAL_SIGNATURE 115,6448
#define MBEDTLS_X509_KU_NON_REPUDIATION 116,6521
#define MBEDTLS_X509_KU_KEY_ENCIPHERMENT 117,6594
#define MBEDTLS_X509_KU_DATA_ENCIPHERMENT 118,6667
#define MBEDTLS_X509_KU_KEY_AGREEMENT 119,6740
#define MBEDTLS_X509_KU_KEY_CERT_SIGN 120,6813
#define MBEDTLS_X509_KU_CRL_SIGN 121,6886
#define MBEDTLS_X509_KU_ENCIPHER_ONLY 122,6959
#define MBEDTLS_X509_KU_DECIPHER_ONLY 123,7032
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_CLIENT 130,7218
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_SERVER 131,7291
#define MBEDTLS_X509_NS_CERT_TYPE_EMAIL 132,7364
#define MBEDTLS_X509_NS_CERT_TYPE_OBJECT_SIGNING 133,7437
#define MBEDTLS_X509_NS_CERT_TYPE_RESERVED 134,7510
#define MBEDTLS_X509_NS_CERT_TYPE_SSL_CA 135,7583
#define MBEDTLS_X509_NS_CERT_TYPE_EMAIL_CA 136,7656
#define MBEDTLS_X509_NS_CERT_TYPE_OBJECT_SIGNING_CA 137,7729
#define MBEDTLS_X509_EXT_AUTHORITY_KEY_IDENTIFIER 145,7971
#define MBEDTLS_X509_EXT_SUBJECT_KEY_IDENTIFIER 146,8033
#define MBEDTLS_X509_EXT_KEY_USAGE 147,8095
#define MBEDTLS_X509_EXT_CERTIFICATE_POLICIES 148,8157
#define MBEDTLS_X509_EXT_POLICY_MAPPINGS 149,8219
#define MBEDTLS_X509_EXT_SUBJECT_ALT_NAME 150,8281
#define MBEDTLS_X509_EXT_ISSUER_ALT_NAME 151,8368
#define MBEDTLS_X509_EXT_SUBJECT_DIRECTORY_ATTRS 152,8430
#define MBEDTLS_X509_EXT_BASIC_CONSTRAINTS 153,8492
#define MBEDTLS_X509_EXT_NAME_CONSTRAINTS 154,8573
#define MBEDTLS_X509_EXT_POLICY_CONSTRAINTS 155,8635
#define MBEDTLS_X509_EXT_EXTENDED_KEY_USAGE 156,8698
#define MBEDTLS_X509_EXT_CRL_DISTRIBUTION_POINTS 157,8761
#define MBEDTLS_X509_EXT_INIHIBIT_ANYPOLICY 158,8824
#define MBEDTLS_X509_EXT_FRESHEST_CRL 159,8887
#define MBEDTLS_X509_EXT_NS_CERT_TYPE 161,8951
#define MBEDTLS_X509_FORMAT_DER 167,9087
#define MBEDTLS_X509_FORMAT_PEM 168,9137
#define MBEDTLS_X509_MAX_DN_NAME_SIZE 170,9188
typedef mbedtls_asn1_buf mbedtls_x509_buf;188,9513
typedef mbedtls_asn1_bitstring mbedtls_x509_bitstring;193,9600
typedef mbedtls_asn1_named_data mbedtls_x509_name;199,9793
typedef mbedtls_asn1_sequence mbedtls_x509_sequence;204,9896
typedef struct mbedtls_x509_time207,10009
    int year,209,10044
    int year, mon,209,10044
    int year, mon, day;209,10044
    int hour,210,10090
    int hour, min,210,10090
    int hour, min, sec;210,10090
mbedtls_x509_time;212,10138
#define MBEDTLS_X509_SAFE_SNPRINTF 319,14869

tools/pkkeygen/mbedtls/pkcs12.h,467
#define MBEDTLS_PKCS12_H24,837
#define MBEDTLS_ERR_PKCS12_BAD_INPUT_DATA 32,939
#define MBEDTLS_ERR_PKCS12_FEATURE_UNAVAILABLE 33,1048
#define MBEDTLS_ERR_PKCS12_PBE_INVALID_FORMAT 34,1182
#define MBEDTLS_ERR_PKCS12_PASSWORD_MISMATCH 35,1289
#define MBEDTLS_PKCS12_DERIVE_KEY 37,1431
#define MBEDTLS_PKCS12_DERIVE_IV 38,1509
#define MBEDTLS_PKCS12_DERIVE_MAC_KEY 39,1587
#define MBEDTLS_PKCS12_PBE_DECRYPT 41,1666
#define MBEDTLS_PKCS12_PBE_ENCRYPT 42,1708

tools/pkkeygen/mbedtls/ccm.h,193
#define MBEDTLS_CCM_H24,839
#define MBEDTLS_ERR_CCM_BAD_INPUT 28,883
#define MBEDTLS_ERR_CCM_AUTH_FAILED 29,972
    mbedtls_cipher_context_t cipher_ctx;39,1167
mbedtls_ccm_context;41,1241

tools/pkkeygen/mbedtls/pkcs5.h,316
#define MBEDTLS_PKCS5_H26,862
#define MBEDTLS_ERR_PKCS5_BAD_INPUT_DATA 34,963
#define MBEDTLS_ERR_PKCS5_INVALID_FORMAT 35,1072
#define MBEDTLS_ERR_PKCS5_FEATURE_UNAVAILABLE 36,1170
#define MBEDTLS_ERR_PKCS5_PASSWORD_MISMATCH 37,1295
#define MBEDTLS_PKCS5_DECRYPT 39,1437
#define MBEDTLS_PKCS5_ENCRYPT 40,1474

tools/pkkeygen/mbedtls/ecp_internal.h,39
#define MBEDTLS_ECP_INTERNAL_H61,2308

tools/pkkeygen/mbedtls/pem.h,608
#define MBEDTLS_PEM_H24,823
#define MBEDTLS_ERR_PEM_NO_HEADER_FOOTER_PRESENT 34,983
#define MBEDTLS_ERR_PEM_INVALID_DATA 35,1089
#define MBEDTLS_ERR_PEM_ALLOC_FAILED 36,1195
#define MBEDTLS_ERR_PEM_INVALID_ENC_IV 37,1297
#define MBEDTLS_ERR_PEM_UNKNOWN_ENC_ALG 38,1401
#define MBEDTLS_ERR_PEM_PASSWORD_REQUIRED 39,1514
#define MBEDTLS_ERR_PEM_PASSWORD_MISMATCH 40,1626
#define MBEDTLS_ERR_PEM_FEATURE_UNAVAILABLE 41,1767
#define MBEDTLS_ERR_PEM_BAD_INPUT_DATA 42,1900
    unsigned char *buf;buf55,2160
    size_t buflen;56,2232
    unsigned char *info;info57,2304
mbedtls_pem_context;59,2378

tools/pkkeygen/mbedtls/ecdh.h,434
#define MBEDTLS_ECDH_H24,818
    MBEDTLS_ECDH_OURS,37,999
    MBEDTLS_ECDH_THEIRS,38,1022
} mbedtls_ecdh_side;39,1047
    mbedtls_ecp_group grp;46,1137
    mbedtls_mpi d;47,1224
    mbedtls_ecp_point Q;48,1311
    mbedtls_ecp_point Qp;49,1398
    mbedtls_mpi z;50,1485
    int point_format;51,1572
    mbedtls_ecp_point Vi;52,1651
    mbedtls_ecp_point Vf;53,1738
    mbedtls_mpi _d;54,1825
mbedtls_ecdh_context;56,1914

tools/pkkeygen/mbedtls/hmac_drbg.h,900
#define MBEDTLS_HMAC_DRBG_H24,826
#define MBEDTLS_ERR_HMAC_DRBG_REQUEST_TOO_BIG 35,966
#define MBEDTLS_ERR_HMAC_DRBG_INPUT_TOO_BIG 36,1084
#define MBEDTLS_ERR_HMAC_DRBG_FILE_IO_ERROR 37,1200
#define MBEDTLS_ERR_HMAC_DRBG_ENTROPY_SOURCE_FAILED 38,1302
#define MBEDTLS_HMAC_DRBG_RESEED_INTERVAL 49,1663
#define MBEDTLS_HMAC_DRBG_MAX_INPUT 53,1820
#define MBEDTLS_HMAC_DRBG_MAX_REQUEST 57,1973
#define MBEDTLS_HMAC_DRBG_MAX_SEED_INPUT 61,2131
#define MBEDTLS_HMAC_DRBG_PR_OFF 66,2271
#define MBEDTLS_HMAC_DRBG_PR_ON 67,2349
    mbedtls_md_context_t md_ctx;80,2619
    unsigned char V[V81,2702
    int reseed_counter;82,2776
    size_t entropy_len;85,2883
    int prediction_resistance;86,2962
    int reseed_interval;88,3118
    int (*f_entropy)f_entropy91,3197
    void *p_entropy;p_entropy92,3277
    mbedtls_threading_mutex_t mutex;95,3391
} mbedtls_hmac_drbg_context;97,3435

tools/pkkeygen/mbedtls/md_internal.h,547
#define MBEDTLS_MD_WRAP_H28,941
struct mbedtls_md_info_t46,1227
    mbedtls_md_type_t type;49,1283
    const char * name;52,1350
    int size;55,1431
    int block_size;58,1502
    void (*starts_func)starts_func61,1565
    void (*update_func)update_func64,1638
    void (*finish_func)finish_func67,1758
    void (*digest_func)digest_func70,1855
    void * (*ctx_alloc_func)ctx_alloc_func74,2006
    void (*ctx_free_func)ctx_free_func77,2079
    void (*clone_func)clone_func80,2158
    void (*process_func)process_func83,2242

tools/pkkeygen/mbedtls/platform_time.h,203
#define MBEDTLS_PLATFORM_TIME_H24,841
typedef MBEDTLS_PLATFORM_TIME_TYPE_MACRO mbedtls_time_t;48,1296
typedef time_t mbedtls_time_t;52,1394
#define mbedtls_time 71,1893
#define mbedtls_time 73,1951

tools/pkkeygen/mbedtls/config.h,5432
#define MBEDTLS_CONFIG_H29,975
#define _CRT_SECURE_NO_DEPRECATE 32,1061
#define MBEDTLS_HAVE_ASM56,1473
#define MBEDTLS_HAVE_TIME108,3376
#define MBEDTLS_HAVE_TIME_DATE120,3750
#define MBEDTLS_CIPHER_MODE_CBC439,15612
#define MBEDTLS_CIPHER_MODE_CFB446,15748
#define MBEDTLS_CIPHER_MODE_CTR453,15889
#define MBEDTLS_CIPHER_PADDING_PKCS7499,17486
#define MBEDTLS_CIPHER_PADDING_ONE_AND_ZEROS500,17523
#define MBEDTLS_CIPHER_PADDING_ZEROS_AND_LEN501,17568
#define MBEDTLS_CIPHER_PADDING_ZEROS502,17613
#define MBEDTLS_REMOVE_ARC4_CIPHERSUITES530,18519
#define MBEDTLS_ECP_DP_SECP192R1_ENABLED540,18812
#define MBEDTLS_ECP_DP_SECP224R1_ENABLED541,18853
#define MBEDTLS_ECP_DP_SECP256R1_ENABLED542,18894
#define MBEDTLS_ECP_DP_SECP384R1_ENABLED543,18935
#define MBEDTLS_ECP_DP_SECP521R1_ENABLED544,18976
#define MBEDTLS_ECP_DP_SECP192K1_ENABLED545,19017
#define MBEDTLS_ECP_DP_SECP224K1_ENABLED546,19058
#define MBEDTLS_ECP_DP_SECP256K1_ENABLED547,19099
#define MBEDTLS_ECP_DP_BP256R1_ENABLED548,19140
#define MBEDTLS_ECP_DP_BP384R1_ENABLED549,19179
#define MBEDTLS_ECP_DP_BP512R1_ENABLED550,19218
#define MBEDTLS_ECP_DP_CURVE25519_ENABLED551,19257
#define MBEDTLS_ECP_NIST_OPTIM562,19576
#define MBEDTLS_ECDSA_DETERMINISTIC576,19977
#define MBEDTLS_KEY_EXCHANGE_PSK_ENABLED598,20795
#define MBEDTLS_KEY_EXCHANGE_DHE_PSK_ENABLED622,21704
#define MBEDTLS_KEY_EXCHANGE_ECDHE_PSK_ENABLED642,22420
#define MBEDTLS_KEY_EXCHANGE_RSA_PSK_ENABLED667,23393
#define MBEDTLS_KEY_EXCHANGE_RSA_ENABLED695,24454
#define MBEDTLS_KEY_EXCHANGE_DHE_RSA_ENABLED721,25499
#define MBEDTLS_KEY_EXCHANGE_ECDHE_RSA_ENABLED746,26514
#define MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA_ENABLED770,27530
#define MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA_ENABLED794,28516
#define MBEDTLS_KEY_EXCHANGE_ECDH_RSA_ENABLED818,29473
#define MBEDTLS_PK_PARSE_EC_EXTENDED851,30552
#define MBEDTLS_ERROR_STRERROR_DUMMY866,31069
#define MBEDTLS_GENPRIME875,31220
#define MBEDTLS_FS_IO882,31324
#define MBEDTLS_PK_RSA_ALT_SUPPORT984,34765
#define MBEDTLS_PKCS1_V15995,34967
#define MBEDTLS_PKCS1_V211006,35188
#define MBEDTLS_SELF_TEST1023,35506
#define MBEDTLS_SSL_ALL_ALERT_MESSAGES1053,36559
#define MBEDTLS_SSL_ENCRYPT_THEN_MAC1087,37671
#define MBEDTLS_SSL_EXTENDED_MASTER_SECRET1105,38359
#define MBEDTLS_SSL_FALLBACK_SCSV1122,38980
#define MBEDTLS_SSL_CBC_RECORD_SPLITTING1144,39581
#define MBEDTLS_SSL_RENEGOTIATION1166,40432
#define MBEDTLS_SSL_MAX_FRAGMENT_LENGTH1195,41292
#define MBEDTLS_SSL_PROTO_TLS11219,41741
#define MBEDTLS_SSL_PROTO_TLS1_11231,42007
#define MBEDTLS_SSL_PROTO_TLS1_21243,42327
#define MBEDTLS_SSL_PROTO_DTLS1258,42719
#define MBEDTLS_SSL_ALPN1267,42912
#define MBEDTLS_SSL_DTLS_ANTI_REPLAY1282,43276
#define MBEDTLS_SSL_DTLS_HELLO_VERIFY1300,43860
#define MBEDTLS_SSL_DTLS_CLIENT_PORT_REUSE1316,44419
#define MBEDTLS_SSL_DTLS_BADMAC_LIMIT1327,44654
#define MBEDTLS_SSL_SESSION_TICKETS1341,45214
#define MBEDTLS_SSL_EXPORT_KEYS1351,45474
#define MBEDTLS_SSL_SERVER_NAME_INDICATION1362,45748
#define MBEDTLS_SSL_TRUNCATED_HMAC1371,45962
#define MBEDTLS_VERSION_FEATURES1406,46819
#define MBEDTLS_X509_CHECK_KEY_USAGE1442,47903
#define MBEDTLS_X509_CHECK_EXTENDED_KEY_USAGE1455,48305
#define MBEDTLS_X509_RSASSA_PSS_SUPPORT1465,48591
#define MBEDTLS_AESNI_C1509,49680
#define MBEDTLS_AES_C1584,53017
#define MBEDTLS_ARC4_C1607,53720
#define MBEDTLS_ASN1_PARSE_C1621,53989
#define MBEDTLS_ASN1_WRITE_C1635,54293
#define MBEDTLS_BASE64_C1647,54513
#define MBEDTLS_BIGNUM_C1663,54864
#define MBEDTLS_BLOWFISH_C1672,54999
#define MBEDTLS_CAMELLIA_C1727,57651
#define MBEDTLS_CCM_C1741,57961
#define MBEDTLS_CERTS_C1753,58153
#define MBEDTLS_CIPHER_C1765,58363
#define MBEDTLS_CTR_DRBG_C1792,58859
#define MBEDTLS_DEBUG_C1806,59122
#define MBEDTLS_DES_C1832,59961
#define MBEDTLS_DHM_C1846,60233
#define MBEDTLS_ECDH_C1862,60561
#define MBEDTLS_ECDSA_C1877,60856
#define MBEDTLS_ECP_C1910,61651
#define MBEDTLS_ENTROPY_C1924,61904
#define MBEDTLS_ERROR_C1936,62103
#define MBEDTLS_GCM_C1950,62404
#define MBEDTLS_HMAC_DRBG_C1987,63344
#define MBEDTLS_MD_C1999,63547
#define MBEDTLS_MD5_C2038,64254
#define MBEDTLS_NET_C2073,65314
#define MBEDTLS_OID_C2096,65863
#define MBEDTLS_PADLOCK_C2110,66113
#define MBEDTLS_PEM_PARSE_C2128,66490
#define MBEDTLS_PEM_WRITE_C2144,66822
#define MBEDTLS_PK_C2160,67155
#define MBEDTLS_PK_PARSE_C2175,67454
#define MBEDTLS_PK_WRITE_C2189,67729
#define MBEDTLS_PKCS5_C2202,67937
#define MBEDTLS_PKCS12_C2233,68631
#define MBEDTLS_PLATFORM_C2253,69342
#define MBEDTLS_RIPEMD160_C2264,69513
#define MBEDTLS_RSA_C2282,69911
#define MBEDTLS_SHA1_C2299,70347
#define MBEDTLS_SHA256_C2316,70766
#define MBEDTLS_SHA512_C2331,71096
#define MBEDTLS_SSL_CACHE_C2343,71286
#define MBEDTLS_SSL_COOKIE_C2353,71473
#define MBEDTLS_SSL_TICKET_C2365,71701
#define MBEDTLS_SSL_CLI_C2379,71939
#define MBEDTLS_SSL_SRV_C2393,72174
#define MBEDTLS_SSL_TLS_C2409,72524
#define MBEDTLS_TIMING_C2454,74103
#define MBEDTLS_VERSION_C2465,74296
#define MBEDTLS_X509_USE_C2482,74693
#define MBEDTLS_X509_CRT_PARSE_C2498,75022
#define MBEDTLS_X509_CRL_PARSE_C2512,75282
#define MBEDTLS_X509_CSR_PARSE_C2526,75590
#define MBEDTLS_X509_CREATE_C2539,75891
#define MBEDTLS_X509_CRT_WRITE_C2552,76145
#define MBEDTLS_X509_CSR_WRITE_C2565,76431
#define MBEDTLS_XTEA_C2575,76573
#define MBEDTLS_TLS_DEFAULT_ALLOW_SHA1_IN_KEY_EXCHANGE2700,84842

tools/pkkeygen/mbedtls/ctr_drbg.h,1164
#define MBEDTLS_CTR_DRBG_H24,839
#define MBEDTLS_ERR_CTR_DRBG_ENTROPY_SOURCE_FAILED 32,957
#define MBEDTLS_ERR_CTR_DRBG_REQUEST_TOO_BIG 33,1059
#define MBEDTLS_ERR_CTR_DRBG_INPUT_TOO_BIG 34,1176
#define MBEDTLS_ERR_CTR_DRBG_FILE_IO_ERROR 35,1291
#define MBEDTLS_CTR_DRBG_BLOCKSIZE 37,1393
#define MBEDTLS_CTR_DRBG_KEYSIZE 38,1500
#define MBEDTLS_CTR_DRBG_KEYBITS 39,1607
#define MBEDTLS_CTR_DRBG_SEEDLEN 40,1684
#define MBEDTLS_CTR_DRBG_ENTROPY_LEN 53,2210
#define MBEDTLS_CTR_DRBG_ENTROPY_LEN 55,2354
#define MBEDTLS_CTR_DRBG_RESEED_INTERVAL 60,2554
#define MBEDTLS_CTR_DRBG_MAX_INPUT 64,2710
#define MBEDTLS_CTR_DRBG_MAX_REQUEST 68,2862
#define MBEDTLS_CTR_DRBG_MAX_SEED_INPUT 72,3019
#define MBEDTLS_CTR_DRBG_PR_OFF 77,3159
#define MBEDTLS_CTR_DRBG_PR_ON 78,3250
    unsigned char counter[counter89,3453
    int reseed_counter;90,3512
    int prediction_resistance;91,3571
    size_t entropy_len;93,3730
    int reseed_interval;95,3861
    mbedtls_aes_context aes_ctx;97,3921
    int (*f_entropy)f_entropy102,4031
    void *p_entropy;p_entropy104,4087
    mbedtls_threading_mutex_t mutex;107,4195
mbedtls_ctr_drbg_context;110,4241

tools/pkkeygen/mbedtls/bn_mul.h,1999
#define MBEDTLS_BN_MUL_H38,1298
#define asm 45,1388
#define MULADDC_INIT 53,1603
#define MULADDC_CORE 61,1922
#define MULADDC_HUIT 73,2365
#define MULADDC_STOP 136,5462
#define MULADDC_STOP 149,5903
#define MULADDC_INIT 163,6379
#define MULADDC_CORE 167,6514
#define MULADDC_STOP 179,7017
#define MULADDC_INIT 189,7278
#define MULADDC_CORE 197,7569
#define MULADDC_STOP 206,7902
#define MULADDC_HUIT 215,8240
#define MULADDC_INIT 264,10286
#define MULADDC_CORE 274,10697
#define MULADDC_STOP 284,11108
#define MULADDC_INIT 299,11636
#define MULADDC_CORE 309,12047
#define MULADDC_STOP 319,12458
#define MULADDC_INIT 337,13108
#define MULADDC_CORE 347,13483
#define MULADDC_STOP 357,13858
#define MULADDC_INIT 371,14357
#define MULADDC_CORE 381,14768
#define MULADDC_STOP 391,15179
#define MULADDC_INIT 414,15891
#define MULADDC_CORE 421,16236
        #define MULADDC_STOP 434,16929
#define MULADDC_INIT 446,17398
#define MULADDC_CORE 453,17743
#define MULADDC_STOP 466,18436
#define MULADDC_INIT 481,18981
#define MULADDC_CORE 490,19314
#define MULADDC_STOP 517,20403
#define MULADDC_INIT 531,20846
#define MULADDC_CORE 539,21193
#define MULADDC_STOP 548,21590
#define MULADDC_CANNOT_USE_R7572,22577
#define MULADDC_INIT 579,22720
#define MULADDC_CORE 591,23355
#define MULADDC_STOP 622,25092
#define MULADDC_INIT 634,25544
#define MULADDC_CORE 641,25889
#define MULADDC_STOP 650,26350
#define MULADDC_INIT 666,26859
#define MULADDC_CORE 673,27108
#define MULADDC_STOP 688,27693
#define MULADDC_INIT 700,28111
#define MULADDC_CORE 707,28360
#define MULADDC_STOP 723,28987
#define MULADDC_INIT 737,29455
#define MULADDC_CORE 743,29683
#define EMIT 755,30134
#define MULADDC_HUIT 757,30160
#define MULADDC_STOP 820,33247
#define MULADDC_STOP 828,33505
#define MULADDC_INIT 841,33833
#define MULADDC_CORE 846,33997
#define MULADDC_STOP 854,34303
#define MULADDC_INIT 858,34354
#define MULADDC_CORE 865,34608
#define MULADDC_STOP 879,35138

tools/pkkeygen/mbedtls/check_config.h,275
#define MBEDTLS_CHECK_CONFIG_H30,965
#define MBEDTLS_PLATFORM_SNPRINTF_ALT50,1568
#define MBEDTLS_THREADING_IMPL602,23695
#define MBEDTLS_THREADING_IMPL609,23911
#undef MBEDTLS_THREADING_IMPL615,24105
typedef int mbedtls_iso_c_forbids_empty_translation_units;667,26244

tools/pkkeygen/mbedtls/oid.h,7097
#define MBEDTLS_OID_H24,819
#define MBEDTLS_ERR_OID_NOT_FOUND 49,1195
#define MBEDTLS_ERR_OID_BUF_TOO_SMALL 50,1288
#define MBEDTLS_OID_ISO_MEMBER_BODIES 55,1422
#define MBEDTLS_OID_ISO_IDENTIFIED_ORG 56,1516
#define MBEDTLS_OID_ISO_CCITT_DS 57,1622
#define MBEDTLS_OID_ISO_ITU_COUNTRY 58,1719
#define MBEDTLS_OID_COUNTRY_US 63,1861
#define MBEDTLS_OID_ORG_RSA_DATA_SECURITY 64,1941
#define MBEDTLS_OID_RSA_COMPANY 65,2028
#define MBEDTLS_OID_ORG_ANSI_X9_62 67,2258
#define MBEDTLS_OID_ANSI_X9_62 68,2341
#define MBEDTLS_OID_ORG_DOD 74,2560
#define MBEDTLS_OID_ORG_OIW 75,2639
#define MBEDTLS_OID_OIW_SECSIG 76,2694
#define MBEDTLS_OID_OIW_SECSIG_ALG 77,2769
#define MBEDTLS_OID_OIW_SECSIG_SHA1 78,2847
#define MBEDTLS_OID_ORG_CERTICOM 79,2929
#define MBEDTLS_OID_CERTICOM 80,3009
#define MBEDTLS_OID_ORG_TELETRUST 81,3113
#define MBEDTLS_OID_TELETRUST 82,3188
#define MBEDTLS_OID_ORGANIZATION 87,3322
#define MBEDTLS_OID_ISO_ITU_US_ORG 88,3410
#define MBEDTLS_OID_ORG_GOV 90,3598
#define MBEDTLS_OID_GOV 91,3679
#define MBEDTLS_OID_ORG_NETSCAPE 93,3847
#define MBEDTLS_OID_NETSCAPE 94,3936
#define MBEDTLS_OID_ID_CE 97,4188
#define MBEDTLS_OID_PKIX 104,4494
#define MBEDTLS_OID_AT 109,4658
#define MBEDTLS_OID_AT_CN 110,4803
#define MBEDTLS_OID_AT_SUR_NAME 111,4924
#define MBEDTLS_OID_AT_SERIAL_NUMBER 112,5042
#define MBEDTLS_OID_AT_COUNTRY 113,5165
#define MBEDTLS_OID_AT_LOCALITY 114,5287
#define MBEDTLS_OID_AT_STATE 115,5406
#define MBEDTLS_OID_AT_ORGANIZATION 116,5522
#define MBEDTLS_OID_AT_ORG_UNIT 117,5650
#define MBEDTLS_OID_AT_TITLE 118,5784
#define MBEDTLS_OID_AT_POSTAL_ADDRESS 119,5901
#define MBEDTLS_OID_AT_POSTAL_CODE 120,6026
#define MBEDTLS_OID_AT_GIVEN_NAME 121,6148
#define MBEDTLS_OID_AT_INITIALS 122,6269
#define MBEDTLS_OID_AT_GENERATION_QUALIFIER 123,6389
#define MBEDTLS_OID_AT_UNIQUE_IDENTIFIER 124,6520
#define MBEDTLS_OID_AT_DN_QUALIFIER 125,6647
#define MBEDTLS_OID_AT_PSEUDONYM 126,6770
#define MBEDTLS_OID_DOMAIN_COMPONENT 128,6892
#define MBEDTLS_OID_AUTHORITY_KEY_IDENTIFIER 133,7173
#define MBEDTLS_OID_SUBJECT_KEY_IDENTIFIER 134,7319
#define MBEDTLS_OID_KEY_USAGE 135,7463
#define MBEDTLS_OID_CERTIFICATE_POLICIES 136,7595
#define MBEDTLS_OID_POLICY_MAPPINGS 137,7738
#define MBEDTLS_OID_SUBJECT_ALT_NAME 138,7876
#define MBEDTLS_OID_ISSUER_ALT_NAME 139,8014
#define MBEDTLS_OID_SUBJECT_DIRECTORY_ATTRS 140,8151
#define MBEDTLS_OID_BASIC_CONSTRAINTS 141,8300
#define MBEDTLS_OID_NAME_CONSTRAINTS 142,8440
#define MBEDTLS_OID_POLICY_CONSTRAINTS 143,8579
#define MBEDTLS_OID_EXTENDED_KEY_USAGE 144,8720
#define MBEDTLS_OID_CRL_DISTRIBUTION_POINTS 145,8854
#define MBEDTLS_OID_INIHIBIT_ANYPOLICY 146,8999
#define MBEDTLS_OID_FRESHEST_CRL 147,9139
#define MBEDTLS_OID_NS_CERT 152,9317
#define MBEDTLS_OID_NS_CERT_TYPE 153,9389
#define MBEDTLS_OID_NS_BASE_URL 154,9461
#define MBEDTLS_OID_NS_REVOCATION_URL 155,9533
#define MBEDTLS_OID_NS_CA_REVOCATION_URL 156,9605
#define MBEDTLS_OID_NS_RENEWAL_URL 157,9677
#define MBEDTLS_OID_NS_CA_POLICY_URL 158,9749
#define MBEDTLS_OID_NS_SSL_SERVER_NAME 159,9821
#define MBEDTLS_OID_NS_COMMENT 160,9893
#define MBEDTLS_OID_NS_DATA_TYPE 161,9965
#define MBEDTLS_OID_NS_CERT_SEQUENCE 162,10037
#define MBEDTLS_OID_PRIVATE_KEY_USAGE_PERIOD 167,10148
#define MBEDTLS_OID_CRL_NUMBER 168,10221
#define MBEDTLS_OID_ANY_EXTENDED_KEY_USAGE 173,10397
#define MBEDTLS_OID_KP 175,10558
#define MBEDTLS_OID_SERVER_AUTH 176,10680
#define MBEDTLS_OID_CLIENT_AUTH 177,10809
#define MBEDTLS_OID_CODE_SIGNING 178,10938
#define MBEDTLS_OID_EMAIL_PROTECTION 179,11068
#define MBEDTLS_OID_TIME_STAMPING 180,11202
#define MBEDTLS_OID_OCSP_SIGNING 181,11333
#define MBEDTLS_OID_PKCS 187,11496
#define MBEDTLS_OID_PKCS1 188,11653
#define MBEDTLS_OID_PKCS5 189,11813
#define MBEDTLS_OID_PKCS9 190,11973
#define MBEDTLS_OID_PKCS12 191,12133
#define MBEDTLS_OID_PKCS1_RSA 196,12318
#define MBEDTLS_OID_PKCS1_MD2 197,12440
#define MBEDTLS_OID_PKCS1_MD4 198,12551
#define MBEDTLS_OID_PKCS1_MD5 199,12662
#define MBEDTLS_OID_PKCS1_SHA1 200,12773
#define MBEDTLS_OID_PKCS1_SHA224 201,12885
#define MBEDTLS_OID_PKCS1_SHA256 202,13000
#define MBEDTLS_OID_PKCS1_SHA384 203,13115
#define MBEDTLS_OID_PKCS1_SHA512 204,13230
#define MBEDTLS_OID_RSA_SHA_OBS 206,13346
#define MBEDTLS_OID_PKCS9_EMAIL 208,13410
#define MBEDTLS_OID_RSASSA_PSS 211,13543
#define MBEDTLS_OID_MGF1 212,13648
#define MBEDTLS_OID_DIGEST_ALG_MD2 217,13775
#define MBEDTLS_OID_DIGEST_ALG_MD4 218,13973
#define MBEDTLS_OID_DIGEST_ALG_MD5 219,14171
#define MBEDTLS_OID_DIGEST_ALG_SHA1 220,14369
#define MBEDTLS_OID_DIGEST_ALG_SHA224 221,14595
#define MBEDTLS_OID_DIGEST_ALG_SHA256 222,14825
#define MBEDTLS_OID_DIGEST_ALG_SHA384 224,15064
#define MBEDTLS_OID_DIGEST_ALG_SHA512 226,15295
#define MBEDTLS_OID_HMAC_SHA1 228,15534
#define MBEDTLS_OID_DES_CBC 233,15766
#define MBEDTLS_OID_DES_EDE3_CBC 234,15988
#define MBEDTLS_OID_PKCS5_PBKDF2 239,16214
#define MBEDTLS_OID_PKCS5_PBES2 240,16339
#define MBEDTLS_OID_PKCS5_PBMAC1 241,16463
#define MBEDTLS_OID_PKCS5_PBE_MD2_DES_CBC 246,16623
#define MBEDTLS_OID_PKCS5_PBE_MD2_RC2_CBC 247,16758
#define MBEDTLS_OID_PKCS5_PBE_MD5_DES_CBC 248,16893
#define MBEDTLS_OID_PKCS5_PBE_MD5_RC2_CBC 249,17028
#define MBEDTLS_OID_PKCS5_PBE_SHA1_DES_CBC 250,17163
#define MBEDTLS_OID_PKCS5_PBE_SHA1_RC2_CBC 251,17300
#define MBEDTLS_OID_PKCS9_CSR_EXT_REQ 256,17460
#define MBEDTLS_OID_PKCS12_PBE 261,17620
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC4_128 263,17755
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC4_40 264,17908
#define MBEDTLS_OID_PKCS12_PBE_SHA1_DES3_EDE_CBC 265,18060
#define MBEDTLS_OID_PKCS12_PBE_SHA1_DES2_EDE_CBC 266,18222
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC2_128_CBC 267,18384
#define MBEDTLS_OID_PKCS12_PBE_SHA1_RC2_40_CBC 268,18541
#define MBEDTLS_OID_EC_ALG_UNRESTRICTED 276,18858
#define MBEDTLS_OID_EC_ALG_ECDH 281,19064
#define MBEDTLS_OID_EC_GRP_SECP192R1 289,19343
#define MBEDTLS_OID_EC_GRP_SECP224R1 293,19533
#define MBEDTLS_OID_EC_GRP_SECP256R1 297,19726
#define MBEDTLS_OID_EC_GRP_SECP384R1 301,19916
#define MBEDTLS_OID_EC_GRP_SECP521R1 305,20100
#define MBEDTLS_OID_EC_GRP_SECP192K1 309,20284
#define MBEDTLS_OID_EC_GRP_SECP224K1 313,20468
#define MBEDTLS_OID_EC_GRP_SECP256K1 317,20652
#define MBEDTLS_OID_EC_BRAINPOOL_V1 325,21024
#define MBEDTLS_OID_EC_GRP_BP256R1 328,21177
#define MBEDTLS_OID_EC_GRP_BP384R1 331,21317
#define MBEDTLS_OID_EC_GRP_BP512R1 334,21457
#define MBEDTLS_OID_ANSI_X9_62_FIELD_TYPE 342,21680
#define MBEDTLS_OID_ANSI_X9_62_PRIME_FIELD 343,21754
#define MBEDTLS_OID_ANSI_X9_62_SIG 348,21893
#define MBEDTLS_OID_ANSI_X9_62_SIG_SHA2 349,21987
#define MBEDTLS_OID_ECDSA_SHA1 353,22208
#define MBEDTLS_OID_ECDSA_SHA224 358,22430
#define MBEDTLS_OID_ECDSA_SHA256 363,22657
#define MBEDTLS_OID_ECDSA_SHA384 368,22884
#define MBEDTLS_OID_ECDSA_SHA512 373,23111
    const char *asn1;asn1383,23300
    size_t asn1_len;384,23375
    const char *name;name385,23450
    const char *description;description386,23525
} mbedtls_oid_descriptor_t;387,23600

tools/pkkeygen/mbedtls/sha512.h,196
#define MBEDTLS_SHA512_H24,840
    uint64_t total[total48,1177
    uint64_t state[state49,1244
    unsigned char buffer[buffer50,1311
    int is384;51,1378
mbedtls_sha512_context;53,1447

tools/pkkeygen/mbedtls/pk.h,2074
#define MBEDTLS_PK_H25,814
#define inline 49,1215
#define MBEDTLS_ERR_PK_ALLOC_FAILED 52,1247
#define MBEDTLS_ERR_PK_TYPE_MISMATCH 53,1333
#define MBEDTLS_ERR_PK_BAD_INPUT_DATA 54,1448
#define MBEDTLS_ERR_PK_FILE_IO_ERROR 55,1542
#define MBEDTLS_ERR_PK_KEY_INVALID_VERSION 56,1629
#define MBEDTLS_ERR_PK_KEY_INVALID_FORMAT 57,1713
#define MBEDTLS_ERR_PK_UNKNOWN_PK_ALG 58,1799
#define MBEDTLS_ERR_PK_PASSWORD_REQUIRED 59,1921
#define MBEDTLS_ERR_PK_PASSWORD_MISMATCH 60,2018
#define MBEDTLS_ERR_PK_INVALID_PUBKEY 61,2144
#define MBEDTLS_ERR_PK_INVALID_ALG 62,2272
#define MBEDTLS_ERR_PK_UNKNOWN_NAMED_CURVE 63,2371
#define MBEDTLS_ERR_PK_FEATURE_UNAVAILABLE 64,2495
#define MBEDTLS_ERR_PK_SIG_LEN_MISMATCH 65,2607
    MBEDTLS_PK_NONE=75,2828
    MBEDTLS_PK_RSA,76,2851
    MBEDTLS_PK_ECKEY,77,2871
    MBEDTLS_PK_ECKEY_DH,78,2893
    MBEDTLS_PK_ECDSA,79,2918
    MBEDTLS_PK_RSA_ALT,80,2940
    MBEDTLS_PK_RSASSA_PSS,81,2964
} mbedtls_pk_type_t;82,2991
    mbedtls_md_type_t mgf1_hash_id;90,3168
    int expected_salt_len;91,3204
} mbedtls_pk_rsassa_pss_options;93,3232
    MBEDTLS_PK_DEBUG_NONE 100,3353
    MBEDTLS_PK_DEBUG_MPI,101,3384
    MBEDTLS_PK_DEBUG_ECP,102,3410
} mbedtls_pk_debug_type;103,3436
    mbedtls_pk_debug_type type;110,3540
    const char *name;name111,3572
    void *value;value112,3594
} mbedtls_pk_debug_item;113,3611
#define MBEDTLS_PK_DEBUG_MAX_ITEMS 116,3694
typedef struct mbedtls_pk_info_t mbedtls_pk_info_t;121,3798
    const mbedtls_pk_info_t *   pk_info;128,3917
    void *                      pk_ctx;129,3997
} mbedtls_pk_context;130,4077
static inline mbedtls_rsa_context *mbedtls_pk_rsa(mbedtls_pk_rsa139,4300
static inline mbedtls_ecp_keypair *mbedtls_pk_ec(mbedtls_pk_ec152,4662
typedef int (*mbedtls_pk_rsa_alt_decrypt_func)mbedtls_pk_rsa_alt_decrypt_func162,4923
typedef int (*mbedtls_pk_rsa_alt_sign_func)mbedtls_pk_rsa_alt_sign_func165,5122
typedef size_t (*mbedtls_pk_rsa_alt_key_len_func)mbedtls_pk_rsa_alt_key_len_func169,5405
static inline size_t mbedtls_pk_get_len(243,7955

tools/pkkeygen/mbedtls/net_sockets.h,721
#define MBEDTLS_NET_SOCKETS_H24,834
#define MBEDTLS_ERR_NET_SOCKET_FAILED 37,1021
#define MBEDTLS_ERR_NET_CONNECT_FAILED 38,1121
#define MBEDTLS_ERR_NET_BIND_FAILED 39,1246
#define MBEDTLS_ERR_NET_LISTEN_FAILED 40,1351
#define MBEDTLS_ERR_NET_ACCEPT_FAILED 41,1458
#define MBEDTLS_ERR_NET_RECV_FAILED 42,1575
#define MBEDTLS_ERR_NET_SEND_FAILED 43,1694
#define MBEDTLS_ERR_NET_CONN_RESET 44,1816
#define MBEDTLS_ERR_NET_UNKNOWN_HOST 45,1921
#define MBEDTLS_ERR_NET_BUFFER_TOO_SMALL 46,2048
#define MBEDTLS_ERR_NET_INVALID_CONTEXT 47,2161
#define MBEDTLS_NET_LISTEN_BACKLOG 49,2289
#define MBEDTLS_NET_PROTO_TCP 51,2382
#define MBEDTLS_NET_PROTO_UDP 52,2449
    int fd;67,2818
mbedtls_net_context;69,2899

tools/pkkeygen/mbedtls/blowfish.h,498
#define MBEDTLS_BLOWFISH_H24,818
#define MBEDTLS_BLOWFISH_ENCRYPT 35,984
#define MBEDTLS_BLOWFISH_DECRYPT 36,1023
#define MBEDTLS_BLOWFISH_MAX_KEY_BITS 37,1062
#define MBEDTLS_BLOWFISH_MIN_KEY_BITS 38,1108
#define MBEDTLS_BLOWFISH_ROUNDS 39,1153
#define MBEDTLS_BLOWFISH_BLOCKSIZE 40,1299
#define MBEDTLS_ERR_BLOWFISH_INVALID_KEY_LENGTH 42,1382
#define MBEDTLS_ERR_BLOWFISH_INVALID_INPUT_LENGTH 43,1482
    uint32_t P[P58,1766
    uint32_t S[S59,1846
mbedtls_blowfish_context;61,1920

tools/pkkeygen/mbedtls/asn1write.h,73
#define MBEDTLS_ASN1_WRITE_H24,834
#define MBEDTLS_ASN1_CHK_ADD(28,883

tools/pkkeygen/mbedtls/rsa.h,1252
#define MBEDTLS_RSA_H24,818
#define MBEDTLS_ERR_RSA_BAD_INPUT_DATA 42,1065
#define MBEDTLS_ERR_RSA_INVALID_PADDING 43,1174
#define MBEDTLS_ERR_RSA_KEY_GEN_FAILED 44,1302
#define MBEDTLS_ERR_RSA_KEY_CHECK_FAILED 45,1422
#define MBEDTLS_ERR_RSA_PUBLIC_FAILED 46,1546
#define MBEDTLS_ERR_RSA_PRIVATE_FAILED 47,1654
#define MBEDTLS_ERR_RSA_VERIFY_FAILED 48,1763
#define MBEDTLS_ERR_RSA_OUTPUT_TOO_LARGE 49,1870
#define MBEDTLS_ERR_RSA_RNG_FAILED 50,1999
#define MBEDTLS_RSA_PUBLIC 55,2150
#define MBEDTLS_RSA_PRIVATE 56,2184
#define MBEDTLS_RSA_PKCS_V15 58,2219
#define MBEDTLS_RSA_PKCS_V21 59,2253
#define MBEDTLS_RSA_SIGN 61,2288
#define MBEDTLS_RSA_CRYPT 62,2322
#define MBEDTLS_RSA_SALT_LEN_ANY 64,2357
    int ver;81,2681
    size_t len;82,2740
    mbedtls_mpi N;84,2800
    mbedtls_mpi E;85,2867
    mbedtls_mpi D;87,2935
    mbedtls_mpi P;88,3002
    mbedtls_mpi Q;89,3069
    mbedtls_mpi DP;90,3136
    mbedtls_mpi DQ;91,3203
    mbedtls_mpi QP;92,3270
    mbedtls_mpi RN;94,3338
    mbedtls_mpi RP;95,3405
    mbedtls_mpi RQ;96,3472
    mbedtls_mpi Vi;98,3540
    mbedtls_mpi Vf;99,3615
    int padding;101,3691
    int hash_id;103,3853
    mbedtls_threading_mutex_t mutex;108,4187
mbedtls_rsa_context;111,4271

tools/pkkeygen/mbedtls/aes.h,452
#define MBEDTLS_AES_H24,803
#define MBEDTLS_AES_ENCRYPT 36,1014
#define MBEDTLS_AES_DECRYPT 37,1048
#define MBEDTLS_ERR_AES_INVALID_KEY_LENGTH 39,1083
#define MBEDTLS_ERR_AES_INVALID_INPUT_LENGTH 40,1178
#define inline 44,1386
    int nr;65,1855
    uint32_t *rk;rk66,1914
    uint32_t buf[buf67,1973
mbedtls_aes_context;69,2034
#define MBEDTLS_DEPRECATED 285,10393
#define MBEDTLS_DEPRECATED287,10459
#undef MBEDTLS_DEPRECATED317,11553

tools/pkkeygen/mbedtls/aesni.h,137
#define MBEDTLS_AESNI_H24,852
#define MBEDTLS_AESNI_AES 28,895
#define MBEDTLS_AESNI_CLMUL 29,938
#define MBEDTLS_HAVE_X86_6434,1132

tools/pkkeygen/mbedtls/gcm.h,513
#define MBEDTLS_GCM_H24,832
#define MBEDTLS_GCM_ENCRYPT 30,897
#define MBEDTLS_GCM_DECRYPT 31,931
#define MBEDTLS_ERR_GCM_AUTH_FAILED 33,966
#define MBEDTLS_ERR_GCM_BAD_INPUT 34,1074
    mbedtls_cipher_context_t cipher_ctx;44,1290
    uint64_t HL[HL45,1358
    uint64_t HH[HH46,1419
    uint64_t len;47,1480
    uint64_t add_len;48,1538
    unsigned char base_ectr[base_ectr49,1595
    unsigned char y[y50,1654
    unsigned char buf[buf51,1710
    int mode;52,1768
mbedtls_gcm_context;54,1829

tools/pkkeygen/mbedtls/sha256.h,196
#define MBEDTLS_SHA256_H24,840
    uint32_t total[total48,1177
    uint32_t state[state49,1244
    unsigned char buffer[buffer50,1311
    int is224;51,1378
mbedtls_sha256_context;53,1447

tools/pkkeygen/mbedtls/bignum.h,1854
#define MBEDTLS_BIGNUM_H24,825
#define MBEDTLS_ERR_MPI_FILE_IO_ERROR 39,1043
#define MBEDTLS_ERR_MPI_BAD_INPUT_DATA 40,1177
#define MBEDTLS_ERR_MPI_INVALID_CHARACTER 41,1286
#define MBEDTLS_ERR_MPI_BUFFER_TOO_SMALL 42,1412
#define MBEDTLS_ERR_MPI_NEGATIVE_VALUE 43,1524
#define MBEDTLS_ERR_MPI_DIVISION_BY_ZERO 44,1661
#define MBEDTLS_ERR_MPI_NOT_ACCEPTABLE 45,1799
#define MBEDTLS_ERR_MPI_ALLOC_FAILED 46,1914
#define MBEDTLS_MPI_CHK(48,2016
#define MBEDTLS_MPI_MAX_LIMBS 53,2170
#define MBEDTLS_MPI_WINDOW_SIZE 65,2555
#define MBEDTLS_MPI_MAX_SIZE 76,3019
#define MBEDTLS_MPI_MAX_BITS 79,3171
#define MBEDTLS_MPI_MAX_BITS_SCALE100 99,4102
#define MBEDTLS_LN_2_DIV_LN_10_SCALE100 100,4180
#define MBEDTLS_MPI_RW_BUFFER_SIZE 101,4240
            #define MBEDTLS_HAVE_INT64117,4955
        typedef  int64_t mbedtls_mpi_sint;119,5035
        typedef uint64_t mbedtls_mpi_uint;120,5078
            #define MBEDTLS_HAVE_INT64128,5507
        typedef  int64_t mbedtls_mpi_sint;130,5586
        typedef uint64_t mbedtls_mpi_uint;131,5629
            typedef unsigned int mbedtls_t_udbl 134,5784
            #define MBEDTLS_HAVE_UDBL135,5859
            #define MBEDTLS_HAVE_INT64143,6215
        typedef  int64_t mbedtls_mpi_sint;145,6295
        typedef uint64_t mbedtls_mpi_uint;146,6338
            typedef __uint128_t mbedtls_t_udbl;149,6493
            #define MBEDTLS_HAVE_UDBL150,6541
        typedef  int64_t mbedtls_mpi_sint;154,6722
        typedef uint64_t mbedtls_mpi_uint;155,6765
        #define MBEDTLS_HAVE_INT32162,6963
    typedef  int32_t mbedtls_mpi_sint;164,7035
    typedef uint32_t mbedtls_mpi_uint;165,7074
        typedef uint64_t mbedtls_t_udbl;167,7156
        #define MBEDTLS_HAVE_UDBL168,7197
    int s;181,7406
    size_t n;182,7457
    mbedtls_mpi_uint *p;p183,7508
mbedtls_mpi;185,7571

tools/pkkeygen/mbedtls/entropy_poll.h,221
#define MBEDTLS_ENTROPY_POLL_H24,859
#define MBEDTLS_ENTROPY_MIN_PLATFORM 41,1109
#define MBEDTLS_ENTROPY_MIN_HAVEGE 42,1196
#define MBEDTLS_ENTROPY_MIN_HARDCLOCK 43,1283
#define MBEDTLS_ENTROPY_MIN_HARDWARE 45,1428

tools/pkkeygen/mbedtls/ripemd160.h,179
#define MBEDTLS_RIPEMD160_H24,825
    uint32_t total[total48,1171
    uint32_t state[state49,1238
    unsigned char buffer[buffer50,1305
mbedtls_ripemd160_context;52,1374

tools/pkkeygen/mbedtls/camellia.h,315
#define MBEDTLS_CAMELLIA_H24,818
#define MBEDTLS_CAMELLIA_ENCRYPT 35,984
#define MBEDTLS_CAMELLIA_DECRYPT 36,1023
#define MBEDTLS_ERR_CAMELLIA_INVALID_KEY_LENGTH 38,1063
#define MBEDTLS_ERR_CAMELLIA_INVALID_INPUT_LENGTH 39,1158
    int nr;54,1437
    uint32_t rk[rk55,1496
mbedtls_camellia_context;57,1562

tools/pkkeygen/mbedtls/xtea.h,216
#define MBEDTLS_XTEA_H24,815
#define MBEDTLS_XTEA_ENCRYPT 35,977
#define MBEDTLS_XTEA_DECRYPT 36,1012
#define MBEDTLS_ERR_XTEA_INVALID_INPUT_LENGTH 38,1048
    uint32_t k[k53,1330
mbedtls_xtea_context;55,1369

tools/pkkeygen/mbedtls/x509_crt.h,2170
#define MBEDTLS_X509_CRT_H24,834
typedef struct mbedtls_x509_crt52,1253
    mbedtls_x509_buf raw;54,1287
    mbedtls_x509_buf tbs;55,1367
    int version;57,1479
    mbedtls_x509_buf serial;58,1557
    mbedtls_x509_buf sig_oid;59,1656
    mbedtls_x509_buf issuer_raw;61,1739
    mbedtls_x509_buf subject_raw;62,1841
    mbedtls_x509_name issuer;64,1945
    mbedtls_x509_name subject;65,2044
    mbedtls_x509_time valid_from;67,2145
    mbedtls_x509_time valid_to;68,2229
    mbedtls_pk_context pk;70,2312
    mbedtls_x509_buf issuer_id;72,2399
    mbedtls_x509_buf subject_id;73,2494
    mbedtls_x509_buf v3_ext;74,2590
    mbedtls_x509_sequence subject_alt_names;75,2669
    int ext_types;77,2795
    int ca_istrue;78,2888
    int max_pathlen;79,3023
    unsigned int key_usage;81,3211
    mbedtls_x509_sequence ext_key_usage;83,3313
    unsigned char ns_cert_type;85,3405
    mbedtls_x509_buf sig;87,3523
    mbedtls_md_type_t sig_md;88,3632
    mbedtls_pk_type_t sig_pk;89,3775
    void *sig_opts;sig_opts90,3923
    struct mbedtls_x509_crt *next;next92,4043
mbedtls_x509_crt;94,4126
#define MBEDTLS_X509_ID_FLAG(100,4258
    uint32_t allowed_mds;109,4472
    uint32_t allowed_pks;110,4539
    uint32_t allowed_curves;111,4606
    uint32_t rsa_min_bitlen;112,4673
mbedtls_x509_crt_profile;114,4742
#define MBEDTLS_X509_CRT_VERSION_1 116,4769
#define MBEDTLS_X509_CRT_VERSION_2 117,4819
#define MBEDTLS_X509_CRT_VERSION_3 118,4869
#define MBEDTLS_X509_RFC5280_MAX_SERIAL_LEN 120,4920
#define MBEDTLS_X509_RFC5280_UTC_TIME_LEN 121,4967
#define MBEDTLS_X509_MAX_FILE_PATH_LEN 124,5062
typedef struct mbedtls_x509write_cert130,5166
    int version;132,5206
    mbedtls_mpi serial;133,5223
    mbedtls_pk_context *subject_key;subject_key134,5247
    mbedtls_pk_context *issuer_key;issuer_key135,5284
    mbedtls_asn1_named_data *subject;subject136,5320
    mbedtls_asn1_named_data *issuer;issuer137,5358
    mbedtls_md_type_t md_alg;138,5395
    char not_before[not_before139,5425
    char not_after[not_after140,5485
    mbedtls_asn1_named_data *extensions;extensions141,5544
mbedtls_x509write_cert;143,5587

tools/pkkeygen/mbedtls/padlock.h,341
#define MBEDTLS_PADLOCK_H25,878
#define MBEDTLS_ERR_PADLOCK_DATA_MISALIGNED 29,923
#define MBEDTLS_HAVE_ASAN33,1093
#define MBEDTLS_HAVE_X8642,1341
#define MBEDTLS_PADLOCK_RNG 47,1395
#define MBEDTLS_PADLOCK_ACE 48,1430
#define MBEDTLS_PADLOCK_PHE 49,1465
#define MBEDTLS_PADLOCK_PMM 50,1500
#define MBEDTLS_PADLOCK_ALIGN16(52,1536

tools/pkkeygen/mbedtls/asn1.h,1951
#define MBEDTLS_ASN1_H24,810
#define MBEDTLS_ERR_ASN1_OUT_OF_DATA 50,1226
#define MBEDTLS_ERR_ASN1_UNEXPECTED_TAG 51,1350
#define MBEDTLS_ERR_ASN1_INVALID_LENGTH 52,1462
#define MBEDTLS_ERR_ASN1_LENGTH_MISMATCH 53,1598
#define MBEDTLS_ERR_ASN1_INVALID_DATA 54,1717
#define MBEDTLS_ERR_ASN1_ALLOC_FAILED 55,1820
#define MBEDTLS_ERR_ASN1_BUF_TOO_SMALL 56,1920
#define MBEDTLS_ASN1_BOOLEAN 71,2396
#define MBEDTLS_ASN1_INTEGER 72,2446
#define MBEDTLS_ASN1_BIT_STRING 73,2496
#define MBEDTLS_ASN1_OCTET_STRING 74,2546
#define MBEDTLS_ASN1_NULL 75,2596
#define MBEDTLS_ASN1_OID 76,2646
#define MBEDTLS_ASN1_UTF8_STRING 77,2696
#define MBEDTLS_ASN1_SEQUENCE 78,2746
#define MBEDTLS_ASN1_SET 79,2796
#define MBEDTLS_ASN1_PRINTABLE_STRING 80,2846
#define MBEDTLS_ASN1_T61_STRING 81,2896
#define MBEDTLS_ASN1_IA5_STRING 82,2946
#define MBEDTLS_ASN1_UTC_TIME 83,2996
#define MBEDTLS_ASN1_GENERALIZED_TIME 84,3046
#define MBEDTLS_ASN1_UNIVERSAL_STRING 85,3096
#define MBEDTLS_ASN1_BMP_STRING 86,3146
#define MBEDTLS_ASN1_PRIMITIVE 87,3196
#define MBEDTLS_ASN1_CONSTRUCTED 88,3246
#define MBEDTLS_ASN1_CONTEXT_SPECIFIC 89,3296
#define MBEDTLS_OID_SIZE(94,3464
#define MBEDTLS_OID_CMP(102,3697
typedef struct mbedtls_asn1_buf118,4096
    int tag;120,4130
    size_t len;121,4208
    unsigned char *p;p122,4268
mbedtls_asn1_buf;124,4332
typedef struct mbedtls_asn1_bitstring129,4394
    size_t len;131,4434
    unsigned char unused_bits;132,4498
    unsigned char *p;p133,4585
mbedtls_asn1_bitstring;135,4660
typedef struct mbedtls_asn1_sequence140,4736
    mbedtls_asn1_buf buf;142,4775
    struct mbedtls_asn1_sequence *next;next143,4867
mbedtls_asn1_sequence;145,4952
typedef struct mbedtls_asn1_named_data150,5048
    mbedtls_asn1_buf oid;152,5089
    mbedtls_asn1_buf val;153,5164
    struct mbedtls_asn1_named_data *next;next154,5233
    unsigned char next_merged;155,5316
mbedtls_asn1_named_data;157,5400

tools/pkkeygen/mbedtls/base64.h,137
#define MBEDTLS_BASE64_H24,826
#define MBEDTLS_ERR_BASE64_BUFFER_TOO_SMALL 28,873
#define MBEDTLS_ERR_BASE64_INVALID_CHARACTER 29,973

tools/pkkeygen/mbedtls/md.h,979
#define MBEDTLS_MD_H26,865
#define MBEDTLS_ERR_MD_FEATURE_UNAVAILABLE 36,1005
#define MBEDTLS_ERR_MD_BAD_INPUT_DATA 37,1119
#define MBEDTLS_ERR_MD_ALLOC_FAILED 38,1228
#define MBEDTLS_ERR_MD_FILE_IO_ERROR 39,1330
    MBEDTLS_MD_NONE=46,1496
    MBEDTLS_MD_MD2,47,1519
    MBEDTLS_MD_MD4,48,1539
    MBEDTLS_MD_MD5,49,1559
    MBEDTLS_MD_SHA1,50,1579
    MBEDTLS_MD_SHA224,51,1600
    MBEDTLS_MD_SHA256,52,1623
    MBEDTLS_MD_SHA384,53,1646
    MBEDTLS_MD_SHA512,54,1669
    MBEDTLS_MD_RIPEMD160,55,1692
} mbedtls_md_type_t;56,1718
#define MBEDTLS_MD_MAX_SIZE 59,1770
#define MBEDTLS_MD_MAX_SIZE 61,1846
typedef struct mbedtls_md_info_t mbedtls_md_info_t;67,1982
    const mbedtls_md_info_t *md_info;md_info74,2154
    void *md_ctx;md_ctx77,2228
    void *hmac_ctx;hmac_ctx80,2283
} mbedtls_md_context_t;81,2303
#define MBEDTLS_DEPRECATED 129,3925
#define MBEDTLS_DEPRECATED131,3989
int mbedtls_md_init_ctx(147,4600
#undef MBEDTLS_DEPRECATED148,4707

tools/pkkeygen/mbedtls/des.h,308
#define MBEDTLS_DES_H24,803
#define MBEDTLS_DES_ENCRYPT 35,964
#define MBEDTLS_DES_DECRYPT 36,998
#define MBEDTLS_ERR_DES_INVALID_INPUT_LENGTH 38,1033
#define MBEDTLS_DES_KEY_SIZE 40,1147
    uint32_t sk[sk55,1348
mbedtls_des_context;57,1409
    uint32_t sk[sk64,1504
mbedtls_des3_context;66,1565

tools/pkkeygen/mbedtls/sha1.h,169
#define MBEDTLS_SHA1_H24,822
    uint32_t total[total48,1153
    uint32_t state[state49,1220
    unsigned char buffer[buffer50,1287
mbedtls_sha1_context;52,1356

tools/pkkeygen/mbedtls/error.h,31
#define MBEDTLS_ERROR_H24,818

tools/pkkeygen/mbedtls/timing.h,306
#define MBEDTLS_TIMING_H24,836
struct mbedtls_timing_hr_time45,1126
    unsigned char opaque[opaque47,1158
    struct mbedtls_timing_hr_time   timer;55,1279
    uint32_t                        int_ms;56,1322
    uint32_t                        fin_ms;57,1366
} mbedtls_timing_delay_context;58,1410

tools/pkkeygen/mbedtls/x509_crl.h,1000
#define MBEDTLS_X509_CRL_H24,838
typedef struct mbedtls_x509_crl_entry51,1240
    mbedtls_x509_buf raw;53,1280
    mbedtls_x509_buf serial;55,1307
    mbedtls_x509_time revocation_date;57,1337
    mbedtls_x509_buf entry_ext;59,1377
    struct mbedtls_x509_crl_entry *next;next61,1410
mbedtls_x509_crl_entry;63,1453
typedef struct mbedtls_x509_crl69,1568
    mbedtls_x509_buf raw;71,1602
    mbedtls_x509_buf tbs;72,1678
    int version;74,1786
    mbedtls_x509_buf sig_oid;75,1847
    mbedtls_x509_buf issuer_raw;77,1922
    mbedtls_x509_name issuer;79,1994
    mbedtls_x509_time this_update;81,2090
    mbedtls_x509_time next_update;82,2125
    mbedtls_x509_crl_entry entry;84,2161
    mbedtls_x509_buf crl_ext;86,2279
    mbedtls_x509_buf sig_oid2;88,2310
    mbedtls_x509_buf sig;89,2341
    mbedtls_md_type_t sig_md;90,2367
    mbedtls_pk_type_t sig_pk;91,2510
    void *sig_opts;sig_opts92,2658
    struct mbedtls_x509_crl *next;next94,2778
mbedtls_x509_crl;96,2815

tools/pkkeygen/mbedtls/entropy.h,1457
#define MBEDTLS_ENTROPY_H24,829
#define MBEDTLS_ENTROPY_SHA512_ACCUMULATOR36,1066
#define MBEDTLS_ENTROPY_SHA256_ACCUMULATOR39,1145
#define MBEDTLS_ERR_ENTROPY_SOURCE_FAILED 52,1345
#define MBEDTLS_ERR_ENTROPY_MAX_SOURCES 53,1453
#define MBEDTLS_ERR_ENTROPY_NO_SOURCES_DEFINED 54,1558
#define MBEDTLS_ERR_ENTROPY_NO_STRONG_SOURCE 55,1669
#define MBEDTLS_ERR_ENTROPY_FILE_IO_ERROR 56,1787
#define MBEDTLS_ENTROPY_MAX_SOURCES 67,2140
#define MBEDTLS_ENTROPY_MAX_GATHER 71,2281
#define MBEDTLS_ENTROPY_BLOCK_SIZE 77,2479
#define MBEDTLS_ENTROPY_BLOCK_SIZE 79,2585
#define MBEDTLS_ENTROPY_MAX_SEED_SIZE 82,2693
#define MBEDTLS_ENTROPY_SOURCE_MANUAL 83,2793
#define MBEDTLS_ENTROPY_SOURCE_STRONG 85,2862
#define MBEDTLS_ENTROPY_SOURCE_WEAK 86,2945
typedef int (*mbedtls_entropy_f_source_ptr)mbedtls_entropy_f_source_ptr103,3459
    mbedtls_entropy_f_source_ptr    f_source;111,3660
    void *          p_source;112,3744
    size_t          size;113,3810
    size_t          threshold;114,3875
    int             strong;115,3953
mbedtls_entropy_source_state;117,4017
    mbedtls_sha512_context  accumulator;125,4167
    mbedtls_sha256_context  accumulator;127,4214
    int             source_count;129,4262
    mbedtls_entropy_source_state    source[source130,4296
    mbedtls_havege_state    havege_data;132,4399
    mbedtls_threading_mutex_t mutex;135,4480
    int initial_entropy_run;138,4595
mbedtls_entropy_context;141,4633

tools/pkkeygen/mbedtls/md5.h,167
#define MBEDTLS_MD5_H24,831
    uint32_t total[total48,1158
    uint32_t state[state49,1225
    unsigned char buffer[buffer50,1292
mbedtls_md5_context;52,1361

tools/pkkeygen/mbedtls/pk_internal.h,808
#define MBEDTLS_PK_WRAP_H25,838
struct mbedtls_pk_info_t35,979
    mbedtls_pk_type_t type;38,1033
    const char *name;name41,1083
    size_t (*get_bitlen)get_bitlen44,1138
    int (*can_do)can_do47,1259
    int (*verify_func)verify_func50,1333
    int (*sign_func)sign_func55,1557
    int (*decrypt_func)decrypt_func62,1875
    int (*encrypt_func)encrypt_func68,2168
    int (*check_pair_func)check_pair_func74,2475
    void * (*ctx_alloc_func)ctx_alloc_func77,2574
    void (*ctx_free_func)ctx_free_func80,2647
    void (*debug_func)debug_func83,2731
    void *key;key90,2893
    mbedtls_pk_rsa_alt_decrypt_func decrypt_func;91,2908
    mbedtls_pk_rsa_alt_sign_func sign_func;92,2958
    mbedtls_pk_rsa_alt_key_len_func key_len_func;93,3002
} mbedtls_rsa_alt_context;94,3052

tools/pkkeygen/mbedtls/threading.h,298
#define MBEDTLS_THREADING_H24,826
#define MBEDTLS_ERR_THREADING_FEATURE_UNAVAILABLE 38,1013
#define MBEDTLS_ERR_THREADING_BAD_INPUT_DATA 39,1127
#define MBEDTLS_ERR_THREADING_MUTEX_ERROR 40,1236
    pthread_mutex_t mutex;46,1440
    char is_valid;47,1467
} mbedtls_threading_mutex_t;48,1486

tools/pkkeygen/mbedtls/cipher.h,5502
#define MBEDTLS_CIPHER_H27,867
#define MBEDTLS_CIPHER_MODE_AEAD38,1064
#define MBEDTLS_CIPHER_MODE_WITH_PADDING42,1142
#define MBEDTLS_CIPHER_MODE_STREAM46,1219
#define inline 51,1367
#define MBEDTLS_ERR_CIPHER_FEATURE_UNAVAILABLE 54,1399
#define MBEDTLS_ERR_CIPHER_BAD_INPUT_DATA 55,1513
#define MBEDTLS_ERR_CIPHER_ALLOC_FAILED 56,1622
#define MBEDTLS_ERR_CIPHER_INVALID_PADDING 57,1724
#define MBEDTLS_ERR_CIPHER_FULL_BLOCK_EXPECTED 58,1852
#define MBEDTLS_ERR_CIPHER_AUTH_FAILED 59,1970
#define MBEDTLS_ERR_CIPHER_INVALID_CONTEXT 60,2085
#define MBEDTLS_CIPHER_VARIABLE_IV_LEN 62,2211
#define MBEDTLS_CIPHER_VARIABLE_KEY_LEN 63,2308
    MBEDTLS_CIPHER_ID_NONE 70,2462
    MBEDTLS_CIPHER_ID_NULL,71,2494
    MBEDTLS_CIPHER_ID_AES,72,2522
    MBEDTLS_CIPHER_ID_DES,73,2549
    MBEDTLS_CIPHER_ID_3DES,74,2576
    MBEDTLS_CIPHER_ID_CAMELLIA,75,2604
    MBEDTLS_CIPHER_ID_BLOWFISH,76,2636
    MBEDTLS_CIPHER_ID_ARC4,77,2668
} mbedtls_cipher_id_t;78,2696
    MBEDTLS_CIPHER_NONE 81,2735
    MBEDTLS_CIPHER_NULL,82,2764
    MBEDTLS_CIPHER_AES_128_ECB,83,2789
    MBEDTLS_CIPHER_AES_192_ECB,84,2821
    MBEDTLS_CIPHER_AES_256_ECB,85,2853
    MBEDTLS_CIPHER_AES_128_CBC,86,2885
    MBEDTLS_CIPHER_AES_192_CBC,87,2917
    MBEDTLS_CIPHER_AES_256_CBC,88,2949
    MBEDTLS_CIPHER_AES_128_CFB128,89,2981
    MBEDTLS_CIPHER_AES_192_CFB128,90,3016
    MBEDTLS_CIPHER_AES_256_CFB128,91,3051
    MBEDTLS_CIPHER_AES_128_CTR,92,3086
    MBEDTLS_CIPHER_AES_192_CTR,93,3118
    MBEDTLS_CIPHER_AES_256_CTR,94,3150
    MBEDTLS_CIPHER_AES_128_GCM,95,3182
    MBEDTLS_CIPHER_AES_192_GCM,96,3214
    MBEDTLS_CIPHER_AES_256_GCM,97,3246
    MBEDTLS_CIPHER_CAMELLIA_128_ECB,98,3278
    MBEDTLS_CIPHER_CAMELLIA_192_ECB,99,3315
    MBEDTLS_CIPHER_CAMELLIA_256_ECB,100,3352
    MBEDTLS_CIPHER_CAMELLIA_128_CBC,101,3389
    MBEDTLS_CIPHER_CAMELLIA_192_CBC,102,3426
    MBEDTLS_CIPHER_CAMELLIA_256_CBC,103,3463
    MBEDTLS_CIPHER_CAMELLIA_128_CFB128,104,3500
    MBEDTLS_CIPHER_CAMELLIA_192_CFB128,105,3540
    MBEDTLS_CIPHER_CAMELLIA_256_CFB128,106,3580
    MBEDTLS_CIPHER_CAMELLIA_128_CTR,107,3620
    MBEDTLS_CIPHER_CAMELLIA_192_CTR,108,3657
    MBEDTLS_CIPHER_CAMELLIA_256_CTR,109,3694
    MBEDTLS_CIPHER_CAMELLIA_128_GCM,110,3731
    MBEDTLS_CIPHER_CAMELLIA_192_GCM,111,3768
    MBEDTLS_CIPHER_CAMELLIA_256_GCM,112,3805
    MBEDTLS_CIPHER_DES_ECB,113,3842
    MBEDTLS_CIPHER_DES_CBC,114,3870
    MBEDTLS_CIPHER_DES_EDE_ECB,115,3898
    MBEDTLS_CIPHER_DES_EDE_CBC,116,3930
    MBEDTLS_CIPHER_DES_EDE3_ECB,117,3962
    MBEDTLS_CIPHER_DES_EDE3_CBC,118,3995
    MBEDTLS_CIPHER_BLOWFISH_ECB,119,4028
    MBEDTLS_CIPHER_BLOWFISH_CBC,120,4061
    MBEDTLS_CIPHER_BLOWFISH_CFB64,121,4094
    MBEDTLS_CIPHER_BLOWFISH_CTR,122,4129
    MBEDTLS_CIPHER_ARC4_128,123,4162
    MBEDTLS_CIPHER_AES_128_CCM,124,4191
    MBEDTLS_CIPHER_AES_192_CCM,125,4223
    MBEDTLS_CIPHER_AES_256_CCM,126,4255
    MBEDTLS_CIPHER_CAMELLIA_128_CCM,127,4287
    MBEDTLS_CIPHER_CAMELLIA_192_CCM,128,4324
    MBEDTLS_CIPHER_CAMELLIA_256_CCM,129,4361
} mbedtls_cipher_type_t;130,4398
    MBEDTLS_MODE_NONE 133,4439
    MBEDTLS_MODE_ECB,134,4466
    MBEDTLS_MODE_CBC,135,4488
    MBEDTLS_MODE_CFB,136,4510
    MBEDTLS_MODE_OFB,137,4532
    MBEDTLS_MODE_CTR,138,4568
    MBEDTLS_MODE_GCM,139,4590
    MBEDTLS_MODE_STREAM,140,4612
    MBEDTLS_MODE_CCM,141,4637
} mbedtls_cipher_mode_t;142,4659
    MBEDTLS_PADDING_PKCS7 145,4700
    MBEDTLS_PADDING_ONE_AND_ZEROS,146,4774
    MBEDTLS_PADDING_ZEROS_AND_LEN,147,4848
    MBEDTLS_PADDING_ZEROS,148,4922
    MBEDTLS_PADDING_NONE,149,4996
} mbedtls_cipher_padding_t;150,5070
    MBEDTLS_OPERATION_NONE 153,5114
    MBEDTLS_DECRYPT 154,5147
    MBEDTLS_ENCRYPT,155,5172
} mbedtls_operation_t;156,5193
    MBEDTLS_KEY_LENGTH_NONE 160,5256
    MBEDTLS_KEY_LENGTH_DES 162,5353
    MBEDTLS_KEY_LENGTH_DES_EDE 164,5461
    MBEDTLS_KEY_LENGTH_DES_EDE3 166,5575
#define MBEDTLS_MAX_IV_LENGTH 170,5660
#define MBEDTLS_MAX_BLOCK_LENGTH 172,5748
typedef struct mbedtls_cipher_base_t mbedtls_cipher_base_t;177,5839
typedef struct mbedtls_cmac_context_t mbedtls_cmac_context_t;182,5941
    mbedtls_cipher_type_t type;189,6175
    mbedtls_cipher_mode_t mode;192,6255
    unsigned int key_bitlen;196,6422
    const char * name;199,6482
    unsigned int iv_size;203,6602
    int flags;206,6692
    unsigned int block_size;209,6740
    const mbedtls_cipher_base_t *base;base212,6819
} mbedtls_cipher_info_t;214,6859
    const mbedtls_cipher_info_t *cipher_info;cipher_info221,6988
    int key_bitlen;224,7064
    mbedtls_operation_t operation;227,7154
    void (*add_padding)add_padding231,7301
    int (*get_padding)get_padding232,7381
    unsigned char unprocessed_data[unprocessed_data236,7526
    size_t unprocessed_len;239,7643
    unsigned char iv[iv242,7724
    size_t iv_size;245,7837
    void *cipher_ctx;cipher_ctx248,7893
    mbedtls_cmac_context_t *cmac_ctx;cmac_ctx252,7977
} mbedtls_cipher_context_t;254,8022
static inline unsigned int mbedtls_cipher_get_block_size(340,11381
static inline mbedtls_cipher_mode_t mbedtls_cipher_get_cipher_mode(357,11915
static inline int mbedtls_cipher_get_iv_size(374,12505
static inline mbedtls_cipher_type_t mbedtls_cipher_get_type(393,13041
static inline const char *mbedtls_cipher_get_name(mbedtls_cipher_get_name408,13506
static inline int mbedtls_cipher_get_key_bitlen(425,14012
static inline mbedtls_operation_t mbedtls_cipher_get_operation(442,14572

tools/pkkeygen/pkwrite.c,1064
#define mbedtls_calloc 53,1369
#define mbedtls_free 54,1402
static int pk_write_rsa_pubkey(64,1596
static int pk_write_ec_pubkey(85,2287
static int pk_write_ec_param(113,3007
int mbedtls_pk_write_pubkey(130,3461
int mbedtls_pk_write_pubkey_der(151,4087
int mbedtls_pk_write_key_der(199,5616
#define PEM_BEGIN_PUBLIC_KEY 287,9252
#define PEM_END_PUBLIC_KEY 288,9315
#define PEM_BEGIN_PRIVATE_KEY_RSA 290,9377
#define PEM_END_PRIVATE_KEY_RSA 291,9449
#define PEM_BEGIN_PRIVATE_KEY_EC 292,9519
#define PEM_END_PRIVATE_KEY_EC 293,9590
#define RSA_PUB_DER_MAX_BYTES 312,10336
#define MPI_MAX_SIZE_2 329,11219
#define RSA_PRV_DER_MAX_BYTES 331,11337
#define RSA_PUB_DER_MAX_BYTES 336,11485
#define RSA_PRV_DER_MAX_BYTES 337,11519
#define ECP_PUB_DER_MAX_BYTES 353,12130
#define ECP_PRV_DER_MAX_BYTES 364,12539
#define ECP_PUB_DER_MAX_BYTES 368,12630
#define ECP_PRV_DER_MAX_BYTES 369,12664
#define PUB_DER_MAX_BYTES 373,12727
#define PRV_DER_MAX_BYTES 375,12879
int mbedtls_pk_write_pubkey_pem(378,13032
int mbedtls_pk_write_key_pem(400,13654

tools/pkkeygen/timing.c,1539
#define mbedtls_printf 32,1006
#define asm 47,1358
struct _hr_time55,1487
    LARGE_INTEGER start;57,1505
struct _hr_time68,1645
    struct timeval start;70,1663
#define HAVE_HARDCLOCK78,1870
unsigned long mbedtls_timing_hardclock(80,1894
#define HAVE_HARDCLOCK95,2418
unsigned long mbedtls_timing_hardclock(97,2442
#define HAVE_HARDCLOCK109,2809
unsigned long mbedtls_timing_hardclock(111,2833
#define HAVE_HARDCLOCK123,3233
unsigned long mbedtls_timing_hardclock(125,3257
#define HAVE_HARDCLOCK148,3891
unsigned long mbedtls_timing_hardclock(150,3915
#define HAVE_HARDCLOCK163,4311
unsigned long mbedtls_timing_hardclock(165,4335
#define HAVE_HARDCLOCK178,4748
unsigned long mbedtls_timing_hardclock(180,4772
#define HAVE_HARDCLOCK192,5116
unsigned long mbedtls_timing_hardclock(194,5140
#define HAVE_HARDCLOCK206,5465
unsigned long mbedtls_timing_hardclock(208,5489
#define HAVE_HARDCLOCK220,5751
static int hardclock_init 222,5775
static struct timeval tv_init;223,5806
unsigned long mbedtls_timing_hardclock(225,5838
volatile int mbedtls_timing_alarmed 241,6204
unsigned long mbedtls_timing_get_timer(245,6306
static DWORD alarmMs;265,6873
static DWORD WINAPI TimerProc(267,6896
void mbedtls_set_alarm(275,7055
unsigned long mbedtls_timing_get_timer(286,7297
static void sighandler(307,7801
void mbedtls_set_alarm(313,7909
void mbedtls_timing_set_delay(325,8113
int mbedtls_timing_get_delay(339,8449
static void busy_msleep(366,9023
#define FAIL 381,9372
int mbedtls_timing_self_test(395,9779

tools/pkkeygen/ctr_drbg.c,1285
#define mbedtls_printf 48,1327
static void mbedtls_zeroize(53,1493
void mbedtls_ctr_drbg_init(60,1647
int mbedtls_ctr_drbg_seed_entropy_len(73,2003
int mbedtls_ctr_drbg_seed(105,2875
void mbedtls_ctr_drbg_free(115,3284
void mbedtls_ctr_drbg_set_prediction_resistance(127,3570
void mbedtls_ctr_drbg_set_entropy_len(132,3717
void mbedtls_ctr_drbg_set_reseed_interval(137,3833
static int block_cipher_df(142,3964
static int ctr_drbg_update_internal(232,6767
void mbedtls_ctr_drbg_update(270,7824
int mbedtls_ctr_drbg_reseed(287,8418
int mbedtls_ctr_drbg_random_with_add(333,9524
int mbedtls_ctr_drbg_random(399,11407
int mbedtls_ctr_drbg_write_seed_file(420,11978
int mbedtls_ctr_drbg_update_seed_file(445,12624
static const unsigned char entropy_source_pr[entropy_source_pr480,13425
static const unsigned char entropy_source_nopr[entropy_source_nopr494,14127
static const unsigned char nonce_pers_pr[nonce_pers_pr504,14615
static const unsigned char nonce_pers_nopr[nonce_pers_nopr508,14773
static const unsigned char result_pr[result_pr512,14933
static const unsigned char result_nopr[result_nopr516,15087
static size_t test_offset;520,15243
static int ctr_drbg_self_test_entropy(521,15270
#define CHK(530,15515
int mbedtls_ctr_drbg_self_test(540,15873

tools/pkkeygen/sha512.c,1068
  #define UL64(38,1144
  #define UL64(40,1176
#define mbedtls_printf 51,1368
#define mbedtls_calloc 52,1398
#define mbedtls_free 53,1431
static void mbedtls_zeroize(60,1633
#define GET_UINT64_BE(68,1825
#define PUT_UINT64_BE(82,2409
void mbedtls_sha512_init(95,3019
void mbedtls_sha512_free(100,3136
void mbedtls_sha512_clone(108,3298
void mbedtls_sha512_starts(117,3471
static const uint64_t K[K155,4583
void mbedtls_sha512_process(199,6898
#define  SHR(205,7073
#define ROTR(206,7100
#define S0(208,7148
#define S1(209,7201
#define S2(211,7255
#define S3(212,7308
#define F0(214,7362
#define F1(215,7406
#define P(217,7445
void mbedtls_sha512_update(272,8847
static const unsigned char sha512_padding[sha512_padding309,9661
void mbedtls_sha512_finish(324,10162
void mbedtls_sha512(362,11232
static const unsigned char sha512_test_buf[sha512_test_buf379,11648
static const int sha512_test_buflen[sha512_test_buflen387,11866
static const unsigned char sha512_test_sum[sha512_test_sum392,11930
int mbedtls_sha512_self_test(448,14380

tools/pkkeygen/base64.c,447
#define mbedtls_printf 40,1098
static const unsigned char base64_enc_map[base64_enc_map44,1192
static const unsigned char base64_dec_map[base64_dec_map55,1593
#define BASE64_SIZE_T_MAX 72,2339
int mbedtls_base64_encode(77,2462
int mbedtls_base64_decode(144,3898
static const unsigned char base64_test_dec[base64_test_dec232,6090
static const unsigned char base64_test_enc[base64_test_enc244,6560
int mbedtls_base64_self_test(251,6737

tools/pkkeygen/ecp.c,3299
#define mbedtls_printf 63,2041
#define mbedtls_calloc 64,2075
#define mbedtls_free 65,2108
#define inline 72,2288
static void mbedtls_zeroize(76,2392
static unsigned long add_count,85,2688
static unsigned long add_count, dbl_count,85,2688
static unsigned long add_count, dbl_count, mul_count;85,2688
#define ECP_SHORTWEIERSTRASS99,3326
#define ECP_MONTGOMERY103,3410
    ECP_TYPE_NONE 111,3520
    ECP_TYPE_SHORT_WEIERSTRASS,112,3543
    ECP_TYPE_MONTGOMERY,113,3609
} ecp_curve_type;114,3675
static const mbedtls_ecp_curve_info ecp_supported_curves[ecp_supported_curves128,4077
#define ECP_NB_CURVES 166,5609
static mbedtls_ecp_group_id ecp_supported_grp_id[ecp_supported_grp_id169,5730
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_list(mbedtls_ecp_curve_list174,5851
const mbedtls_ecp_group_id *mbedtls_ecp_grp_id_list(mbedtls_ecp_grp_id_list182,6003
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_grp_id(mbedtls_ecp_curve_info_from_grp_id208,6595
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_tls_id(mbedtls_ecp_curve_info_from_tls_id226,7030
const mbedtls_ecp_curve_info *mbedtls_ecp_curve_info_from_name(mbedtls_ecp_curve_info_from_name244,7443
static inline ecp_curve_type ecp_get_type(262,7855
void mbedtls_ecp_point_init(276,8169
void mbedtls_ecp_group_init(289,8410
void mbedtls_ecp_keypair_init(300,8611
void mbedtls_ecp_point_free(313,8875
void mbedtls_ecp_group_free(326,9128
void mbedtls_ecp_keypair_free(355,9739
int mbedtls_ecp_copy(368,9993
int mbedtls_ecp_group_copy(383,10331
int mbedtls_ecp_set_zero(391,10498
int mbedtls_ecp_is_zero(406,10795
int mbedtls_ecp_point_cmp(414,10938
int mbedtls_ecp_point_read_string(430,11342
int mbedtls_ecp_point_write_binary(446,11767
int mbedtls_ecp_point_read_binary(502,13218
int mbedtls_ecp_tls_read_point(541,14233
int mbedtls_ecp_tls_write_point(572,15070
int mbedtls_ecp_tls_read_group(600,15787
int mbedtls_ecp_tls_write_group(633,16672
static int ecp_modp(668,17650
#define INC_MUL_COUNT 710,18951
#define INC_MUL_COUNT712,18994
#define MOD_MUL(715,19024
#define MOD_SUB(722,19287
#define MOD_ADD(731,19665
static int ecp_normalize_jac(748,20210
static int ecp_normalize_jac_many(800,21805
static int ecp_safe_invert_jac(888,24599
static int ecp_double_jac(923,25754
static int ecp_add_mixed(1021,29901
static int ecp_randomize_jac(1110,33425
#define COMB_MAX_D 1166,35197
#define COMB_MAX_PRE 1169,35290
static void ecp_comb_fixed(1191,36339
static int ecp_precompute_comb(1231,37431
static int ecp_select_comb(1284,38802
static int ecp_mul_comb_core(1314,39722
static int ecp_mul_comb(1351,40836
static int ecp_normalize_mxz(1482,44502
static int ecp_randomize_mxz(1509,45266
static int ecp_double_add_mxz(1564,46753
static int ecp_mul_mxz(1614,49466
int mbedtls_ecp_mul(1675,51512
static int ecp_check_pubkey_sw(1726,52968
static int mbedtls_ecp_mul_shortcuts(1775,54493
int mbedtls_ecp_muladd(1805,55283
static int ecp_check_pubkey_mx(1852,56551
int mbedtls_ecp_check_pubkey(1865,56929
int mbedtls_ecp_check_privkey(1885,57555
int mbedtls_ecp_gen_keypair_base(1918,58592
int mbedtls_ecp_gen_keypair(2000,61605
int mbedtls_ecp_gen_key(2011,61976
int mbedtls_ecp_check_pub_priv(2025,62371
int mbedtls_ecp_self_test(2069,63531

tools/pkkeygen/pk_wrap.c,1614
#define mbedtls_calloc 48,1269
#define mbedtls_free 49,1302
static void mbedtls_zeroize(57,1495
static int rsa_can_do(63,1641
static size_t rsa_get_bitlen(69,1777
static int rsa_verify_wrap(74,1890
static int rsa_sign_wrap(99,2743
static int rsa_decrypt_wrap(115,3392
static int rsa_encrypt_wrap(127,3905
static int rsa_check_pair_wrap(141,4432
static void *rsa_alloc_wrap(rsa_alloc_wrap147,4650
static void rsa_free_wrap(157,4865
static void rsa_debug(163,4987
const mbedtls_pk_info_t mbedtls_rsa_info 176,5328
static int eckey_can_do(196,5686
static size_t eckey_get_bitlen(203,5864
static int eckey_verify_wrap(219,6499
static int eckey_sign_wrap(236,6989
static int eckey_check_pair(257,7616
static void *eckey_alloc_wrap(eckey_alloc_wrap263,7831
static void eckey_free_wrap(273,8026
static void eckey_debug(279,8158
const mbedtls_pk_info_t mbedtls_eckey_info 286,8363
static int eckeydh_can_do(309,8730
const mbedtls_pk_info_t mbedtls_eckeydh_info 315,8870
static int ecdsa_can_do(332,9357
static int ecdsa_verify_wrap(337,9452
static int ecdsa_sign_wrap(353,9949
static void *ecdsa_alloc_wrap(ecdsa_alloc_wrap362,10364
static void ecdsa_free_wrap(372,10581
const mbedtls_pk_info_t mbedtls_ecdsa_info 378,10709
static int rsa_alt_can_do(399,11222
static size_t rsa_alt_get_bitlen(404,11317
static int rsa_alt_sign_wrap(411,11516
static int rsa_alt_decrypt_wrap(429,12197
static int rsa_alt_check_pair(447,12825
static void *rsa_alt_alloc_wrap(rsa_alt_alloc_wrap476,13629
static void rsa_alt_free_wrap(486,13850
const mbedtls_pk_info_t mbedtls_rsa_alt_info 492,13986

tools/pkkeygen/md_wrap.c,2806
#define mbedtls_calloc 68,1563
#define mbedtls_free 69,1596
static void md2_starts_wrap(74,1664
static void md2_update_wrap(79,1765
static void md2_finish_wrap(85,1949
static void *md2_ctx_alloc(md2_ctx_alloc90,2081
static void md2_ctx_free(100,2289
static void md2_clone_wrap(106,2410
static void md2_process_wrap(112,2578
const mbedtls_md_info_t mbedtls_md2_info 119,2728
static void md4_starts_wrap(138,3039
static void md4_update_wrap(143,3140
static void md4_finish_wrap(149,3324
static void *md4_ctx_alloc(md4_ctx_alloc154,3456
static void md4_ctx_free(164,3664
static void md4_clone_wrap(170,3785
static void md4_process_wrap(176,3953
const mbedtls_md_info_t mbedtls_md4_info 181,4089
static void md5_starts_wrap(200,4400
static void md5_update_wrap(205,4501
static void md5_finish_wrap(211,4685
static void *md5_ctx_alloc(md5_ctx_alloc216,4817
static void md5_ctx_free(226,5025
static void md5_clone_wrap(232,5146
static void md5_process_wrap(238,5314
const mbedtls_md_info_t mbedtls_md5_info 243,5450
static void ripemd160_starts_wrap(262,5767
static void ripemd160_update_wrap(267,5886
static void ripemd160_finish_wrap(273,6094
static void *ripemd160_ctx_alloc(ripemd160_ctx_alloc278,6244
static void ripemd160_ctx_free(288,6476
static void ripemd160_clone_wrap(294,6615
static void ripemd160_process_wrap(300,6813
const mbedtls_md_info_t mbedtls_ripemd160_info 305,6967
static void sha1_starts_wrap(324,7351
static void sha1_update_wrap(329,7455
static void sha1_finish_wrap(335,7643
static void *sha1_ctx_alloc(sha1_ctx_alloc340,7778
static void sha1_clone_wrap(350,7990
static void sha1_ctx_free(356,8163
static void sha1_process_wrap(362,8287
const mbedtls_md_info_t mbedtls_sha1_info 367,8426
static void sha224_starts_wrap(389,8799
static void sha224_update_wrap(394,8912
static void sha224_finish_wrap(400,9108
static void sha224_wrap(405,9249
static void *sha224_ctx_alloc(sha224_ctx_alloc411,9410
static void sha224_ctx_free(421,9630
static void sha224_clone_wrap(427,9760
static void sha224_process_wrap(433,9943
const mbedtls_md_info_t mbedtls_sha224_info 438,10088
static void sha256_starts_wrap(453,10373
static void sha256_wrap(458,10486
const mbedtls_md_info_t mbedtls_sha256_info 464,10647
static void sha384_starts_wrap(483,10994
static void sha384_update_wrap(488,11107
static void sha384_finish_wrap(494,11303
static void sha384_wrap(499,11444
static void *sha384_ctx_alloc(sha384_ctx_alloc505,11605
static void sha384_ctx_free(515,11825
static void sha384_clone_wrap(521,11955
static void sha384_process_wrap(527,12138
const mbedtls_md_info_t mbedtls_sha384_info 532,12283
static void sha512_starts_wrap(547,12569
static void sha512_wrap(552,12682
const mbedtls_md_info_t mbedtls_sha512_info 558,12843

tools/pkkeygen/entropy_poll.c,412
#define _WIN32_WINNT 54,1578
int mbedtls_platform_entropy_poll(59,1657
#define HAVE_GETRANDOM94,2635
static int getrandom_wrapper(96,2659
static int check_version_3_17_plus(110,3049
static int has_getrandom 144,3781
int mbedtls_platform_entropy_poll(150,3883
int mbedtls_null_entropy_poll(195,4909
int mbedtls_hardclock_poll(212,5233
int mbedtls_havege_poll(230,5663
int mbedtls_nv_seed_poll(246,6062

tools/pkkeygen/aesni.c,720
#define asm 40,1219
int mbedtls_aesni_has_support(48,1322
#define AESDEC 76,2173
#define AESDECLAST 77,2222
#define AESENC 78,2271
#define AESENCLAST 79,2320
#define AESIMC 80,2369
#define AESKEYGENA 81,2418
#define PCLMULQDQ 82,2467
#define xmm0_xmm0 84,2517
#define xmm0_xmm1 85,2544
#define xmm0_xmm2 86,2571
#define xmm0_xmm3 87,2598
#define xmm0_xmm4 88,2625
#define xmm1_xmm0 89,2652
#define xmm1_xmm2 90,2679
int mbedtls_aesni_crypt_ecb(95,2753
void mbedtls_aesni_gcm_mult(141,4630
void mbedtls_aesni_inverse_key(252,9858
static void aesni_setkey_enc_128(274,10438
static void aesni_setkey_enc_192(324,12725
static void aesni_setkey_enc_256(381,15152
int mbedtls_aesni_setkey_enc(447,17972

tools/pkkeygen/asn1parse.c,665
#define mbedtls_calloc 42,1104
#define mbedtls_free 43,1137
static void mbedtls_zeroize(47,1249
int mbedtls_asn1_get_len(54,1415
int mbedtls_asn1_get_tag(112,2850
int mbedtls_asn1_get_bool(127,3198
int mbedtls_asn1_get_int(146,3596
int mbedtls_asn1_get_mpi(171,4124
int mbedtls_asn1_get_bitstring(189,4506
int mbedtls_asn1_get_bitstring_null(222,5364
int mbedtls_asn1_get_sequence_of(241,5784
int mbedtls_asn1_get_alg(291,7067
int mbedtls_asn1_get_alg_null(335,8050
void mbedtls_asn1_free_named_data(353,8542
void mbedtls_asn1_free_named_data_list(364,8780
mbedtls_asn1_named_data *mbedtls_asn1_find_named_data(mbedtls_asn1_find_named_data376,9043

tools/pkkeygen/des.c,2100
#define mbedtls_printf 45,1307
static void mbedtls_zeroize(52,1504
#define GET_UINT32_BE(60,1712
#define PUT_UINT32_BE(70,2092
static const uint32_t SB1[SB182,2481
static const uint32_t SB2[SB2102,3350
static const uint32_t SB3[SB3122,4219
static const uint32_t SB4[SB4142,5088
static const uint32_t SB5[SB5162,5957
static const uint32_t SB6[SB6182,6826
static const uint32_t SB7[SB7202,7695
static const uint32_t SB8[SB8222,8564
static const uint32_t LHs[LHs245,9479
static const uint32_t RHs[RHs253,9724
#define DES_IP(264,10006
#define DES_FP(278,10637
#define DES_ROUND(292,11260
#define SWAP(307,11913
void mbedtls_des_init(309,11973
void mbedtls_des_free(314,12081
void mbedtls_des3_init(322,12234
void mbedtls_des3_free(327,12345
static const unsigned char odd_parity_table[odd_parity_table335,12501
void mbedtls_des_key_set_parity(346,13218
int mbedtls_des_key_check_key_parity(357,13480
#define WEAK_KEY_COUNT 389,14268
static const unsigned char weak_key_table[weak_key_table391,14295
int mbedtls_des_key_check_weak(412,15279
void mbedtls_des_setkey(424,15571
int mbedtls_des_setkey_enc(497,18570
int mbedtls_des_setkey_dec(507,18783
static void des3_set2key(522,19104
int mbedtls_des3_set2key_enc(550,19747
int mbedtls_des3_set2key_dec(564,20059
static void des3_set3key(575,20315
int mbedtls_des3_set3key_enc(601,20918
int mbedtls_des3_set3key_dec(615,21230
int mbedtls_des_crypt_ecb(630,21572
int mbedtls_des_crypt_cbc(663,22203
int mbedtls_des3_crypt_ecb(717,23497
int mbedtls_des3_crypt_cbc(762,24326
static const unsigned char des3_test_keys[des3_test_keys820,25724
static const unsigned char des3_test_buf[des3_test_buf827,25933
static const unsigned char des3_test_ecb_dec[des3_test_ecb_dec832,26036
static const unsigned char des3_test_ecb_enc[des3_test_ecb_enc839,26262
static const unsigned char des3_test_iv[des3_test_iv847,26525
static const unsigned char des3_test_cbc_dec[des3_test_cbc_dec852,26628
static const unsigned char des3_test_cbc_enc[des3_test_cbc_enc859,26854
int mbedtls_des_self_test(870,27143

tools/pkkeygen/md.c,1069
#define mbedtls_calloc 41,1144
#define mbedtls_free 42,1177
static void mbedtls_zeroize(52,1364
static const int supported_digests[supported_digests59,1550
const int *mbedtls_md_list(mbedtls_md_list94,2113
const mbedtls_md_info_t *mbedtls_md_info_from_string(mbedtls_md_info_from_string99,2186
const mbedtls_md_info_t *mbedtls_md_info_from_type(mbedtls_md_info_from_type140,3569
void mbedtls_md_init(181,4652
void mbedtls_md_free(186,4761
int mbedtls_md_clone(203,5178
int mbedtls_md_init_ctx(219,5601
int mbedtls_md_setup(225,5748
int mbedtls_md_starts(248,6351
int mbedtls_md_update(258,6567
int mbedtls_md_finish(268,6837
int mbedtls_md(278,7084
int mbedtls_md_file(290,7386
int mbedtls_md_hmac_starts(330,8284
int mbedtls_md_hmac_update(369,9453
int mbedtls_md_hmac_finish(379,9753
int mbedtls_md_hmac_reset(398,10418
int mbedtls_md_hmac(413,10812
int mbedtls_md_process(437,11436
unsigned char mbedtls_md_get_size(447,11687
mbedtls_md_type_t mbedtls_md_get_type(455,11836
const char *mbedtls_md_get_name(mbedtls_md_get_name463,12003

romboot/src/debug.c,299
#define NX_CLKSRC_UART 30,796
#define SOURCE_DIVID	31,821
#define BAUD_RATE	32,848
SUKERTEST   test;34,903
static struct NX_UART_RegisterSet * const pUART 36,922
const struct cmu_device_clk dbguart[dbguart38,1044
CBOOL DebugInit(47,1269
void DebugPutch(103,3128
CBOOL	DebugIsBusy(116,3385

romboot/src/cpuif_regmap_framework.h,570
#define __NX_CPUIF_REG_FUNC_HEADER__27,1308
#define nx_cpuif_debug_print(32,1404
#define nx_cpuif_debug_print(34,1472
#define nx_cpuif_debug_print(38,1552
#define nx_cpuif_debug_print(40,1610
typedef struct __nx_cpuif_sym_struct__ 44,1679
	unsigned int *baseaddr;baseaddr45,1720
	unsigned int offset;46,1745
	unsigned int startbit;47,1767
	unsigned int bitwidth;48,1791
} _nx_cpuif_sym_ 49,1815
#define CPUIF_END 51,1835
#define nx_cpuif_regmap_MAX_LIST 52,1879
struct g_nx_cpuif_regmap_array83,3013
	T instance[g_nx_cpuif_regmap_array::instance86,3070

romboot/src/iROMBOOT.c,255
struct NX_ECID_RegisterSet * const pECIDReg 45,1196
const struct cmu_device_clk sssclk[sssclk48,1307
const unsigned int iv[iv54,1474
struct nx_bootmm *const pbm 59,1605
const unsigned int (*const pbootkeyhash)61,1677
unsigned int iROMBOOT(66,1920

romboot/src/kprintf.c,74
static inline void _kputs(8,120
void kputs(15,218
void _dprintf(26,353

romboot/src/nx_clock.c,1165
static struct NX_CMU_RegisterSet *const pCMUCPU 10,188
static struct NX_CMU_RegisterSet *const pCMUSYS 12,297
static struct NX_CMU_RegisterSet *const pCMUSRC 14,406
static struct NX_PLL_RegisterSet *const pPLLCPU 17,516
static struct NX_PLL_RegisterSet *const pPLL0 19,625
struct nx_pll_info 22,730
	unsigned short m;23,751
	unsigned short s;24,770
} const pllpms[pllpms25,789
struct nx_cpuclkdiv_info 32,997
	unsigned char axi;33,1024
	unsigned char atclk;34,1044
	unsigned char cntclk;35,1066
	unsigned char tsclk;36,1089
	unsigned char dbgapb;37,1111
	unsigned char apb;38,1134
} const cpuclkdiv[cpuclkdiv39,1154
struct NX_PLL_RegisterSet *const gppll[gppll64,1823
#define PLL_P	71,2162
#define PLL_M	72,2178
#define PLL_S	73,2195
#define PLL_K	74,2211
#define __g_OSC_KHz	76,2229
unsigned int NX_PLL_GetFrequency(77,2255
void setcpuclock(97,2787
struct nx_sysclkdiv_info 130,3820
	unsigned char axi;131,3847
	unsigned char apb;132,3867
	unsigned char hsif_axi;133,3887
	unsigned char hsif_apb;134,3912
	unsigned char cmu_apb;135,3937
	unsigned char smc_axi;136,3961
void setsystemclock(138,3988
void setdeviceclock(174,5057

romboot/src/debug.h,27
#define __DEBUG_H__20,663

romboot/src/diskio.c,151
#define MMC	32,988
#define USB	33,1003
#define ATA	34,1018
DSTATUS disk_initialize 41,1189
DSTATUS disk_status 63,1612
DRESULT disk_read 84,2015

romboot/src/include/platform.h,19561
#define __NX_CHIP_SFR__H__3,28
	#define PHY_BASEADDR_CMU_USB0_MODULE 21,368
	#define PHY_BASEADDR_CMU_USB_MODULE 22,417
	#define PHY_BASEADDR_SYSREG_USB0_MODULE_APB 24,466
	#define PHY_BASEADDR_SYSREG_USB_MODULE_APB 25,522
	#define PHY_BASEADDR_SYSREG_USB0_MODULE 26,577
	#define PHY_BASEADDR_SYSREG_USB_MODULE 27,629
	#define PHY_BASEADDR_SYSREG_USB0_MODULE_SECURE 28,680
	#define PHY_BASEADDR_SYSREG_USB_MODULE_SECURE 29,739
	#define PHY_BASEADDR_USB20HOST0_MODULE_EHCI_CFG 31,798
	#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_CFG 32,858
	#define PHY_BASEADDR_USB20HOST0_MODULE_OHCI_CFG 33,917
	#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_CFG 34,977
	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS0_MODULE 36,1037
	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS_MODULE 37,1100
	#define PHY_BASEADDR_USB20OTG0_MODULE_CFG 38,1162
	#define PHY_BASEADDR_USB20OTG_MODULE_CFG 39,1216
	#define PHY_BASEADDR_BLK_USB_DATA_BUS0_MODULE 40,1269
	#define PHY_BASEADDR_BLK_USB_DATA_BUS_MODULE 41,1327
	#define PHY_BASEADDR_CMU_DDR0_MODULE 43,1385
	#define PHY_BASEADDR_CMU_DDR_MODULE 44,1434
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_APB 45,1482
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_APB 46,1538
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE 47,1593
	#define PHY_BASEADDR_SYSREG_DDR_MODULE 48,1645
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_SECURE 49,1696
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_SECURE 50,1755
	#define PHY_BASEADDR_PLL_DDR0_MODULE 52,1814
	#define PHY_BASEADDR_PLL_DDR_MODULE 53,1863
	#define PHY_BASEADDR_PLL_DDR1_MODULE 54,1911
	#define PHY_BASEADDR_DDR0_MODULE 56,1961
	#define PHY_BASEADDR_DDR_MODULE 57,2006
	#define PHY_BASEADDR_TZASC_DDR0_MODULE 59,2051
	#define PHY_BASEADDR_TZASC_DDR_MODULE 60,2102
	#define PHY_BASEADDR_UART0_MODULE 62,2153
	#define PHY_BASEADDR_UART_MODULE 63,2199
	#define PHY_BASEADDR_UART1_MODULE 64,2244
	#define PHY_BASEADDR_UART2_MODULE 65,2290
	#define PHY_BASEADDR_UART3_MODULE 66,2336
	#define PHY_BASEADDR_UART4_MODULE 67,2382
	#define PHY_BASEADDR_UART5_MODULE 68,2428
	#define PHY_BASEADDR_UART6_MODULE 69,2474
	#define PHY_BASEADDR_WDT0_MODULE 71,2521
	#define PHY_BASEADDR_WDT_MODULE 72,2566
	#define PHY_BASEADDR_PDM0_MODULE 73,2610
	#define PHY_BASEADDR_PDM_MODULE 74,2655
	#define PHY_BASEADDR_SYS_BUS0_MODULE_GPV 75,2699
	#define PHY_BASEADDR_SYS_BUS_MODULE_GPV 76,2752
	#define PHY_BASEADDR_SPI0_MODULE 77,2804
	#define PHY_BASEADDR_SPI_MODULE 78,2849
	#define PHY_BASEADDR_SECURE_WDT0_MODULE 79,2893
	#define PHY_BASEADDR_SECURE_WDT_MODULE 80,2945
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_APB 81,2996
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_APB 82,3052
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE 83,3107
	#define PHY_BASEADDR_SYSREG_SYS_MODULE 84,3159
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_SECURE 85,3210
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_SECURE 86,3269
	#define PHY_BASEADDR_ECID0_MODULE_APB 87,3327
	#define PHY_BASEADDR_ECID_MODULE_APB 88,3377
	#define PHY_BASEADDR_ECID0_MODULE 89,3426
	#define PHY_BASEADDR_ECID_MODULE 90,3472
	#define PHY_BASEADDR_ECID0_MODULE_SECURE 91,3517
	#define PHY_BASEADDR_ECID_MODULE_SECURE 92,3570
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_APB 93,3622
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_APB 94,3678
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE 95,3733
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE 96,3785
	#define PHY_BASEADDR_PWM0_MODULE 97,3836
	#define PHY_BASEADDR_PWM_MODULE 98,3881
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_NONSECURE 99,3925
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_NONSECURE 100,3987
	#define PHY_BASEADDR_CAN0_MODULE_CAN 102,4049
	#define PHY_BASEADDR_CAN_MODULE_CAN 103,4098
	#define PHY_BASEADDR_CAN0_MODULE_RAM 104,4146
	#define PHY_BASEADDR_CAN_MODULE_RAM 105,4195
	#define PHY_BASEADDR_CAN1_MODULE_CAN 106,4243
	#define PHY_BASEADDR_CAN1_MODULE_RAM 107,4292
	#define PHY_BASEADDR_TIMER0_MODULE 109,4342
	#define PHY_BASEADDR_TIMER_MODULE 110,4389
	#define PHY_BASEADDR_SECURE_TIMER0_MODULE 111,4435
	#define PHY_BASEADDR_SECURE_TIMER_MODULE 112,4489
	#define PHY_BASEADDR_TMU0_MODULE 114,4543
	#define PHY_BASEADDR_TMU_MODULE 115,4588
	#define PHY_BASEADDR_DMA0_MODULE 117,4633
	#define PHY_BASEADDR_DMA_MODULE 118,4678
	#define PHY_BASEADDR_DMA1_MODULE 119,4722
	#define PHY_BASEADDR_SSS0_MODULE_SSS 121,4768
	#define PHY_BASEADDR_SSS_MODULE_SSS 122,4817
	#define PHY_BASEADDR_SSS0_MODULE_MAILBOX 123,4865
	#define PHY_BASEADDR_SSS_MODULE_MAILBOX 124,4918
	#define PHY_BASEADDR_SSS0_MODULE_HOST_KEYMAN 125,4970
	#define PHY_BASEADDR_SSS_MODULE_HOST_KEYMAN 126,5027
	#define PHY_BASEADDR_SSS0_MODULE_KEYMAN 127,5083
	#define PHY_BASEADDR_SSS_MODULE_KEYMAN 128,5135
	#define PHY_BASEADDR_SSS0_MODULE_PUF 129,5186
	#define PHY_BASEADDR_SSS_MODULE_PUF 130,5235
	#define PHY_BASEADDR_AXIM_SSS0_MODULE 131,5283
	#define PHY_BASEADDR_AXIM_SSS_MODULE 132,5333
	#define PHY_BASEADDR_FSYS_BUS0_MODULE_GPV 134,5383
	#define PHY_BASEADDR_FSYS_BUS_MODULE_GPV 135,5437
	#define PHY_BASEADDR_I2C0_MODULE 137,5491
	#define PHY_BASEADDR_I2C_MODULE 138,5536
	#define PHY_BASEADDR_I2C1_MODULE 139,5580
	#define PHY_BASEADDR_I2C2_MODULE 140,5625
	#define PHY_BASEADDR_I2C3_MODULE 141,5670
	#define PHY_BASEADDR_I2C4_MODULE 142,5715
	#define PHY_BASEADDR_SMC0_MODULE_CFG 144,5761
	#define PHY_BASEADDR_SMC_MODULE_CFG 145,5810
	#define PHY_BASEADDR_SDMA0_MODULE 147,5859
	#define PHY_BASEADDR_SDMA_MODULE 148,5905
	#define PHY_BASEADDR_SDMA1_MODULE 149,5950
	#define PHY_BASEADDR_GPIO0_MODULE_APB 151,5997
	#define PHY_BASEADDR_GPIO_MODULE_APB 152,6047
	#define PHY_BASEADDR_GPIO0_MODULE 153,6096
	#define PHY_BASEADDR_GPIO_MODULE 154,6142
	#define PHY_BASEADDR_GPIO1_MODULE_APB 155,6187
	#define PHY_BASEADDR_GPIO1_MODULE 156,6237
	#define PHY_BASEADDR_GPIO2_MODULE_APB 157,6283
	#define PHY_BASEADDR_GPIO2_MODULE 158,6333
	#define PHY_BASEADDR_GPIO3_MODULE_APB 159,6379
	#define PHY_BASEADDR_GPIO3_MODULE 160,6429
	#define PHY_BASEADDR_GPIO4_MODULE_APB 161,6475
	#define PHY_BASEADDR_GPIO4_MODULE 162,6525
	#define PHY_BASEADDR_GPIO0_MODULE_SECURE 164,6572
	#define PHY_BASEADDR_GPIO_MODULE_SECURE 165,6625
	#define PHY_BASEADDR_GPIO1_MODULE_SECURE 166,6677
	#define PHY_BASEADDR_GPIO2_MODULE_SECURE 167,6730
	#define PHY_BASEADDR_GPIO3_MODULE_SECURE 168,6783
	#define PHY_BASEADDR_GPIO4_MODULE_SECURE 169,6836
	#define PHY_BASEADDR_ADC0_MODULE 171,6890
	#define PHY_BASEADDR_ADC_MODULE 172,6935
	#define PHY_BASEADDR_MDMA0_MODULE 174,6980
	#define PHY_BASEADDR_MDMA_MODULE 175,7026
	#define PHY_BASEADDR_DUMMY0_MODULE 177,7072
	#define PHY_BASEADDR_DUMMY_MODULE 178,7119
	#define PHY_BASEADDR_DMA_BUS0_MODULE 180,7166
	#define PHY_BASEADDR_DMA_BUS_MODULE 181,7215
	#define PHY_BASEADDR_ETC_BUS0_MODULE 183,7264
	#define PHY_BASEADDR_ETC_BUS_MODULE 184,7313
	#define PHY_BASEADDR_CFG_BUS0_MODULE 186,7362
	#define PHY_BASEADDR_CFG_BUS_MODULE 187,7411
	#define PHY_BASEADDR_SPI1_MODULE 189,7460
	#define PHY_BASEADDR_SPI2_MODULE 190,7505
	#define PHY_BASEADDR_SPDIFTX0_MODULE 192,7551
	#define PHY_BASEADDR_SPDIFTX_MODULE 193,7600
	#define PHY_BASEADDR_SPDIFRX0_MODULE 195,7649
	#define PHY_BASEADDR_SPDIFRX_MODULE 196,7698
	#define PHY_BASEADDR_AXIM_DMA0_MODULE 198,7748
	#define PHY_BASEADDR_AXIM_DMA_MODULE 199,7798
	#define PHY_BASEADDR_AXIM_DMA1_MODULE 200,7847
	#define PHY_BASEADDR_AXIM_SDMA0_MODULE 202,7898
	#define PHY_BASEADDR_AXIM_SDMA_MODULE 203,7949
	#define PHY_BASEADDR_AXIM_SDMA1_MODULE 204,7999
	#define PHY_BASEADDR_AXIM_CSSYS0_MODULE 206,8051
	#define PHY_BASEADDR_AXIM_CSSYS_MODULE 207,8103
	#define PHY_BASEADDR_MP2TSI0_MODULE 209,8155
	#define PHY_BASEADDR_MP2TSI_MODULE 210,8203
	#define PHY_BASEADDR_I2S0_MODULE 212,8251
	#define PHY_BASEADDR_I2S_MODULE 213,8296
	#define PHY_BASEADDR_I2S1_MODULE 214,8340
	#define PHY_BASEADDR_I2S2_MODULE 215,8385
	#define PHY_BASEADDR_I2S3_MODULE 216,8430
	#define PHY_BASEADDR_MP2TSI1_MODULE 218,8476
	#define PHY_BASEADDR_AXIM_MP2TSI0_MODULE 219,8524
	#define PHY_BASEADDR_AXIM_MP2TSI_MODULE 220,8577
	#define PHY_BASEADDR_AXIM_MP2TSI1_MODULE 221,8629
	#define PHY_BASEADDR_AXIM_PDM0_MODULE 223,8683
	#define PHY_BASEADDR_AXIM_PDM_MODULE 224,8733
	#define PHY_BASEADDR_AXIM_MDMA0_MODULE 226,8783
	#define PHY_BASEADDR_AXIM_MDMA_MODULE 227,8834
	#define PHY_BASEADDR_CMU_SRC0_MODULE 229,8885
	#define PHY_BASEADDR_CMU_SRC_MODULE 230,8934
	#define PHY_BASEADDR_CMU_SYS0_MODULE 232,8983
	#define PHY_BASEADDR_CMU_SYS_MODULE 233,9032
	#define PHY_BASEADDR_PLL0_MODULE 235,9081
	#define PHY_BASEADDR_PLL_MODULE 236,9126
	#define PHY_BASEADDR_PLL1_MODULE 237,9170
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_APB 239,9216
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_APB 240,9273
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE 242,9330
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE 243,9383
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_SECURE 245,9436
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_SECURE 246,9496
	#define PHY_BASEADDR_SDMMC0_MODULE 248,9556
	#define PHY_BASEADDR_SDMMC_MODULE 249,9603
	#define PHY_BASEADDR_SDMMC1_MODULE 250,9649
	#define PHY_BASEADDR_SDMMC2_MODULE 251,9696
	#define PHY_BASEADDR_GMAC_RGMII0_MODULE 253,9744
	#define PHY_BASEADDR_GMAC_RGMII_MODULE 254,9796
	#define PHY_BASEADDR_GMAC_RMII0_MODULE 255,9847
	#define PHY_BASEADDR_GMAC_RMII_MODULE 256,9898
	#define PHY_BASEADDR_NANDC0_MODULE 258,9949
	#define PHY_BASEADDR_NANDC_MODULE 259,9996
	#define PHY_BASEADDR_AXIM_NANDC0_MODULE 260,10042
	#define PHY_BASEADDR_AXIM_NANDC_MODULE 261,10094
	#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 263,10146
	#define PHY_BASEADDR_AXIM_SDMMC_MODULE 264,10198
	#define PHY_BASEADDR_AXIM_SDMMC1_MODULE 265,10249
	#define PHY_BASEADDR_AXIM_SDMMC2_MODULE 266,10301
	#define PHY_BASEADDR_AXIM_GMAC_RGMII0_MODULE 268,10354
	#define PHY_BASEADDR_AXIM_GMAC_RGMII_MODULE 269,10411
	#define PHY_BASEADDR_AXIM_GMAC_RMII0_MODULE 270,10467
	#define PHY_BASEADDR_AXIM_GMAC_RMII_MODULE 271,10523
	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS0_MODULE 273,10579
	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS_MODULE 274,10638
	#define PHY_BASEADDR_CMU_CPU0_MODULE 276,10697
	#define PHY_BASEADDR_CMU_CPU_MODULE 277,10746
	#define PHY_BASEADDR_CPUPMU0_MODULE 279,10795
	#define PHY_BASEADDR_CPUPMU_MODULE 280,10843
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_APB 282,10891
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_APB 283,10947
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE 284,11002
	#define PHY_BASEADDR_SYSREG_CPU_MODULE 285,11054
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_SECURE 286,11105
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_SECURE 287,11164
	#define PHY_BASEADDR_PLL_CPU0_MODULE 289,11223
	#define PHY_BASEADDR_PLL_CPU_MODULE 290,11272
	#define PHY_BASEADDR_AXIM_CPU0_MODULE 292,11321
	#define PHY_BASEADDR_AXIM_CPU_MODULE 293,11371
	#define PHY_BASEADDR_CPU_REGBASE0_MODULE 295,11421
	#define PHY_BASEADDR_CPU_REGBASE_MODULE 296,11474
	#define PHY_BASEADDR_CMU_MM0_MODULE 298,11527
	#define PHY_BASEADDR_CMU_MM_MODULE 299,11575
	#define PHY_BASEADDR_SYSREG_MM0_MODULE_APB 301,11623
	#define PHY_BASEADDR_SYSREG_MM_MODULE_APB 302,11678
	#define PHY_BASEADDR_SYSREG_MM0_MODULE 304,11733
	#define PHY_BASEADDR_SYSREG_MM_MODULE 305,11784
	#define PHY_BASEADDR_SYSREG_MM0_MODULE_SECURE 307,11835
	#define PHY_BASEADDR_SYSREG_MM_MODULE_SECURE 308,11893
	#define PHY_BASEADDR_ROTATOR0_MODULE 310,11951
	#define PHY_BASEADDR_ROTATOR_MODULE 311,12000
	#define PHY_BASEADDR_G2D0_MODULE 313,12049
	#define PHY_BASEADDR_G2D_MODULE 314,12094
	#define PHY_BASEADDR_DEINTERLACE0_MODULE 316,12139
	#define PHY_BASEADDR_DEINTERLACE_MODULE 317,12192
	#define PHY_BASEADDR_VIP0_MODULE 319,12245
	#define PHY_BASEADDR_VIP_MODULE 320,12290
	#define PHY_BASEADDR_DPC0_MODULE 322,12335
	#define PHY_BASEADDR_DPC_MODULE 323,12380
	#define PHY_BASEADDR_LVDS0_MODULE 325,12425
	#define PHY_BASEADDR_LVDS_MODULE 326,12471
	#define PHY_BASEADDR_CODA9600_MODULE 328,12517
	#define PHY_BASEADDR_CODA960_MODULE 329,12566
	#define PHY_BASEADDR_AXIM_CODA9600_MODULE 331,12615
	#define PHY_BASEADDR_AXIM_CODA960_MODULE 332,12669
	#define PHY_BASEADDR_AXIM_VIP0_MODULE 334,12723
	#define PHY_BASEADDR_AXIM_VIP_MODULE 335,12773
	#define PHY_BASEADDR_AXIM_DPC0_MODULE 337,12823
	#define PHY_BASEADDR_AXIM_DPC_MODULE 338,12873
	#define PHY_BASEADDR_AXIM_DEINTERLACE0_MODULE 340,12923
	#define PHY_BASEADDR_AXIM_DEINTERLACE_MODULE 341,12981
	#define PHY_BASEADDR_AXIM_G2D0_MODULE 343,13039
	#define PHY_BASEADDR_AXIM_G2D_MODULE 344,13089
	#define PHY_BASEADDR_AXIM_ROTATOR0_MODULE 346,13139
	#define PHY_BASEADDR_AXIM_ROTATOR_MODULE 347,13193
	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_GPV 349,13247
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_GPV 350,13308
	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_PL301 352,13369
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_PL301 353,13432
	#define PHY_BASEADDR_G2D0_MODULE_CPU_FIFO 355,13495
	#define PHY_BASEADDR_G2D_MODULE_CPU_FIFO 356,13549
	#define NUMBER_OF_CMU_USB_MODULE 359,13604
	#define NUMBER_OF_SYSREG_USB_MODULE 360,13641
	#define NUMBER_OF_USB20HOST_MODULE 361,13681
	#define NUMBER_OF_AXIM_BLK_USB_DATA_BUS_MODULE 362,13720
	#define NUMBER_OF_USB20OTG_MODULE 363,13771
	#define NUMBER_OF_BLK_USB_DATA_BUS_MODULE 364,13809
	#define NUMBER_OF_CMU_DDR_MODULE 365,13855
	#define NUMBER_OF_SYSREG_DDR_MODULE 366,13892
	#define NUMBER_OF_PLL_DDR_MODULE 367,13932
	#define NUMBER_OF_DDR_MODULE 368,13969
	#define NUMBER_OF_TZASC_DDR_MODULE 369,14002
	#define NUMBER_OF_UART_MODULE 370,14041
	#define NUMBER_OF_WDT_MODULE 371,14075
	#define NUMBER_OF_PDM_MODULE 372,14108
	#define NUMBER_OF_SYS_BUS_MODULE 373,14141
	#define NUMBER_OF_SPI_MODULE 374,14178
	#define NUMBER_OF_SECURE_WDT_MODULE 375,14211
	#define NUMBER_OF_SYSREG_SYS_MODULE 376,14251
	#define NUMBER_OF_ECID_MODULE 377,14291
	#define NUMBER_OF_SYSCTRLTOP_MODULE 378,14325
	#define NUMBER_OF_PWM_MODULE 379,14365
	#define NUMBER_OF_CAN_MODULE 380,14398
	#define NUMBER_OF_TIMER_MODULE 381,14431
	#define NUMBER_OF_SECURE_TIMER_MODULE 382,14466
	#define NUMBER_OF_TMU_MODULE 383,14508
	#define NUMBER_OF_I2C_MODULE 384,14541
	#define NUMBER_OF_DMA_MODULE 385,14574
	#define NUMBER_OF_SSS_MODULE 386,14607
	#define NUMBER_OF_FSYS_BUS_MODULE 387,14640
	#define NUMBER_OF_SMC_MODULE 388,14678
	#define NUMBER_OF_GPIO_MODULE 389,14711
	#define NUMBER_OF_SDMA_MODULE 390,14745
	#define NUMBER_OF_ADC_MODULE 391,14779
	#define NUMBER_OF_MDMA_MODULE 392,14812
	#define NUMBER_OF_DUMMY_MODULE 393,14846
	#define NUMBER_OF_DMA_BUS_MODULE 394,14881
	#define NUMBER_OF_ETC_BUS_MODULE 395,14918
	#define NUMBER_OF_CFG_BUS_MODULE 396,14955
	#define NUMBER_OF_SPDIFTX_MODULE 397,14992
	#define NUMBER_OF_SPDIFRX_MODULE 398,15029
	#define NUMBER_OF_AXIM_DMA_MODULE 399,15066
	#define NUMBER_OF_AXIM_SDMA_MODULE 400,15104
	#define NUMBER_OF_AXIM_CSSYS_MODULE 401,15143
	#define NUMBER_OF_I2S_MODULE 402,15183
	#define NUMBER_OF_MP2TSI_MODULE 403,15216
	#define NUMBER_OF_AXIM_SSS_MODULE 404,15252
	#define NUMBER_OF_AXIM_MP2TSI_MODULE 405,15290
	#define NUMBER_OF_AXIM_PDM_MODULE 406,15331
	#define NUMBER_OF_AXIM_MDMA_MODULE 407,15369
	#define NUMBER_OF_CMU_SRC_MODULE 408,15408
	#define NUMBER_OF_CMU_SYS_MODULE 409,15445
	#define NUMBER_OF_PLL_MODULE 410,15482
	#define NUMBER_OF_SYSREG_HSIF_MODULE 411,15515
	#define NUMBER_OF_SDMMC_MODULE 412,15556
	#define NUMBER_OF_GMAC_RGMII_MODULE 413,15591
	#define NUMBER_OF_GMAC_RMII_MODULE 414,15631
	#define NUMBER_OF_NANDC_MODULE 415,15670
	#define NUMBER_OF_AXIM_SDMMC_MODULE 416,15705
	#define NUMBER_OF_AXIM_GMAC_RGMII_MODULE 417,15745
	#define NUMBER_OF_AXIM_GMAC_RMII_MODULE 418,15790
	#define NUMBER_OF_AXIM_NANDC_MODULE 419,15834
	#define NUMBER_OF_BLK_HSIF_DATA_BUS_MODULE 420,15874
	#define NUMBER_OF_CMU_CPU_MODULE 421,15921
	#define NUMBER_OF_CPUPMU_MODULE 422,15958
	#define NUMBER_OF_SYSREG_CPU_MODULE 423,15994
	#define NUMBER_OF_PLL_CPU_MODULE 424,16034
	#define NUMBER_OF_AXIM_CPU_MODULE 425,16071
	#define NUMBER_OF_CPU_REGBASE_MODULE 426,16109
	#define NUMBER_OF_CMU_MM_MODULE 427,16150
	#define NUMBER_OF_SYSREG_MM_MODULE 428,16186
	#define NUMBER_OF_ROTATOR_MODULE 429,16225
	#define NUMBER_OF_G2D_MODULE 430,16262
	#define NUMBER_OF_DEINTERLACE_MODULE 431,16295
	#define NUMBER_OF_VIP_MODULE 432,16336
	#define NUMBER_OF_DPC_MODULE 433,16369
	#define NUMBER_OF_LVDS_MODULE 434,16402
	#define NUMBER_OF_CODA960_MODULE 435,16436
	#define NUMBER_OF_AXIM_CODA960_MODULE 436,16473
	#define NUMBER_OF_AXIM_VIP_MODULE 437,16515
	#define NUMBER_OF_AXIM_DPC_MODULE 438,16553
	#define NUMBER_OF_AXIM_DEINTERLACE_MODULE 439,16591
	#define NUMBER_OF_AXIM_G2D_MODULE 440,16637
	#define NUMBER_OF_AXIM_ROTATOR_MODULE 441,16675
	#define NUMBER_OF_BLK_MM_DATA_BUS_MODULE 442,16717
struct _SFR_INFO 445,16770
	U32 CMU_USB[CMU_USB446,16789
	U32 SYSREG_USB[SYSREG_USB447,16806
	U32 USB20HOST[USB20HOST448,16826
	U32 AXIM_BLK_USB_DATA_BUS[AXIM_BLK_USB_DATA_BUS449,16845
	U32 USB20OTG[USB20OTG450,16876
	U32 BLK_USB_DATA_BUS[BLK_USB_DATA_BUS451,16894
	U32 CMU_DDR[CMU_DDR452,16920
	U32 SYSREG_DDR[SYSREG_DDR453,16937
	U32 PLL_DDR[PLL_DDR454,16957
	U32 DDR[DDR455,16974
	U32 TZASC_DDR[TZASC_DDR456,16987
	U32 UART[UART457,17006
	U32 WDT[WDT458,17020
	U32 PDM[PDM459,17033
	U32 SYS_BUS[SYS_BUS460,17046
	U32 SPI[SPI461,17063
	U32 SECURE_WDT[SECURE_WDT462,17076
	U32 SYSREG_SYS[SYSREG_SYS463,17096
	U32 ECID[ECID464,17116
	U32 SYSCTRLTOP[SYSCTRLTOP465,17130
	U32 PWM[PWM466,17150
	U32 CAN[CAN467,17163
	U32 TIMER[TIMER468,17176
	U32 SECURE_TIMER[SECURE_TIMER469,17191
	U32 TMU[TMU470,17213
	U32 I2C[I2C471,17226
	U32 DMA[DMA472,17239
	U32 SSS[SSS473,17252
	U32 FSYS_BUS[FSYS_BUS474,17265
	U32 SMC[SMC475,17283
	U32 GPIO[GPIO476,17296
	U32 SDMA[SDMA477,17310
	U32 ADC[ADC478,17324
	U32 MDMA[MDMA479,17337
	U32 DUMMY[DUMMY480,17351
	U32 DMA_BUS[DMA_BUS481,17366
	U32 ETC_BUS[ETC_BUS482,17383
	U32 CFG_BUS[CFG_BUS483,17400
	U32 SPDIFTX[SPDIFTX484,17417
	U32 SPDIFRX[SPDIFRX485,17434
	U32 AXIM_DMA[AXIM_DMA486,17451
	U32 AXIM_SDMA[AXIM_SDMA487,17469
	U32 AXIM_CSSYS[AXIM_CSSYS488,17488
	U32 I2S[I2S489,17508
	U32 MP2TSI[MP2TSI490,17521
	U32 AXIM_SSS[AXIM_SSS491,17537
	U32 AXIM_MP2TSI[AXIM_MP2TSI492,17555
	U32 AXIM_PDM[AXIM_PDM493,17576
	U32 AXIM_MDMA[AXIM_MDMA494,17594
	U32 CMU_SRC[CMU_SRC495,17613
	U32 CMU_SYS[CMU_SYS496,17630
	U32 PLL[PLL497,17647
	U32 SYSREG_HSIF[SYSREG_HSIF498,17660
	U32 SDMMC[SDMMC499,17681
	U32 GMAC_RGMII[GMAC_RGMII500,17696
	U32 GMAC_RMII[GMAC_RMII501,17716
	U32 NANDC[NANDC502,17735
	U32 AXIM_SDMMC[AXIM_SDMMC503,17750
	U32 AXIM_GMAC_RGMII[AXIM_GMAC_RGMII504,17770
	U32 AXIM_GMAC_RMII[AXIM_GMAC_RMII505,17795
	U32 AXIM_NANDC[AXIM_NANDC506,17819
	U32 BLK_HSIF_DATA_BUS[BLK_HSIF_DATA_BUS507,17839
	U32 CMU_CPU[CMU_CPU508,17866
	U32 CPUPMU[CPUPMU509,17883
	U32 SYSREG_CPU[SYSREG_CPU510,17899
	U32 PLL_CPU[PLL_CPU511,17919
	U32 AXIM_CPU[AXIM_CPU512,17936
	U32 CPU_REGBASE[CPU_REGBASE513,17954
	U32 CMU_MM[CMU_MM514,17975
	U32 SYSREG_MM[SYSREG_MM515,17991
	U32 ROTATOR[ROTATOR516,18010
	U32 G2D[G2D517,18027
	U32 DEINTERLACE[DEINTERLACE518,18040
	U32 VIP[VIP519,18061
	U32 DPC[DPC520,18074
	U32 LVDS[LVDS521,18087
	U32 CODA960[CODA960522,18101
	U32 AXIM_CODA960[AXIM_CODA960523,18118
	U32 AXIM_VIP[AXIM_VIP524,18140
	U32 AXIM_DPC[AXIM_DPC525,18158
	U32 AXIM_DEINTERLACE[AXIM_DEINTERLACE526,18176
	U32 AXIM_G2D[AXIM_G2D527,18202
	U32 AXIM_ROTATOR[AXIM_ROTATOR528,18220
	U32 BLK_MM_DATA_BUS[BLK_MM_DATA_BUS529,18242

romboot/src/include/common.h,58
#define _SDBOOT_COMMON_H2,25
#define PAYLOAD_DEST 6,111

romboot/src/include/nx_sdmmc.h,5717
#define __NX_SDMMC_H__18,575
typedef struct  NX_SDMMC_RegisterSet_2_927,662
	volatile U32 CTRL;29,705
	volatile U32 PWREN;30,746
	volatile U32 CLKDIV;31,793
	volatile U32 CLKSRC;32,842
	volatile U32 CLKENA;33,890
	volatile U32 TMOUT;34,938
	volatile U32 CTYPE;35,981
	volatile U32 BLKSIZ;36,1025
	volatile U32 BYTCNT;37,1071
	volatile U32 INTMASK;38,1117
	volatile U32 CMDARG;39,1168
	volatile U32 CMD;40,1220
	volatile U32 RESP[RESP41,1260
	volatile U32 MINTSTS;42,1307
	volatile U32 RINTSTS;43,1367
	volatile U32 STATUS;44,1424
	volatile U32 FIFOTH;45,1493
	volatile U32 CDETECT;46,1543
	volatile U32 WRTPRT;47,1591
	volatile U32 GPIO;48,1640
	volatile U32 TCBCNT;49,1702
	volatile U32 TBBCNT;50,1769
	volatile U32 DEBNCE;51,1832
	volatile U32 USRID;52,1888
	volatile U32 VERID;53,1930
	volatile U32 HCON;54,1975
	volatile U32 UHS_REG;55,2031
	volatile U32 RSTn;56,2084
	volatile U32 _Rev0;57,2141
	volatile U32 BMOD;58,2173
	volatile U32 PLDMND;59,2215
	volatile U32 DBADDR;60,2262
	volatile U32 IDSTS;61,2326
	volatile U32 IDINTEN;62,2381
	volatile U32 DSCADDR;63,2448
	volatile U32 BUFADDR;64,2516
	volatile U8  _Rev1[_Rev165,2586
	volatile U32 CARDTHRCTL;66,2651
	volatile U32 BACKEND_POWER;67,2716
	volatile U32 UHS_REG_EXT;68,2772
	volatile U32 EMMC_DDR_REG;69,2825
	volatile U32 ENABLE_SHIFT;70,2902
	volatile U32 CLKCTRL;71,2962
	volatile U8  _Rev2[_Rev272,3035
	volatile U32 DATA;73,3086
	volatile U8  _Rev3[_Rev374,3124
	volatile U32 TIEMODE;75,3175
	volatile U32 TIESRAM;76,3209
	volatile U32 TIEDRVPHASE;77,3243
	volatile U32 TIESMPPHASE;78,3280
	volatile U32 TIEDSDELAY;79,3317
} NX_SDMMC_RegisterSet;80,3353
struct strNxSdmmcBiu83,3400
	volatile U32 CTRL;85,3423
	volatile U32 BSIZE;86,3443
	volatile U32 BADDR;87,3464
	struct strNxSdmmcBiu *Next;Next88,3485
typedef struct strNxSdmmcBiu    NX_SDMMC_BIU;91,3518
	CBOOL   OWN;96,3611
	CBOOL   IntDisable;97,3625
	U32     BuffAddr;98,3646
	U32     DataSize;99,3665
} NX_SDMMC_BIUConfig;100,3684
enum    NX_SDMMC_INT103,3760
	NX_SDMMC_INT_SDIO 105,3783
	NX_SDMMC_INT_EBE 107,3872
	NX_SDMMC_INT_ACD 114,4300
	NX_SDMMC_INT_SBE 117,4507
	NX_SDMMC_INT_HLE 120,4714
	NX_SDMMC_INT_FRUN 128,5291
	NX_SDMMC_INT_HTO 134,5659
	NX_SDMMC_INT_DRTO 148,6671
	NX_SDMMC_INT_RTO 151,6840
	NX_SDMMC_INT_DCRC 155,7128
	NX_SDMMC_INT_RCRC 157,7268
	NX_SDMMC_INT_RXDR 159,7407
	NX_SDMMC_INT_TXDR 167,7787
	NX_SDMMC_INT_DTO 178,8284
	NX_SDMMC_INT_CD 188,8914
	NX_SDMMC_INT_RE 191,9116
	NX_SDMMC_INT_CDET 196,9329
enum    NX_SDMMC_CMDFLAG200,9435
	NX_SDMMC_CMDFLAG_STARTCMD 202,9462
	NX_SDMMC_CMDFLAG_STARTCMD           = 1UL<UL202,9462
	NX_SDMMC_CMDFLAG_USE_HOLD 206,9745
	NX_SDMMC_CMDFLAG_USE_HOLD           = 1UL<UL206,9745
	NX_SDMMC_CMDFLAG_VOLT_SWITCH 209,9943
	NX_SDMMC_CMDFLAG_VOLT_SWITCH        = 1UL<UL209,9943
	NX_SDMMC_CMDFLAG_BOOT_MODE 210,10017
	NX_SDMMC_CMDFLAG_BOOT_MODE          = 1UL<UL210,10017
	NX_SDMMC_CMDFLAG_DISABLE_BOOT 211,10081
	NX_SDMMC_CMDFLAG_DISABLE_BOOT       = 1UL<UL211,10081
	NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK 212,10148
	NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK    = 1UL<UL212,10148
	NX_SDMMC_CMDFLAG_ENABLE_BOOT 213,10218
	NX_SDMMC_CMDFLAG_ENABLE_BOOT        = 1UL<UL213,10218
	NX_SDMMC_CMDFLAG_CCS_EXPECTED 214,10284
	NX_SDMMC_CMDFLAG_CCS_EXPECTED       = 1UL<UL214,10284
	NX_SDMMC_CMDFLAG_READ_CEATA 215,10351
	NX_SDMMC_CMDFLAG_READ_CEATA         = 1UL<UL215,10351
	NX_SDMMC_CMDFLAG_UPDATECLKONLY 216,10416
	NX_SDMMC_CMDFLAG_UPDATECLKONLY      = 1UL<UL216,10416
	NX_SDMMC_CMDFLAG_CARD_NUMBER 223,10922
	NX_SDMMC_CMDFLAG_CARD_NUMBER        = 1UL<UL223,10922
	NX_SDMMC_CMDFLAG_SENDINIT 224,10996
	NX_SDMMC_CMDFLAG_SENDINIT           = 1UL<UL224,10996
	NX_SDMMC_CMDFLAG_STOPABORT 229,11385
	NX_SDMMC_CMDFLAG_STOPABORT          = 1UL<UL229,11385
	NX_SDMMC_CMDFLAG_WAITPRVDAT 234,11786
	NX_SDMMC_CMDFLAG_WAITPRVDAT         = 1UL<UL234,11786
	NX_SDMMC_CMDFLAG_SENDAUTOSTOP 237,12049
	NX_SDMMC_CMDFLAG_SENDAUTOSTOP       = 1UL<UL237,12049
	NX_SDMMC_CMDFLAG_BLOCK 247,12710
	NX_SDMMC_CMDFLAG_BLOCK              = 0UL<UL247,12710
	NX_SDMMC_CMDFLAG_STREAM 248,12839
	NX_SDMMC_CMDFLAG_STREAM             = 1UL<UL248,12839
	NX_SDMMC_CMDFLAG_TXDATA 249,12969
	NX_SDMMC_CMDFLAG_TXDATA             = 3UL<UL249,12969
	NX_SDMMC_CMDFLAG_RXDATA 250,13094
	NX_SDMMC_CMDFLAG_RXDATA             = 1UL<UL250,13094
	NX_SDMMC_CMDFLAG_CHKRSPCRC 251,13220
	NX_SDMMC_CMDFLAG_CHKRSPCRC          = 1UL<UL251,13220
	NX_SDMMC_CMDFLAG_SHORTRSP 255,13485
	NX_SDMMC_CMDFLAG_SHORTRSP           = 1UL<UL255,13485
	NX_SDMMC_CMDFLAG_LONGRSP 256,13637
	NX_SDMMC_CMDFLAG_LONGRSP            = 3UL<UL256,13637
	NX_SDMMC_CMDFSM_IDLE 262,13867
	NX_SDMMC_CMDFSM_SENDINIT 263,13919
	NX_SDMMC_CMDFSM_TXCMDSTART 264,13985
	NX_SDMMC_CMDFSM_TXCMDTX 265,14052
	NX_SDMMC_CMDFSM_TXCMDINDEXARG 266,14117
	NX_SDMMC_CMDFSM_TXCMDCRC7 267,14187
	NX_SDMMC_CMDFSM_TXCMDEND 268,14250
	NX_SDMMC_CMDFSM_RXRSPSTART 269,14316
	NX_SDMMC_CMDFSM_RXRSPIRQ 270,14385
	NX_SDMMC_CMDFSM_RXRSPTX 271,14457
	NX_SDMMC_CMDFSM_TXRSPCMDIDX 272,14523
	NX_SDMMC_CMDFSM_RXRSPDATA 273,14596
	NX_SDMMC_CMDFSM_RXRSPCRC7 274,14660
	NX_SDMMC_CMDFSM_RXRSPEND 275,14724
	NX_SDMMC_CMDFSM_CMDWAITNCC 276,14791
	NX_SDMMC_CMDFSM_WAIT 277,14860
} NX_SDMMC_CMDFSM;278,14944
	NX_SDMMC_CLOCK_SHIFT_0 283,15015
	NX_SDMMC_CLOCK_SHIFT_90 284,15053
	NX_SDMMC_CLOCK_SHIFT_180 285,15091
	NX_SDMMC_CLOCK_SHIFT_270 286,15129
} NX_SDMMC_CLKSHIFT;287,15166
	NX_SDMMC_CLOCK_SOURCE_0	291,15203
	NX_SDMMC_CLOCK_SOURCE_1	292,15234
	NX_SDMMC_CLOCK_SOURCE_2	293,15265
	NX_SDMMC_CLOCK_SOURCE_3	294,15296
} NX_SDMMC_CLOCK_SOURCE;295,15327
#define NX_SDMMC_MAX_BIU_DATASIZE 300,15548

romboot/src/include/nx_chip_sfr.h,19561
#define __NX_CHIP_SFR__H__3,28
	#define PHY_BASEADDR_CMU_USB0_MODULE 21,368
	#define PHY_BASEADDR_CMU_USB_MODULE 22,417
	#define PHY_BASEADDR_SYSREG_USB0_MODULE_APB 24,466
	#define PHY_BASEADDR_SYSREG_USB_MODULE_APB 25,522
	#define PHY_BASEADDR_SYSREG_USB0_MODULE 26,577
	#define PHY_BASEADDR_SYSREG_USB_MODULE 27,629
	#define PHY_BASEADDR_SYSREG_USB0_MODULE_SECURE 28,680
	#define PHY_BASEADDR_SYSREG_USB_MODULE_SECURE 29,739
	#define PHY_BASEADDR_USB20HOST0_MODULE_EHCI_CFG 31,798
	#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_CFG 32,858
	#define PHY_BASEADDR_USB20HOST0_MODULE_OHCI_CFG 33,917
	#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_CFG 34,977
	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS0_MODULE 36,1037
	#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS_MODULE 37,1100
	#define PHY_BASEADDR_USB20OTG0_MODULE_CFG 38,1162
	#define PHY_BASEADDR_USB20OTG_MODULE_CFG 39,1216
	#define PHY_BASEADDR_BLK_USB_DATA_BUS0_MODULE 40,1269
	#define PHY_BASEADDR_BLK_USB_DATA_BUS_MODULE 41,1327
	#define PHY_BASEADDR_CMU_DDR0_MODULE 43,1385
	#define PHY_BASEADDR_CMU_DDR_MODULE 44,1434
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_APB 45,1482
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_APB 46,1538
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE 47,1593
	#define PHY_BASEADDR_SYSREG_DDR_MODULE 48,1645
	#define PHY_BASEADDR_SYSREG_DDR0_MODULE_SECURE 49,1696
	#define PHY_BASEADDR_SYSREG_DDR_MODULE_SECURE 50,1755
	#define PHY_BASEADDR_PLL_DDR0_MODULE 52,1814
	#define PHY_BASEADDR_PLL_DDR_MODULE 53,1863
	#define PHY_BASEADDR_PLL_DDR1_MODULE 54,1911
	#define PHY_BASEADDR_DDR0_MODULE 56,1961
	#define PHY_BASEADDR_DDR_MODULE 57,2006
	#define PHY_BASEADDR_TZASC_DDR0_MODULE 59,2051
	#define PHY_BASEADDR_TZASC_DDR_MODULE 60,2102
	#define PHY_BASEADDR_UART0_MODULE 62,2153
	#define PHY_BASEADDR_UART_MODULE 63,2199
	#define PHY_BASEADDR_UART1_MODULE 64,2244
	#define PHY_BASEADDR_UART2_MODULE 65,2290
	#define PHY_BASEADDR_UART3_MODULE 66,2336
	#define PHY_BASEADDR_UART4_MODULE 67,2382
	#define PHY_BASEADDR_UART5_MODULE 68,2428
	#define PHY_BASEADDR_UART6_MODULE 69,2474
	#define PHY_BASEADDR_WDT0_MODULE 71,2521
	#define PHY_BASEADDR_WDT_MODULE 72,2566
	#define PHY_BASEADDR_PDM0_MODULE 73,2610
	#define PHY_BASEADDR_PDM_MODULE 74,2655
	#define PHY_BASEADDR_SYS_BUS0_MODULE_GPV 75,2699
	#define PHY_BASEADDR_SYS_BUS_MODULE_GPV 76,2752
	#define PHY_BASEADDR_SPI0_MODULE 77,2804
	#define PHY_BASEADDR_SPI_MODULE 78,2849
	#define PHY_BASEADDR_SECURE_WDT0_MODULE 79,2893
	#define PHY_BASEADDR_SECURE_WDT_MODULE 80,2945
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_APB 81,2996
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_APB 82,3052
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE 83,3107
	#define PHY_BASEADDR_SYSREG_SYS_MODULE 84,3159
	#define PHY_BASEADDR_SYSREG_SYS0_MODULE_SECURE 85,3210
	#define PHY_BASEADDR_SYSREG_SYS_MODULE_SECURE 86,3269
	#define PHY_BASEADDR_ECID0_MODULE_APB 87,3327
	#define PHY_BASEADDR_ECID_MODULE_APB 88,3377
	#define PHY_BASEADDR_ECID0_MODULE 89,3426
	#define PHY_BASEADDR_ECID_MODULE 90,3472
	#define PHY_BASEADDR_ECID0_MODULE_SECURE 91,3517
	#define PHY_BASEADDR_ECID_MODULE_SECURE 92,3570
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_APB 93,3622
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_APB 94,3678
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE 95,3733
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE 96,3785
	#define PHY_BASEADDR_PWM0_MODULE 97,3836
	#define PHY_BASEADDR_PWM_MODULE 98,3881
	#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_NONSECURE 99,3925
	#define PHY_BASEADDR_SYSCTRLTOP_MODULE_NONSECURE 100,3987
	#define PHY_BASEADDR_CAN0_MODULE_CAN 102,4049
	#define PHY_BASEADDR_CAN_MODULE_CAN 103,4098
	#define PHY_BASEADDR_CAN0_MODULE_RAM 104,4146
	#define PHY_BASEADDR_CAN_MODULE_RAM 105,4195
	#define PHY_BASEADDR_CAN1_MODULE_CAN 106,4243
	#define PHY_BASEADDR_CAN1_MODULE_RAM 107,4292
	#define PHY_BASEADDR_TIMER0_MODULE 109,4342
	#define PHY_BASEADDR_TIMER_MODULE 110,4389
	#define PHY_BASEADDR_SECURE_TIMER0_MODULE 111,4435
	#define PHY_BASEADDR_SECURE_TIMER_MODULE 112,4489
	#define PHY_BASEADDR_TMU0_MODULE 114,4543
	#define PHY_BASEADDR_TMU_MODULE 115,4588
	#define PHY_BASEADDR_DMA0_MODULE 117,4633
	#define PHY_BASEADDR_DMA_MODULE 118,4678
	#define PHY_BASEADDR_DMA1_MODULE 119,4722
	#define PHY_BASEADDR_SSS0_MODULE_SSS 121,4768
	#define PHY_BASEADDR_SSS_MODULE_SSS 122,4817
	#define PHY_BASEADDR_SSS0_MODULE_MAILBOX 123,4865
	#define PHY_BASEADDR_SSS_MODULE_MAILBOX 124,4918
	#define PHY_BASEADDR_SSS0_MODULE_HOST_KEYMAN 125,4970
	#define PHY_BASEADDR_SSS_MODULE_HOST_KEYMAN 126,5027
	#define PHY_BASEADDR_SSS0_MODULE_KEYMAN 127,5083
	#define PHY_BASEADDR_SSS_MODULE_KEYMAN 128,5135
	#define PHY_BASEADDR_SSS0_MODULE_PUF 129,5186
	#define PHY_BASEADDR_SSS_MODULE_PUF 130,5235
	#define PHY_BASEADDR_AXIM_SSS0_MODULE 131,5283
	#define PHY_BASEADDR_AXIM_SSS_MODULE 132,5333
	#define PHY_BASEADDR_FSYS_BUS0_MODULE_GPV 134,5383
	#define PHY_BASEADDR_FSYS_BUS_MODULE_GPV 135,5437
	#define PHY_BASEADDR_I2C0_MODULE 137,5491
	#define PHY_BASEADDR_I2C_MODULE 138,5536
	#define PHY_BASEADDR_I2C1_MODULE 139,5580
	#define PHY_BASEADDR_I2C2_MODULE 140,5625
	#define PHY_BASEADDR_I2C3_MODULE 141,5670
	#define PHY_BASEADDR_I2C4_MODULE 142,5715
	#define PHY_BASEADDR_SMC0_MODULE_CFG 144,5761
	#define PHY_BASEADDR_SMC_MODULE_CFG 145,5810
	#define PHY_BASEADDR_SDMA0_MODULE 147,5859
	#define PHY_BASEADDR_SDMA_MODULE 148,5905
	#define PHY_BASEADDR_SDMA1_MODULE 149,5950
	#define PHY_BASEADDR_GPIO0_MODULE_APB 151,5997
	#define PHY_BASEADDR_GPIO_MODULE_APB 152,6047
	#define PHY_BASEADDR_GPIO0_MODULE 153,6096
	#define PHY_BASEADDR_GPIO_MODULE 154,6142
	#define PHY_BASEADDR_GPIO1_MODULE_APB 155,6187
	#define PHY_BASEADDR_GPIO1_MODULE 156,6237
	#define PHY_BASEADDR_GPIO2_MODULE_APB 157,6283
	#define PHY_BASEADDR_GPIO2_MODULE 158,6333
	#define PHY_BASEADDR_GPIO3_MODULE_APB 159,6379
	#define PHY_BASEADDR_GPIO3_MODULE 160,6429
	#define PHY_BASEADDR_GPIO4_MODULE_APB 161,6475
	#define PHY_BASEADDR_GPIO4_MODULE 162,6525
	#define PHY_BASEADDR_GPIO0_MODULE_SECURE 164,6572
	#define PHY_BASEADDR_GPIO_MODULE_SECURE 165,6625
	#define PHY_BASEADDR_GPIO1_MODULE_SECURE 166,6677
	#define PHY_BASEADDR_GPIO2_MODULE_SECURE 167,6730
	#define PHY_BASEADDR_GPIO3_MODULE_SECURE 168,6783
	#define PHY_BASEADDR_GPIO4_MODULE_SECURE 169,6836
	#define PHY_BASEADDR_ADC0_MODULE 171,6890
	#define PHY_BASEADDR_ADC_MODULE 172,6935
	#define PHY_BASEADDR_MDMA0_MODULE 174,6980
	#define PHY_BASEADDR_MDMA_MODULE 175,7026
	#define PHY_BASEADDR_DUMMY0_MODULE 177,7072
	#define PHY_BASEADDR_DUMMY_MODULE 178,7119
	#define PHY_BASEADDR_DMA_BUS0_MODULE 180,7166
	#define PHY_BASEADDR_DMA_BUS_MODULE 181,7215
	#define PHY_BASEADDR_ETC_BUS0_MODULE 183,7264
	#define PHY_BASEADDR_ETC_BUS_MODULE 184,7313
	#define PHY_BASEADDR_CFG_BUS0_MODULE 186,7362
	#define PHY_BASEADDR_CFG_BUS_MODULE 187,7411
	#define PHY_BASEADDR_SPI1_MODULE 189,7460
	#define PHY_BASEADDR_SPI2_MODULE 190,7505
	#define PHY_BASEADDR_SPDIFTX0_MODULE 192,7551
	#define PHY_BASEADDR_SPDIFTX_MODULE 193,7600
	#define PHY_BASEADDR_SPDIFRX0_MODULE 195,7649
	#define PHY_BASEADDR_SPDIFRX_MODULE 196,7698
	#define PHY_BASEADDR_AXIM_DMA0_MODULE 198,7748
	#define PHY_BASEADDR_AXIM_DMA_MODULE 199,7798
	#define PHY_BASEADDR_AXIM_DMA1_MODULE 200,7847
	#define PHY_BASEADDR_AXIM_SDMA0_MODULE 202,7898
	#define PHY_BASEADDR_AXIM_SDMA_MODULE 203,7949
	#define PHY_BASEADDR_AXIM_SDMA1_MODULE 204,7999
	#define PHY_BASEADDR_AXIM_CSSYS0_MODULE 206,8051
	#define PHY_BASEADDR_AXIM_CSSYS_MODULE 207,8103
	#define PHY_BASEADDR_MP2TSI0_MODULE 209,8155
	#define PHY_BASEADDR_MP2TSI_MODULE 210,8203
	#define PHY_BASEADDR_I2S0_MODULE 212,8251
	#define PHY_BASEADDR_I2S_MODULE 213,8296
	#define PHY_BASEADDR_I2S1_MODULE 214,8340
	#define PHY_BASEADDR_I2S2_MODULE 215,8385
	#define PHY_BASEADDR_I2S3_MODULE 216,8430
	#define PHY_BASEADDR_MP2TSI1_MODULE 218,8476
	#define PHY_BASEADDR_AXIM_MP2TSI0_MODULE 219,8524
	#define PHY_BASEADDR_AXIM_MP2TSI_MODULE 220,8577
	#define PHY_BASEADDR_AXIM_MP2TSI1_MODULE 221,8629
	#define PHY_BASEADDR_AXIM_PDM0_MODULE 223,8683
	#define PHY_BASEADDR_AXIM_PDM_MODULE 224,8733
	#define PHY_BASEADDR_AXIM_MDMA0_MODULE 226,8783
	#define PHY_BASEADDR_AXIM_MDMA_MODULE 227,8834
	#define PHY_BASEADDR_CMU_SRC0_MODULE 229,8885
	#define PHY_BASEADDR_CMU_SRC_MODULE 230,8934
	#define PHY_BASEADDR_CMU_SYS0_MODULE 232,8983
	#define PHY_BASEADDR_CMU_SYS_MODULE 233,9032
	#define PHY_BASEADDR_PLL0_MODULE 235,9081
	#define PHY_BASEADDR_PLL_MODULE 236,9126
	#define PHY_BASEADDR_PLL1_MODULE 237,9170
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_APB 239,9216
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_APB 240,9273
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE 242,9330
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE 243,9383
	#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_SECURE 245,9436
	#define PHY_BASEADDR_SYSREG_HSIF_MODULE_SECURE 246,9496
	#define PHY_BASEADDR_SDMMC0_MODULE 248,9556
	#define PHY_BASEADDR_SDMMC_MODULE 249,9603
	#define PHY_BASEADDR_SDMMC1_MODULE 250,9649
	#define PHY_BASEADDR_SDMMC2_MODULE 251,9696
	#define PHY_BASEADDR_GMAC_RGMII0_MODULE 253,9744
	#define PHY_BASEADDR_GMAC_RGMII_MODULE 254,9796
	#define PHY_BASEADDR_GMAC_RMII0_MODULE 255,9847
	#define PHY_BASEADDR_GMAC_RMII_MODULE 256,9898
	#define PHY_BASEADDR_NANDC0_MODULE 258,9949
	#define PHY_BASEADDR_NANDC_MODULE 259,9996
	#define PHY_BASEADDR_AXIM_NANDC0_MODULE 260,10042
	#define PHY_BASEADDR_AXIM_NANDC_MODULE 261,10094
	#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 263,10146
	#define PHY_BASEADDR_AXIM_SDMMC_MODULE 264,10198
	#define PHY_BASEADDR_AXIM_SDMMC1_MODULE 265,10249
	#define PHY_BASEADDR_AXIM_SDMMC2_MODULE 266,10301
	#define PHY_BASEADDR_AXIM_GMAC_RGMII0_MODULE 268,10354
	#define PHY_BASEADDR_AXIM_GMAC_RGMII_MODULE 269,10411
	#define PHY_BASEADDR_AXIM_GMAC_RMII0_MODULE 270,10467
	#define PHY_BASEADDR_AXIM_GMAC_RMII_MODULE 271,10523
	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS0_MODULE 273,10579
	#define PHY_BASEADDR_BLK_HSIF_DATA_BUS_MODULE 274,10638
	#define PHY_BASEADDR_CMU_CPU0_MODULE 276,10697
	#define PHY_BASEADDR_CMU_CPU_MODULE 277,10746
	#define PHY_BASEADDR_CPUPMU0_MODULE 279,10795
	#define PHY_BASEADDR_CPUPMU_MODULE 280,10843
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_APB 282,10891
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_APB 283,10947
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE 284,11002
	#define PHY_BASEADDR_SYSREG_CPU_MODULE 285,11054
	#define PHY_BASEADDR_SYSREG_CPU0_MODULE_SECURE 286,11105
	#define PHY_BASEADDR_SYSREG_CPU_MODULE_SECURE 287,11164
	#define PHY_BASEADDR_PLL_CPU0_MODULE 289,11223
	#define PHY_BASEADDR_PLL_CPU_MODULE 290,11272
	#define PHY_BASEADDR_AXIM_CPU0_MODULE 292,11321
	#define PHY_BASEADDR_AXIM_CPU_MODULE 293,11371
	#define PHY_BASEADDR_CPU_REGBASE0_MODULE 295,11421
	#define PHY_BASEADDR_CPU_REGBASE_MODULE 296,11474
	#define PHY_BASEADDR_CMU_MM0_MODULE 298,11527
	#define PHY_BASEADDR_CMU_MM_MODULE 299,11575
	#define PHY_BASEADDR_SYSREG_MM0_MODULE_APB 301,11623
	#define PHY_BASEADDR_SYSREG_MM_MODULE_APB 302,11678
	#define PHY_BASEADDR_SYSREG_MM0_MODULE 304,11733
	#define PHY_BASEADDR_SYSREG_MM_MODULE 305,11784
	#define PHY_BASEADDR_SYSREG_MM0_MODULE_SECURE 307,11835
	#define PHY_BASEADDR_SYSREG_MM_MODULE_SECURE 308,11893
	#define PHY_BASEADDR_ROTATOR0_MODULE 310,11951
	#define PHY_BASEADDR_ROTATOR_MODULE 311,12000
	#define PHY_BASEADDR_G2D0_MODULE 313,12049
	#define PHY_BASEADDR_G2D_MODULE 314,12094
	#define PHY_BASEADDR_DEINTERLACE0_MODULE 316,12139
	#define PHY_BASEADDR_DEINTERLACE_MODULE 317,12192
	#define PHY_BASEADDR_VIP0_MODULE 319,12245
	#define PHY_BASEADDR_VIP_MODULE 320,12290
	#define PHY_BASEADDR_DPC0_MODULE 322,12335
	#define PHY_BASEADDR_DPC_MODULE 323,12380
	#define PHY_BASEADDR_LVDS0_MODULE 325,12425
	#define PHY_BASEADDR_LVDS_MODULE 326,12471
	#define PHY_BASEADDR_CODA9600_MODULE 328,12517
	#define PHY_BASEADDR_CODA960_MODULE 329,12566
	#define PHY_BASEADDR_AXIM_CODA9600_MODULE 331,12615
	#define PHY_BASEADDR_AXIM_CODA960_MODULE 332,12669
	#define PHY_BASEADDR_AXIM_VIP0_MODULE 334,12723
	#define PHY_BASEADDR_AXIM_VIP_MODULE 335,12773
	#define PHY_BASEADDR_AXIM_DPC0_MODULE 337,12823
	#define PHY_BASEADDR_AXIM_DPC_MODULE 338,12873
	#define PHY_BASEADDR_AXIM_DEINTERLACE0_MODULE 340,12923
	#define PHY_BASEADDR_AXIM_DEINTERLACE_MODULE 341,12981
	#define PHY_BASEADDR_AXIM_G2D0_MODULE 343,13039
	#define PHY_BASEADDR_AXIM_G2D_MODULE 344,13089
	#define PHY_BASEADDR_AXIM_ROTATOR0_MODULE 346,13139
	#define PHY_BASEADDR_AXIM_ROTATOR_MODULE 347,13193
	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_GPV 349,13247
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_GPV 350,13308
	#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_PL301 352,13369
	#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_PL301 353,13432
	#define PHY_BASEADDR_G2D0_MODULE_CPU_FIFO 355,13495
	#define PHY_BASEADDR_G2D_MODULE_CPU_FIFO 356,13549
	#define NUMBER_OF_CMU_USB_MODULE 359,13604
	#define NUMBER_OF_SYSREG_USB_MODULE 360,13641
	#define NUMBER_OF_USB20HOST_MODULE 361,13681
	#define NUMBER_OF_AXIM_BLK_USB_DATA_BUS_MODULE 362,13720
	#define NUMBER_OF_USB20OTG_MODULE 363,13771
	#define NUMBER_OF_BLK_USB_DATA_BUS_MODULE 364,13809
	#define NUMBER_OF_CMU_DDR_MODULE 365,13855
	#define NUMBER_OF_SYSREG_DDR_MODULE 366,13892
	#define NUMBER_OF_PLL_DDR_MODULE 367,13932
	#define NUMBER_OF_DDR_MODULE 368,13969
	#define NUMBER_OF_TZASC_DDR_MODULE 369,14002
	#define NUMBER_OF_UART_MODULE 370,14041
	#define NUMBER_OF_WDT_MODULE 371,14075
	#define NUMBER_OF_PDM_MODULE 372,14108
	#define NUMBER_OF_SYS_BUS_MODULE 373,14141
	#define NUMBER_OF_SPI_MODULE 374,14178
	#define NUMBER_OF_SECURE_WDT_MODULE 375,14211
	#define NUMBER_OF_SYSREG_SYS_MODULE 376,14251
	#define NUMBER_OF_ECID_MODULE 377,14291
	#define NUMBER_OF_SYSCTRLTOP_MODULE 378,14325
	#define NUMBER_OF_PWM_MODULE 379,14365
	#define NUMBER_OF_CAN_MODULE 380,14398
	#define NUMBER_OF_TIMER_MODULE 381,14431
	#define NUMBER_OF_SECURE_TIMER_MODULE 382,14466
	#define NUMBER_OF_TMU_MODULE 383,14508
	#define NUMBER_OF_I2C_MODULE 384,14541
	#define NUMBER_OF_DMA_MODULE 385,14574
	#define NUMBER_OF_SSS_MODULE 386,14607
	#define NUMBER_OF_FSYS_BUS_MODULE 387,14640
	#define NUMBER_OF_SMC_MODULE 388,14678
	#define NUMBER_OF_GPIO_MODULE 389,14711
	#define NUMBER_OF_SDMA_MODULE 390,14745
	#define NUMBER_OF_ADC_MODULE 391,14779
	#define NUMBER_OF_MDMA_MODULE 392,14812
	#define NUMBER_OF_DUMMY_MODULE 393,14846
	#define NUMBER_OF_DMA_BUS_MODULE 394,14881
	#define NUMBER_OF_ETC_BUS_MODULE 395,14918
	#define NUMBER_OF_CFG_BUS_MODULE 396,14955
	#define NUMBER_OF_SPDIFTX_MODULE 397,14992
	#define NUMBER_OF_SPDIFRX_MODULE 398,15029
	#define NUMBER_OF_AXIM_DMA_MODULE 399,15066
	#define NUMBER_OF_AXIM_SDMA_MODULE 400,15104
	#define NUMBER_OF_AXIM_CSSYS_MODULE 401,15143
	#define NUMBER_OF_I2S_MODULE 402,15183
	#define NUMBER_OF_MP2TSI_MODULE 403,15216
	#define NUMBER_OF_AXIM_SSS_MODULE 404,15252
	#define NUMBER_OF_AXIM_MP2TSI_MODULE 405,15290
	#define NUMBER_OF_AXIM_PDM_MODULE 406,15331
	#define NUMBER_OF_AXIM_MDMA_MODULE 407,15369
	#define NUMBER_OF_CMU_SRC_MODULE 408,15408
	#define NUMBER_OF_CMU_SYS_MODULE 409,15445
	#define NUMBER_OF_PLL_MODULE 410,15482
	#define NUMBER_OF_SYSREG_HSIF_MODULE 411,15515
	#define NUMBER_OF_SDMMC_MODULE 412,15556
	#define NUMBER_OF_GMAC_RGMII_MODULE 413,15591
	#define NUMBER_OF_GMAC_RMII_MODULE 414,15631
	#define NUMBER_OF_NANDC_MODULE 415,15670
	#define NUMBER_OF_AXIM_SDMMC_MODULE 416,15705
	#define NUMBER_OF_AXIM_GMAC_RGMII_MODULE 417,15745
	#define NUMBER_OF_AXIM_GMAC_RMII_MODULE 418,15790
	#define NUMBER_OF_AXIM_NANDC_MODULE 419,15834
	#define NUMBER_OF_BLK_HSIF_DATA_BUS_MODULE 420,15874
	#define NUMBER_OF_CMU_CPU_MODULE 421,15921
	#define NUMBER_OF_CPUPMU_MODULE 422,15958
	#define NUMBER_OF_SYSREG_CPU_MODULE 423,15994
	#define NUMBER_OF_PLL_CPU_MODULE 424,16034
	#define NUMBER_OF_AXIM_CPU_MODULE 425,16071
	#define NUMBER_OF_CPU_REGBASE_MODULE 426,16109
	#define NUMBER_OF_CMU_MM_MODULE 427,16150
	#define NUMBER_OF_SYSREG_MM_MODULE 428,16186
	#define NUMBER_OF_ROTATOR_MODULE 429,16225
	#define NUMBER_OF_G2D_MODULE 430,16262
	#define NUMBER_OF_DEINTERLACE_MODULE 431,16295
	#define NUMBER_OF_VIP_MODULE 432,16336
	#define NUMBER_OF_DPC_MODULE 433,16369
	#define NUMBER_OF_LVDS_MODULE 434,16402
	#define NUMBER_OF_CODA960_MODULE 435,16436
	#define NUMBER_OF_AXIM_CODA960_MODULE 436,16473
	#define NUMBER_OF_AXIM_VIP_MODULE 437,16515
	#define NUMBER_OF_AXIM_DPC_MODULE 438,16553
	#define NUMBER_OF_AXIM_DEINTERLACE_MODULE 439,16591
	#define NUMBER_OF_AXIM_G2D_MODULE 440,16637
	#define NUMBER_OF_AXIM_ROTATOR_MODULE 441,16675
	#define NUMBER_OF_BLK_MM_DATA_BUS_MODULE 442,16717
struct _SFR_INFO 445,16770
	U32 CMU_USB[CMU_USB446,16789
	U32 SYSREG_USB[SYSREG_USB447,16806
	U32 USB20HOST[USB20HOST448,16826
	U32 AXIM_BLK_USB_DATA_BUS[AXIM_BLK_USB_DATA_BUS449,16845
	U32 USB20OTG[USB20OTG450,16876
	U32 BLK_USB_DATA_BUS[BLK_USB_DATA_BUS451,16894
	U32 CMU_DDR[CMU_DDR452,16920
	U32 SYSREG_DDR[SYSREG_DDR453,16937
	U32 PLL_DDR[PLL_DDR454,16957
	U32 DDR[DDR455,16974
	U32 TZASC_DDR[TZASC_DDR456,16987
	U32 UART[UART457,17006
	U32 WDT[WDT458,17020
	U32 PDM[PDM459,17033
	U32 SYS_BUS[SYS_BUS460,17046
	U32 SPI[SPI461,17063
	U32 SECURE_WDT[SECURE_WDT462,17076
	U32 SYSREG_SYS[SYSREG_SYS463,17096
	U32 ECID[ECID464,17116
	U32 SYSCTRLTOP[SYSCTRLTOP465,17130
	U32 PWM[PWM466,17150
	U32 CAN[CAN467,17163
	U32 TIMER[TIMER468,17176
	U32 SECURE_TIMER[SECURE_TIMER469,17191
	U32 TMU[TMU470,17213
	U32 I2C[I2C471,17226
	U32 DMA[DMA472,17239
	U32 SSS[SSS473,17252
	U32 FSYS_BUS[FSYS_BUS474,17265
	U32 SMC[SMC475,17283
	U32 GPIO[GPIO476,17296
	U32 SDMA[SDMA477,17310
	U32 ADC[ADC478,17324
	U32 MDMA[MDMA479,17337
	U32 DUMMY[DUMMY480,17351
	U32 DMA_BUS[DMA_BUS481,17366
	U32 ETC_BUS[ETC_BUS482,17383
	U32 CFG_BUS[CFG_BUS483,17400
	U32 SPDIFTX[SPDIFTX484,17417
	U32 SPDIFRX[SPDIFRX485,17434
	U32 AXIM_DMA[AXIM_DMA486,17451
	U32 AXIM_SDMA[AXIM_SDMA487,17469
	U32 AXIM_CSSYS[AXIM_CSSYS488,17488
	U32 I2S[I2S489,17508
	U32 MP2TSI[MP2TSI490,17521
	U32 AXIM_SSS[AXIM_SSS491,17537
	U32 AXIM_MP2TSI[AXIM_MP2TSI492,17555
	U32 AXIM_PDM[AXIM_PDM493,17576
	U32 AXIM_MDMA[AXIM_MDMA494,17594
	U32 CMU_SRC[CMU_SRC495,17613
	U32 CMU_SYS[CMU_SYS496,17630
	U32 PLL[PLL497,17647
	U32 SYSREG_HSIF[SYSREG_HSIF498,17660
	U32 SDMMC[SDMMC499,17681
	U32 GMAC_RGMII[GMAC_RGMII500,17696
	U32 GMAC_RMII[GMAC_RMII501,17716
	U32 NANDC[NANDC502,17735
	U32 AXIM_SDMMC[AXIM_SDMMC503,17750
	U32 AXIM_GMAC_RGMII[AXIM_GMAC_RGMII504,17770
	U32 AXIM_GMAC_RMII[AXIM_GMAC_RMII505,17795
	U32 AXIM_NANDC[AXIM_NANDC506,17819
	U32 BLK_HSIF_DATA_BUS[BLK_HSIF_DATA_BUS507,17839
	U32 CMU_CPU[CMU_CPU508,17866
	U32 CPUPMU[CPUPMU509,17883
	U32 SYSREG_CPU[SYSREG_CPU510,17899
	U32 PLL_CPU[PLL_CPU511,17919
	U32 AXIM_CPU[AXIM_CPU512,17936
	U32 CPU_REGBASE[CPU_REGBASE513,17954
	U32 CMU_MM[CMU_MM514,17975
	U32 SYSREG_MM[SYSREG_MM515,17991
	U32 ROTATOR[ROTATOR516,18010
	U32 G2D[G2D517,18027
	U32 DEINTERLACE[DEINTERLACE518,18040
	U32 VIP[VIP519,18061
	U32 DPC[DPC520,18074
	U32 LVDS[LVDS521,18087
	U32 CODA960[CODA960522,18101
	U32 AXIM_CODA960[AXIM_CODA960523,18118
	U32 AXIM_VIP[AXIM_VIP524,18140
	U32 AXIM_DPC[AXIM_DPC525,18158
	U32 AXIM_DEINTERLACE[AXIM_DEINTERLACE526,18176
	U32 AXIM_G2D[AXIM_G2D527,18202
	U32 AXIM_ROTATOR[AXIM_ROTATOR528,18220
	U32 BLK_MM_DATA_BUS[BLK_MM_DATA_BUS529,18242

romboot/src/include/nx_ecid.h,1701
#define __NX_ECID_H__18,524
struct NX_ECID_RegisterSet 20,547
	volatile unsigned int CHIP_NAME[CHIP_NAME21,576
	volatile unsigned int _Rev0;22,623
	volatile unsigned int GUID[GUID23,663
	volatile unsigned int EC0;24,705
	volatile unsigned int _Rev1;25,743
	volatile unsigned int EC2;26,783
	volatile unsigned int BLOW[BLOW27,821
	volatile unsigned int _Rev2;28,863
	volatile unsigned int BLOWD[BLOWD29,903
	volatile unsigned int _Rev3[_Rev330,946
	volatile unsigned int ECID[ECID31,989
	volatile unsigned int SBOOTKEY0[SBOOTKEY032,1031
	volatile unsigned int SBOOTKEY1[SBOOTKEY133,1077
	volatile unsigned int _Rev4[_Rev434,1123
	volatile unsigned int SBOOTHASH0[SBOOTHASH035,1166
	volatile unsigned int _Rev5[_Rev536,1213
	volatile unsigned int SBOOTHASH1[SBOOTHASH137,1256
	volatile unsigned int SBOOTHASH2[SBOOTHASH238,1303
	volatile unsigned int SJTAG[SJTAG39,1350
	volatile unsigned int ANTI_RB[ANTI_RB40,1393
	volatile unsigned int EFUSE_CFG;41,1437
	volatile unsigned int EFUSE_PROT;42,1480
	volatile unsigned int _Rev6[_Rev643,1524
	volatile unsigned int BOOT_CFG;44,1567
	volatile unsigned int _Rev7[_Rev745,1610
	volatile unsigned int BACK_ENC_EK[BACK_ENC_EK46,1653
	volatile unsigned int ROOT_ENC_KEY[ROOT_ENC_KEY47,1701
	volatile unsigned int CM0_SBOOT_KEY[CM0_SBOOT_KEY48,1750
	volatile unsigned int ROOT_PRIV_KEY[ROOT_PRIV_KEY49,1800
	volatile unsigned int _Rev8[_Rev850,1850
	volatile unsigned int PUF[PUF51,1893
	volatile unsigned int PUF_CFG;52,1936
	volatile unsigned int CM0_ANTI_RB;53,1978
	volatile unsigned int CM0_ANTI_RB_CFG;54,2023
	volatile unsigned int _Rev9;55,2072
	volatile unsigned int HPM_IDS[HPM_IDS56,2112

romboot/src/include/nx_sss.h,6808
#define __NX_SSS_H__19,500
struct NX_MBRegisterSet 28,616
	volatile U32 MB_STATUS;29,642
	volatile U32 CM0_HRESET;30,679
	volatile U32 CM0_SRAM_ACCESS_CONTROL;31,716
	volatile U32 _Rev0;32,765
	volatile U32 LOCKUP_SYSRSTREQ_CON;33,798
	volatile U32 CM0_FW_STATUS;34,844
	volatile U32 _Rev1[_Rev135,884
	volatile U32 MBINTSTAT;36,920
	volatile U32 MBINTENSET;37,957
	volatile U32 MBINTENCLR;38,994
	volatile U32 MBINTPEND;39,1031
	volatile U32 CRYPTOE_STATUS;40,1068
	volatile U32 CM0_DEBUG_CONTROL;41,1109
	volatile U32 CM0_ANTI_RBCNT;42,1153
	volatile U32 _Rev2;43,1194
	volatile U32 CM0_SECURE_BOOT_KEY[CM0_SECURE_BOOT_KEY44,1227
	volatile U32 IDMA_MODE_SEL;45,1276
	volatile U32 _Rev3[_Rev346,1316
	volatile U32 IDMA_RX_ADDR;47,1352
	volatile U32 IDMA_RX_LENGTH;48,1391
	volatile U32 IDMA_RX_CONTROL;49,1432
	volatile U32 IDMA_RX_STATUS;50,1474
	volatile U32 IDMA_TX_ADDR;51,1515
	volatile U32 IDMA_TX_LENGTH;52,1554
	volatile U32 IDMA_TX_CONTROL;53,1595
	volatile U32 IDMA_TX_STATUS;54,1637
	volatile U32 _Rev4[_Rev455,1678
	volatile U32 MB_DATA[MB_DATA56,1715
	volatile U8 _Rev10[_Rev1057,1753
struct NX_KMRegisterSet 61,1838
	volatile U32 KM_COMMAND;62,1864
	volatile U32 KM_STATUS;63,1901
	volatile U32 KM_CTRL;64,1938
	volatile U32 KM_KEY_INIT;65,1973
	volatile U32 KM_INTSTAT;66,2011
	volatile U32 KM_INTENSET;67,2048
	volatile U32 KM_INTENCLR;68,2086
	volatile U32 KM_INTENPEND;69,2124
	volatile U32 _Rev0[_Rev070,2163
	volatile U32 BK_DATA[BK_DATA71,2200
	volatile U32 KDF_INPUT[KDF_INPUT72,2238
	volatile U32 _Rev1;73,2278
	volatile U32 KDF_INPUT_LENGTH;74,2311
	volatile U32 _Rev2[_Rev275,2354
	volatile U32 KM_BEK_CONTROL;76,2391
	volatile U8 _Rev10[_Rev1077,2432
struct NX_FEED 82,2506
	volatile U32 INTSTAT;83,2523
	volatile U32 INTENSET;84,2557
	volatile U32 INTENCLR;85,2592
	volatile U32 INTPEND;86,2627
	volatile U32 FIFOSTAT;87,2661
	volatile U32 FIFOCTRL;88,2696
	volatile U32 GLOBAL;89,2731
	volatile U32 CM0_LP_CON;90,2764
	volatile U32 BRDMAS;91,2800
	volatile U32 BRDMAL;92,2833
	volatile U32 BRDMAC;93,2866
	volatile U32 BRDMASH;94,2899
	volatile U32 BTDMAS;95,2933
	volatile U32 BTDMAL;96,2966
	volatile U32 BTDMAC;97,2999
	volatile U32 BTDMASH;98,3032
	volatile U32 HRDMAS;99,3066
	volatile U32 HRDMAL;100,3099
	volatile U32 HRDMAC;101,3132
	volatile U32 HRDMASH;102,3165
	volatile U32 BRDMASTAT;103,3199
	volatile U32 BTDMASTAT;104,3235
	volatile U32 HRDMASTAT;105,3271
	volatile U32 BDRDMASTAT;106,3307
	volatile U32 HDRDMASTAT;107,3343
	volatile U32 _Rev0[_Rev0108,3379
	volatile U32 SSS_VERSION;109,3414
	volatile U32 _Rev1[_Rev1110,3451
	volatile U32 BDRDMAS;111,3486
	volatile U32 BDRDMAL;112,3520
	volatile U32 BDRDMAC;113,3554
	volatile U32 BDRDMASH;114,3588
	volatile U32 HDRDMAS;115,3623
	volatile U32 HDRDMAL;116,3657
	volatile U32 HDRDMAC;117,3691
	volatile U32 HDRDMASH;118,3725
	volatile U32 DDMACTRL;119,3760
	volatile U32 DDMASTATUS;120,3795
	volatile U8 _Rev10[_Rev10121,3831
struct NX_TDES 123,3871
	volatile U32 CONF;124,3888
	volatile U32 STAT;125,3919
	volatile U32 _Rev0[_Rev0126,3950
	volatile U32 KEY[KEY127,3974
	volatile U32 IV[IV128,4010
	volatile U32 INPUT[INPUT129,4042
	volatile U32 OUTPUT[OUTPUT130,4077
	volatile U8 _Rev10[_Rev10131,4113
struct NX_RC4 134,4154
	volatile U32 CONTROL;135,4170
	volatile U32 BYTE_SWAP;136,4204
	volatile U32 KEY_LEN;137,4240
	volatile U32 STATUS;138,4274
	volatile U32 MSG_SIZE_LOW;139,4307
	volatile U32 MSG_SIZE_HIGH;140,4345
	volatile U32 _Rev0[_Rev0141,4384
	volatile U32 DATA_IN;142,4419
	volatile U32 DATA_OUT;143,4453
	volatile U32 _Rev1[_Rev1144,4488
	volatile U32 KEY[KEY145,4523
	volatile U8 _Rev10[_Rev10146,4556
struct NX_TRNG 150,4598
	volatile U32 CLKDIV;151,4615
	volatile U32 _Rev0[_Rev0152,4648
	volatile U32 AEN;153,4683
	volatile U32 _Rev1[_Rev1154,4713
	volatile U32 CTRL;155,4748
	volatile U32 _Rev2[_Rev2156,4779
	volatile U32 POST_CTRL;157,4814
	volatile U32 _Rev3[_Rev3158,4850
	volatile U32 TEST_CTRL;159,4885
	volatile U32 TEST_STAT;160,4921
	volatile U32 HT_CUTOFF;161,4957
	volatile U32 STARTUP_CTRL;162,4993
	volatile U32 FIFO_CTRL;163,5031
	volatile U32 BT_THRESHOLD;164,5067
	volatile U32 OT_THRESHOLD;165,5105
	volatile U32 MB_THRESHOLD;166,5143
	volatile U32 TEST_DONE;167,5181
	volatile U32 _Rev4[_Rev4168,5217
	volatile U32 FIFO[FIFO169,5252
	volatile U8 _Rev10[_Rev10170,5286
struct NX_PKA 173,5327
	volatile U32 TCR[TCR174,5343
	volatile U8 _Rev10[_Rev10175,5377
struct NX_WDT 178,5417
	volatile U32 WT_CON;179,5433
	volatile U32 WT_DAT;180,5467
	volatile U32 WT_CNT;181,5501
	volatile U32 WT_CLRINT;182,5535
	volatile U8 _Rev10[_Rev10183,5572
struct NX_SSS_RegisterSet 186,5612
	struct NX_FEED feeder;187,5640
	struct NX_TDES tdes;188,5686
	struct NX_RC4 arc4;189,5728
	struct NX_TRNG trng;190,5769
	struct NX_WDT wdt[wdt191,5811
	U8 _Rev0[_Rev0192,5860
	struct NX_PKA pka;193,5897
	volatile U8 NX_PKASRAM[NX_PKASRAM194,5936
	U8 _Rev1[_Rev1195,5992
		volatile U8 bNX_CM0SRAM[bNX_CM0SRAM197,6036
	volatile U8 NX_SRAMDATA[NX_SRAMDATA200,6131
struct NX_SKM_RegisterSet 203,6179
	volatile unsigned int CTRL;204,6207
	volatile unsigned int MODE;205,6236
struct NX_BRTDMADESC 208,6269
	U32 BRDMAC;209,6292
	U32 BRDMASH;210,6349
	U32 BRDMAS;211,6388
	U32 BRDMAL;212,6425
	U32 BTDMAC;213,6451
	U32 BTDMASH;214,6510
	U32 BTDMAS;215,6549
	U32 BTDMAL;216,6586
struct NX_HRDMADESC 219,6616
	U32 HRDMAC;220,6638
	U32 HRDMASH;221,6687
	U32 HRDMAS;222,6726
	U32 HRDMAL;223,6763
#define CCM_QLEN_2B	226,6793
#define CCM_QLEN_3B	227,6824
#define CCM_QLEN_4B	228,6855
#define CCM_QLEN_5B	229,6886
#define CCM_QLEN_6B	230,6917
#define CCM_QLEN_7B	231,6948
#define CCM_QLEN_8B	232,6979
#define AES_CCM_SIZE_T	233,7010
#define CCM_TAG_4B	234,7044
#define CCM_TAG_6B	235,7074
#define CCM_TAG_8B	236,7104
#define CCM_TAG_10B	237,7134
#define CCM_TAG_12B	238,7165
#define CCM_TAG_14B	239,7196
#define CCM_TAG_16B	240,7227
#define FCBYTESWAP	242,7259
#define BURST_1	243,7287
#define BURST_2	244,7314
#define BURST_4	245,7341
#define BURST_8	246,7368
#define BURST_16	247,7395
#define WAKEUP_INT	249,7423
#define WFI_INT	250,7453
#define BRDMAINT	251,7481
#define BTDMAINT	252,7508
#define HRDMAINT	253,7535
#define PKDMAINT	254,7562
#define BDDMA_DONE	256,7590
#define BDRDMA_DONE	257,7620
#define HDDMA_DONE	258,7651
#define HDRDMA_DONE	259,7681
#define CMAC_DONE	261,7713
#define BTEDMA_DONE	262,7742
#define RNG_ERROR	263,7772
#define PARTIAL_DONE	264,7800
#define PRNG_DONE	265,7831
#define MSG_DONE 266,7859
#define PRNG_ERROR	267,7887
#define BRDMA_DONE	268,7916
#define BTDMA_DONE	269,7945
#define HRDMA_DONE	270,7974
#define PKA_DONE	271,8003

romboot/src/include/qemu_platform.h,18442
#define _NEXELL_PLATFORM_H4,64
  #define MCAUSE_INT 15,318
  #define MCAUSE_CAUSE 16,360
   #define MCAUSE_INT 18,408
   #define MCAUSE_CAUSE 19,459
#define NUM_CORES 27,713
#define GLOBAL_INT_SIZE 28,733
#define GLOBAL_INT_MAX_PRIORITY 29,760
#define AXI_PCIE_HOST_1_00_A_CTRL_ADDR 32,809
#define AXI_PCIE_HOST_1_00_A_CTRL_SIZE 33,867
#define CLINT_CTRL_ADDR 34,924
#define CLINT_CTRL_SIZE 35,966
#define DEBUG_CTRL_ADDR 36,1006
#define DEBUG_CTRL_SIZE 37,1042
#define ERROR_MEM_ADDR 38,1122
#define ERROR_MEM_SIZE 39,1160
#define GPIO_CTRL_ADDR 40,1198
#define GPIO_CTRL_SIZE 41,1284
#define MASKROM_MEM_ADDR 42,1322
#define MASKROM_MEM_SIZE 43,1362
#define MEMORY_MEM_ADDR 44,1403
#define MEMORY_MEM_SIZE 45,1446
#define SRAM_ADDR 46,1489
#define SRAM_SIZE 47,1526
#define PLIC_CTRL_ADDR 48,1563
#define PLIC_CTRL_SIZE 49,1604
#define SPI_CTRL_ADDR 50,1645
#define SPI_CTRL_SIZE 51,1729
#define TEST_CTRL_ADDR 52,1766
#define TEST_CTRL_SIZE 53,1804
#define UART_CTRL_ADDR 54,1842
#define UART_CTRL_SIZE 55,1929
#define UART_INT_BASE 61,2004
#define SPI_INT_BASE 62,2028
#define GPIO_INT_BASE 63,2051
#define AXI_PCIE_HOST_1_00_A_INT_BASE 64,2075
#define _REG64(67,2136
#define _REG32(68,2193
#define _REG16(69,2250
#define SET_BITS(73,2490
#define AXI_PCIE_HOST_1_00_A_REG(74,2591
#define CLINT_REG(75,2679
#define DEBUG_REG(76,2737
#define ERROR_REG(77,2795
#define GPIO_REG(78,2853
#define MASKROM_REG(79,2909
#define MEMORY_REG(80,2971
#define PLIC_REG(81,3031
#define SPI_REG(82,3087
#define TEST_REG(83,3141
#define UART_REG(84,3197
#define AXI_PCIE_HOST_1_00_A_REG64(85,3253
#define CLINT_REG64(86,3343
#define DEBUG_REG64(87,3403
#define ERROR_REG64(88,3463
#define GPIO_REG64(89,3523
#define MASKROM_REG64(90,3581
#define MEMORY_REG64(91,3645
#define PLIC_REG64(92,3707
#define SPI_REG64(93,3765
#define TEST_REG64(94,3821
#define UART_REG64(95,3879
#define PHY_BASEADDR_CMU_USB0_MODULE 99,3945
#define PHY_BASEADDR_CMU_USB_MODULE 100,3993
#define PHY_BASEADDR_SYSREG_USB0_MODULE_APB 102,4041
#define PHY_BASEADDR_SYSREG_USB_MODULE_APB 103,4096
#define PHY_BASEADDR_SYSREG_USB0_MODULE 104,4150
#define PHY_BASEADDR_SYSREG_USB_MODULE 105,4201
#define PHY_BASEADDR_SYSREG_USB0_MODULE_SECURE 106,4251
#define PHY_BASEADDR_SYSREG_USB_MODULE_SECURE 107,4309
#define PHY_BASEADDR_USB20HOST0_MODULE_EHCI_CFG 109,4367
#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_CFG 110,4426
#define PHY_BASEADDR_USB20HOST0_MODULE_OHCI_CFG 111,4484
#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_CFG 112,4543
#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS0_MODULE 114,4602
#define PHY_BASEADDR_AXIM_BLK_USB_DATA_BUS_MODULE 115,4664
#define PHY_BASEADDR_USB20OTG0_MODULE_CFG 116,4725
#define PHY_BASEADDR_USB20OTG_MODULE_CFG 117,4778
#define PHY_BASEADDR_BLK_USB_DATA_BUS0_MODULE 118,4830
#define PHY_BASEADDR_BLK_USB_DATA_BUS_MODULE 119,4887
#define PHY_BASEADDR_CMU_DDR0_MODULE 121,4944
#define PHY_BASEADDR_CMU_DDR_MODULE 122,4992
#define PHY_BASEADDR_SYSREG_DDR0_MODULE_APB 123,5039
#define PHY_BASEADDR_SYSREG_DDR_MODULE_APB 124,5094
#define PHY_BASEADDR_SYSREG_DDR0_MODULE 125,5148
#define PHY_BASEADDR_SYSREG_DDR_MODULE 126,5199
#define PHY_BASEADDR_SYSREG_DDR0_MODULE_SECURE 127,5249
#define PHY_BASEADDR_SYSREG_DDR_MODULE_SECURE 128,5307
#define PHY_BASEADDR_PLL_DDR0_MODULE 130,5365
#define PHY_BASEADDR_PLL_DDR_MODULE 131,5413
#define PHY_BASEADDR_PLL_DDR1_MODULE 132,5460
#define PHY_BASEADDR_DDR0_MODULE 134,5509
#define PHY_BASEADDR_DDR_MODULE 135,5553
#define PHY_BASEADDR_TZASC_DDR0_MODULE 137,5597
#define PHY_BASEADDR_TZASC_DDR_MODULE 138,5647
#define PHY_BASEADDR_UART0_MODULE 140,5697
#define PHY_BASEADDR_UART_MODULE 141,5742
#define PHY_BASEADDR_UART1_MODULE 142,5786
#define PHY_BASEADDR_UART2_MODULE 143,5831
#define PHY_BASEADDR_UART3_MODULE 144,5876
#define PHY_BASEADDR_UART4_MODULE 145,5921
#define PHY_BASEADDR_UART5_MODULE 146,5966
#define PHY_BASEADDR_UART6_MODULE 147,6011
#define PHY_BASEADDR_WDT0_MODULE 149,6057
#define PHY_BASEADDR_WDT_MODULE 150,6101
#define PHY_BASEADDR_PDM0_MODULE 151,6144
#define PHY_BASEADDR_PDM_MODULE 152,6188
#define PHY_BASEADDR_SYS_BUS0_MODULE_GPV 153,6231
#define PHY_BASEADDR_SYS_BUS_MODULE_GPV 154,6283
#define PHY_BASEADDR_SPI0_MODULE 155,6334
#define PHY_BASEADDR_SPI_MODULE 156,6378
#define PHY_BASEADDR_SECURE_WDT0_MODULE 157,6421
#define PHY_BASEADDR_SECURE_WDT_MODULE 158,6472
#define PHY_BASEADDR_SYSREG_SYS0_MODULE_APB 159,6522
#define PHY_BASEADDR_SYSREG_SYS_MODULE_APB 160,6577
#define PHY_BASEADDR_SYSREG_SYS0_MODULE 161,6631
#define PHY_BASEADDR_SYSREG_SYS_MODULE 162,6682
#define PHY_BASEADDR_SYSREG_SYS0_MODULE_SECURE 163,6732
#define PHY_BASEADDR_SYSREG_SYS_MODULE_SECURE 164,6790
#define PHY_BASEADDR_ECID0_MODULE_APB 165,6847
#define PHY_BASEADDR_ECID_MODULE_APB 166,6896
#define PHY_BASEADDR_ECID0_MODULE 167,6944
#define PHY_BASEADDR_ECID_MODULE 168,6989
#define PHY_BASEADDR_ECID0_MODULE_SECURE 169,7033
#define PHY_BASEADDR_ECID_MODULE_SECURE 170,7085
#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_APB 171,7136
#define PHY_BASEADDR_SYSCTRLTOP_MODULE_APB 172,7191
#define PHY_BASEADDR_SYSCTRLTOP0_MODULE 173,7245
#define PHY_BASEADDR_SYSCTRLTOP_MODULE 174,7296
#define PHY_BASEADDR_PWM0_MODULE 175,7346
#define PHY_BASEADDR_PWM_MODULE 176,7390
#define PHY_BASEADDR_SYSCTRLTOP0_MODULE_NONSECURE 177,7433
#define PHY_BASEADDR_SYSCTRLTOP_MODULE_NONSECURE 178,7494
#define PHY_BASEADDR_CAN0_MODULE_CAN 180,7555
#define PHY_BASEADDR_CAN_MODULE_CAN 181,7603
#define PHY_BASEADDR_CAN0_MODULE_RAM 182,7650
#define PHY_BASEADDR_CAN_MODULE_RAM 183,7698
#define PHY_BASEADDR_CAN1_MODULE_CAN 184,7745
#define PHY_BASEADDR_CAN1_MODULE_RAM 185,7793
#define PHY_BASEADDR_TIMER0_MODULE 187,7842
#define PHY_BASEADDR_TIMER_MODULE 188,7888
#define PHY_BASEADDR_SECURE_TIMER0_MODULE 189,7933
#define PHY_BASEADDR_SECURE_TIMER_MODULE 190,7986
#define PHY_BASEADDR_TMU0_MODULE 192,8039
#define PHY_BASEADDR_TMU_MODULE 193,8083
#define PHY_BASEADDR_DMA0_MODULE 195,8127
#define PHY_BASEADDR_DMA_MODULE 196,8171
#define PHY_BASEADDR_DMA1_MODULE 197,8214
#define PHY_BASEADDR_SSS0_MODULE_SSS 199,8259
#define PHY_BASEADDR_SSS_MODULE_SSS 200,8307
#define PHY_BASEADDR_SSS0_MODULE_MAILBOX 201,8354
#define PHY_BASEADDR_SSS_MODULE_MAILBOX 202,8406
#define PHY_BASEADDR_SSS0_MODULE_HOST_KEYMAN 203,8457
#define PHY_BASEADDR_SSS_MODULE_HOST_KEYMAN 204,8513
#define PHY_BASEADDR_SSS0_MODULE_KEYMAN 205,8568
#define PHY_BASEADDR_SSS_MODULE_KEYMAN 206,8619
#define PHY_BASEADDR_SSS0_MODULE_PUF 207,8669
#define PHY_BASEADDR_SSS_MODULE_PUF 208,8717
#define PHY_BASEADDR_AXIM_SSS0_MODULE 209,8764
#define PHY_BASEADDR_AXIM_SSS_MODULE 210,8813
#define PHY_BASEADDR_FSYS_BUS0_MODULE_GPV 212,8862
#define PHY_BASEADDR_FSYS_BUS_MODULE_GPV 213,8915
#define PHY_BASEADDR_I2C0_MODULE 215,8968
#define PHY_BASEADDR_I2C_MODULE 216,9012
#define PHY_BASEADDR_I2C1_MODULE 217,9055
#define PHY_BASEADDR_I2C2_MODULE 218,9099
#define PHY_BASEADDR_I2C3_MODULE 219,9143
#define PHY_BASEADDR_I2C4_MODULE 220,9187
#define PHY_BASEADDR_SMC0_MODULE_CFG 222,9232
#define PHY_BASEADDR_SMC_MODULE_CFG 223,9280
#define PHY_BASEADDR_SDMA0_MODULE 225,9328
#define PHY_BASEADDR_SDMA_MODULE 226,9373
#define PHY_BASEADDR_SDMA1_MODULE 227,9417
#define PHY_BASEADDR_GPIO0_MODULE_APB 229,9463
#define PHY_BASEADDR_GPIO_MODULE_APB 230,9512
#define PHY_BASEADDR_GPIO0_MODULE 231,9560
#define PHY_BASEADDR_GPIO_MODULE 232,9605
#define PHY_BASEADDR_GPIO1_MODULE_APB 233,9649
#define PHY_BASEADDR_GPIO1_MODULE 234,9698
#define PHY_BASEADDR_GPIO2_MODULE_APB 235,9743
#define PHY_BASEADDR_GPIO2_MODULE 236,9792
#define PHY_BASEADDR_GPIO3_MODULE_APB 237,9837
#define PHY_BASEADDR_GPIO3_MODULE 238,9886
#define PHY_BASEADDR_GPIO4_MODULE_APB 239,9931
#define PHY_BASEADDR_GPIO4_MODULE 240,9980
#define PHY_BASEADDR_GPIO0_MODULE_SECURE 242,10026
#define PHY_BASEADDR_GPIO_MODULE_SECURE 243,10078
#define PHY_BASEADDR_GPIO1_MODULE_SECURE 244,10129
#define PHY_BASEADDR_GPIO2_MODULE_SECURE 245,10181
#define PHY_BASEADDR_GPIO3_MODULE_SECURE 246,10233
#define PHY_BASEADDR_GPIO4_MODULE_SECURE 247,10285
#define PHY_BASEADDR_ADC0_MODULE 249,10338
#define PHY_BASEADDR_ADC_MODULE 250,10382
#define PHY_BASEADDR_MDMA0_MODULE 252,10426
#define PHY_BASEADDR_MDMA_MODULE 253,10471
#define PHY_BASEADDR_DUMMY0_MODULE 255,10516
#define PHY_BASEADDR_DUMMY_MODULE 256,10562
#define PHY_BASEADDR_DMA_BUS0_MODULE 258,10608
#define PHY_BASEADDR_DMA_BUS_MODULE 259,10656
#define PHY_BASEADDR_ETC_BUS0_MODULE 261,10704
#define PHY_BASEADDR_ETC_BUS_MODULE 262,10752
#define PHY_BASEADDR_CFG_BUS0_MODULE 264,10800
#define PHY_BASEADDR_CFG_BUS_MODULE 265,10848
#define PHY_BASEADDR_SPI1_MODULE 267,10896
#define PHY_BASEADDR_SPI2_MODULE 268,10940
#define PHY_BASEADDR_SPDIFTX0_MODULE 270,10985
#define PHY_BASEADDR_SPDIFTX_MODULE 271,11033
#define PHY_BASEADDR_SPDIFRX0_MODULE 273,11081
#define PHY_BASEADDR_SPDIFRX_MODULE 274,11129
#define PHY_BASEADDR_AXIM_DMA0_MODULE 276,11177
#define PHY_BASEADDR_AXIM_DMA_MODULE 277,11226
#define PHY_BASEADDR_AXIM_DMA1_MODULE 278,11274
#define PHY_BASEADDR_AXIM_SDMA0_MODULE 280,11324
#define PHY_BASEADDR_AXIM_SDMA_MODULE 281,11374
#define PHY_BASEADDR_AXIM_SDMA1_MODULE 282,11423
#define PHY_BASEADDR_AXIM_CSSYS0_MODULE 284,11474
#define PHY_BASEADDR_AXIM_CSSYS_MODULE 285,11525
#define PHY_BASEADDR_MP2TSI0_MODULE 287,11576
#define PHY_BASEADDR_MP2TSI_MODULE 288,11623
#define PHY_BASEADDR_I2S0_MODULE 290,11670
#define PHY_BASEADDR_I2S_MODULE 291,11714
#define PHY_BASEADDR_I2S1_MODULE 292,11757
#define PHY_BASEADDR_I2S2_MODULE 293,11801
#define PHY_BASEADDR_I2S3_MODULE 294,11845
#define PHY_BASEADDR_MP2TSI1_MODULE 296,11890
#define PHY_BASEADDR_AXIM_MP2TSI0_MODULE 297,11937
#define PHY_BASEADDR_AXIM_MP2TSI_MODULE 298,11989
#define PHY_BASEADDR_AXIM_MP2TSI1_MODULE 299,12040
#define PHY_BASEADDR_AXIM_PDM0_MODULE 301,12093
#define PHY_BASEADDR_AXIM_PDM_MODULE 302,12142
#define PHY_BASEADDR_AXIM_MDMA0_MODULE 304,12191
#define PHY_BASEADDR_AXIM_MDMA_MODULE 305,12241
#define PHY_BASEADDR_CMU_SRC0_MODULE 307,12291
#define PHY_BASEADDR_CMU_SRC_MODULE 308,12339
#define PHY_BASEADDR_CMU_SYS0_MODULE 310,12387
#define PHY_BASEADDR_CMU_SYS_MODULE 311,12435
#define PHY_BASEADDR_PLL0_MODULE 313,12483
#define PHY_BASEADDR_PLL_MODULE 314,12527
#define PHY_BASEADDR_PLL1_MODULE 315,12570
#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_APB 317,12615
#define PHY_BASEADDR_SYSREG_HSIF_MODULE_APB 318,12671
#define PHY_BASEADDR_SYSREG_HSIF0_MODULE 320,12727
#define PHY_BASEADDR_SYSREG_HSIF_MODULE 321,12779
#define PHY_BASEADDR_SYSREG_HSIF0_MODULE_SECURE 323,12831
#define PHY_BASEADDR_SYSREG_HSIF_MODULE_SECURE 324,12890
#define PHY_BASEADDR_SDMMC0_MODULE 326,12949
#define PHY_BASEADDR_SDMMC_MODULE 327,12995
#define PHY_BASEADDR_SDMMC1_MODULE 328,13040
#define PHY_BASEADDR_SDMMC2_MODULE 329,13086
#define PHY_BASEADDR_GMAC_RGMII0_MODULE 331,13133
#define PHY_BASEADDR_GMAC_RGMII_MODULE 332,13184
#define PHY_BASEADDR_GMAC_RMII0_MODULE 333,13234
#define PHY_BASEADDR_GMAC_RMII_MODULE 334,13284
#define PHY_BASEADDR_NANDC0_MODULE 336,13334
#define PHY_BASEADDR_NANDC_MODULE 337,13380
#define PHY_BASEADDR_AXIM_NANDC0_MODULE 338,13425
#define PHY_BASEADDR_AXIM_NANDC_MODULE 339,13476
#define PHY_BASEADDR_AXIM_SDMMC0_MODULE 341,13527
#define PHY_BASEADDR_AXIM_SDMMC_MODULE 342,13578
#define PHY_BASEADDR_AXIM_SDMMC1_MODULE 343,13628
#define PHY_BASEADDR_AXIM_SDMMC2_MODULE 344,13679
#define PHY_BASEADDR_AXIM_GMAC_RGMII0_MODULE 346,13731
#define PHY_BASEADDR_AXIM_GMAC_RGMII_MODULE 347,13787
#define PHY_BASEADDR_AXIM_GMAC_RMII0_MODULE 348,13842
#define PHY_BASEADDR_AXIM_GMAC_RMII_MODULE 349,13897
#define PHY_BASEADDR_BLK_HSIF_DATA_BUS0_MODULE 351,13952
#define PHY_BASEADDR_BLK_HSIF_DATA_BUS_MODULE 352,14010
#define PHY_BASEADDR_CMU_CPU0_MODULE 354,14068
#define PHY_BASEADDR_CMU_CPU_MODULE 355,14116
#define PHY_BASEADDR_CPUPMU0_MODULE 357,14164
#define PHY_BASEADDR_CPUPMU_MODULE 358,14211
#define PHY_BASEADDR_SYSREG_CPU0_MODULE_APB 360,14258
#define PHY_BASEADDR_SYSREG_CPU_MODULE_APB 361,14313
#define PHY_BASEADDR_SYSREG_CPU0_MODULE 362,14367
#define PHY_BASEADDR_SYSREG_CPU_MODULE 363,14418
#define PHY_BASEADDR_SYSREG_CPU0_MODULE_SECURE 364,14468
#define PHY_BASEADDR_SYSREG_CPU_MODULE_SECURE 365,14526
#define PHY_BASEADDR_PLL_CPU0_MODULE 367,14584
#define PHY_BASEADDR_PLL_CPU_MODULE 368,14632
#define PHY_BASEADDR_AXIM_CPU0_MODULE 370,14680
#define PHY_BASEADDR_AXIM_CPU_MODULE 371,14729
#define PHY_BASEADDR_CPU_REGBASE0_MODULE 373,14778
#define PHY_BASEADDR_CPU_REGBASE_MODULE 374,14830
#define PHY_BASEADDR_CMU_MM0_MODULE 376,14882
#define PHY_BASEADDR_CMU_MM_MODULE 377,14929
#define PHY_BASEADDR_SYSREG_MM0_MODULE_APB 379,14976
#define PHY_BASEADDR_SYSREG_MM_MODULE_APB 380,15030
#define PHY_BASEADDR_SYSREG_MM0_MODULE 382,15084
#define PHY_BASEADDR_SYSREG_MM_MODULE 383,15134
#define PHY_BASEADDR_SYSREG_MM0_MODULE_SECURE 385,15184
#define PHY_BASEADDR_SYSREG_MM_MODULE_SECURE 386,15241
#define PHY_BASEADDR_ROTATOR0_MODULE 388,15298
#define PHY_BASEADDR_ROTATOR_MODULE 389,15346
#define PHY_BASEADDR_G2D0_MODULE 391,15394
#define PHY_BASEADDR_G2D_MODULE 392,15438
#define PHY_BASEADDR_DEINTERLACE0_MODULE 394,15482
#define PHY_BASEADDR_DEINTERLACE_MODULE 395,15534
#define PHY_BASEADDR_VIP0_MODULE 397,15586
#define PHY_BASEADDR_VIP_MODULE 398,15630
#define PHY_BASEADDR_DPC0_MODULE 400,15674
#define PHY_BASEADDR_DPC_MODULE 401,15718
#define PHY_BASEADDR_LVDS0_MODULE 403,15762
#define PHY_BASEADDR_LVDS_MODULE 404,15807
#define PHY_BASEADDR_CODA9600_MODULE 406,15852
#define PHY_BASEADDR_CODA960_MODULE 407,15900
#define PHY_BASEADDR_AXIM_CODA9600_MODULE 409,15948
#define PHY_BASEADDR_AXIM_CODA960_MODULE 410,16001
#define PHY_BASEADDR_AXIM_VIP0_MODULE 412,16054
#define PHY_BASEADDR_AXIM_VIP_MODULE 413,16103
#define PHY_BASEADDR_AXIM_DPC0_MODULE 415,16152
#define PHY_BASEADDR_AXIM_DPC_MODULE 416,16201
#define PHY_BASEADDR_AXIM_DEINTERLACE0_MODULE 418,16250
#define PHY_BASEADDR_AXIM_DEINTERLACE_MODULE 419,16307
#define PHY_BASEADDR_AXIM_G2D0_MODULE 421,16364
#define PHY_BASEADDR_AXIM_G2D_MODULE 422,16413
#define PHY_BASEADDR_AXIM_ROTATOR0_MODULE 424,16462
#define PHY_BASEADDR_AXIM_ROTATOR_MODULE 425,16515
#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_GPV 427,16568
#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_GPV 428,16628
#define PHY_BASEADDR_BLK_MM_DATA_BUS0_MODULE_PL301 430,16688
#define PHY_BASEADDR_BLK_MM_DATA_BUS_MODULE_PL301 431,16750
#define PHY_BASEADDR_G2D0_MODULE_CPU_FIFO 433,16812
#define PHY_BASEADDR_G2D_MODULE_CPU_FIFO 434,16865
#define NUMBER_OF_CMU_USB_MODULE 437,16919
#define NUMBER_OF_SYSREG_USB_MODULE 438,16955
#define NUMBER_OF_USB20HOST_MODULE 439,16994
#define NUMBER_OF_AXIM_BLK_USB_DATA_BUS_MODULE 440,17032
#define NUMBER_OF_USB20OTG_MODULE 441,17082
#define NUMBER_OF_BLK_USB_DATA_BUS_MODULE 442,17119
#define NUMBER_OF_CMU_DDR_MODULE 443,17164
#define NUMBER_OF_SYSREG_DDR_MODULE 444,17200
#define NUMBER_OF_PLL_DDR_MODULE 445,17239
#define NUMBER_OF_DDR_MODULE 446,17275
#define NUMBER_OF_TZASC_DDR_MODULE 447,17307
#define NUMBER_OF_UART_MODULE 448,17345
#define NUMBER_OF_WDT_MODULE 449,17378
#define NUMBER_OF_PDM_MODULE 450,17410
#define NUMBER_OF_SYS_BUS_MODULE 451,17442
#define NUMBER_OF_SPI_MODULE 452,17478
#define NUMBER_OF_SECURE_WDT_MODULE 453,17510
#define NUMBER_OF_SYSREG_SYS_MODULE 454,17549
#define NUMBER_OF_ECID_MODULE 455,17588
#define NUMBER_OF_SYSCTRLTOP_MODULE 456,17621
#define NUMBER_OF_PWM_MODULE 457,17660
#define NUMBER_OF_CAN_MODULE 458,17692
#define NUMBER_OF_TIMER_MODULE 459,17724
#define NUMBER_OF_SECURE_TIMER_MODULE 460,17758
#define NUMBER_OF_TMU_MODULE 461,17799
#define NUMBER_OF_I2C_MODULE 462,17831
#define NUMBER_OF_DMA_MODULE 463,17863
#define NUMBER_OF_SSS_MODULE 464,17895
#define NUMBER_OF_FSYS_BUS_MODULE 465,17927
#define NUMBER_OF_SMC_MODULE 466,17964
#define NUMBER_OF_GPIO_MODULE 467,17996
#define NUMBER_OF_SDMA_MODULE 468,18029
#define NUMBER_OF_ADC_MODULE 469,18062
#define NUMBER_OF_MDMA_MODULE 470,18094
#define NUMBER_OF_DUMMY_MODULE 471,18127
#define NUMBER_OF_DMA_BUS_MODULE 472,18161
#define NUMBER_OF_ETC_BUS_MODULE 473,18197
#define NUMBER_OF_CFG_BUS_MODULE 474,18233
#define NUMBER_OF_SPDIFTX_MODULE 475,18269
#define NUMBER_OF_SPDIFRX_MODULE 476,18305
#define NUMBER_OF_AXIM_DMA_MODULE 477,18341
#define NUMBER_OF_AXIM_SDMA_MODULE 478,18378
#define NUMBER_OF_AXIM_CSSYS_MODULE 479,18416
#define NUMBER_OF_I2S_MODULE 480,18455
#define NUMBER_OF_MP2TSI_MODULE 481,18487
#define NUMBER_OF_AXIM_SSS_MODULE 482,18522
#define NUMBER_OF_AXIM_MP2TSI_MODULE 483,18559
#define NUMBER_OF_AXIM_PDM_MODULE 484,18599
#define NUMBER_OF_AXIM_MDMA_MODULE 485,18636
#define NUMBER_OF_CMU_SRC_MODULE 486,18674
#define NUMBER_OF_CMU_SYS_MODULE 487,18710
#define NUMBER_OF_PLL_MODULE 488,18746
#define NUMBER_OF_SYSREG_HSIF_MODULE 489,18778
#define NUMBER_OF_SDMMC_MODULE 490,18818
#define NUMBER_OF_GMAC_RGMII_MODULE 491,18852
#define NUMBER_OF_GMAC_RMII_MODULE 492,18891
#define NUMBER_OF_NANDC_MODULE 493,18929
#define NUMBER_OF_AXIM_SDMMC_MODULE 494,18963
#define NUMBER_OF_AXIM_GMAC_RGMII_MODULE 495,19002
#define NUMBER_OF_AXIM_GMAC_RMII_MODULE 496,19046
#define NUMBER_OF_AXIM_NANDC_MODULE 497,19089
#define NUMBER_OF_BLK_HSIF_DATA_BUS_MODULE 498,19128
#define NUMBER_OF_CMU_CPU_MODULE 499,19174
#define NUMBER_OF_CPUPMU_MODULE 500,19210
#define NUMBER_OF_SYSREG_CPU_MODULE 501,19245
#define NUMBER_OF_PLL_CPU_MODULE 502,19284
#define NUMBER_OF_AXIM_CPU_MODULE 503,19320
#define NUMBER_OF_CPU_REGBASE_MODULE 504,19357
#define NUMBER_OF_CMU_MM_MODULE 505,19397
#define NUMBER_OF_SYSREG_MM_MODULE 506,19432
#define NUMBER_OF_ROTATOR_MODULE 507,19470
#define NUMBER_OF_G2D_MODULE 508,19506
#define NUMBER_OF_DEINTERLACE_MODULE 509,19538
#define NUMBER_OF_VIP_MODULE 510,19578
#define NUMBER_OF_DPC_MODULE 511,19610
#define NUMBER_OF_LVDS_MODULE 512,19642
#define NUMBER_OF_CODA960_MODULE 513,19675
#define NUMBER_OF_AXIM_CODA960_MODULE 514,19711
#define NUMBER_OF_AXIM_VIP_MODULE 515,19752
#define NUMBER_OF_AXIM_DPC_MODULE 516,19789
#define NUMBER_OF_AXIM_DEINTERLACE_MODULE 517,19826
#define NUMBER_OF_AXIM_G2D_MODULE 518,19871
#define NUMBER_OF_AXIM_ROTATOR_MODULE 519,19908
#define NUMBER_OF_BLK_MM_DATA_BUS_MODULE 520,19949

romboot/src/include/nx_uart.h,1345
#define __NX_UART_H__17,517
struct NX_UART_RegisterSet19,540
	volatile U32    RBR_DLL_THR;21,569
	volatile U32    DLH_IER;22,652
	volatile U32    FCR_IIR;23,719
	volatile U32    LCR;24,784
	volatile U32    MCR;25,841
	volatile U32    LSR;26,899
	volatile U32    MSR;27,955
	volatile U32    SCR;28,1012
	volatile U32    LPDLL;29,1068
	volatile U32    LPDLH;30,1140
	volatile U32    _Rev0[_Rev031,1213
	volatile U32    SRBR[SRBR32,1257
	volatile U32    STHR[STHR33,1316
	volatile U32    FAR;34,1376
	volatile U32    TFR;35,1441
	volatile U32    RFW;36,1507
	volatile U32    USR;37,1574
	volatile U32    TFL;38,1625
	volatile U32    RFL;39,1683
	volatile U32    SRR;40,1741
	volatile U32    SRTS;41,1800
	volatile U32    SBCR;42,1863
	volatile U32    SDMAM;43,1923
	volatile U32    SFE;44,1983
	volatile U32    SRT;45,2046
	volatile U32    STET;46,2110
	volatile U32    HTX;47,2178
	volatile U32    DMASA;48,2230
	volatile U32    TCR;49,2291
	volatile U32    DEN;50,2343
	volatile U32    REN;51,2408
	volatile U32    DET;52,2475
	volatile U32    TAT;53,2547
	volatile U32    DLF;54,2609
	volatile U32    RAR;55,2676
	volatile U32    TAR;56,2731
	volatile U32    LCR_EXT;57,2786
	volatile U32    _Rev1[_Rev158,2852
	volatile U32    CPR;59,2896
	volatile U32    UCV;60,2960
	volatile U32    CTR;61,3027

romboot/src/include/nx_pad.h,28
#define __NX_PAD_H__18,511

romboot/src/include/sections.h,25
#define _SECTIONS_H3,56

romboot/src/include/nx_pll.h,563
#define __NX_PLL_H__2,21
struct NX_PLL_RegisterSet 4,43
	volatile unsigned int CTRL;5,71
	volatile unsigned int DBG0;6,113
	volatile unsigned int _Rev0[_Rev07,155
	volatile unsigned int CNT[CNT8,210
	volatile unsigned int CFG0;9,263
	volatile unsigned int _Rev1[_Rev110,305
	volatile unsigned int CFG1;11,360
	volatile unsigned int _Rev2[_Rev212,402
	volatile unsigned int CFG2;13,457
	volatile unsigned int _Rev3[_Rev314,499
	volatile unsigned int CTRL1;15,554
	volatile unsigned int _Rev4[_Rev416,597
	volatile unsigned int LOCKINT0;17,652

romboot/src/include/nx_gpio.h,3818
#define __NX_GPIO_H__18,524
struct	NX_GPIO_RegisterSet22,569
	volatile U32 GPIOx_OUT;24,598
	volatile U32 GPIOx_OUTENB;25,651
	volatile U32 GPIOx_DETMODE[GPIOx_DETMODE26,713
	volatile U32 GPIOx_INTENB;27,783
	volatile U32 GPIOx_DET;28,848
	volatile U32 GPIOx_PAD;29,907
	volatile U32 GPIOx_PUENB;30,964
	volatile U32 GPIOx_ALTFN[GPIOx_ALTFN31,1072
	volatile U32 __Reserved[__Reserved32,1148
	volatile U32 GPIOx_DETENB;33,1188
	volatile U32 GPIOx_SLEW;34,1258
	volatile U32 GPIOx_SLEW_DISABLE_DEFAULT;35,1294
	volatile U32 GPIOx_DRV1;36,1345
	volatile U32 GPIOx_DRV1_DISABLE_DEFAULT;37,1382
	volatile U32 GPIOx_DRV0;38,1433
	volatile U32 GPIOx_DRV0_DISABLE_DEFAULT;39,1470
	volatile U32 GPIOx_PULLSEL;40,1521
	volatile U32 GPIOx_PULLSEL_DISABLE_DEFAULT;41,1561
	volatile U32 GPIOx_PULLENB;42,1615
	volatile U32 GPIOx_PULLENB_DISABLE_DEFAULT;43,1655
	volatile U32 GPIOx_InputMuxSelect[GPIOx_InputMuxSelect44,1709
	volatile U32 GPIOx_SECURE_MARKING;45,1758
	volatile U32 GPIOx_INPUTENB;46,1804
	volatile U32 GPIOx_INPUTENB_DISABLE_DEFAULT;47,1845
	volatile U32 GPIOx_ALTFN_2;48,1900
	U8 __Reserved_MID0[__Reserved_MID050,1941
struct NX_GPIO53,1972
	struct NX_GPIO_RegisterSet RWGPIO;55,1989
	struct NX_GPIO_RegisterSet SGPIO;56,2025
	struct NX_GPIO_RegisterSet CGPIO;57,2060
	U8 __Rev[__Rev58,2095
	NX_GPIO_INT_GPIO0	64,2216
	NX_GPIO_INT_GPIO1	65,2260
	NX_GPIO_INT_GPIO2	66,2304
	NX_GPIO_INT_GPIO3	67,2348
	NX_GPIO_INT_GPIO4	68,2392
	NX_GPIO_INT_GPIO5	69,2436
	NX_GPIO_INT_GPIO6	70,2480
	NX_GPIO_INT_GPIO7	71,2524
	NX_GPIO_INT_GPIO8	72,2568
	NX_GPIO_INT_GPIO9	73,2612
	NX_GPIO_INT_GPIO10	74,2656
	NX_GPIO_INT_GPIO11	75,2703
	NX_GPIO_INT_GPIO12	76,2750
	NX_GPIO_INT_GPIO13	77,2797
	NX_GPIO_INT_GPIO14	78,2844
	NX_GPIO_INT_GPIO15	79,2891
	NX_GPIO_INT_GPIO16	80,2938
	NX_GPIO_INT_GPIO17	81,2985
	NX_GPIO_INT_GPIO18	82,3032
	NX_GPIO_INT_GPIO19	83,3079
	NX_GPIO_INT_GPIO20	84,3126
	NX_GPIO_INT_GPIO21	85,3173
	NX_GPIO_INT_GPIO22	86,3220
	NX_GPIO_INT_GPIO23	87,3267
	NX_GPIO_INT_GPIO24	88,3314
	NX_GPIO_INT_GPIO25	89,3361
	NX_GPIO_INT_GPIO26	90,3408
	NX_GPIO_INT_GPIO27	91,3455
	NX_GPIO_INT_GPIO28	92,3502
	NX_GPIO_INT_GPIO29	93,3549
	NX_GPIO_INT_GPIO30	94,3596
	NX_GPIO_INT_GPIO31	95,3643
	NX_GPIO_INTMODE_LOWLEVEL	101,3739
	NX_GPIO_INTMODE_LOWLEVEL	= 0UL,UL101,3739
	NX_GPIO_INTMODE_HIGHLEVEL	102,3792
	NX_GPIO_INTMODE_HIGHLEVEL	= 1UL,UL102,3792
	NX_GPIO_INTMODE_FALLINGEDGE	103,3847
	NX_GPIO_INTMODE_FALLINGEDGE	= 2UL,UL103,3847
	NX_GPIO_INTMODE_RISINGEDGE	104,3906
	NX_GPIO_INTMODE_RISINGEDGE	= 3UL,UL104,3906
	NX_GPIO_INTMODE_BOTHEDGE	105,3963
	NX_GPIO_INTMODE_BOTHEDGE	= 4UL	UL105,3963
} NX_GPIO_INTMODE;106,4034
	NX_GPIO_PADFUNC_GPIO	111,4089
	NX_GPIO_PADFUNC_GPIO	= 0UL,UL111,4089
	NX_GPIO_PADFUNC_1	112,4132
	NX_GPIO_PADFUNC_1	= 1UL,UL112,4132
	NX_GPIO_PADFUNC_2	113,4183
	NX_GPIO_PADFUNC_2	= 2UL,UL113,4183
	NX_GPIO_PADFUNC_3	114,4234
	NX_GPIO_PADFUNC_3	= 3UL,UL114,4234
	NX_GPIO_PADFUNC_4	115,4285
	NX_GPIO_PADFUNC_4	= 4UL,UL115,4285
	NX_GPIO_PADFUNC_5	116,4336
	NX_GPIO_PADFUNC_5	= 5UL,UL116,4336
	NX_GPIO_PADFUNC_6	117,4387
	NX_GPIO_PADFUNC_6	= 6UL,UL117,4387
	NX_GPIO_PADFUNC_7	118,4438
	NX_GPIO_PADFUNC_7	= 7UL	UL118,4438
} NX_GPIO_PADFUNC;119,4488
	NX_GPIO_DRVSTRENGTH_0	123,4523
	NX_GPIO_DRVSTRENGTH_0	= 0UL,UL123,4523
	NX_GPIO_DRVSTRENGTH_1	124,4553
	NX_GPIO_DRVSTRENGTH_1	= 1UL,UL124,4553
	NX_GPIO_DRVSTRENGTH_2	125,4583
	NX_GPIO_DRVSTRENGTH_2	= 2UL,UL125,4583
	NX_GPIO_DRVSTRENGTH_3	126,4613
	NX_GPIO_DRVSTRENGTH_3	= 3ULUL126,4613
} NX_GPIO_DRVSTRENGTH;127,4642
	NX_GPIO_PULL_DOWN	131,4681
	NX_GPIO_PULL_DOWN	= 0UL,UL131,4681
	NX_GPIO_PULL_UP	132,4707
	NX_GPIO_PULL_UP		= 1UL,UL132,4707
	NX_GPIO_PULL_OFF	133,4732
	NX_GPIO_PULL_OFF	= 2ULUL133,4732
} NX_GPIO_PULL;134,4756

romboot/src/include/nx_spi.h,940
#define __NX_SPI_H__2,21
struct  NX_SPI_RegisterSet4,43
	volatile U32 CTRLR0;6,72
	volatile U32 CTRLR1;7,123
	volatile U32 SSIENR;8,190
	volatile U32 MWCR;9,240
	volatile U32 SER;10,321
	volatile U32 BAUDR;11,393
	volatile U32 TXFTLR;12,453
	volatile U32 RXFTLR;13,526
	volatile U32 TXFLR;14,598
	volatile U32 RXFLR;15,661
	volatile U32 SR;16,723
	volatile U32 IMR;17,773
	volatile U32 ISR;18,831
	volatile U32 RISR;19,891
	volatile U32 TXOICR;20,955
	volatile U32 RXOICR;21,1037
	volatile U32 RXUICR;22,1118
	volatile U32 MSTICR;23,1200
	volatile U32 ICR;24,1272
	volatile U32 DMACR;25,1331
	volatile U32 DMATDLR;26,1386
	volatile U32 DMARDLR;27,1453
	volatile U32 IDR;28,1519
	volatile U32 SSI_VERSION_ID;29,1577
	volatile U32 DR;30,1639
	volatile U32 _Rev0[_Rev031,1687
	volatile U32 RX_SAMPLE_DLY;32,1739
	volatile U32 SPI_CTRLR0;33,1798
	volatile U32 TXD_DRIVE_EDGE;34,1853
	volatile U32 _Rev1;35,1916

romboot/src/include/const.h,154
#define _NEXELL_CONST_H5,96
#define _AC(8,142
#define _AT(9,168
#define _AC(11,200
#define _AT(12,231
#define _BITUL(15,292
#define _BITULL(16,335

romboot/src/include/devices/gpio.h,524
#define _NEXELL_GPIO_H4,60
#define GPIO_INPUT_VAL 6,84
#define GPIO_INPUT_EN 7,115
#define GPIO_OUTPUT_EN 8,146
#define GPIO_OUTPUT_VAL 9,177
#define GPIO_PULLUP_EN 10,208
#define GPIO_DRIVE 11,239
#define GPIO_RISE_IE 12,270
#define GPIO_RISE_IP 13,301
#define GPIO_FALL_IE 14,332
#define GPIO_FALL_IP 15,363
#define GPIO_HIGH_IE 16,394
#define GPIO_HIGH_IP 17,425
#define GPIO_LOW_IE 18,456
#define GPIO_LOW_IP 19,487
#define GPIO_IOF_EN 20,518
#define GPIO_IOF_SEL 21,549
#define GPIO_OUTPUT_XOR 22,580

romboot/src/include/devices/clint.h,212
#define _NEXELL_CLINT_H4,61
#define CLINT_MSIP 7,87
#define CLINT_MSIP_size 8,113
#define CLINT_MTIMECMP 9,143
#define CLINT_MTIMECMP_size 10,173
#define CLINT_MTIME 11,205
#define CLINT_MTIME_size 12,232

romboot/src/include/devices/plic.h,559
#define PLIC_H4,52
#define PLIC_PRIORITY_OFFSET 9,113
#define PLIC_PRIORITY_SHIFT_PER_SOURCE 10,168
#define PLIC_PENDING_OFFSET 12,242
#define PLIC_PENDING_SHIFT_PER_SOURCE 13,297
#define PLIC_ENABLE_OFFSET 16,358
#define PLIC_ENABLE_SHIFT_PER_TARGET 17,413
#define PLIC_THRESHOLD_OFFSET 20,457
#define PLIC_CLAIM_OFFSET 21,514
#define PLIC_THRESHOLD_SHIFT_PER_TARGET 22,571
#define PLIC_CLAIM_SHIFT_PER_TARGET 23,614
#define PLIC_MAX_SOURCE 25,658
#define PLIC_SOURCE_MASK 26,703
#define PLIC_MAX_TARGET 28,750
#define PLIC_TARGET_MASK 29,796

romboot/src/include/devices/spi.h,1540
#define _NEXELL_SPI_H4,59
#define SPI_REG_SCKDIV 8,106
#define SPI_REG_SCKMODE 9,143
#define SPI_REG_CSID 10,180
#define SPI_REG_CSDEF 11,217
#define SPI_REG_CSMODE 12,254
#define SPI_REG_DCSSCK 14,292
#define SPI_REG_DSCKCS 15,329
#define SPI_REG_DINTERCS 16,366
#define SPI_REG_DINTERXFR 17,403
#define SPI_REG_FMT 19,441
#define SPI_REG_TXFIFO 20,478
#define SPI_REG_RXFIFO 21,515
#define SPI_REG_TXCTRL 22,552
#define SPI_REG_RXCTRL 23,589
#define SPI_REG_FCTRL 25,627
#define SPI_REG_FFMT 26,664
#define SPI_REG_IE 28,702
#define SPI_REG_IP 29,739
#define SPI_SCK_POL 33,791
#define SPI_SCK_PHA 34,827
#define SPI_FMT_PROTO(36,864
#define SPI_FMT_ENDIAN(37,908
#define SPI_FMT_DIR(38,959
#define SPI_FMT_LEN(39,1010
#define SPI_TXWM(42,1085
#define SPI_RXWM(44,1154
#define SPI_IP_TXWM 46,1202
#define SPI_IP_RXWM 47,1238
#define SPI_FCTRL_EN 49,1275
#define SPI_INSN_CMD_EN 51,1312
#define SPI_INSN_ADDR_LEN(52,1348
#define SPI_INSN_PAD_CNT(53,1399
#define SPI_INSN_CMD_PROTO(54,1450
#define SPI_INSN_ADDR_PROTO(55,1501
#define SPI_INSN_DATA_PROTO(56,1553
#define SPI_INSN_CMD_CODE(57,1605
#define SPI_INSN_PAD_CODE(58,1658
#define SPI_TXFIFO_FULL 60,1712
#define SPI_RXFIFO_EMPTY 61,1747
#define SPI_CSMODE_AUTO 65,1797
#define SPI_CSMODE_HOLD 66,1831
#define SPI_CSMODE_OFF 67,1865
#define SPI_DIR_RX 69,1900
#define SPI_DIR_TX 70,1934
#define SPI_PROTO_S 72,1969
#define SPI_PROTO_D 73,2003
#define SPI_PROTO_Q 74,2037
#define SPI_ENDIAN_MSB 76,2072
#define SPI_ENDIAN_LSB 77,2106

romboot/src/include/devices/uart.h,429
#define _NEXELL_UART_H4,60
#define UART_REG_TXFIFO 7,107
#define UART_REG_RXFIFO 8,144
#define UART_REG_TXCTRL 9,181
#define UART_REG_RXCTRL 10,218
#define UART_REG_IE 11,255
#define UART_REG_IP 12,292
#define UART_REG_DIV 13,329
#define UART_TXEN 16,389
#define UART_TXNSTOP 17,425
#define UART_TXWM(18,461
#define UART_RXEN 21,539
#define UART_RXWM(22,575
#define UART_IP_TXWM 25,649
#define UART_IP_RXWM 26,685

romboot/src/include/nx_usb20otg.h,3092
#define __NX_USB20OTG_H__17,533
	volatile U32 GOTGCTL;27,618
	volatile U32 GOTGINT;28,649
	volatile U32 GAHBCFG;29,680
	volatile U32 GUSBCFG;30,711
	volatile U32 GRSTCTL;31,742
	volatile U32 GINTSTS;32,773
	volatile U32 GINTMSK;33,804
	volatile U32 GRXSTSR;34,835
	volatile U32 GRXSTSP;35,866
	volatile U32 GRXFSIZ;36,897
	volatile U32 GNPTXFSIZ;37,928
	volatile U32 GNPTXSTS;38,961
	volatile U32 GI2CCTL;39,993
	volatile U32 GPVNDCTL;40,1024
	volatile U32 GGPIO;41,1056
	volatile U32 GUID;42,1085
	volatile U32 GSNPSID;43,1113
	volatile U32 GHWCFG1;44,1144
	volatile U32 GHWCFG2;45,1175
	volatile U32 GHWCFG3;46,1206
	volatile U32 GHWCFG4;47,1237
	volatile U32 GLPMCFG;48,1268
	volatile U32 GPWRDN;49,1299
	volatile U32 GDFIFOCFG;50,1329
	volatile U32 GADPCTL;51,1362
	volatile U32 RESERVED00[RESERVED0053,1394
	volatile U32 HPTXFSIZ;54,1436
	volatile U32 DPTXFSIZ[DPTXFSIZ55,1468
	volatile U32 RESERVED01[RESERVED0156,1508
	volatile U32 HCFG;58,1583
	volatile U32 HFIR;59,1611
	volatile U32 HFNUM;60,1639
	volatile U32 RESERVED02;61,1675
	volatile U32 HPTXSTS;62,1715
	volatile U32 HAINT;63,1753
	volatile U32 HAINTMSK;64,1789
	volatile U32 RESERVED03[RESERVED0365,1828
	volatile U32 HPRT;66,1870
	volatile U32 RESERVED04[RESERVED0467,1900
	volatile U32 HCSR16[HCSR1668,1943
	volatile U32 RESERVED05[RESERVED0571,2085
	volatile U32 DCFG;73,2219
	volatile U32 DCTL;74,2254
	volatile U32 DSTS;75,2290
	volatile U32 RESERVED06;76,2326
	volatile U32 DIEPMSK;77,2367
	volatile U32 DOEPMSK;78,2406
	volatile U32 DAINT;79,2445
	volatile U32 DAINTMSK;80,2482
	volatile U32 DTKNQR1;81,2522
	volatile U32 DTKNQR2;82,2561
	volatile U32 DVBUSDIS;83,2600
	volatile U32 DVBUSPULSE;84,2640
	volatile U32 DTKNQR3;85,2681
	volatile U32 DTKNQR4;86,2720
	volatile U32 DEACHINT;87,2759
	volatile U32 DEACHINTMSK;88,2797
	volatile U32 DIEPEACHMSK[DIEPEACHMSK89,2838
	volatile U32 DOEPEACHMSK[DOEPEACHMSK90,2883
	volatile U32 RESERVED07[RESERVED0792,2929
	volatile U32 DIESR16[DIESR1693,2971
	volatile U32 DOESR16[DOESR1696,3127
	volatile U32 RESERVED08[RESERVED0899,3278
	volatile U32 PCGCCTL;101,3354
	volatile U32 RESERVED09[RESERVED09102,3385
	volatile U32 EP00FIFO[EP00FIFO104,3447
	volatile U32 EP01FIFO[EP01FIFO105,3485
	volatile U32 EP02FIFO[EP02FIFO106,3523
	volatile U32 EP03FIFO[EP03FIFO107,3561
	volatile U32 EP04FIFO[EP04FIFO108,3599
	volatile U32 EP05FIFO[EP05FIFO109,3637
	volatile U32 EP06FIFO[EP06FIFO110,3675
	volatile U32 EP07FIFO[EP07FIFO111,3713
	volatile U32 EP08FIFO[EP08FIFO112,3751
	volatile U32 EP09FIFO[EP09FIFO113,3789
	volatile U32 EP10FIFO[EP10FIFO114,3827
	volatile U32 EP11FIFO[EP11FIFO115,3865
	volatile U32 EP12FIFO[EP12FIFO116,3903
	volatile U32 EP13FIFO[EP13FIFO117,3941
	volatile U32 EP14FIFO[EP14FIFO118,3979
	volatile U32 EP15FIFO[EP15FIFO119,4017
	volatile U32 RESERVED10[RESERVED10120,4056
	volatile U32 DEBUGFIFO[DEBUGFIFO121,4105
} NX_USB20OTG_RegisterSet;134,4565
    volatile U32 OTG_APB00[OTG_APB00138,4610
} NX_USB20OTG_APB_RegisterSet;139,4642

romboot/src/include/nx_debug.h,884
#define	__NX_DEBUG_H__19,627
	#define _NX_PLATFORM_30,1005
		#define	NX_DEBUG_BREAK(34,1093
	#define _NX_PLATFORM_45,1389
	#define	NX_DEBUG_BREAK(49,1477
	#define _NX_PLATFORM_60,1794
		#define	NX_DEBUG_BREAK	66,1905
	#define _NX_PLATFORM_77,2229
	#define	NX_DEBUG_BREAK(81,2317
	#define _NX_PLATFORM_96,2718
	#define	NX_DEBUG_BREAK(103,2883
	#define _NX_COMPILE_MODE_120,3332
	#define _NX_COMPILE_MODE_128,3489
		#define	NX_TRACE(143,3923
		#define TEXT(146,3988
		#define NX_TRACE(147,4014
			#define NX_DBG_TRACE(151,4108
			#define NX_DBG_TRACE(161,4307
		#define NX_TRACE(175,4801
	#define NX_TRACE(178,4862
	#define TEXT197,5369
	#define NX_ASSERT(220,5870
	#define NX_ASSERT(230,6197
	#define NX_CHECK(247,6707
	#define NX_CHECK(257,7032
	#define NX_DEBUG_CODE(282,7612
	#define NX_DEBUG_CODE(284,7652
#define NX_DISABLE_UNUSED_VAR_WARNING(289,7789

romboot/src/include/bits.h,545
#define _RISCV_BITS_H3,58
#define likely(5,81
#define unlikely(6,124
#define ROUNDUP(8,170
#define ROUNDDOWN(9,214
#define MAX(11,253
#define MIN(12,295
#define CLAMP(13,337
#define EXTRACT_FIELD(15,383
#define INSERT_FIELD(16,464
#define STR(18,571
#define XSTR(19,594
# define SLL32 22,637
# define STORE 23,660
# define LOAD 24,681
# define LWU 25,702
# define LOG_REGBYTES 26,724
# define SLL32 28,754
# define STORE 29,776
# define LOAD 30,797
# define LWU 31,818
# define LOG_REGBYTES 32,839
#define REGBYTES 34,870

romboot/src/include/riscv_test_defaults.h,417
#define _RISCV_TEST_DEFAULTS_H3,67
#define TESTNUM 5,99
#define TESTBASE 6,119
#define RVTEST_RV32U 8,144
#define RVTEST_RV64U 12,193
#define RVTEST_RV32UF 16,242
#define RVTEST_RV64UF 29,505
#define RVTEST_CODE_BEGIN 42,768
#define RVTEST_CODE_END 48,869
#define RVTEST_PASS 51,904
#define RVTEST_FAIL 59,1009
#define EXTRA_DATA68,1144
#define RVTEST_DATA_BEGIN 70,1164
#define RVTEST_DATA_END 74,1262

romboot/src/include/nx_swallow_bootoption.h,741
#define NX_BOOTOPTION_H20,705
#define BOOTMODE	24,792
#define USBBOOT	26,821
#define SDBOOT	27,841
#define XIP	28,880
#define PORTNUMBER	31,898
#define SERIALFLASHBUS	33,921
#define SERIALFLASHSPEED	34,969
#define SELSPIPORT	35,1017
#define eMMCBOOTMODE	37,1056
#define eMMCBUSWIDTH	38,1129
#define SELSDPORT	39,1175
#define NANDTYPE	41,1242
#define NANDADDRSTEP	42,1284
#define NANDPAGE	43,1344
#define UARTBAUDRATE	45,1400
#define UARTPORT	46,1447
#define ICACHE	48,1490
#define EXNOBOOTMSG	49,1547
#define NEXTTRYPORT	60,1800
#define NOBOOTMSG	62,1865
#define VALIDFIELD	64,1927
#define BOOTCFGUSE	65,1974
#define BOOTHALT	67,2020
#define EXNOBOOTMSG_SAVE	68,2057
#define VERIFY	70,2125
#define SPEEDUP	72,2185

romboot/src/include/nx_chip_iomux.h,22350
#define __NX_CHIP_IO_H__8,138
#define PI_GPIOA_GPIO_0_	14,204
#define PI_GPIOA_GPIO_1_	15,271
#define PI_GPIOA_GPIO_2_	16,338
#define PI_GPIOA_GPIO_3_	17,405
#define PI_GPIOA_GPIO_4_	18,472
#define PI_GPIOA_GPIO_5_	19,539
#define PI_GPIOA_GPIO_6_	20,606
#define PI_GPIOA_GPIO_7_	21,673
#define PI_GPIOA_GPIO_8_	22,740
#define PI_GPIOA_GPIO_9_	23,807
#define PI_GPIOA_GPIO_10_	24,874
#define PI_GPIOA_GPIO_11_	25,942
#define PI_GPIOA_GPIO_12_	26,1010
#define PI_GPIOA_GPIO_13_	27,1078
#define PI_GPIOA_GPIO_14_	28,1146
#define PI_GPIOA_GPIO_15_	29,1214
#define PI_GPIOA_GPIO_16_	30,1282
#define PI_GPIOA_GPIO_17_	31,1350
#define PI_GPIOA_GPIO_18_	32,1418
#define PI_GPIOA_GPIO_19_	33,1486
#define PI_GPIOA_GPIO_20_	34,1554
#define PI_GPIOA_GPIO_21_	35,1622
#define PI_GPIOA_GPIO_22_	36,1690
#define PI_GPIOA_GPIO_23_	37,1758
#define PI_GPIOA_GPIO_24_	38,1826
#define PI_GPIOA_GPIO_25_	39,1894
#define PI_GPIOA_GPIO_26_	40,1962
#define PI_GPIOA_GPIO_27_	41,2030
#define PI_GPIOA_GPIO_28_	42,2098
#define PI_GPIOA_GPIO_29_	43,2166
#define PI_GPIOA_GPIO_30_	44,2234
#define PI_GPIOA_GPIO_31_	45,2302
#define PI_I2C2_SDA	46,2370
#define PI_DPC_DATA24_0_	47,2433
#define PI_DPC_DATA24_1_	48,2500
#define PI_DPC_DATA24_2_	49,2567
#define PI_DPC_DATA24_3_	50,2634
#define PI_DPC_DATA24_4_	51,2701
#define PI_DPC_DATA24_5_	52,2768
#define PI_DPC_DATA24_6_	53,2835
#define PI_DPC_DATA24_7_	54,2902
#define PI_DPC_DATA24_8_	55,2969
#define PI_DPC_DATA24_9_	56,3036
#define PI_DPC_DATA24_10_	57,3103
#define PI_DPC_DATA24_11_	58,3171
#define PI_DPC_DATA24_12_	59,3239
#define PI_DPC_DATA24_13_	60,3307
#define PI_DPC_DATA24_14_	61,3375
#define PI_DPC_DATA24_15_	62,3443
#define PI_DPC_DATA24_16_	63,3511
#define PI_DPC_DATA24_17_	64,3579
#define PI_DPC_DATA24_18_	65,3647
#define PI_DPC_DATA24_19_	66,3715
#define PI_DPC_DATA24_20_	67,3783
#define PI_DPC_DATA24_21_	68,3851
#define PI_DPC_DATA24_22_	69,3919
#define PI_DPC_DATA24_23_	70,3987
#define PI_VIP_FIELD1	71,4055
#define PI_I2C2_SCL	72,4120
#define PI_VIP_PADOUT_CLK1	73,4183
#define PI_I2C3_SDA	74,4252
#define PI_VIP_VD1_0_	75,4315
#define PI_VIP_VD1_1_	76,4380
#define PI_VIP_VD1_2_	77,4445
#define PI_VIP_VD1_3_	78,4510
#define PI_VIP_VD1_4_	79,4575
#define PI_VIP_VD1_5_	80,4640
#define PI_VIP_VD1_6_	81,4705
#define PI_VIP_VD1_7_	82,4770
#define PI_VIP_VD1_8_	83,4835
#define PI_VIP_VD1_9_	84,4900
#define PI_VIP_VD1_10_	85,4965
#define PI_VIP_VD1_11_	86,5031
#define PI_VIP_VD1_12_	87,5097
#define PI_VIP_VD1_13_	88,5163
#define PI_VIP_VD1_14_	89,5229
#define PI_VIP_VD1_15_	90,5295
#define PI_VIP_VD0_0_	91,5361
#define PI_VIP_VD0_1_	92,5426
#define PI_VIP_VD0_2_	93,5491
#define PI_VIP_VD0_3_	94,5556
#define PI_VIP_VD0_4_	95,5621
#define PI_VIP_VD0_5_	96,5686
#define PI_VIP_VD0_6_	97,5751
#define PI_VIP_VD0_7_	98,5816
#define PI_VIP_VD0_8_	99,5881
#define PI_VIP_VD0_9_	100,5946
#define PI_VIP_VD0_10_	101,6011
#define PI_VIP_VD0_11_	102,6077
#define PI_VIP_VD0_12_	103,6143
#define PI_VIP_VD0_13_	104,6209
#define PI_VIP_VD0_14_	105,6275
#define PI_VIP_VD0_15_	106,6341
#define PI_I2C3_SCL	107,6407
#define PI_I2C4_SDA	108,6470
#define PI_I2C4_SCL	109,6533
#define PI_SPI1_MISO	110,6596
#define PI_SPI1_MOSI	111,6660
#define PI_SPI1_SCLK	112,6724
#define PI_SPI1_SS	113,6788
#define PI_SPI2_MISO	114,6850
#define PI_VIP_CLK1	115,6914
#define PI_SPI2_MOSI	116,6977
#define PI_VIP_HSYNC1	117,7041
#define PI_SPI2_SCLK	118,7106
#define PI_VIP_VSYNC1	119,7170
#define PI_SPI2_SS	120,7235
#define PI_VIP_VDE1	121,7297
#define PI_I2S2_I2SSDO	122,7360
#define PI_DPC_nHSync	123,7426
#define PI_I2S2_I2SSDI	124,7491
#define PI_DPC_nVSync	125,7557
#define PI_I2S2_I2SBCLK	126,7622
#define PI_DPC_DE	127,7689
#define PI_I2S2_I2SCODCLK	128,7750
#define PI_DPC_VCLK	129,7818
#define PI_I2S2_I2SLRCLK	130,7881
#define PI_I2S_I2SSDO	131,7948
#define PI_I2S_I2SSDI	132,8013
#define PI_I2S_I2SBCLK	133,8078
#define PI_I2S_I2SCODCLK	134,8144
#define PI_I2S_I2SLRCLK	135,8211
#define PI_I2S1_I2SSDO	136,8278
#define PI_I2S1_I2SSDI	137,8344
#define PI_I2S1_I2SBCLK	138,8410
#define PI_I2S1_I2SCODCLK	139,8477
#define PI_I2S1_I2SLRCLK	140,8545
#define PI_USB20OTG_i_IdPin	141,8612
#define PI_USB20OTG_io_VBUS	142,8682
#define PI_USB20OTG_io_DP	143,8752
#define PI_USB20OTG_io_DM	144,8820
#define PI_USB20OTG_io_RKELVIN	145,8888
#define PI_USB20HOST_HOST0_DP	146,8961
#define PI_USB20HOST_HOST0_DM	147,9033
#define PI_USB20HOST_HOST0_RKELVIN	148,9105
#define PI_USB20HOST_HOST1_DP	149,9181
#define PI_USB20HOST_HOST1_DM	150,9253
#define PI_USB20HOST_HOST1_RKELVIN	151,9325
#define PI_ALIVE_XTI_PADI_PADI	152,9401
#define PI_ALIVE_XTI_PADO_PADO	153,9474
#define PI_ALIVE_XTIRTC_PADI_PADI	154,9547
#define PI_ALIVE_XTIRTC_PADO_PADO	155,9622
#define PI_ALIVE_ALIVEGPIO_0_	156,9697
#define PI_ALIVE_ALIVEGPIO_1_	157,9769
#define PI_ALIVE_ALIVEGPIO_2_	158,9841
#define PI_ALIVE_ALIVEGPIO_3_	159,9913
#define PI_ALIVE_ALIVEGPIO_4_	160,9985
#define PI_ALIVE_ALIVEGPIO_5_	161,10057
#define PI_ALIVE_ALIVEGPIO_6_	162,10129
#define PI_ALIVE_ALIVEGPIO_7_	163,10201
#define PI_ALIVE_ALIVEGPIO_8_	164,10273
#define PI_ALIVE_ALIVEGPIO_9_	165,10345
#define PI_ALIVE_HRESETO	166,10417
#define PI_ALIVE_VDDPWRON_DDR	167,10484
#define PI_ALIVE_RTCOUT	168,10556
#define PI_ALIVE_OSCOUT	169,10623
#define PI_ALIVE_nRESET	170,10690
#define PI_ALIVE_TEST_EN	171,10757
#define PI_ALIVE_TEST_EN1	172,10824
#define PI_ALIVE_VDDPWRON	173,10892
#define PI_ECID_EFUSE_FSOURCE0	174,10960
#define PI_ECID_EFUSE_FSOURCE1	175,11033
#define PI_ECID_EFUSE_FSOURCE2	176,11106
#define PI_ECID_EFUSE_FSOURCE3	177,11179
#define PI_ECID_EFUSE_FSOURCE4	178,11252
#define PI_ECID_EFUSE_FSOURCE5	179,11325
#define PI_ECID_EFUSE_FSOURCE6	180,11398
#define PI_ECID_EFUSE_FSOURCE7	181,11471
#define PI_ECID_EFUSE_FSOURCE8	182,11544
#define PI_SDMMC1_CDATA_0_	183,11617
#define PI_SDMMC1_CDATA_1_	184,11686
#define PI_SDMMC1_CDATA_2_	185,11755
#define PI_SDMMC1_CDATA_3_	186,11824
#define PI_CMU_SYS_0__PADOUT_0__CLK_AXI_CLK	187,11893
#define PI_GPIOB_GPIO_0_	188,11977
#define PI_GPIOB_GPIO_1_	189,12044
#define PI_GPIOB_GPIO_2_	190,12111
#define PI_GPIOB_GPIO_3_	191,12178
#define PI_GPIOB_GPIO_4_	192,12245
#define PI_GPIOB_GPIO_5_	193,12312
#define PI_GPIOB_GPIO_6_	194,12379
#define PI_GPIOB_GPIO_7_	195,12446
#define PI_GPIOB_GPIO_8_	196,12513
#define PI_GPIOB_GPIO_9_	197,12580
#define PI_GPIOB_GPIO_10_	198,12647
#define PI_GPIOB_GPIO_11_	199,12715
#define PI_GPIOB_GPIO_12_	200,12783
#define PI_GPIOB_GPIO_13_	201,12851
#define PI_GPIOB_GPIO_14_	202,12919
#define PI_GPIOB_GPIO_15_	203,12987
#define PI_GPIOB_GPIO_16_	204,13055
#define PI_GPIOB_GPIO_17_	205,13123
#define PI_GPIOB_GPIO_18_	206,13191
#define PI_GPIOB_GPIO_19_	207,13259
#define PI_GPIOB_GPIO_20_	208,13327
#define PI_GPIOB_GPIO_21_	209,13395
#define PI_GPIOB_GPIO_22_	210,13463
#define PI_GPIOB_GPIO_22_	211,13531
#define PI_GPIOB_GPIO_23_	212,13599
#define PI_GPIOB_GPIO_23_	213,13667
#define PI_GPIOB_GPIO_24_	214,13735
#define PI_GPIOB_GPIO_24_	215,13803
#define PI_GPIOB_GPIO_25_	216,13871
#define PI_GPIOB_GPIO_25_	217,13939
#define PI_GPIOB_GPIO_26_	218,14007
#define PI_GPIOB_GPIO_26_	219,14075
#define PI_GPIOB_GPIO_27_	220,14143
#define PI_GPIOB_GPIO_27_	221,14211
#define PI_GPIOB_GPIO_28_	222,14279
#define PI_GPIOB_GPIO_28_	223,14347
#define PI_GPIOB_GPIO_29_	224,14415
#define PI_GPIOB_GPIO_29_	225,14483
#define PI_GPIOB_GPIO_30_	226,14551
#define PI_GPIOB_GPIO_30_	227,14619
#define PI_GPIOB_GPIO_31_	228,14687
#define PI_GPIOB_GPIO_31_	229,14755
#define PI_SDMMC1_CCLK	230,14823
#define PI_SDMMC1_CMD	231,14889
#define PI_SDMMC2_CDATA_0_	232,14954
#define PI_SDMMC2_CDATA_1_	233,15023
#define PI_SDMMC2_CDATA_2_	234,15092
#define PI_SDMMC2_CDATA_3_	235,15161
#define PI_SDMMC2_CCLK	236,15230
#define PI_SDMMC2_CMD	237,15296
#define PI_NANDC_SD_0_	238,15361
#define PI_NANDC_SD_1_	239,15427
#define PI_NANDC_SD_2_	240,15493
#define PI_NANDC_SD_3_	241,15559
#define PI_NANDC_SD_4_	242,15625
#define PI_NANDC_SD_5_	243,15691
#define PI_NANDC_SD_6_	244,15757
#define PI_NANDC_SD_7_	245,15823
#define PI_SDMMC0_CDATA_0_	246,15889
#define PI_SDMMC0_CDATA_1_	247,15958
#define PI_SDMMC0_CDATA_2_	248,16027
#define PI_SDMMC0_CDATA_3_	249,16096
#define PI_SDMMC0_CDATA_4_	250,16165
#define PI_SDMMC0_CDATA_5_	251,16234
#define PI_SDMMC0_CDATA_6_	252,16303
#define PI_SDMMC0_CDATA_7_	253,16372
#define PI_NANDC_nWE	254,16441
#define PI_NANDC_RnB	255,16505
#define PI_SDMMC0_nRST	256,16569
#define PI_NANDC_nCS_0_	257,16635
#define PI_NANDC_nCS_1_	258,16702
#define PI_SDMMC0_CARD_nInt	259,16769
#define PI_SDMMC0_CCLK	260,16839
#define PI_NANDC_ALE	261,16905
#define PI_SDMMC0_CMD	262,16969
#define PI_NANDC_CLE	263,17034
#define PI_SDMMC0_CDATASTROBE	264,17098
#define PI_NANDC_nOE	265,17170
#define PI_SDMMC0_CARD_nDetect	266,17234
#define PI_NANDC_DQS	267,17307
#define PI_SDMMC0_CARD_WritePrt	268,17371
#define PI_SPDIFRX_SPDIF_IN	269,17445
#define PI_SPDIFTX_SPDIF_OUT	270,17515
#define PI_I2C_SDA	271,17586
#define PI_I2C_SCL	272,17648
#define PI_I2C1_SDA	273,17710
#define PI_I2C1_SCL	274,17773
#define PI_SPI0_MO_IO0	275,17836
#define PI_GPIOC_GPIO_0_	276,17902
#define PI_GPIOC_GPIO_1_	277,17969
#define PI_GPIOC_GPIO_2_	278,18036
#define PI_GPIOC_GPIO_3_	279,18103
#define PI_GPIOC_GPIO_4_	280,18170
#define PI_GPIOC_GPIO_5_	281,18237
#define PI_GPIOC_GPIO_6_	282,18304
#define PI_GPIOC_GPIO_7_	283,18371
#define PI_GPIOC_GPIO_8_	284,18438
#define PI_GPIOC_GPIO_9_	285,18505
#define PI_GPIOC_GPIO_10_	286,18572
#define PI_GPIOC_GPIO_11_	287,18640
#define PI_GPIOC_GPIO_12_	288,18708
#define PI_GPIOC_GPIO_13_	289,18776
#define PI_GPIOC_GPIO_14_	290,18844
#define PI_GPIOC_GPIO_15_	291,18912
#define PI_GPIOC_GPIO_16_	292,18980
#define PI_GPIOC_GPIO_17_	293,19048
#define PI_GPIOC_GPIO_18_	294,19116
#define PI_GPIOC_GPIO_19_	295,19184
#define PI_GPIOC_GPIO_20_	296,19252
#define PI_GPIOC_GPIO_21_	297,19320
#define PI_GPIOC_GPIO_22_	298,19388
#define PI_GPIOC_GPIO_23_	299,19456
#define PI_GPIOC_GPIO_24_	300,19524
#define PI_GPIOC_GPIO_25_	301,19592
#define PI_GPIOC_GPIO_26_	302,19660
#define PI_GPIOC_GPIO_27_	303,19728
#define PI_GPIOC_GPIO_28_	304,19796
#define PI_GPIOC_GPIO_29_	305,19864
#define PI_GPIOC_GPIO_30_	306,19932
#define PI_GPIOC_GPIO_31_	307,20000
#define PI_SPI0_MI_IO1	308,20068
#define PI_SPI0_IO2	309,20134
#define PI_PWM_TOUT0	310,20197
#define PI_SECURE_TIMER_TOUT0	311,20261
#define PI_SPI0_IO3	312,20333
#define PI_PWM_TOUT1	313,20396
#define PI_SECURE_TIMER_TOUT1	314,20460
#define PI_SPI0_SCLK	315,20532
#define PI_SPI0_SS	316,20596
#define PI_PWM_TOUT2	317,20658
#define PI_SECURE_TIMER_TOUT2	318,20722
#define PI_PWM_TOUT3	319,20794
#define PI_SECURE_TIMER_TOUT3	320,20858
#define PI_CMU_SYS_0__PADOUT_1__CLK_AXI_CLK	321,20930
#define PI_CMU_SYS_0__PADOUT_2__CLK_AXI_CLK	322,21014
#define PI_SYSCTRLTOP_nGRESETOUT	323,21098
#define PI_SDMMC1_nRST	324,21172
#define PI_I2S3_I2SSDO	325,21238
#define PI_UART_BAUDOUT_n	326,21304
#define PI_SDMMC1_CARD_nDetect	327,21372
#define PI_PDM_DATA0	328,21445
#define PI_PDM_DATA1	329,21509
#define PI_PDM_STROBE	330,21573
#define PI_I2S3_I2SSDI	331,21638
#define PI_UART1_BAUDOUT_n	332,21704
#define PI_SDMMC1_CARD_WritePrt	333,21773
#define PI_I2S3_I2SBCLK	334,21847
#define PI_UART2_BAUDOUT_n	335,21914
#define PI_SDMMC2_nRST	336,21983
#define PI_I2S3_I2SCODCLK	337,22049
#define PI_UART3_BAUDOUT_n	338,22117
#define PI_SDMMC2_CARD_nDetect	339,22186
#define PI_CMU_SRC_EXT_SRC_CLK0	340,22259
#define PI_I2S3_I2SLRCLK	341,22333
#define PI_UART4_BAUDOUT_n	342,22400
#define PI_SDMMC2_CARD_WritePrt	343,22469
#define PI_UART5_BAUDOUT_n	344,22543
#define PI_GMAC_RGMII_aux_ts_trig	345,22612
#define PI_USB20OTG_i_VBUSVLDEXT	346,22687
#define PI_UART6_BAUDOUT_n	347,22761
#define PI_GMAC_RMII_aux_ts_trig	348,22830
#define PI_USB20OTG_DRVVBUS	349,22904
#define PI_GMAC_RGMII_phy_intr	350,22974
#define PI_SDMMC1_CARD_nInt	351,23047
#define PI_GMAC_RMII_phy_intr	352,23117
#define PI_SDMMC2_CARD_nInt	353,23189
#define PI_CSSYS_NTRST	354,23259
#define PI_CSSYS_TMS	355,23325
#define PI_CSSYS_TDI	356,23389
#define PI_CSSYS_TCK	357,23453
#define PI_CSSYS_TDO	358,23517
#define PI_ADC_PHYWRAPPER_AGND	359,23581
#define PI_ADC_PHYWRAPPER_VREF	360,23654
#define PI_ADC_PHYWRAPPER_AIN_0_	361,23727
#define PI_ADC_PHYWRAPPER_AIN_1_	362,23801
#define PI_ADC_PHYWRAPPER_AIN_2_	363,23875
#define PI_ADC_PHYWRAPPER_AIN_3_	364,23949
#define PI_ADC_PHYWRAPPER_AIN_TS_0_	365,24023
#define PI_ADC_PHYWRAPPER_AIN_TS_1_	366,24100
#define PI_ADC_PHYWRAPPER_AIN_TS_2_	367,24177
#define PI_ADC_PHYWRAPPER_AIN_TS_3_	368,24254
#define PI_TEM2803X_WRP_RES_EXT	369,24331
#define PI_TEM2803X_WRP_TEST_OUT	370,24405
#define PI_DDR_DDR_DQ_0_	371,24479
#define PI_DDR_DDR_DQ_1_	372,24546
#define PI_DDR_DDR_DQ_2_	373,24613
#define PI_DDR_DDR_DQ_3_	374,24680
#define PI_DDR_DDR_DQ_4_	375,24747
#define PI_DDR_DDR_DQ_5_	376,24814
#define PI_DDR_DDR_DQ_6_	377,24881
#define PI_DDR_DDR_DQ_7_	378,24948
#define PI_DDR_DDR_DQ_8_	379,25015
#define PI_DDR_DDR_DQ_9_	380,25082
#define PI_DDR_DDR_DQ_10_	381,25149
#define PI_DDR_DDR_DQ_11_	382,25217
#define PI_DDR_DDR_DQ_12_	383,25285
#define PI_DDR_DDR_DQ_13_	384,25353
#define PI_DDR_DDR_DQ_14_	385,25421
#define PI_DDR_DDR_DQ_15_	386,25489
#define PI_DDR_DDR_DM_0_	387,25557
#define PI_DDR_DDR_DM_1_	388,25624
#define PI_DDR_DDR_DQSP_0_	389,25691
#define PI_DDR_DDR_DQSP_1_	390,25760
#define PI_DDR_DDR_DQSN_0_	391,25829
#define PI_DDR_DDR_DQSN_1_	392,25898
#define PI_DDR_DDR_VREF1	393,25967
#define PI_DDR_DDR_ZQ	394,26034
#define PI_DDR_DDR_ADR_0_	395,26099
#define PI_DDR_DDR_ADR_1_	396,26167
#define PI_DDR_DDR_ADR_2_	397,26235
#define PI_DDR_DDR_ADR_3_	398,26303
#define PI_DDR_DDR_ADR_4_	399,26371
#define PI_DDR_DDR_ADR_5_	400,26439
#define PI_DDR_DDR_ADR_6_	401,26507
#define PI_DDR_DDR_ADR_7_	402,26575
#define PI_DDR_DDR_ADR_8_	403,26643
#define PI_DDR_DDR_ADR_9_	404,26711
#define PI_DDR_DDR_ADR_10_	405,26779
#define PI_DDR_DDR_ADR_11_	406,26848
#define PI_DDR_DDR_ADR_12_	407,26917
#define PI_DDR_DDR_ADR_13_	408,26986
#define PI_DDR_DDR_ADR_14_	409,27055
#define PI_DDR_DDR_ADR_15_	410,27124
#define PI_DDR_DDR_CLKP	411,27193
#define PI_DDR_DDR_CLKN	412,27260
#define PI_DDR_DDR_ODT_0_	413,27327
#define PI_DDR_DDR_ODT_1_	414,27395
#define PI_DDR_DDR_WEN	415,27463
#define PI_DDR_DDR_CSN_0_	416,27529
#define PI_DDR_DDR_CSN_1_	417,27597
#define PI_DDR_DDR_CASN	418,27665
#define PI_DDR_DDR_RASN	419,27732
#define PI_DDR_DDR_BA_0_	420,27799
#define PI_DDR_DDR_BA_1_	421,27866
#define PI_DDR_DDR_BA_2_	422,27933
#define PI_DDR_DDR_CKE	423,28000
#define PI_DDR_DDR_RSTN	424,28066
#define PI_DDR_DDR_RETEN_N	425,28133
#define PI_DDR_DDR_VREFA	426,28202
#define PI_DDR_DDR_VREF0	427,28269
#define PI_GMAC_RGMII_phy_txd_0_	428,28336
#define PI_GMAC_RGMII_phy_txd_1_	429,28410
#define PI_GMAC_RGMII_phy_txd_2_	430,28484
#define PI_GMAC_RGMII_phy_txd_3_	431,28558
#define PI_GMAC_RGMII_phy_txen	432,28632
#define PI_GMAC_RGMII_clk_tx	433,28705
#define PI_GMAC_RGMII_phy_rxd_0_	434,28776
#define PI_GMAC_RGMII_phy_rxd_1_	435,28850
#define PI_GMAC_RGMII_phy_rxd_2_	436,28924
#define PI_GMAC_RGMII_phy_rxd_3_	437,28998
#define PI_GMAC_RGMII_phy_rxdv	438,29072
#define PI_GMAC_RGMII_clk_rx	439,29145
#define PI_GMAC_RGMII_gmii_mdio	440,29216
#define PI_GMAC_RGMII_gmii_mdc	441,29290
#define PI_GPIOD_GPIO_0_	442,29363
#define PI_GPIOD_GPIO_1_	443,29430
#define PI_GPIOD_GPIO_2_	444,29497
#define PI_GPIOD_GPIO_3_	445,29564
#define PI_GPIOD_GPIO_4_	446,29631
#define PI_GPIOD_GPIO_5_	447,29698
#define PI_GPIOD_GPIO_6_	448,29765
#define PI_GPIOD_GPIO_7_	449,29832
#define PI_GPIOD_GPIO_8_	450,29899
#define PI_GPIOD_GPIO_9_	451,29966
#define PI_GPIOD_GPIO_10_	452,30033
#define PI_GPIOD_GPIO_11_	453,30101
#define PI_GPIOD_GPIO_12_	454,30169
#define PI_GPIOD_GPIO_13_	455,30237
#define PI_GPIOD_GPIO_14_	456,30305
#define PI_GPIOD_GPIO_15_	457,30373
#define PI_GPIOD_GPIO_16_	458,30441
#define PI_GPIOD_GPIO_17_	459,30509
#define PI_GPIOD_GPIO_18_	460,30577
#define PI_GPIOD_GPIO_19_	461,30645
#define PI_GPIOD_GPIO_20_	462,30713
#define PI_GPIOD_GPIO_21_	463,30781
#define PI_GPIOD_GPIO_22_	464,30849
#define PI_GPIOD_GPIO_23_	465,30917
#define PI_GPIOD_GPIO_24_	466,30985
#define PI_GPIOD_GPIO_25_	467,31053
#define PI_GPIOD_GPIO_26_	468,31121
#define PI_GPIOD_GPIO_27_	469,31189
#define PI_GPIOD_GPIO_28_	470,31257
#define PI_GPIOD_GPIO_29_	471,31325
#define PI_GPIOD_GPIO_30_	472,31393
#define PI_GPIOD_GPIO_31_	473,31461
#define PI_GMAC_RMII_clk_rmii	474,31529
#define PI_MP2TSI_TDATA0	475,31601
#define PI_GMAC_RMII_phy_txd_0_	476,31668
#define PI_GMAC_RMII_phy_txd_1_	477,31742
#define PI_MP2TSI_TSCLK0	478,31816
#define PI_MP2TSI_TSYNC0	479,31883
#define PI_GMAC_RMII_phy_txen	480,31950
#define PI_MP2TSI_TDP0	481,32022
#define PI_GMAC_RMII_phy_rxd_0_	482,32088
#define PI_GMAC_RMII_phy_rxd_1_	483,32162
#define PI_PDM_DATA2	484,32236
#define PI_MP2TSI_TERR0	485,32300
#define PI_PDM_DATA3	486,32367
#define PI_MP2TSI1_TDATA0	487,32431
#define PI_GMAC_RMII_phy_rxdv	488,32499
#define PI_MP2TSI1_TSYNC0	489,32571
#define PI_GMAC_RMII_gmii_mdio	490,32639
#define PI_MP2TSI1_TDP0	491,32712
#define PI_GMAC_RMII_gmii_mdc	492,32779
#define PI_MP2TSI1_TERR0	493,32851
#define PI_MP2TSI1_TSCLK0	494,32918
#define PI_UART0_TXD	495,32986
#define PI_UART0_RXD_SMC	496,33050
#define PI_UART1_TXD	497,33117
#define PI_UART1_RXD_SMC	498,33181
#define PI_UART2_TXD	499,33248
#define PI_UART2_RXD_SMC	500,33312
#define PI_UART3_TXD	501,33379
#define PI_UART3_RXD_SMC	502,33443
#define PI_UART4_TXD	503,33510
#define PI_UART4_RXD_SMC	504,33574
#define PI_UART4_nCTS	505,33641
#define PI_UART4_DE	506,33706
#define PI_UART4_nRTS	507,33769
#define PI_UART4_RE	508,33834
#define PI_UART5_TXD	509,33897
#define PI_UART5_RXD_SMC	510,33961
#define PI_UART5_nCTS	511,34028
#define PI_UART5_DE	512,34093
#define PI_UART5_nRTS	513,34156
#define PI_UART5_RE	514,34221
#define PI_UART6_TXD	515,34284
#define PI_UART6_RXD_SMC	516,34348
#define PI_UART6_nCTS	517,34415
#define PI_UART6_SIR_IN	518,34480
#define PI_UART6_nRTS	519,34547
#define PI_UART6_SIR_OUT_n	520,34612
#define PI_CAN_CAN_TX	521,34681
#define PI_UART_DE	522,34746
#define PI_CMU_SYS_0__PADOUT_3__CLK_AXI_CLK	523,34808
#define PI_CAN_CAN_RX	524,34892
#define PI_UART_RE	525,34957
#define PI_CMU_SYS_0__PADOUT_4__CLK_AXI_CLK	526,35019
#define PI_GPIOE_GPIO_0_	527,35103
#define PI_GPIOE_GPIO_1_	528,35170
#define PI_GPIOE_GPIO_2_	529,35237
#define PI_GPIOE_GPIO_3_	530,35304
#define PI_GPIOE_GPIO_4_	531,35371
#define PI_GPIOE_GPIO_5_	532,35438
#define PI_GPIOE_GPIO_6_	533,35505
#define PI_GPIOE_GPIO_7_	534,35572
#define PI_GPIOE_GPIO_8_	535,35639
#define PI_GPIOE_GPIO_9_	536,35706
#define PI_GPIOE_GPIO_10_	537,35773
#define PI_GPIOE_GPIO_11_	538,35841
#define PI_GPIOE_GPIO_12_	539,35909
#define PI_GPIOE_GPIO_13_	540,35977
#define PI_GPIOE_GPIO_14_	541,36045
#define PI_GPIOE_GPIO_15_	542,36113
#define PI_CAN1_CAN_TX	543,36181
#define PI_UART1_DE	544,36247
#define PI_CAN1_CAN_RX	545,36310
#define PI_UART1_RE	546,36376
#define PI_CMU_CPU_CLKMUXOUT	547,36439
#define PI_CMU_DDR_CLKMUXOUT	548,36510
#define PI_CMU_USB_CLKMUXOUT	549,36581
#define PI_CMU_MM_CLKMUXOUT	550,36652
#define PI_CMU_SRC_CLKMUXOUT	551,36722
#define PI_CMU_SYS_CLKMUXOUT	552,36793
#define PI_VIP_CLK0	553,36864
#define PI_VIP_VDE0	554,36927
#define PI_VIP_HSYNC0	555,36990
#define PI_VIP_VSYNC0	556,37055
#define PI_VIP_FIELD0	557,37120
#define PI_VIP_PADOUT_CLK0	558,37185
#define PI_LVDS_ROUT	559,37254
#define PI_LVDS_TAN	560,37318
#define PI_LVDS_TAP	561,37381
#define PI_LVDS_TBN	562,37444
#define PI_LVDS_TBP	563,37507
#define PI_LVDS_TCN	564,37570
#define PI_LVDS_TCP	565,37633
#define PI_LVDS_TCLKN	566,37696
#define PI_LVDS_TCLKP	567,37761
#define PI_LVDS_TDN	568,37826
#define PI_LVDS_TDP	569,37889
#define PI_GPIOE_GPIO_16_	571,37953
#define PI_GPIOE_GPIO_17_	572,37984
#define PI_GPIOE_GPIO_18_	573,38015
#define PI_GPIOE_GPIO_19_	574,38046
#define PI_GPIOE_GPIO_20_	575,38077
#define PI_GPIOE_GPIO_21_	576,38108
#define PI_GPIOE_GPIO_22_	577,38139
#define PI_GPIOE_GPIO_23_	578,38170
#define PI_GPIOE_GPIO_24_	579,38201
#define PI_GPIOE_GPIO_25_	580,38232
#define PI_GPIOE_GPIO_26_	581,38263
#define PI_GPIOE_GPIO_27_	582,38294
#define PI_GPIOE_GPIO_28_	583,38325
#define PI_GPIOE_GPIO_29_	584,38356
#define PI_GPIOE_GPIO_30_	585,38387
#define PI_GPIOE_GPIO_31_	586,38418
#define PI_SPI0_MISO	587,38449
#define PI_SPI0_MOSI	588,38476
#define PI_SPI1_MO_IO0	589,38503
#define PI_SPI1_MI_IO1	590,38532
#define PI_SPI1_IO2	591,38561
#define PI_SPI1_IO3	592,38587
#define PI_SPI2_MO_IO0	593,38613
#define PI_SPI2_MI_IO1	594,38642
#define PI_SPI2_IO2	595,38671
#define PI_SPI2_IO3	596,38697
#define PI_SDMMC1_CDATA_4_	597,38723
#define PI_SDMMC1_CDATA_5_	598,38755
#define PI_SDMMC1_CDATA_6_	599,38787
#define PI_SDMMC1_CDATA_7_	600,38819
#define PI_SDMMC1_CDATASTROBE	601,38851
#define PI_SDMMC2_CDATA_4_	602,38886
#define PI_SDMMC2_CDATA_5_	603,38918
#define PI_SDMMC2_CDATA_6_	604,38950
#define PI_SDMMC2_CDATA_7_	605,38982
#define PI_SDMMC2_CDATASTROBE	606,39014
#define PI_UART0_nCTS	607,39049
#define PI_UART0_nRTS	608,39077
#define PI_UART0_SIR_IN	609,39105
#define PI_UART0_SIR_OUT_n	610,39135
#define PI_UART1_nCTS	611,39167
#define PI_UART1_nRTS	612,39195
#define PI_UART1_SIR_IN	613,39223
#define PI_UART1_SIR_OUT_n	614,39253
#define PI_UART2_nCTS	615,39285
#define PI_UART2_DE	616,39313
#define PI_UART2_nRTS	617,39339
#define PI_UART2_RE	618,39367
#define PI_UART2_SIR_IN	619,39393
#define PI_UART2_SIR_OUT_n	620,39423
#define PI_UART3_nCTS	621,39455
#define PI_UART3_DE	622,39483
#define PI_UART3_nRTS	623,39509
#define PI_UART3_RE	624,39537
#define PI_UART3_SIR_IN	625,39563
#define PI_UART3_SIR_OUT_n	626,39593
#define PI_UART4_SIR_IN	627,39625
#define PI_UART4_SIR_OUT_n	628,39655
#define PI_UART5_SIR_IN	629,39687
#define PI_UART5_SIR_OUT_n	630,39717
#define PI_UART6_DE	631,39749
#define PI_UART6_RE	632,39775

romboot/src/include/smp.h,260
#define NEXELL_SMP2,19
#define MAX_HARTS 11,187
#define CLINT_END_HART_IPI 13,215
#define CLINT1_END_HART_IPI 14,274
#define NONSMP_HART 18,401
#define smp_disable(24,517
#define smp_pause(40,907
#define smp_resume(59,1625
#define smp_resume(119,3183

romboot/src/include/nx_type.h,808
#define	__NX_TYPE_H__20,693
typedef char		S8;31,1143
typedef short		S16;32,1197
typedef int		S32;33,1255
typedef unsigned char	U8;34,1311
typedef unsigned short	U16;35,1370
typedef unsigned int	U32;36,1432
typedef unsigned long	U64;37,1492
typedef int SUKERTEST;38,1553
typedef S32             CBOOL;39,1576
#define S8_MIN	62,2413
#define S8_MAX	63,2462
#define S16_MIN	64,2510
#define S16_MAX	65,2563
#define S32_MIN	66,2615
#define S32_MAX	67,2674
#define S64_MIN	68,2732
#define S64_MAX	69,2800
#define U8_MIN	71,2868
#define U8_MAX	72,2916
#define U16_MIN	73,2966
#define U16_MAX	74,3016
#define U32_MIN	75,3070
#define U32_MAX	76,3122
#define U64_MIN	77,3182
#define U64_MAX	78,3234
#define CTRUE	90,3667
#define CFALSE	91,3715
#define CNULL	101,4102
#define NULL	102,4153

romboot/src/include/nx_alive.h,2769
#define __NX_ALIVE_H__18,528
struct REG_ACC 22,574
	volatile U32 RST;23,591
	volatile U32 SET;24,610
	volatile U32 READ;25,629
struct PAD_PWR 27,652
	volatile U32 DOWN;28,669
	volatile U32 OUTENB;29,689
	volatile U32 OUT;30,711
struct NX_ALIVE_RegisterSet	32,733
	volatile U32 PWRGATE;34,775
	struct REG_ACC GPIO_LL_ASYNC_DETECT;35,809
	struct REG_ACC GPIO_HL_ASYNC_DETECT;36,856
	struct REG_ACC GPIO_FE_DETECT;37,903
	struct REG_ACC GPIO_RE_DETECT;38,945
	struct REG_ACC GPIO_LL_DETECT;39,987
	struct REG_ACC GPIO_HL_DETECT;40,1029
	struct REG_ACC GPIO_DETECT_ENB;41,1071
	struct REG_ACC GPIO_INT_ENB;42,1114
	volatile U32 GPIO_INT_PENDING;43,1154
	volatile U32 __Rev0[__Rev044,1196
	volatile U32 SCRATCH;45,1232
	struct REG_ACC GPIO_PAD_OUT_ENB;46,1266
	struct REG_ACC GPIO_PAD_PU_ENB;47,1309
	struct REG_ACC GPIO_PAD_OUT_VAL;48,1352
	volatile U32 __Rev1[__Rev149,1395
	volatile U32 VDD_CTRL;50,1431
	volatile U32 WAKEUP_STATUS_CLR;51,1466
	volatile U32 WAKEUP_STATUS;52,1509
	struct REG_ACC SCRATCHx[SCRATCHx53,1548
	struct REG_ACC VDDOFF_DELAY;54,1595
	volatile U32 __Rev2;55,1635
	volatile U32 GPIO_INPUT_VALUE;56,1668
	volatile U32 __Rev3[__Rev357,1710
	volatile U32 NPADHOLD_ENB[NPADHOLD_ENB58,1746
	volatile U32 NPADHOLD;59,1787
	struct REG_ACC PULL_SEL;60,1822
	struct REG_ACC DRV[DRV61,1858
	struct REG_ACC INPUT_ENB;62,1893
	volatile U32 __Rev4[__Rev463,1930
	struct PAD_PWR GPIO_PWR[GPIO_PWR64,1966
struct NX_PBI_RegisterSet 67,2017
	volatile U32 NISOLATE;69,2076
	volatile U32 NPWRUPPRE;70,2127
	volatile U32 NPWRUP;71,2178
	volatile U32 NPWRUPACK;72,2229
struct NX_PWR_RegisterSet75,2284
	volatile U32 VDD_OFF_DELAY;77,2312
	volatile U32 VDD_OFF_START;78,2352
	volatile U32 VDD_PWRON_XTI;79,2392
	volatile U32 __Rev0;80,2432
	volatile U32 GPIO_ALTFN_L;81,2466
	volatile U32 ALIVE_SW_RESET;82,2505
	volatile U32 ALIVE_SW_RESET_ENB;83,2546
	volatile U32 RESET_STATUS;84,2590
	volatile U32 VDD_PWRON_CNT;85,2629
	volatile U32 RESET_CNT;86,2669
	volatile U32 GPIO_ALTFN_H;87,2706
	volatile U32 DISABLE_CPU_WFI;88,2745
	volatile U32 SLOW_OSC_ENB;89,2787
	volatile U32 FORCE_SLOW_OSC_ENB;90,2826
	volatile U32 OSC_STABLE_VAL;91,2870
	volatile U32 ALIVE_RST_ENB;92,2911
	volatile U32 VDDOFF_REPWRON_DELAY;93,2951
	volatile U32 CORE_SW_RST;94,2997
	volatile U32 CORE_SW_RST_ENB;95,3035
	volatile U32 CORE_WDT_RST_ENB;96,3077
	volatile U32 REPWRON_ENB;97,3120
	volatile U32 CORE_RESET_STATUS;98,3158
	volatile U32 PAD_STABLE;99,3202
	volatile U32 NORM_DIV;100,3239
	volatile U32 STOP_DIV;101,3275
	volatile U32 CLKEN_DEBUG;102,3311
	volatile U32 CLKSEL_DONE;103,3349
	volatile U32 RESET_CONFIG;104,3387
	volatile U32 __Rev1[__Rev1105,3426
	volatile U32 SCRATCH[SCRATCH106,3463

romboot/src/include/nx_swallow_bootheader.h,529
#define __NX_BOOTHEADER_H__18,551
struct nx_bootinfo 20,580
	unsigned int vector[vector21,601
	unsigned int vector_rel[vector_rel22,649
	unsigned int LoadSize;24,701
	unsigned int CRC32;25,740
	unsigned int LoadAddr;26,776
	unsigned int StartAddr;27,815
	unsigned char _reserved3[_reserved329,856
	unsigned int buildinfo;32,934
	unsigned int signature;35,1022
struct nx_bootheader 38,1104
	struct nx_bootinfo bi;39,1127
	unsigned int image[image40,1151
struct nx_bootmm 43,1179
	struct nx_bootinfo bi;44,1198

romboot/src/include/test.h,72
unsigned char test_bin[test_bin1,0
unsigned int test_bin_len 46,3147

romboot/src/include/nx_cmu.h,1760
#define __NX_CLOCK_H__2,23
struct NX_CMUSRC_RegisterSet 4,47
	volatile unsigned int rev0[rev05,78
	volatile unsigned int CLKDIV_STOP[CLKDIV_STOP6,132
	volatile unsigned int rev1[rev17,192
	volatile unsigned int SSRCOFF[SSRCOFF8,246
	volatile unsigned int CSRCOFF[CSRCOFF9,302
	volatile unsigned int rev2[rev210,358
struct NX_CMUBLK_RegisterSet 13,417
	volatile unsigned int CLKMUXSEL;14,448
	volatile unsigned int CLKDIVRST;15,494
	volatile unsigned int _Rev0[_Rev016,540
	volatile unsigned int SCLKENB[SCLKENB17,595
	volatile unsigned int CCLKENB[CCLKENB18,651
	volatile unsigned int SRST[SRST19,707
	volatile unsigned int CRST[CRST20,761
	volatile unsigned int RSTMODE[RSTMODE21,815
	volatile unsigned int DIV[DIV22,871
	volatile unsigned int _Rev1;23,924
	volatile unsigned int CURDIV[CURDIV24,967
	volatile unsigned int _Rev2;25,1022
	volatile unsigned int DBGCLKGEN;26,1065
	volatile unsigned int _Rev3[_Rev327,1111
	volatile unsigned int DBGCURDIV[DBGCURDIV28,1166
	volatile unsigned int _Rev4[_Rev429,1224
	volatile unsigned int _Rev5[_Rev530,1279
struct NX_CMU_RegisterSet 33,1338
	struct NX_CMUSRC_RegisterSet CMUSRC;34,1366
	struct NX_CMUBLK_RegisterSet CMUBLK[CMUBLK35,1404
enum NX_CLKSRC 38,1449
	NX_CLKSRC_PLL0,39,1466
	NX_CLKSRC_PLL1,40,1483
	NX_CLKSRC_PLL_CPU,41,1500
	NX_CLKSRC_PLL_DDR0,42,1520
	NX_CLKSRC_PLL_DDR1,43,1541
	NX_CLKSRC_EXT_PAD,44,1562
	NX_CLKSRC_OSC,45,1582
	NX_CLKSRC_PLL_CPU_DIV,46,1598
	NX_CLKSRC_PLL_DDR0_DIV,47,1622
	NX_CLKSRC_PLL_DDR1_DIV,48,1647
	NX_CLKSRC_CPU_BACKUP49,1672
struct cmu_device_clk 52,1698
	unsigned short offset;53,1722
	unsigned char srcbit;54,1746
	unsigned char clkenbbit;55,1769
	unsigned char clksrc;56,1795
	unsigned char div;57,1818

romboot/src/include/nx_swallow.h,705
#define NX_ETACARINAE_H22,778
#define PRIMARY_CPU 26,805
#define NX_CLKSRCPLL0_FREQ	30,987
#define NX_CLKSRCPLL1_FREQ	31,1028
#define NX_CLKSRCPLL2_FREQ	32,1069
#define NX_CLKSRCPLL3_FREQ	33,1110
#define USBD_VID	35,1152
#define USBD_PID	36,1177
#define GPIO_GROUP_A	38,1203
#define GPIO_GROUP_B	39,1227
#define GPIO_GROUP_C	40,1251
#define GPIO_GROUP_D	41,1275
#define GPIO_GROUP_E	42,1299
#define GPIO_GROUP_F	43,1323
#define BASEADDR_SRAM	46,1366
#define BASEADDR_SRAM	48,1408
#define INTERNAL_SRAM_SIZE	51,1452
#define SECONDBOOT_FSIZENCRC	52,1489
#define SECONDBOOT_FSIZE	53,1528
#define SECONDBOOT_STACK	54,1584
#define BASEADDR_NFMEM	56,1617
#define BASEADDR_DDRSDRAM	57,1654

romboot/src/printf.c,236
#define nx_putchar 24,624
void printchar(26,655
#define PAD_RIGHT 35,766
#define PAD_ZERO 36,786
int prints(38,806
#define PRINT_BUF_LEN 73,1444
int printi(74,1469
int print(118,2221
int _dprintf(191,3793
int sprintf(212,4343

romboot/src/kprintf.h,339
#define _KPRINTF_H3,55
#define REG32(8,131
    #define UART_NUM 12,210
  #define _CONCAT3(15,243
  #define _UART_CTRL_ADDR(16,283
  #define UART_CTRL_ADDR 17,356
static volatile uint32_t * const uart 19,414
static inline void kputc(21,481
#define dprintf(42,865
#define dputs(43,918
#define dprintf(45,952
#define dputs(46,993

romboot/src/iSDHCBOOT.h,6024
#define __ISDHCBOOT_H__19,669
#define SDXC_CLKSRC	26,787
#define SDXC_CLKDIV_LOW	27,834
#define SDXC_CLKDIV_HIGH	28,892
#define	SDXC_DIVIDER_400KHZ	29,950
#define	SDCLK_DIVIDER_ENUM	31,1016
#define	SDCLK_DIVIDER_WORK	32,1074
#define BLOCK_LENGTH	34,1131
#define NX_SDMMC_TIMEOUT	36,1161
#define NX_SDMMC_TIMEOUT_IDENTIFY	37,1198
	#define INFINTE_LOOP(40,1252
	#define INFINTE_LOOP(42,1298
#define	NX_SDMMC_STATUS_NOERROR	46,1411
#define	NX_SDMMC_STATUS_ERROR	47,1446
#define	NX_SDMMC_STATUS_CMDBUSY	48,1488
#define	NX_SDMMC_STATUS_CMDTOUT	49,1557
#define	NX_SDMMC_STATUS_RESCRCFAIL	50,1626
#define	NX_SDMMC_STATUS_RESERROR	51,1697
#define	NX_SDMMC_STATUS_RESTOUT	52,1766
#define NX_SDMMC_STATUS_UNKNOWNCMD	53,1835
#define	NX_SDMMC_STATUS_DATABUSY	54,1906
#define	NX_SDMMC_RSPIDX_NONE	57,2057
#define	NX_SDMMC_RSPIDX_R1	58,2090
#define	NX_SDMMC_RSPIDX_R1B	59,2121
#define	NX_SDMMC_RSPIDX_R2	60,2160
#define	NX_SDMMC_RSPIDX_R3	61,2191
#define	NX_SDMMC_RSPIDX_R4	62,2222
#define	NX_SDMMC_RSPIDX_R5	63,2253
#define	NX_SDMMC_RSPIDX_R6	64,2284
#define	NX_SDMMC_RSPIDX_R7	65,2315
#define GO_IDLE_STATE	69,2442
#define SEND_OP_COND	70,2505
#define ALL_SEND_CID	71,2579
#define SET_RELATIVE_ADDR	72,2639
#define SEND_RELATIVE_ADDR	73,2717
#define	SWITCH_FUNC	74,2795
#define SELECT_CARD	75,2869
#define SEND_IF_COND	76,2929
#define SEND_EXT_CSD	77,3002
#define SEND_CSD	78,3076
#define SEND_CID	79,3132
#define STOP_TRANSMISSION	80,3188
#define SEND_STATUS	81,3253
#define SET_BLOCKLEN	82,3312
#define READ_SINGLE_BLOCK	83,3372
#define READ_MULTIPLE_BLOCK	84,3436
#define WRITE_BLOCK	85,3502
#define WRITE_MULTIPLE_BLOCK	86,3561
#define SELECT_PARTITION	87,3628
#define APP_CMD	88,3706
#define SET_BUS_WIDTH	91,3789
#define SD_STATUS	92,3868
#define	SD_SEND_OP_COND	93,3943
#define	SET_CLR_CARD_DETECT	94,4024
#define SEND_SCR	95,4108
#define EXT_CSD_PARTITIONING_SUPPORT	100,4206
#define EXT_CSD_ERASE_GROUP_DEF	101,4256
#define EXT_CSD_PART_CONF	102,4303
#define EXT_CSD_BUS_WIDTH	103,4344
#define EXT_CSD_HS_TIMING	104,4385
#define EXT_CSD_REV	105,4426
#define EXT_CSD_CARD_TYPE	106,4461
#define EXT_CSD_SEC_CNT	107,4501
#define EXT_CSD_HC_ERASE_GRP_SIZE	108,4549
#define EXT_CSD_BOOT_MULT	109,4596
#define EXT_CSD_BOOT_CONFIG 111,4637
#define EXT_CSD_BOOT_BUS_WIDTH 112,4681
#define EXT_CSD_CMD_SET_NORMAL	115,4760
#define EXT_CSD_CMD_SET_SECURE	116,4801
#define EXT_CSD_CMD_SET_CPSECURE	117,4842
#define EXT_CSD_CARD_TYPE_26	119,4885
#define EXT_CSD_CARD_TYPE_52	120,4953
#define EXT_CSD_BUS_WIDTH_1	122,5022
#define EXT_CSD_BUS_WIDTH_4	123,5081
#define EXT_CSD_BUS_WIDTH_8	124,5140
 #define EXT_CSD_NO_BOOT	126,5200
 #define EXT_CSD_BOOT_ACK	127,5235
 #define EXT_CSD_BOOT_PARTITION_NOT_ENABLE	129,5272
 #define EXT_CSD_BOOT_PARTITION_1_ENABLE	130,5326
 #define EXT_CSD_BOOT_PARTITION_2_ENABLE	131,5378
 #define EXT_CSD_BOOT_PARTITION_NO_ACCESS	133,5431
 #define EXT_CSD_BOOT_PARTITION_1_ACCESS	134,5479
 #define EXT_CSD_BOOT_PARTITION_2_ACCESS	135,5526
 #define EXT_CSD_BOOT_BUS_WIDTH_1	137,5574
 #define EXT_CSD_BOOT_BUS_WIDTH_4	138,5615
 #define EXT_CSD_BOOT_BUS_WIDTH_8	139,5656
#define MMC_SWITCH_MODE_CMD_SET	142,5699
#define MMC_SWITCH_MODE_SET_BITS	143,5766
#define MMC_SWITCH_MODE_CLEAR_BITS	146,5895
#define MMC_SWITCH_MODE_WRITE_BYTE	149,6029
typedef struct tag_NX_SDMMC_COMMAND151,6101
	U32	cmdidx;153,6139
	U32	arg;154,6152
	U32	flag;155,6162
	U32	status;156,6173
	U32	response[response157,6186
} NX_SDMMC_COMMAND;158,6204
	NX_SDMMC_CARDTYPE_MMC,163,6321
	NX_SDMMC_CARDTYPE_SDMEM,164,6345
	NX_SDMMC_CARDTYPE_SDIO,165,6371
	NX_SDMMC_CARDTYPE_UNKNOWN166,6396
} NX_SDMMC_CARDTYPE;167,6423
typedef struct __attribute__ ((aligned(4))) tag_SDXCBOOTSTATUS169,6445
	U32			rca;171,6510
	CBOOL			bHighCapacity;172,6560
	U32			SDPort;173,6584
	CBOOL			bHighSpeed;174,6599
	NX_SDMMC_CARDTYPE	CardType;175,6620
} SDXCBOOTSTATUS;176,6649
#define NX_SDXC_CTRL_USEINDMAC 182,6861
#define NX_SDXC_CTRL_READWAIT	183,6906
#define NX_SDXC_CTRL_DMAMODE_EN	184,6950
#define NX_SDXC_CTRL_DMARST	185,6995
#define NX_SDXC_CTRL_FIFORST	186,7036
#define NX_SDXC_CTRL_CTRLRST	187,7078
#define NX_SDXC_CLKENA_LOWPWR	190,7194
#define NX_SDXC_CLKENA_CLKENB	191,7237
#define NX_SDXC_STATUS_FIFOCOUNT	194,7354
#define NX_SDXC_STATUS_FSMBUSY	195,7404
#define NX_SDXC_STATUS_DATABUSY	196,7448
#define NX_SDXC_STATUS_FIFOFULL	197,7493
#define NX_SDXC_STATUS_FIFOEMPTY	198,7538
#define NX_SDXC_CMDFLAG_STARTCMD	201,7657
#define NX_SDXC_CMDFLAG_USE_HOLD_REG	202,7702
#define NX_SDXC_CMDFLAG_VOLT_SWITCH	203,7751
#define NX_SDXC_CMDFLAG_BOOT_MODE	204,7799
#define NX_SDXC_CMDFLAG_DISABLE_BOOT	205,7845
#define NX_SDXC_CMDFLAG_EXPECTBOOTACK	206,7894
#define NX_SDXC_CMDFLAG_ENABLE_BOOT	207,7944
#define NX_SDXC_CMDFLAG_CCS_EXPECTED	208,7992
#define NX_SDXC_CMDFLAG_READCEATADEVICE	209,8041
#define NX_SDXC_CMDFLAG_UPDATECLKONLY	210,8093
#define NX_SDXC_CMDFLAG_SENDINIT	211,8143
#define NX_SDXC_CMDFLAG_STOPABORT	212,8188
#define NX_SDXC_CMDFLAG_WAITPRVDAT	213,8234
#define NX_SDXC_CMDFLAG_SENDAUTOSTOP	214,8281
#define NX_SDXC_CMDFLAG_BLOCK	215,8330
#define NX_SDXC_CMDFLAG_STREAM	216,8373
#define NX_SDXC_CMDFLAG_TXDATA	217,8417
#define NX_SDXC_CMDFLAG_RXDATA	218,8461
#define NX_SDXC_CMDFLAG_CHKRSPCRC	219,8505
#define NX_SDXC_CMDFLAG_SHORTRSP	220,8551
#define NX_SDXC_CMDFLAG_LONGRSP	221,8596
#define NX_SDXC_RINTSTS_SDIO	224,8715
#define NX_SDXC_RINTSTS_EBE	225,8757
#define NX_SDXC_RINTSTS_ACD	226,8798
#define NX_SDXC_RINTSTS_SBE	227,8839
#define NX_SDXC_RINTSTS_HLE	228,8880
#define NX_SDXC_RINTSTS_FRUN	229,8921
#define NX_SDXC_RINTSTS_HTO	230,8963
#define NX_SDXC_RINTSTS_DRTO	231,9004
#define NX_SDXC_RINTSTS_RTO	232,9046
#define NX_SDXC_RINTSTS_DCRC	233,9087
#define NX_SDXC_RINTSTS_RCRC	234,9129
#define NX_SDXC_RINTSTS_RXDR	235,9171
#define NX_SDXC_RINTSTS_TXDR	236,9213
#define NX_SDXC_RINTSTS_DTO	237,9255
#define NX_SDXC_RINTSTS_CD	238,9296
#define NX_SDXC_RINTSTS_RE	239,9336

romboot/src/head.S,48
_prog_start:_prog_start13,253
dtb:dtb25,473

romboot/src/fnptr.c,94
const NXBL0FN bl0fn 115,4558
NXBL0FN *Getbl0fnPtr(Getbl0fnPtr206,6314
void delay(211,6373

romboot/src/cpuif_regmap_framework.c,196
#define CAST_TO_PTR 7,104
	#define __NX_CPUIF_REG_FUNC_BODY__11,181
void nx_cpuif_reg_write_one_notread(13,218
void nx_cpuif_reg_write_one(67,1875
unsigned int nx_cpuif_reg_read_one 120,3536

romboot/src/diskio.h,758
#define _DISKIO20,660
#define _READONLY	22,677
#define _USE_IOCTL	23,721
typedef unsigned char	DSTATUS;26,774
	RES_OK 30,853
	RES_ERROR,31,887
	RES_WRPRT,32,919
	RES_NOTRDY,33,957
	RES_PARERR	34,990
} DRESULT;35,1030
#define STA_NOINIT	49,1339
#define STA_NODISK	50,1392
#define STA_PROTECT	51,1446
#define CTRL_SYNC	57,1556
#define GET_SECTOR_COUNT	58,1613
#define GET_SECTOR_SIZE	59,1674
#define GET_BLOCK_SIZE	60,1701
#define CTRL_POWER	61,1761
#define CTRL_LOCK	62,1783
#define CTRL_EJECT	63,1804
#define MMC_GET_TYPE	65,1848
#define MMC_GET_CSD	66,1873
#define MMC_GET_CID	67,1897
#define MMC_GET_OCR	68,1921
#define MMC_GET_SDSTAT	69,1945
#define ATA_GET_REV	71,1993
#define ATA_GET_MODEL	72,2017
#define ATA_GET_SN	73,2043

romboot/src/iSDHCBOOT.c,1054
#define NX_ASSERT(41,1126
const struct cmu_device_clk sdmmcclk[sdmmcclk48,1239
NX_SDMMC_RegisterSet * const pgSDXCReg[pgSDXCReg64,1722
CBOOL NX_SDMMC_SetClock(72,2020
U32 NX_SDMMC_SendCommandInternal(198,5930
U32 NX_SDMMC_SendStatus(323,10004
U32 NX_SDMMC_SendCommand(414,13336
U32 NX_SDMMC_SendAppCommand(437,13923
CBOOL NX_SDMMC_IdentifyCard(468,14767
#define FAST_BOOT	543,17184
CBOOL NX_SDMMC_SelectCard(665,21276
CBOOL NX_SDMMC_SetCardDetectPullUp(692,22012
CBOOL NX_SDMMC_SetBusWidth(720,22778
CBOOL NX_SDMMC_SetBlockLength(772,24381
CBOOL NX_SDMMC_SelectPartition(807,25286
	#define IMMEDIATE_RESPONSE	814,25443
	#define DEFERRED_RESPONSE	815,25482
CBOOL NX_SDMMC_Init(858,26613
CBOOL NX_SDMMC_Terminate(924,28692
CBOOL NX_SDMMC_Open(959,29656
CBOOL NX_SDMMC_Close(1020,31601
CBOOL NX_SDMMC_ReadSectorData(1033,31954
CBOOL NX_SDMMC_ReadSectors(1147,35490
CBOOL SDMMCBOOT(1287,40695
const union nxpad sdmmcpad[sdmmcpad1449,46196
void NX_SDPADSetALT(1487,46911
void NX_SDPADSetGPIO(1496,47112
U32 iSDXCBOOT(1506,47395

romboot/src/iUSBBOOT.h,9491
#define __NX_OTG_HS_H__24,812
#define CTRUE	26,837
#define CFALSE	27,887
#define VENDORID	29,941
#define PRODUCTID	30,987
#define	HIGH_USB_VER	32,1037
#define	HIGH_MAX_PKT_SIZE_EP0	33,1075
#define	HIGH_MAX_PKT_SIZE_EP1	34,1109
#define	HIGH_MAX_PKT_SIZE_EP2	35,1153
#define	FULL_USB_VER	37,1198
#define	FULL_MAX_PKT_SIZE_EP0	38,1236
#define	FULL_MAX_PKT_SIZE_EP1	39,1287
#define	FULL_MAX_PKT_SIZE_EP2	40,1330
#define RX_FIFO_SIZE	42,1374
#define NPTX_FIFO_START_ADDR	43,1401
#define NPTX_FIFO_SIZE	44,1444
#define PTX_FIFO_SIZE	45,1473
#define	DEVICE_DESCRIPTOR_SIZE	47,1502
#define	CONFIG_DESCRIPTOR_SIZE	48,1539
enum CONFIG_ATTRIBUTES53,1642
	CONF_ATTR_DEFAULT	55,1667
	CONF_ATTR_DEFAULT		= 0x80,x8055,1667
	CONF_ATTR_REMOTE_WAKEUP 56,1695
	CONF_ATTR_REMOTE_WAKEUP 	= 0x20,x2056,1695
	CONF_ATTR_SELFPOWERED	57,1729
	CONF_ATTR_SELFPOWERED		= 0x40x4057,1729
enum ENDPOINT_ATTRIBUTES61,1787
	EP_ADDR_IN	63,1814
	EP_ADDR_IN			= 0x80,x8063,1814
	EP_ADDR_OUT	64,1836
	EP_ADDR_OUT			= 0x00,x0064,1836
	EP_ATTR_CONTROL	66,1860
	EP_ATTR_CONTROL			= 0x00,x0066,1860
	EP_ATTR_ISOCHRONOUS	67,1887
	EP_ATTR_ISOCHRONOUS		= 0x01,x0167,1887
	EP_ATTR_BULK	68,1917
	EP_ATTR_BULK			= 0x02,x0268,1917
	EP_ATTR_INTERRUPT	69,1941
	EP_ATTR_INTERRUPT		= 0x03x0369,1941
enum STANDARD_REQUEST_CODE73,1999
	STANDARD_GET_STATUS	75,2028
	STANDARD_CLEAR_FEATURE	76,2055
	STANDARD_RESERVED_1	77,2085
	STANDARD_SET_FEATURE	78,2112
	STANDARD_RESERVED_2	79,2140
	STANDARD_SET_ADDRESS	80,2167
	STANDARD_GET_DESCRIPTOR	81,2195
	STANDARD_SET_DESCRIPTOR	82,2226
	STANDARD_GET_CONFIGURATION	83,2257
	STANDARD_SET_CONFIGURATION	84,2290
	STANDARD_GET_INTERFACE	85,2323
	STANDARD_SET_INTERFACE	86,2354
	STANDARD_SYNCH_FRAME	87,2385
enum DESCRIPTORTYPE90,2417
	DESCRIPTORTYPE_DEVICE	92,2439
	DESCRIPTORTYPE_CONFIGURATION	93,2468
	DESCRIPTORTYPE_STRING	94,2503
	DESCRIPTORTYPE_INTERFACE	95,2532
	DESCRIPTORTYPE_ENDPOINT	96,2563
#define CONTROL_EP	99,2597
#define BULK_IN_EP	100,2619
#define BULK_OUT_EP	101,2641
struct NX_USB_OTG_GCSR_RegisterSet 107,2690
	volatile U32 GOTGCTL;108,2727
	volatile U32 GOTGINT;109,2799
	volatile U32 GAHBCFG;110,2862
	volatile U32 GUSBCFG;111,2934
	volatile U32 GRSTCTL;112,3006
	volatile U32 GINTSTS;113,3066
	volatile U32 GINTMSK;114,3130
	volatile U32 GRXSTSR;115,3199
	volatile U32 GRXSTSP;116,3274
	volatile U32 GRXFSIZ;117,3348
	volatile U32 GNPTXFSIZ;118,3415
	volatile U32 GNPTXSTS;119,3498
	volatile U32 GReserved0;120,3588
	volatile U32 GReserved1;121,3639
	volatile U32 GReserved2;122,3690
	volatile U32 GUID;123,3741
	volatile U32 GSNPSID;124,3795
	volatile U32 GHWCFG1;125,3856
	volatile U32 GHWCFG2;126,3921
	volatile U32 GHWCFG3;127,3986
	volatile U32 GHWCFG4;128,4051
	volatile U32 GLPMCFG;129,4116
	volatile U32 HPTXFSIZ;131,4251
	volatile U32 DIEPTXF[DIEPTXF132,4334
struct NX_USB_OTG_Host_Channel_RegisterSet 136,4499
	volatile U32 HCCHAR;137,4544
	volatile U32 HCSPLT;138,4623
	volatile U32 HCINT;139,4700
	volatile U32 HCINTMSK;140,4772
	volatile U32 HCTSIZ;141,4852
	volatile U32 HCDMA;142,4929
	volatile U32 HCReserved[HCReserved143,5003
struct NX_USB_OTG_HMCSR_RegisterSet 145,5063
	volatile U32 HCFG;146,5101
	volatile U32 HFIR;147,5166
	volatile U32 HFNUM;148,5232
	volatile U32 HReserved0;149,5318
	volatile U32 HPTXSTS;150,5369
	volatile U32 HAINT;151,5459
	volatile U32 HAINTMSK;152,5534
	volatile U32 HPRT;154,5689
	struct NX_USB_OTG_Host_Channel_RegisterSet HCC[HCC156,5836
struct NX_USB_OTG_Device_EPI_RegisterSet 160,5976
	volatile U32 DIEPCTL;161,6019
	volatile U32 DReserved0;162,6105
	volatile U32 DIEPINT;163,6156
	volatile U32 DReserved1;164,6233
	volatile U32 DIEPTSIZ;165,6284
	volatile U32 DIEPDMA;166,6366
	volatile U32 DTXFSTS;167,6445
	volatile U32 DIEPDMAB;168,6534
struct NX_USB_OTG_Device_EPO_RegisterSet 170,6624
	volatile U32 DOEPCTL;171,6667
	volatile U32 DReserved0;172,6754
	volatile U32 DOEPINT;173,6805
	volatile U32 DReserved1;174,6882
	volatile U32 DOEPTSIZ;175,6933
	volatile U32 DOEPDMA;176,7015
	volatile U32 DReserved2;177,7094
	volatile U32 DOEPDMAB;178,7145
struct NX_USB_OTG_DMCSR_RegisterSet 180,7235
	volatile U32 DCFG;181,7273
	volatile U32 DCTL;182,7340
	volatile U32 DSTS;183,7401
	volatile U32 DReserved0;184,7461
	volatile U32 DIEPMSK;185,7512
	volatile U32 DOEPMSK;186,7602
	volatile U32 DAINT;187,7693
	volatile U32 DAINTMSK;188,7771
	volatile U32 DReserved1;189,7857
	volatile U32 DReserved2;190,7908
	volatile U32 DVBUSDIS;191,7959
	volatile U32 DVBUSPULSE;192,8036
	volatile U32 DTHRCTL;193,8112
	volatile U32 DIEPEMPMSK;194,8186
	volatile U32 DReserved3;195,8282
	volatile U32 DReserved4;196,8333
	volatile U32 DReserved5[DReserved5197,8384
	volatile U32 DReserved6[DReserved6198,8448
	volatile U32 DReserved7[DReserved7199,8512
	struct NX_USB_OTG_Device_EPI_RegisterSet DEPIR[DEPIR200,8576
	struct NX_USB_OTG_Device_EPO_RegisterSet DEPOR[DEPOR201,8649
struct NX_USB_OTG_PHYCTRL_RegisterSet204,8726
	volatile U32 PHYPOR;207,8828
	volatile U32 VBUSINTENB;208,8863
	volatile U32 VBUSPEND;209,8901
	volatile U32 TESTPARM3;210,8938
	volatile U32 TESTPARM4;211,8976
	volatile U32 LINKCTL;212,9014
	volatile U32 TESTPARM6;213,9050
	volatile U32 TESTPARM7;214,9088
	volatile U32 TESTPARM8;215,9126
	volatile U32 TESTPARM9;216,9164
struct NX_USB_OTG_IFCLK_RegisterSet219,9275
	volatile U32 IFCLK_MODE;222,9377
	volatile U32 IFCLKGEN;223,9416
struct NX_USB_OTG_RegisterSet226,9518
	struct NX_USB_OTG_GCSR_RegisterSet  GCSR;228,9550
	struct NX_USB_OTG_HMCSR_RegisterSet HCSR;229,9615
	struct NX_USB_OTG_DMCSR_RegisterSet DCSR;230,9680
	volatile U32 PCGCCTL;232,9819
	volatile U32 EPFifo[EPFifo234,9977
#define WkUpInt	242,10414
#define OEPInt	243,10442
#define IEPInt	244,10468
#define EnumDone	245,10494
#define USBRst	246,10521
#define USBSusp	247,10547
#define RXFLvl	248,10574
#define B_SESSION_VALID	251,10620
#define A_SESSION_VALID	252,10656
#define PTXFE_HALF	255,10713
#define PTXFE_ZERO	256,10741
#define NPTXFE_HALF	257,10769
#define NPTXFE_ZERO	258,10798
#define MODE_SLAVE	259,10827
#define MODE_DMA	260,10855
#define BURST_SINGLE	261,10881
#define BURST_INCR	262,10911
#define BURST_INCR4	263,10939
#define BURST_INCR8	264,10968
#define BURST_INCR16	265,10997
#define GBL_INT_UNMASK	266,11027
#define GBL_INT_MASK	267,11059
#define AHB_MASTER_IDLE	270,11110
#define CORE_SOFT_RESET	271,11145
#define INT_RESUME	274,11241
#define INT_DISCONN	275,11271
#define INT_CONN_ID_STS_CNG	276,11303
#define INT_OUT_EP	277,11342
#define INT_IN_EP	278,11373
#define INT_ENUMDONE	279,11403
#define INT_RESET	280,11436
#define INT_SUSPEND	281,11466
#define INT_TX_FIFO_EMPTY	282,11498
#define INT_RX_FIFO_NOT_EMPTY	283,11534
#define INT_SOF	284,11574
#define INT_DEV_MODE	285,11602
#define INT_HOST_MODE	286,11634
#define GLOBAL_OUT_NAK	289,11695
#define OUT_PKT_RECEIVED	290,11730
#define OUT_TRNASFER_COMPLETED	291,11766
#define SETUP_TRANSACTION_COMPLETED	292,11808
#define SETUP_PKT_RECEIVED	293,11854
#define NORMAL_OPERATION	296,11935
#define SOFT_DISCONNECT	297,11970
#define INT_IN_EP0	300,12064
#define INT_IN_EP1	301,12094
#define INT_IN_EP3	302,12124
#define INT_OUT_EP0	303,12154
#define INT_OUT_EP2	304,12186
#define INT_OUT_EP4	305,12218
#define DEPCTL_EPENA	308,12289
#define DEPCTL_EPDIS	309,12323
#define DEPCTL_SNAK	310,12356
#define DEPCTL_CNAK	311,12388
#define DEPCTL_STALL	312,12420
#define DEPCTL_ISO_TYPE	313,12453
#define DEPCTL_BULK_TYPE	314,12505
#define DEPCTL_INTR_TYPE	315,12550
#define DEPCTL_USBACTEP	316,12600
#define EPEN_CNAK_EP0_64 319,12686
#define EPEN_CNAK_EP0_8 322,12807
#define BACK2BACK_SETUP_RECEIVED	325,12907
#define INTKN_TXFEMP	326,12949
#define NON_ISO_IN_EP_TIMEOUT	327,12981
#define CTRL_OUT_EP_SETUP_PHASE_DONE	328,13021
#define AHB_ERROR	329,13067
#define TRANSFER_DONE	330,13096
	U8 bmRequestType;334,13148
	U8 bRequest;335,13167
	U16 wValue;336,13181
	U16 wIndex;337,13194
	U16 wLength;338,13207
} SetupPacket;339,13221
	USB_HIGH,342,13252
	USB_FULL,343,13263
	USB_LOW344,13274
} USB_SPEED;346,13300
	EP_TYPE_CONTROL,349,13329
	EP_TYPE_ISOCHRONOUS,350,13347
	EP_TYPE_BULK,351,13369
	EP_TYPE_INTERRUPT352,13384
} EP_TYPE;353,13403
enum EP0_STATE 357,13484
	EP0_STATE_INIT	358,13501
	EP0_STATE_GET_DSCPT	359,13524
	EP0_STATE_GET_INTERFACE	360,13551
	EP0_STATE_GET_CONFIG	361,13582
	EP0_STATE_GET_STATUS	362,13610
typedef struct __attribute__((aligned(sizeof(U8*)))) tag_USBBOOTSTATUS 365,13641
	U8		*RxBuffAddr;RxBuffAddr366,13714
	U8		*RxBuffAddr_save;RxBuffAddr_save367,13732
	const U8	* DevDesc;368,13755
	const U8	* ConfigDesc;369,13776
	U8*		Current_ptr;371,13801
	U8*		up_ptr;372,13820
	U8*		up_addr;373,13834
	volatile CBOOL	bDownLoading;375,13850
	CBOOL		bHeaderReceived;376,13880
	CBOOL		bRSAKeyReceived;377,13905
	S32		iRxSize;378,13930
	S32		iRxSize_save;379,13945
	S32		iRxHeaderSize;380,13965
	U32		ep0_state;382,13987
	USB_SPEED	speed;383,14004
	U32		ctrl_max_pktsize;384,14022
	U32		bulkin_max_pktsize;385,14046
	U32		bulkout_max_pktsize;386,14072
	U32		Current_Fifo_Size;388,14100
	U32		Remain_size;389,14125
	U32		up_size;391,14145
	U32		AESCBC_IV[AESCBC_IV393,14161
	U8		CurConfig;395,14182
	U8		CurInterface;396,14198
	U8		CurSetting;397,14217
	U8		__Reserved;398,14234
		HSDevDesc[HSDevDesc401,14285
		FSDevDesc[FSDevDesc403,14355
} USBBOOTSTATUS;404,14392

romboot/src/fnptr.h,3068
#define __FNPTR_H__38,823
	struct nx_bootmm *const (*pbm)pbm41,860
	void (*printchar)printchar46,1077
	int (*prints)prints47,1111
	int (*printi)printi48,1160
	int (*print)print49,1215
	int (*_dprintf)_dprintf50,1262
        void (*kputs)kputs52,1305
        void (*_dprintf)_dprintf53,1342
	CBOOL (*DebugInit)DebugInit56,1424
	void (*udelay)udelay59,1466
	void *(*nx_memcpy)nx_memcpy60,1497
	void *(*nx_memset)nx_memset61,1563
	int (*nx_memcmp)nx_memcmp62,1618
	void (*__div0)__div064,1697
	void (*GPIOSetAltFunction)GPIOSetAltFunction67,1732
	void (*GPIOSetDrvSt)GPIOSetDrvSt68,1801
	void (*GPIOSetPullup)GPIOSetPullup69,1875
	void (*GPIOReleasePAD)GPIOReleasePAD70,1944
	void (*setpad)setpad71,1995
  	void (*setcpuclock)setcpuclock73,2077
  	void (*setsystemclock)setsystemclock74,2122
  	void (*setdeviceclock)setdeviceclock75,2170
	const unsigned char (*gs_DevDescFS)gs_DevDescFS80,2417
	const unsigned char (*gs_DevDescHS)gs_DevDescHS81,2457
	const unsigned char (*gs_ConfigDescFS)gs_ConfigDescFS82,2497
	const unsigned char (*gs_ConfigDescHS)gs_ConfigDescHS83,2540
	void (*nx_usb_write_in_fifo)nx_usb_write_in_fifo84,2583
	void (*nx_usb_read_out_fifo)nx_usb_read_out_fifo85,2650
	void (*nx_usb_ep0_int_hndlr)nx_usb_ep0_int_hndlr86,2717
	void (*nx_usb_transfer_ep0)nx_usb_transfer_ep087,2765
	void (*nx_usb_int_bulkin)nx_usb_int_bulkin88,2812
	void (*nx_usb_int_bulkout)nx_usb_int_bulkout89,2857
	void (*nx_usb_reset)nx_usb_reset90,2931
	int (*nx_usb_set_init)nx_usb_set_init91,2971
	void (*nx_usb_pkt_receive)nx_usb_pkt_receive92,3013
	void (*nx_usb_transfer)nx_usb_transfer93,3073
	void (*nx_udc_int_hndlr)nx_udc_int_hndlr94,3116
	int (*iUSBBOOT)iUSBBOOT95,3174
	int (*NX_SDMMC_SetClock)NX_SDMMC_SetClock100,3372
	unsigned int (*NX_SDMMC_SendCommandInternal)NX_SDMMC_SendCommandInternal101,3436
	unsigned int (*NX_SDMMC_SendStatus)NX_SDMMC_SendStatus102,3521
	unsigned int (*NX_SDMMC_SendCommand)NX_SDMMC_SendCommand103,3577
	unsigned int (*NX_SDMMC_SendAppCommand)NX_SDMMC_SendAppCommand104,3654
	int (*NX_SDMMC_IdentifyCard)NX_SDMMC_IdentifyCard105,3734
	int (*NX_SDMMC_SelectCard)NX_SDMMC_SelectCard106,3783
	int (*NX_SDMMC_SetCardDetectPullUp)NX_SDMMC_SetCardDetectPullUp107,3830
	int (*NX_SDMMC_SetBusWidth)NX_SDMMC_SetBusWidth108,3891
	int (*NX_SDMMC_SetBlockLength)NX_SDMMC_SetBlockLength109,3953
	int (*NX_SDMMC_Init)NX_SDMMC_Init110,4018
	int (*NX_SDMMC_Terminate)NX_SDMMC_Terminate111,4059
	int (*NX_SDMMC_Open)NX_SDMMC_Open112,4105
	int (*NX_SDMMC_Close)NX_SDMMC_Close113,4160
	int (*NX_SDMMC_ReadSectorData)NX_SDMMC_ReadSectorData114,4202
	int (*NX_SDMMC_ReadSectors)NX_SDMMC_ReadSectors115,4283
	int (*SDMMCBOOT)SDMMCBOOT116,4375
	void (*NX_SDPADSetALT)NX_SDPADSetALT117,4426
	void (*NX_SDPADSetGPIO)NX_SDPADSetGPIO118,4465
	unsigned int (*iSDXCBOOT)iSDXCBOOT119,4505
	const unsigned int (*iv)iv122,4610
	const unsigned int (*(*pbootkeyhash)pbootkeyhash123,4639
	unsigned int (*iROMBOOT)iROMBOOT124,4685
} NXBL0FN;125,4726

romboot/src/printf.h,29
#define __NX_PRINTF__17,511

romboot/src/libplat.h,252
#define __LIBPLAT_H__17,529
struct nxpadi 29,841
	unsigned int alt:alt30,857
	unsigned int pin:pin31,901
	unsigned int grp:grp32,952
	unsigned int flag:flag33,1001
union nxpad 36,1068
	unsigned int padd;37,1082
	struct nxpadi padi;38,1102

romboot/src/iUSBBOOT.c,818
#define NX_ASSERT(37,1086
#define DBGMSG(50,1283
struct NX_USB_OTG_RegisterSet * const pUOReg 52,1306
	gs_DevDescFS[gs_DevDescFS56,1474
	gs_DevDescHS[gs_DevDescHS79,2300
	gs_ConfigDescFS[gs_ConfigDescFS103,3125
	gs_ConfigDescHS[gs_ConfigDescHS151,5305
void nx_usb_write_in_fifo(199,7449
void nx_usb_read_out_fifo(207,7657
void nx_usb_ep0_int_hndlr(215,7820
void nx_usb_transfer_ep0(352,11453
void nx_usb_int_bulkin(420,13450
void nx_usb_int_bulkout(468,14868
void nx_usb_reset(611,18984
S32 nx_usb_set_init(647,19862
void nx_usb_pkt_receive(728,22560
void nx_usb_transfer(763,23641
void nx_udc_int_hndlr(813,24953
struct NX_PBI_RegisterSet * const pPBI 869,26230
struct NX_CMU_RegisterSet * const pCMUUSB 872,26378
const struct cmu_device_clk usbclk[usbclk874,26501
CBOOL iUSBBOOT(897,27057

romboot/src/libplat.c,539
#define CNTSPEED	32,800
#define CLKCNTUS	35,944
void udelay(37,998
struct NX_GPIO (*const pGPIOReg)60,1548
struct NX_ALIVE_RegisterSet * const pAlive 61,1624
struct NX_GPIO (*const pGPIOReg)64,1740
struct NX_ALIVE_RegisterSet * const pAlive 65,1827
void GPIOReleasePAD(68,1944
void GPIOSetAltFunction(72,2065
void GPIO_SetIO(86,2425
void GPIOSetDrvSt(97,2701
void GPIOSetPullup(120,3396
void setpad(143,4123
void *nx_memcpy(nx_memcpy160,4571
void *nx_memset(nx_memset171,4720
int nx_memcmp(179,4837
void __div0(191,5030

test/riscv/kprintf.c,74
static inline void _kputs(8,128
void kputs(15,226
void _dprintf(26,361

test/riscv/include/qemu_platform.h,1508
#define _NEXELL_PLATFORM_H4,64
  #define MCAUSE_INT 11,206
  #define MCAUSE_CAUSE 12,248
   #define MCAUSE_INT 14,296
   #define MCAUSE_CAUSE 15,347
#define MASKROM_MEM_ADDR 23,603
#define MASKROM_MEM_SIZE 24,643
#define MEMORY_MEM_ADDR 25,684
#define MEMORY_MEM_SIZE 26,727
#define UART_CTRL_ADDR 27,770
#define UART_CTRL_SIZE 28,857
#define _REG64(34,931
#define _REG32(35,988
#define _REG16(36,1045
#define SET_BITS(40,1285
#define AXI_PCIE_HOST_1_00_A_REG(41,1386
#define CLINT_REG(42,1474
#define DEBUG_REG(43,1532
#define ERROR_REG(44,1590
#define GPIO_REG(45,1648
#define MASKROM_REG(46,1704
#define MEMORY_REG(47,1766
#define PLIC_REG(48,1826
#define SPI_REG(49,1882
#define TEST_REG(50,1936
#define UART_REG(51,1992
#define AXI_PCIE_HOST_1_00_A_REG64(52,2048
#define CLINT_REG64(53,2138
#define DEBUG_REG64(54,2198
#define ERROR_REG64(55,2258
#define GPIO_REG64(56,2318
#define MASKROM_REG64(57,2376
#define MEMORY_REG64(58,2440
#define PLIC_REG64(59,2502
#define SPI_REG64(60,2560
#define TEST_REG64(61,2616
#define UART_REG64(62,2674
#define PHY_BASEADDR_DDR0_MODULE 65,2734
#define PHY_BASEADDR_DDR_MODULE 66,2778
#define PHY_BASEADDR_UART0_MODULE 68,2822
#define PHY_BASEADDR_UART_MODULE 69,2867
#define PHY_BASEADDR_UART1_MODULE 70,2911
#define PHY_BASEADDR_UART2_MODULE 71,2956
#define PHY_BASEADDR_UART3_MODULE 72,3001
#define PHY_BASEADDR_UART4_MODULE 73,3046
#define PHY_BASEADDR_UART5_MODULE 74,3091
#define PHY_BASEADDR_UART6_MODULE 75,3136

test/riscv/include/kprintf.h,247
#define _KPRINTF_H3,55
#define REG32(8,123
    #define UART_NUM 12,202
  #define _CONCAT3(15,235
  #define _UART_CTRL_ADDR(16,275
  #define UART_CTRL_ADDR 17,348
static volatile uint32_t * const uart 19,406
static inline void kputc(21,473

test/riscv/include/const.h,154
#define _NEXELL_CONST_H5,96
#define _AC(8,142
#define _AT(9,168
#define _AC(11,200
#define _AT(12,231
#define _BITUL(15,292
#define _BITULL(16,335

test/riscv/include/uart.h,429
#define _NEXELL_UART_H4,60
#define UART_REG_TXFIFO 7,107
#define UART_REG_RXFIFO 8,144
#define UART_REG_TXCTRL 9,181
#define UART_REG_RXCTRL 10,218
#define UART_REG_IE 11,255
#define UART_REG_IP 12,292
#define UART_REG_DIV 13,329
#define UART_TXEN 16,389
#define UART_TXNSTOP 17,425
#define UART_TXWM(18,461
#define UART_RXEN 21,539
#define UART_RXWM(22,575
#define UART_IP_TXWM 25,649
#define UART_IP_RXWM 26,685

test/riscv/test.c,15
int main(3,30

test/usbread/pc/usbtest.c,137
int main(23,425
static usb_dev_handle *get_usb_dev_handle(get_usb_dev_handle53,1005
int send_data(82,1552
int receive_data(119,2326

test/usbread/device/prototype/module/nx_spdifrx.c,3198
	struct NX_SPDIFRX_RegisterSet *pRegister;pRegister22,678
} __g_ModuleVariables[__g_ModuleVariables24,722
CBOOL	NX_SPDIFRX_Initialize(35,1186
U32		NX_SPDIFRX_GetNumberOfModule(59,1625
U32		NX_SPDIFRX_GetPhysicalAddress(72,2032
U32 NX_SPDIFRX_GetResetNumber 86,2393
U32 NX_SPDIFRX_GetNumberOfReset(101,2769
U32		NX_SPDIFRX_GetSizeOfRegisterSet(111,3030
void	NX_SPDIFRX_SetBaseAddress(123,3388
void*	NX_SPDIFRX_GetBaseAddress(137,3872
CBOOL	NX_SPDIFRX_OpenModule(151,4356
CBOOL	NX_SPDIFRX_CloseModule(174,5111
CBOOL	NX_SPDIFRX_CheckBusy(197,5829
CBOOL	NX_SPDIFRX_CanPowerDown(211,6321
U32		NX_SPDIFRX_GetInterruptNumber(226,6784
void	NX_SPDIFRX_SetInterruptEnable(247,7420
CBOOL	NX_SPDIFRX_GetInterruptEnable(278,8476
CBOOL	NX_SPDIFRX_GetInterruptPending(297,9195
void	NX_SPDIFRX_ClearInterruptPending(315,9822
void	NX_SPDIFRX_SetInterruptEnableAll(339,10655
CBOOL	NX_SPDIFRX_GetInterruptEnableAll(367,11475
CBOOL	NX_SPDIFRX_GetInterruptPendingAll(390,12195
void	NX_SPDIFRX_ClearInterruptPendingAll(412,12789
U32		NX_SPDIFRX_GetInterruptPendingNumber(437,13619
U32		NX_SPDIFRX_GetDMAIndex(466,14470
U32		NX_SPDIFRX_GetDMABusWidth(475,14700
void	NX_SPDIFRX_SetCPUHeader(492,15170
CBOOL	NX_SPDIFRX_GetCPUHeader(516,15991
void	NX_SPDIFRX_SetDecreseRate(539,16710
U8		NX_SPDIFRX_GetDecreseRate(563,17468
void	NX_SPDIFRX_SetUserDataFill(585,18141
CBOOL		NX_SPDIFRX_GetUserDataFill(609,18945
void	NX_SPDIFRX_SetCaptureUserData(633,19756
CBOOL	NX_SPDIFRX_GetCaptureUserData(657,20571
void	NX_SPDIFRX_SetPhaseDetect(679,21263
CBOOL	NX_SPDIFRX_GetPhaseDetect(703,22064
void	NX_SPDIFRX_SetDecodeEnable(725,22737
CBOOL	NX_SPDIFRX_GetDecodeEnable(749,23555
CBOOL	NX_SPDIFRX_GetLock(770,24206
void	NX_SPDIFRX_ResetFIFO(792,24883
void	NX_SPDIFRX_SetSampleOffset(821,25925
NX_SPDIFRX_SAMPLEOFFSET		NX_SPDIFRX_GetSampleOffset(848,26915
void	NX_SPDIFRX_SetDMADataOnly(870,27629
CBOOL	NX_SPDIFRX_GetDMADataOnly(894,28444
void	NX_SPDIFRX_SetDMADataSwap(918,29195
CBOOL	NX_SPDIFRX_GetDMADataSwap(943,30091
void	NX_SPDIFRX_Set_SPDCTRL(961,30724
U32		NX_SPDIFRX_Get_SPDCTRL(968,30984
void	NX_SPDIFRX_Set_SPDENBIRQ(976,31240
U32		NX_SPDIFRX_Get_SPDENBIRQ(983,31504
U32		NX_SPDIFRX_Get_REGUSERA0(991,31764
U32		NX_SPDIFRX_Get_REGUSERA1(998,32020
U32		NX_SPDIFRX_Get_REGUSERA2(1005,32276
U32		NX_SPDIFRX_Get_REGUSERA3(1012,32532
U32		NX_SPDIFRX_Get_REGUSERA4(1019,32788
U32		NX_SPDIFRX_Get_REGUSERA5(1026,33044
U32		NX_SPDIFRX_Get_REGUSERB0(1033,33300
U32		NX_SPDIFRX_Get_REGUSERB1(1040,33556
U32		NX_SPDIFRX_Get_REGUSERB2(1047,33812
U32		NX_SPDIFRX_Get_REGUSERB3(1054,34068
U32		NX_SPDIFRX_Get_REGUSERB4(1061,34324
U32		NX_SPDIFRX_Get_REGUSERB5(1068,34580
U32		NX_SPDIFRX_Get_REGSTATA0(1075,34836
U32		NX_SPDIFRX_Get_REGSTATA1(1082,35092
U32		NX_SPDIFRX_Get_REGSTATA2(1089,35348
U32		NX_SPDIFRX_Get_REGSTATA3(1096,35604
U32		NX_SPDIFRX_Get_REGSTATA4(1103,35860
U32		NX_SPDIFRX_Get_REGSTATA5(1110,36116
U32		NX_SPDIFRX_Get_REGSTATB0(1117,36372
U32		NX_SPDIFRX_Get_REGSTATB1(1124,36628
U32		NX_SPDIFRX_Get_REGSTATB2(1131,36884
U32		NX_SPDIFRX_Get_REGSTATB3(1138,37140
U32		NX_SPDIFRX_Get_REGSTATB4(1145,37396
U32		NX_SPDIFRX_Get_REGSTATB5(1152,37652

test/usbread/device/prototype/module/nx_dma.c,1253
	struct NX_DMA_RegisterSet *pRegister;pRegister28,916
} __g_ModuleVariables[__g_ModuleVariables29,955
CBOOL   NX_DMA_Initialize(37,1245
U32     NX_DMA_GetNumberOfModule(64,2157
U32     NX_DMA_GetPhysicalAddress(82,2880
U32     NX_DMA_GetSizeOfRegisterSet(103,3638
void    NX_DMA_SetBaseAddress(118,4232
void*    NX_DMA_GetBaseAddress(134,4919
CBOOL   NX_DMA_OpenModule(151,5655
CBOOL   NX_DMA_CloseModule(170,6419
CBOOL   NX_DMA_CheckBusy(194,7349
U32     NX_DMA_GetInterruptNumber(207,7611
void    NX_DMA_SetInterruptEnable(236,8823
CBOOL   NX_DMA_GetInterruptEnable(279,10837
CBOOL   NX_DMA_GetInterruptPending(319,12468
void    NX_DMA_ClearInterruptPending(354,13834
void    NX_DMA_SetInterruptEnableAll(385,15329
CBOOL   NX_DMA_GetInterruptEnableAll(429,17267
CBOOL   NX_DMA_GetInterruptPendingAll(447,18183
void    NX_DMA_ClearInterruptPendingAll(479,19337
U32     NX_DMA_GetInterruptPendingNumber(505,20556
#define NX_DMA_DEBUG	528,21329
void    NX_DMA_SetControl(531,21354
void    NX_DMA_Configuration(602,24283
void    NX_DMA_SetAttribute(648,26431
void*     NX_DMA_Build_LLI(666,26972
void    NX_DMA_Transfer(773,31300
void    NX_DMA_Run(817,33232
U32 NX_DMA_CheckRunning 847,34518
void    NX_DMA_Stop 896,36837

test/usbread/device/prototype/module/nx_ac97.h,1347
#define _NX_AC97_H19,630
struct NX_AC97_RegisterSet34,1102
	volatile U32 GLBCTRL;36,1131
	volatile U32 GLBSTAT;37,1195
	volatile U32 CODEC_CMD;38,1258
	volatile U32 CODEC_STAT;39,1326
	volatile U32 PCMADDR;40,1390
	volatile U32 MICADDR;41,1471
	volatile U32 PCMDATA;42,1548
	volatile U32 MICDATA;43,1626
	NX_AC97_CODEC_RDY	51,1882
	NX_AC97_PCMOUT_OVR_INTR	52,1935
	NX_AC97_PCMIN_OVR_INTR	53,2006
	NX_AC97_MICIN_OVR_INTR	54,2074
	NX_AC97_PCMOUT_THRS_INTR	55,2142
	NX_AC97_PCMIN_THRS_INTR	56,2214
	NX_AC97_MICIN_THRS_INTR	57,2285
	NX_AC97_USE_AC_LINK	62,2367
	NX_AC97_USE_AC_LINK		= 1UL<UL62,2367
	NX_AC97_AC_LINK_ON	63,2439
	NX_AC97_AC_LINK_ON		= 1UL<UL63,2439
	NX_AC97_WARM_RESET	64,2486
	NX_AC97_WARM_RESET		= 1UL<UL64,2486
	NX_AC97_COLD_RESET	65,2533
	NX_AC97_COLD_RESET		= 1UL<UL65,2533
	NX_AC97_MICIN_MODE	70,2590
	NX_AC97_PCMIN_MODE	71,2634
	NX_AC97_PCMOUT_MODE	72,2678
	NX_AC97_CTRL_MICIN_OFFSET	77,2735
	NX_AC97_CTRL_PCMIN_OFFSET	78,2788
	NX_AC97_CTRL_PCMOUT_OFFSET	79,2842
	NX_AC97_CH_TR_MODE_OFF	84,2908
	NX_AC97_CH_TR_MODE_PIO	85,2970
	NX_AC97_CH_TR_MODE_DMA	86,3032
	NX_AC97_CTRL_STATE_IDLE	91,3105
	NX_AC97_CTRL_STATE_INIT	92,3169
	NX_AC97_CTRL_STATE_RDY	93,3233
	NX_AC97_CTRL_STATE_ACT	94,3297
	NX_AC97_CTRL_STATE_LP	95,3362
	NX_AC97_CTRL_STATE_WRM	96,3429
	NX_AC97_CTRL_STATE_MSK	97,3498

test/usbread/device/prototype/module/nx_sdmmc.h,6759
#define __NX_SDMMC_H__19,594
    struct  NX_SDMMC_RegisterSet40,1142
        volatile U32    CTRL;43,1210
        volatile U32    PWREN;44,1334
        volatile U32    CLKDIV;45,1458
        volatile U32    CLKSRC;46,1582
        volatile U32    CLKENA;47,1706
        volatile U32    TMOUT;48,1830
        volatile U32    CTYPE;49,1954
        volatile U32    BLKSIZ;50,2078
        volatile U32    BYTCNT;51,2202
        volatile U32    INTMASK;52,2326
        volatile U32    CMDARG;53,2450
        volatile U32    CMD;54,2574
        volatile U32    RESP0;55,2698
        volatile U32    RESP1;56,2822
        volatile U32    RESP2;57,2946
        volatile U32    RESP3;58,3070
        volatile U32    MINTSTS;59,3194
        volatile U32    RINTSTS;60,3318
        volatile U32    STATUS;61,3442
        volatile U32    FIFOTH;62,3566
        volatile U32    CDETECT;63,3690
        volatile U32    WRTPRT;64,3814
        volatile U32    GPIO;65,3938
        volatile U32    TCBCNT;66,4062
        volatile U32    TBBCNT;67,4186
        volatile U32    DEBNCE;68,4310
        volatile U32    USRID;69,4434
        volatile U32    VERID;70,4558
        volatile U32    HCON;71,4682
        volatile U32    UHS_REG;72,4806
        volatile U32    RSTn;73,4888
        volatile U32    _Reserved0;74,4977
        volatile U32    BMOD;75,5040
        volatile U32    PLDMND;76,5123
        volatile U32    DBADDR;77,5209
        volatile U32    IDSTS;78,5312
        volatile U32    IDINTEN;79,5407
        volatile U32    DSCADDR;80,5512
        volatile U32    BUFADDR;81,5618
        volatile U8     _Reserved1[_Reserved182,5726
        volatile U32    CARDTHRCTL;83,5811
        volatile U32    BACKEND_POWER;84,5903
        volatile U32    UHS_REG_EXT;85,5983
        volatile U32    EMMC_DDR_REG;86,6071
        volatile U32    ENABLE_SHIFT;87,6182
        volatile U32    CLKCTRL;88,6276
        volatile U8     _Reserved2[_Reserved289,6387
        volatile U32    DATA;90,6458
    struct strNxSdmmcBiu94,6562
        volatile U32    CTRL;96,6593
        volatile U32    BSIZE;97,6623
        volatile U32    BADDR;98,6654
        struct strNxSdmmcBiu *Next;Next99,6685
    typedef struct strNxSdmmcBiu    NX_SDMMC_BIU;102,6729
        CBOOL   OWN;107,6838
        CBOOL   IntDisable;108,6859
        U32     BuffAddr;109,6887
        U32     DataSize;110,6913
    } NX_SDMMC_BIUConfig;111,6939
    enum    NX_SDMMC_INT114,7023
        NX_SDMMC_INT_SDIO 116,7054
        NX_SDMMC_INT_EBE 118,7185
        NX_SDMMC_INT_ACD 125,7830
        NX_SDMMC_INT_SBE 128,8114
        NX_SDMMC_INT_HLE 131,8398
        NX_SDMMC_INT_FRUN 139,9227
        NX_SDMMC_INT_HTO 145,9777
        NX_SDMMC_INT_DRTO 159,11251
        NX_SDMMC_INT_RTO 162,11497
        NX_SDMMC_INT_DCRC 166,11897
        NX_SDMMC_INT_RCRC 168,12079
        NX_SDMMC_INT_RXDR 170,12260
        NX_SDMMC_INT_TXDR 178,12892
        NX_SDMMC_INT_DTO 189,13746
        NX_SDMMC_INT_CD 199,14698
        NX_SDMMC_INT_RE 202,14977
        NX_SDMMC_INT_CDET 207,15337
    enum    NX_SDMMC_CMDFLAG211,15458
        NX_SDMMC_CMDFLAG_STARTCMD 213,15493
        NX_SDMMC_CMDFLAG_STARTCMD           = 1UL<UL213,15493
        NX_SDMMC_CMDFLAG_USE_HOLD 217,15948
        NX_SDMMC_CMDFLAG_USE_HOLD           = 1UL<UL217,15948
        NX_SDMMC_CMDFLAG_VOLT_SWITCH 220,16263
        NX_SDMMC_CMDFLAG_VOLT_SWITCH        = 1UL<UL220,16263
        NX_SDMMC_CMDFLAG_BOOT_MODE 221,16344
        NX_SDMMC_CMDFLAG_BOOT_MODE          = 1UL<UL221,16344
        NX_SDMMC_CMDFLAG_DISABLE_BOOT 222,16415
        NX_SDMMC_CMDFLAG_DISABLE_BOOT       = 1UL<UL222,16415
        NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK 223,16489
        NX_SDMMC_CMDFLAG_EXPECT_BOOT_ACK    = 1UL<UL223,16489
        NX_SDMMC_CMDFLAG_ENABLE_BOOT 224,16566
        NX_SDMMC_CMDFLAG_ENABLE_BOOT        = 1UL<UL224,16566
        NX_SDMMC_CMDFLAG_CCS_EXPECTED 225,16639
        NX_SDMMC_CMDFLAG_CCS_EXPECTED       = 1UL<UL225,16639
        NX_SDMMC_CMDFLAG_READ_CEATA 226,16713
        NX_SDMMC_CMDFLAG_READ_CEATA         = 1UL<UL226,16713
        NX_SDMMC_CMDFLAG_UPDATECLKONLY 227,16785
        NX_SDMMC_CMDFLAG_UPDATECLKONLY      = 1UL<UL227,16785
        NX_SDMMC_CMDFLAG_CARD_NUMBER 234,17628
        NX_SDMMC_CMDFLAG_CARD_NUMBER        = 1UL<UL234,17628
        NX_SDMMC_CMDFLAG_SENDINIT 235,17709
        NX_SDMMC_CMDFLAG_SENDINIT           = 1UL<UL235,17709
        NX_SDMMC_CMDFLAG_STOPABORT 240,18325
        NX_SDMMC_CMDFLAG_STOPABORT          = 1UL<UL240,18325
        NX_SDMMC_CMDFLAG_WAITPRVDAT 245,18953
        NX_SDMMC_CMDFLAG_WAITPRVDAT         = 1UL<UL245,18953
        NX_SDMMC_CMDFLAG_SENDAUTOSTOP 248,19333
        NX_SDMMC_CMDFLAG_SENDAUTOSTOP       = 1UL<UL248,19333
        NX_SDMMC_CMDFLAG_BLOCK 258,20496
        NX_SDMMC_CMDFLAG_BLOCK              = 0UL<UL258,20496
        NX_SDMMC_CMDFLAG_STREAM 259,20632
        NX_SDMMC_CMDFLAG_STREAM             = 1UL<UL259,20632
        NX_SDMMC_CMDFLAG_TXDATA 260,20769
        NX_SDMMC_CMDFLAG_TXDATA             = 3UL<UL260,20769
        NX_SDMMC_CMDFLAG_RXDATA 261,20901
        NX_SDMMC_CMDFLAG_RXDATA             = 1UL<UL261,20901
        NX_SDMMC_CMDFLAG_CHKRSPCRC 262,21034
        NX_SDMMC_CMDFLAG_CHKRSPCRC          = 1UL<UL262,21034
        NX_SDMMC_CMDFLAG_SHORTRSP 266,21471
        NX_SDMMC_CMDFLAG_SHORTRSP           = 1UL<UL266,21471
        NX_SDMMC_CMDFLAG_LONGRSP 267,21630
        NX_SDMMC_CMDFLAG_LONGRSP            = 3UL<UL267,21630
        NX_SDMMC_CMDFSM_IDLE 273,21883
        NX_SDMMC_CMDFSM_SENDINIT 274,21942
        NX_SDMMC_CMDFSM_TXCMDSTART 275,22015
        NX_SDMMC_CMDFSM_TXCMDTX 276,22089
        NX_SDMMC_CMDFSM_TXCMDINDEXARG 277,22161
        NX_SDMMC_CMDFSM_TXCMDCRC7 278,22238
        NX_SDMMC_CMDFSM_TXCMDEND 279,22308
        NX_SDMMC_CMDFSM_RXRSPSTART 280,22381
        NX_SDMMC_CMDFSM_RXRSPIRQ 281,22457
        NX_SDMMC_CMDFSM_RXRSPTX 282,22536
        NX_SDMMC_CMDFSM_TXRSPCMDIDX 283,22609
        NX_SDMMC_CMDFSM_RXRSPDATA 284,22689
        NX_SDMMC_CMDFSM_RXRSPCRC7 285,22760
        NX_SDMMC_CMDFSM_RXRSPEND 286,22831
        NX_SDMMC_CMDFSM_CMDWAITNCC 287,22905
        NX_SDMMC_CMDFSM_WAIT 288,22981
    } NX_SDMMC_CMDFSM;289,23072
        NX_SDMMC_CLOCK_SHIFT_0 294,23159
        NX_SDMMC_CLOCK_SHIFT_90 295,23204
        NX_SDMMC_CLOCK_SHIFT_180 296,23249
        NX_SDMMC_CLOCK_SHIFT_270 297,23294
    } NX_SDMMC_CLKSHIFT;298,23338
		NX_SDMMC_CLOCK_SOURCE_0	302,23381
		NX_SDMMC_CLOCK_SOURCE_1	303,23414
		NX_SDMMC_CLOCK_SOURCE_2	304,23447
		NX_SDMMC_CLOCK_SOURCE_3	305,23480
	} NX_SDMMC_CLOCK_SOURCE;306,23513
#define NX_SDMMC_MAX_BIU_DATASIZE 311,23735

test/usbread/device/prototype/module/nx_drex.h,7925
#define __NX_DREX_H__18,622
#define PORTNUM	25,758
	struct NX_DREX_QOS37,1005
		volatile U32 QOSCONTROL;39,1028
		volatile U32 _Reserved;40,1055
	struct NX_DREX_ACTIMING43,1086
		volatile U32 TIMINGROW;45,1114
		volatile U32 TIMINGDATA;46,1181
		volatile U32 TIMINGPOWER;47,1249
	struct NX_DREX_BP50,1332
		volatile U32 BP_CONTROL;52,1354
		volatile U32 BP_CONFIG_R;53,1419
		volatile U32 BP_CONFIG_W;54,1500
		volatile U32 _Reserved;55,1582
    struct  NX_DREXSDRAM_RegisterSet59,1685
        volatile U32 CONCONTROL;61,1728
        volatile U32 MEMCONTROL;62,1780
        volatile U32 MEMCONFIG[MEMCONFIG63,1832
        volatile U32 DIRECTCMD;64,1891
        volatile U32 PRECHCONFIG;65,1943
        volatile U32 PHYCONTROL[PHYCONTROL66,1995
        volatile U32 PWRDNCONFIG;67,2054
        volatile U32 TIMINGPZQ;68,2106
        volatile U32 TIMINGAREF;69,2158
        volatile U32 TIMINGROW;70,2210
        volatile U32 TIMINGDATA;71,2262
        volatile U32 TIMINGPOWER;72,2314
        volatile U32 PHYSTATUS;73,2366
        volatile U32 PAD_0[PAD_074,2418
        volatile U32 CHIPSTATUS;75,2470
        volatile U32 PAD_1[PAD_176,2522
        volatile U32 MRSTATUS;77,2581
        volatile U32 PAD_2[PAD_278,2633
        struct NX_DREX_QOS QOSCONTROL[QOSCONTROL79,2692
        volatile U32 PAD_19[PAD_1980,2751
        volatile U32 WRTRA_CONFIG;82,2811
        volatile U32 RDLVL_CONFIG;83,2863
        volatile U32 PAD_20[PAD_2084,2915
        volatile U32 BRBRSVCONTROL;86,2968
        volatile U32 BRBRSVCONFIG;87,3021
        volatile U32 BRBQOSCONFIG;88,3074
        volatile U32 MEMBASECONFIG[MEMBASECONFIG89,3127
        volatile U32 PAD_21[PAD_2190,3188
        volatile U32 WRLVL_CONFIG[WRLVL_CONFIG92,3250
        volatile U32 WRLVL_STATUS;93,3311
        volatile U32 PAD_22[PAD_2294,3364
        volatile U32 CTRL_IO_RDATA;96,3426
        volatile U32 PAD_23[PAD_2397,3479
        volatile U32 CACAL_CONFIG[CACAL_CONFIG99,3541
        volatile U32 CACAL_STATUS;100,3602
	struct	NX_DREXSDRAM_RegisterSet106,3703
		volatile U32 CONCONTROL;108,3739
		volatile U32 MEMCONTROL;109,3802
		volatile U32 CGCONTROL;110,3861
		volatile U32 _Reserved0;111,3926
		volatile U32 DIRECTCMD;112,3968
		volatile U32 PRECHCONFIG0;113,4034
		volatile U32 PHYCONTROL;114,4112
		volatile U32 PRECHCONFIG1;115,4169
		volatile U32 TIMINGRFCPB;116,4247
		volatile U32 _Reserved1;117,4329
		volatile U32 PWRDNCONFIG;118,4371
		volatile U32 TIMINGPZQ;119,4449
		volatile U32 TIMINGAREF;120,4537
		struct NX_DREX_ACTIMING ACTIMING0;121,4614
		volatile U32 PHYSTATUS;122,4682
		volatile U32 ETCTIMING;123,4737
		volatile U32 CHIPSTATUS;124,4823
		volatile U32 _Reserved2[_Reserved2125,4881
		volatile U32 MRSTATUS;126,4933
		volatile U32 _Reserved3[_Reserved3127,5005
		struct NX_DREX_QOS QOSCONTROL[QOSCONTROL128,5057
		volatile U32 TIMING_SET_SW;129,5143
		struct NX_DREX_ACTIMING ACTIMING1;130,5223
		volatile U32 _Reserved4;131,5292
		volatile U32 WRTRA_CONFIG;132,5334
		volatile U32 RDLVL_CONFIG;133,5409
		volatile U32 PEREVCONFIG0;134,5523
		volatile U32 BRBRSVCONTROL;135,5602
		volatile U32 BRBRSVCONFIG;136,5673
		volatile U32 BRBQOSCONFIG;137,5749
		volatile U32 _Reserved5[_Reserved5138,5817
		volatile U32 WRLVL_CONFIG[WRLVL_CONFIG139,5868
		volatile U32 WRLVL_STATUS;140,5952
		volatile U32 _Reserved6;141,6020
		volatile U32 PPCCLKCON;142,6062
		volatile U32 PEREVCONFIG1[PEREVCONFIG1143,6138
		volatile U32 _Reserved7[_Reserved7144,6225
		volatile U32 CTRL_IO_RDATA;145,6277
		volatile U32 _Reserved8[_Reserved8146,6347
		volatile U32 CACAL_CONFIG[CACAL_CONFIG147,6399
		volatile U32 CACAL_STATUS;148,6483
		volatile U32 _Reserved9[_Reserved9149,6551
		volatile U32 EMERGENT_CONFIG[EMERGENT_CONFIG150,6603
		volatile U32 _Reserved10[_Reserved10151,6676
		struct NX_DREX_BP BPCONTROL[BPCONTROL152,6728
		volatile U32 _Reserved11[_Reserved11153,6783
		volatile U32 WINCONFIG_ODT_W;154,6836
		volatile U32 _Reserved12;155,6919
		volatile U32 WINCONFIG_CTRL_READ;156,6962
		volatile U32 WINCONFIG_CTRL_GATE;157,7047
	struct NX_DREXPPC_RegisterSet162,7150
		volatile U32 PMNC;164,7184
		volatile U32 CNTENS;165,7248
		volatile U32 CNTENC;166,7302
		volatile U32 INTENS;167,7358
		volatile U32 INTENC;168,7416
		volatile U32 FLAG;169,7476
		volatile U32 CCNT;170,7542
		volatile U32 PMCNT0;171,7590
		DREX_PORT_DISP	176,7673
		DREX_PORT_CCI	177,7696
		DREX_PORT_BOT	178,7718
		SDRAM_CMD_MRS	183,7761
		SDRAM_CMD_MRS		= 0x0,x0183,7761
		SDRAM_CMD_EMRS	184,7811
		SDRAM_CMD_EMRS		= 0x0,x0184,7811
		SDRAM_CMD_PALL	185,7836
		SDRAM_CMD_PALL		= 0x1,x1185,7836
		SDRAM_CMD_PRE	186,7884
		SDRAM_CMD_PRE		= 0x2,x2186,7884
		SDRAM_CMD_REFS	187,7930
		SDRAM_CMD_REFS		= 0x4,x4187,7930
		SDRAM_CMD_REFA	188,7971
		SDRAM_CMD_REFA		= 0x5,x5188,7971
		SDRAM_CMD_CKEL	190,8087
		SDRAM_CMD_CKEL		= 0x6,x6190,8087
		SDRAM_CMD_NOP	191,8143
		SDRAM_CMD_NOP		= 0x7,x7191,8143
		SDRAM_CMD_REFSX	192,8208
		SDRAM_CMD_REFSX		= 0x8,x8192,8208
		SDRAM_CMD_MRR	193,8260
		SDRAM_CMD_MRR		= 0x9,x9193,8260
		SDRAM_CMD_ZQINIT	194,8309
		SDRAM_CMD_ZQINIT	= 0xa,xa194,8309
		SDRAM_CMD_ZQOPER	195,8358
		SDRAM_CMD_ZQOPER	= 0xb,xb195,8358
		SDRAM_CMD_ZQCS	196,8407
		SDRAM_CMD_ZQCS		= 0xc,xc196,8407
		SDRAM_CMD_SRR	197,8456
		SDRAM_CMD_SRR		= 0xd	xd197,8456
	}SDRAM_CMD;SDRAM_CMD198,8501
		WRITE_LEVEL_STATUS_FSM_IDLE	203,8533
		WRITE_LEVEL_STATUS_FSM_SETUP	204,8572
		WRITE_LEVEL_STATUS_FSM_ACCESS	205,8611
		WRITE_LEVEL_STATUS_FSM_DONE	206,8651
		WRITE_LEVEL_STATUS_FSM_TWLO	207,8690
	}WRITE_LEVEL_STATUS;WRITE_LEVEL_STATUS208,8728
	struct NX_DREXTZFAIL211,8752
		volatile U32 TZFAILADDRLOWR;213,8777
		volatile U32 TZFAILADDRHIGHR;214,8843
		volatile U32 TZFAILCTRLR;215,8911
		volatile U32 TZFAILIDR;216,8971
		volatile U32 TZFAILADDRLOWW;217,9025
		volatile U32 TZFAILADDRHIGH;218,9092
		volatile U32 TZFAILCTRLW;219,9160
		volatile U32 TZFAILIDW;220,9221
	struct NX_DREXTZSETUP222,9280
		volatile U32 TZRSLOW;224,9306
		volatile U32 TZRSHIGH;225,9365
		volatile U32 TZRSATTR;226,9426
		volatile U32 _Reserved;227,9492
	struct NX_DREXTZ_RegisterSet229,9535
		volatile U32 TZCONFIG;231,9568
		volatile U32 TZACTION;232,9622
		volatile U32 TZLDRANGE;233,9669
		volatile U32 TZLDSELECT;234,9725
		volatile U32 TZINTSTATUS;235,9782
		volatile U32 TZINTCLEAR;236,9841
		volatile U32 _Reserved0[_Reserved0237,9898
		struct NX_DREXTZFAIL TZFAIL[TZFAIL238,9947
		volatile U32 _Reserved1[_Reserved1239,9999
		struct NX_DREXTZSETUP TZSETUP[TZSETUP240,10048
		volatile U32 _Reserved2[_Reserved2241,10101
		volatile U32 TZITCRG;242,10153
		volatile U32 TZITIP;243,10220
		volatile U32 TZITOP;244,10284
		volatile U32 _Reserved3[_Reserved3245,10349
		volatile U32 MEMBASECONFIG[MEMBASECONFIG246,10400
		volatile U32 _Reserved4[_Reserved4247,10484
		volatile U32 MEMCONFIG[MEMCONFIG248,10533
		CHIP_COL_7	253,10623
		CHIP_COL_8	254,10641
		CHIP_COL_9	255,10659
		CHIP_COL_10 256,10677
		CHIP_COL_11 257,10696
		CHIP_ROW_12 262,10728
		CHIP_ROW_13 263,10747
		CHIP_ROW_14 264,10766
		CHIP_ROW_15 265,10785
		CHIP_ROW_16 266,10804
		CHIP_BANK_4 271,10836
		CHIP_BANK_8 272,10855
		CHIP_SIZE_MASK_256MB	276,10886
		CHIP_SIZE_MASK_256MB	= 0x7F0,x7F0276,10886
		CHIP_SIZE_MASK_512MB	277,10918
		CHIP_SIZE_MASK_512MB	= 0x7E0,x7E0277,10918
		CHIP_SIZE_MASK_1GB	278,10950
		CHIP_SIZE_MASK_1GB		= 0x7C0,x7C0278,10950
		CHIP_SIZE_MASK_2GB	279,10981
		CHIP_SIZE_MASK_2GB		= 0x780,x780279,10981
		CHIP_SIZE_MASK_4GB	280,11012
		CHIP_SIZE_MASK_4GB		= 0x700x700280,11012
		BANK_OF_LSB_BIT_POSITION_8	285,11056
		BANK_OF_LSB_BIT_POSITION_9	286,11114
		BANK_OF_LSB_BIT_POSITION_10 287,11172
		BANK_OF_LSB_BIT_POSITION_11 288,11230
		BANK_OF_LSB_BIT_POSITION_12 289,11288
		BANK_OF_LSB_BIT_POSITION_13 290,11346

test/usbread/device/prototype/module/nx_timer.c,1872
static struct NX_TIMER_RegisterSet *__g_pRegister[__g_pRegister22,781
CBOOL	NX_TIMER_Initialize(33,1199
U32		NX_TIMER_GetNumberOfModule(52,1555
U32		NX_TIMER_GetNumberOfChannel(62,1808
U32		NX_TIMER_GetPhysicalAddress(75,2213
U32		NX_TIMER_GetSizeOfRegisterSet(89,2612
void	NX_TIMER_SetBaseAddress(101,2967
U32		NX_TIMER_GetBaseAddress(115,3427
CBOOL	NX_TIMER_OpenModule(129,3891
CBOOL	NX_TIMER_CloseModule(168,5564
CBOOL	NX_TIMER_CheckBusy(207,6979
CBOOL	NX_TIMER_CanPowerDown(221,7471
U32 NX_TIMER_GetClockNumber 237,7997
U32 NX_TIMER_GetResetNumber 261,8669
U32		NX_TIMER_GetInterruptNumber(281,9308
void	NX_TIMER_SetInterruptEnable(306,10149
CBOOL	NX_TIMER_GetInterruptEnable(336,11126
CBOOL	NX_TIMER_GetInterruptPending(358,11858
void	NX_TIMER_ClearInterruptPending(380,12528
void	NX_TIMER_SetInterruptEnableAll(409,13400
CBOOL	NX_TIMER_GetInterruptEnableAll(437,14185
CBOOL	NX_TIMER_GetInterruptPendingAll(464,14930
void	NX_TIMER_ClearInterruptPendingAll(490,15546
U32		NX_TIMER_GetInterruptPendingNumber(516,16305
void	NX_TIMER_SetPrescaler(552,17369
U32		NX_TIMER_GetPrescaler(587,18291
void	NX_TIMER_SetDeadZoneLength(613,19044
U32		NX_TIMER_GetDeadZoneLength(635,19749
CBOOL	NX_TIMER_SetDeadZoneEnable(655,20358
CBOOL	NX_TIMER_GetDeadZoneEnable(688,21174
CBOOL	NX_TIMER_SetDividerPath(716,21958
NX_TIMER_DIVIDSELECT NX_TIMER_GetDividerPath(749,22946
CBOOL	NX_TIMER_SetOutInvert(778,23848
CBOOL	NX_TIMER_GetOutInvert(817,24919
void	NX_TIMER_SetShotMode(851,25801
NX_TIMER_LOADMODE	NX_TIMER_GetShotMode(893,26903
void	NX_TIMER_UpdateCounter(932,27849
void	NX_TIMER_Run(966,28757
void	NX_TIMER_Stop(998,29484
CBOOL	NX_TIMER_IsRun(1030,30226
void	NX_TIMER_SetPeriod(1064,31024
U32		NX_TIMER_GetPeriod(1104,32002
CBOOL	NX_TIMER_SetDuty(1146,32988
U32		NX_TIMER_GetDuty(1189,33944
U32		NX_TIMER_GetCurrentCount(1231,34880

test/usbread/device/prototype/module/nx_mcus.h,3291
#define __NX_MCUS_H__19,661
#define CS_SIZE 32,972
struct	NX_MCUS_RegisterSet34,1035
	volatile U32 MEMBW	36,1064
	volatile U32 MEMTIMEACS[MEMTIMEACS37,1127
	volatile U32 MEMTIMECOS[MEMTIMECOS38,1206
	volatile U32 MEMTIMEACC[MEMTIMEACC39,1285
	volatile U32 MEMTIMESACC[MEMTIMESACC40,1365
	volatile U32 MEMTIMEWACC[MEMTIMEWACC41,1447
	volatile U32 MEMTIMECOH[MEMTIMECOH42,1529
	volatile U32 MEMTIMECAH[MEMTIMECAH43,1608
	volatile U32 MEMBURST	44,1687
	volatile U32 __Reserved1[__Reserved145,1756
	volatile U32 MEMWAIT	46,1824
	volatile U32 IDEDMATIMEOUT	47,1891
	volatile U32 IDEDMACTRL	48,1956
	volatile U32 IDEDMAPOL	49,2018
	volatile U32 IDEDMATIME0	50,2080
	volatile U32 IDEDMATIME1	51,2143
	volatile U32 IDEDMATIME2	52,2206
	volatile U32 IDEDMATIME3	53,2269
	volatile U32 IDEDMARST	54,2332
	volatile U32 IDEDMATIME4	55,2391
	volatile U32 __Reserved2[__Reserved256,2454
	volatile U32 NFCONTROL	57,2523
	volatile U32 NFECCCTRL	58,2591
	volatile U32 NFCNT	59,2657
	volatile U32 NFECCSTATUS	60,2725
	volatile U32 NFTACS	61,2797
	volatile U32 NFTCOS	62,2865
	volatile U32 NFTACC	63,2933
	volatile U32 __Reserved4	64,3001
	volatile U32 NFTOCH	65,3067
	volatile U32 NFTCAH	66,3135
	volatile U32 NFECC[NFECC67,3203
	volatile U32 NFORGECC[NFORGECC68,3278
	volatile U32 NFSYNDROME[NFSYNDROME69,3363
	volatile U32 NFELP[NFELP70,3458
	volatile U32 NFERRLOCATION[NFERRLOCATION71,3541
	volatile U32 NFECCAUTOMODE	72,3635
	volatile U32 WRNFSYNDROME[WRNFSYNDROME73,3710
struct	NX_MCUS_NAND_RegisterSet76,3807
	volatile U32 NAND_DATA	78,3841
	volatile U32 NAND_ADDR	79,3906
	volatile U32 NAND_CMD	80,3971
	NX_MCUS_SBUSID_STATIC0	90,4188
	NX_MCUS_SBUSID_STATIC1	91,4236
	NX_MCUS_SBUSID_STATIC2	92,4284
	NX_MCUS_SBUSID_STATIC3	93,4332
	NX_MCUS_SBUSID_STATIC4	94,4380
	NX_MCUS_SBUSID_STATIC5	95,4428
	NX_MCUS_SBUSID_STATIC6	96,4476
	NX_MCUS_SBUSID_STATIC7	97,4524
	NX_MCUS_SBUSID_STATIC8	98,4572
	NX_MCUS_SBUSID_STATIC9	99,4620
	NX_MCUS_SBUSID_STATIC10	100,4668
	NX_MCUS_SBUSID_STATIC11	101,4719
	NX_MCUS_SBUSID_STATIC12	102,4770
	NX_MCUS_SBUSID_STATIC13	103,4821
	NX_MCUS_SBUSID_IDE	104,4872
	NX_MCUS_SBUSID_NAND	105,4909
} NX_MCUS_SBUSID 106,4953
	NX_MCUS_WAITMODE_DISABLE	111,5012
	NX_MCUS_WAITMODE_ACTIVEHIGH	112,5074
	NX_MCUS_WAITMODE_ACTIVELOW	113,5136
} NX_MCUS_WAITMODE 114,5196
	NX_MCUS_BURSTMODE_DISABLE	119,5263
	NX_MCUS_BURSTMODE_4BYTEBURST	120,5322
	NX_MCUS_BURSTMODE_8BYTEBURST	121,5382
	NX_MCUS_BURSTMODE_16BYTEBURST	122,5442
} NX_MCUS_BURSTMODE 123,5504
	NX_MCUS_POLARITY_ACTIVELOW	128,5569
	NX_MCUS_POLARITY_ACTIVEHIGH	129,5626
} NX_MCUS_POLARITY 130,5685
	NX_MCUS_NFTYPE_SBADDR3	135,5759
	NX_MCUS_NFTYPE_SBADDR4	136,5820
	NX_MCUS_NFTYPE_LBADDR4	137,5881
	NX_MCUS_NFTYPE_LBADDR5	138,5942
} NX_MCUS_NFTYPE 139,6003
	NX_MCUS_DECMODE_ENCODER	144,6087
	NX_MCUS_DECMODE_DECODER	145,6147
} NX_MCUS_DECMODE;146,6207
	NX_MCUS_4BITECC	151,6267
	NX_MCUS_8BITECC	152,6320
	NX_MCUS_12BITECC	153,6373
	NX_MCUS_16BITECC	154,6426
	NX_MCUS_24BITECC	155,6479
	NX_MCUS_24BITECC_512=156,6532
	NX_MCUS_40BITECC	157,6588
	NX_MCUS_60BITECC	158,6641
} NX_MCUS_ECCMODE;159,6693
	NX_MCUS_8BIT	163,6728
	NX_MCUS_16BIT	164,6777
} NX_MCUS_BUSBITS;165,6826
enum	NX_MCUS_INT168,6898
	NX_MCUS_INT_NAND	170,6917

test/usbread/device/prototype/module/nx_lvds.c,1403
static inline unsigned int pow(28,720
static	NX_LVDS_RegisterSet *__g_pRegister[__g_pRegister37,843
CBOOL	NX_LVDS_Initialize(59,1585
U32		NX_LVDS_GetNumberOfModule(84,2103
U32		NX_LVDS_GetSizeOfRegisterSet(98,2527
void	NX_LVDS_SetBaseAddress(113,2988
void*	NX_LVDS_GetBaseAddress(129,3558
U32		NX_LVDS_GetPhysicalAddress(145,4114
CBOOL	NX_LVDS_OpenModule(166,4786
CBOOL	NX_LVDS_CloseModule(184,5419
CBOOL	NX_LVDS_CheckBusy(201,6042
U32 NX_LVDS_GetResetNumber 219,6540
CBOOL NX_LVDS_InitRegTest(236,7067
void NX_LVDS_SetLVDSCTRL0(379,11462
void NX_LVDS_SetLVDSCTRL1(390,11758
void NX_LVDS_SetLVDSCTRL2(401,12054
void NX_LVDS_SetLVDSCTRL3(411,12349
void NX_LVDS_SetLVDSCTRL4(421,12644
void NX_LVDS_SetLVDSTMODE0(433,12941
void NX_LVDS_SetLVDSLOC0	445,13240
void NX_LVDS_SetLVDSLOC1	455,13543
void NX_LVDS_SetLVDSLOC2	466,13847
void NX_LVDS_SetLVDSLOC3	477,14151
void NX_LVDS_SetLVDSLOC4	488,14455
void NX_LVDS_SetLVDSLOC5	499,14759
void NX_LVDS_SetLVDSLOC6	510,15063
void NX_LVDS_SetLVDSLOCMASK0 521,15367
void NX_LVDS_SetLVDSLOCMASK1 532,15677
void NX_LVDS_SetLVDSLOCPOL0 543,15987
void NX_LVDS_SetLVDSLOCPOL1 554,16296
void NX_LVDS_SetLVDSDUMMY 573,16804
U32 NX_LVDS_GetLVDSDUMMY 586,17210
U32 NX_LVDS_GetLVDSCTRL0(603,17566
U32 NX_LVDS_GetLVDSCTRL1(615,17850
U32 NX_LVDS_GetLVDSCTRL2(626,18133
U32 NX_LVDS_GetLVDSCTRL3(637,18416
U32 NX_LVDS_GetLVDSCTRL4(648,18699

test/usbread/device/prototype/module/nx_i2s.c,4495
    struct NX_I2S_RegisterSet *pRegister;pRegister24,636
} __g_ModuleVariables[__g_ModuleVariables26,679
CBOOL	NX_I2S_Initialize(37,1134
U32		NX_I2S_GetNumberOfModule(61,1589
U32		NX_I2S_GetPhysicalAddress(73,1931
U32		NX_I2S_GetSizeOfRegisterSet(90,2373
void	NX_I2S_SetBaseAddress(101,2666
void*	NX_I2S_GetBaseAddress(114,3084
CBOOL	NX_I2S_OpenModule(127,3506
CBOOL	NX_I2S_CloseModule(140,3886
CBOOL	NX_I2S_CheckBusy(153,4257
CBOOL	NX_I2S_CanPowerDown(166,4687
U32		NX_I2S_GetDMAIndex_PCMIn(180,5122
U32		NX_I2S_GetDMAIndex_PCMOut(196,5519
U32		NX_I2S_GetDMABusWidth(212,5876
U32		NX_I2S_GetClockNumber(221,6181
U32     NX_I2S_GetResetNumber(241,6672
CBOOL   NX_I2S_GetChannelClockIndication(259,7059
CBOOL   NX_I2S_GetTxFifoEmpty(269,7340
CBOOL   NX_I2S_GetRxFifoEmpty(279,7610
CBOOL   NX_I2S_GetTxFifoFull(289,7879
CBOOL   NX_I2S_GetRxFifoFull(299,8147
void    NX_I2S_TxDmaPauseEnable(309,8415
void    NX_I2S_RxDmaPauseEnable(328,8888
void    NX_I2S_TxChPauseEnable(347,9361
void    NX_I2S_RxChPauseEnable(366,9833
void    NX_I2S_TxDmaEnable(385,10305
void    NX_I2S_RxDmaEnable(404,10773
void    NX_I2S_I2SEnable(423,11241
U32    NX_I2S_GetI2SEnable(442,11707
void    NX_I2S_SetBitLengthControl(458,12059
 U32   NX_I2S_GetBitLengthControl(477,12547
void    NX_I2S_CodecClockDisable(492,12897
U32    NX_I2S_GetCodecClockDisable(511,13374
void    NX_I2S_SetMasterSlaveMode(526,13722
U32    NX_I2S_GetMasterSlaveMode(545,14199
void    NX_I2S_SetTxRxMode(558,14546
 U32   NX_I2S_GetTxRxMode(577,15015
void    NX_I2S_SetLRClockPolarity(592,15356
 U32   NX_I2S_GetLRClockPolarity(611,15840
void    NX_I2S_SetSerialDataFormat(626,16188
 U32   NX_I2S_GetSerialDataFormat(645,16677
void    NX_I2S_SetRootClockFrequency(659,17025
 U32   NX_I2S_GetRootClockFrequency(678,17520
void    NX_I2S_SetBitClockFrequency(695,17915
 U32   NX_I2S_GetBitClockFrequency(714,18406
void    NX_I2S_TxFifoFlushEnable(732,18816
U32     NX_I2S_GetTxFifoDataCount(751,19291
void    NX_I2S_RxFifoFlushEnable(761,19565
U32     NX_I2S_GetRxFifoDataCount(780,20039
void    NX_I2S_PrescalerEnable(791,20326
U32    	NX_I2S_GetPrescalerEnable(810,20799
void    NX_I2S_SetPrescalerValue(824,21145
U32    NX_I2S_GetPrescalerValue(844,21649
void    NX_I2S_SetTxData(860,22018
U32     NX_I2S_GetRxData(887,22682
void	NX_I2S_SetInterruptEnable(913,23627
CBOOL	NX_I2S_GetInterruptEnable(936,24376
void	NX_I2S_SetInterruptEnable32(952,25023
U32		NX_I2S_GetInterruptEnable32(970,25652
CBOOL	NX_I2S_GetInterruptPending(986,26187
U32		NX_I2S_GetInterruptPending32(1003,26814
void	NX_I2S_ClearInterruptPending(1018,27258
void	NX_I2S_ClearInterruptPending32(1034,27840
void	NX_I2S_SetInterruptEnableAll(1050,28327
CBOOL	NX_I2S_GetInterruptEnableAll(1064,28821
CBOOL	NX_I2S_GetInterruptPendingAll(1083,29312
void	NX_I2S_ClearInterruptPendingAll(1101,29678
S32		NX_I2S_GetInterruptPendingNumber(1115,30117
U32		NX_I2S_GetDMAIndex_PCMIn(1148,30861
U32		NX_I2S_GetDMAIndex_PCMOut(1157,31062
U32		NX_I2S_GetDMABusWidth(1166,31241
void			NX_I2S_SetClockPClkMode(1182,31700
NX_PCLKMODE	NX_I2S_GetClockPClkMode(1215,32394
void	NX_I2S_SetClockSource(1239,33183
U32				NX_I2S_GetClockSource(1269,34191
void			NX_I2S_SetClockDivisor(1288,34856
U32				NX_I2S_GetClockDivisor(1314,35652
void			NX_I2S_SetClockOutInv(1335,36357
CBOOL			NX_I2S_GetClockOutInv(1362,37229
void			NX_I2S_SetClockOutEnb(1383,38022
CBOOL			NX_I2S_GetClockOutEnb(1414,38914
void			NX_I2S_SetClockDivisorEnable(1437,39486
CBOOL			NX_I2S_GetClockDivisorEnable(1462,40140
void		NX_I2S_SetMasterMode(1482,40762
CBOOL		NX_I2S_GetMasterMode(1508,41363
void			NX_I2S_SetInterfaceMode(1529,41843
NX_I2S_IF	NX_I2S_GetInterfaceMode(1552,42472
void	NX_I2S_SetSyncPeriod(1569,42992
U32	NX_I2S_GetSyncPeriod(1601,43788
void	NX_I2S_SetLinkOn(1633,44573
CBOOL NX_I2S_GetI2SLinkOn(1657,45109
void	NX_I2S_SetControllerReset(1679,45811
CBOOL NX_I2S_GetControllerReset(1701,46268
void	NX_I2S_SetOutputEnable(1722,46730
CBOOL NX_I2S_GetI2SOutputEnable(1749,47434
void	NX_I2S_SetInputEnable(1765,47910
CBOOL NX_I2S_GetInputEnable(1792,48610
void	NX_I2S_SetLoopBackEnable(1810,49193
CBOOL NX_I2S_GetLoopBackEnable(1837,49913
void	NX_I2S_SetBufferPCMOUTEnable(1860,50782
CBOOL NX_I2S_GetBufferPCMOUTEnable(1891,51778
void	NX_I2S_SetBufferPCMINEnable(1912,52558
CBOOL NX_I2S_GetBufferPCMINEnable(1943,53549
CBOOL NX_I2S_IsPCMInBufferReady(1960,54119
CBOOL NX_I2S_IsPCMOutBufferReady(1977,54674

test/usbread/device/prototype/module/nx_ecid.h,848
#define __NX_ECID_H__18,571
    struct  NX_ECID_RegisterSet33,902
        volatile U32 ECID[ECID35,940
        volatile U8  CHIPNAME[CHIPNAME36,1023
        volatile U32 RESERVED;37,1104
        volatile U32 GUID0;38,1182
        volatile U16 GUID1;39,1260
        volatile U16 GUID2;40,1338
        volatile U8  GUID3[GUID341,1416
        volatile U32 EC[EC42,1502
        U32 GUID0;47,1652
        U16 GUID1;48,1671
        U16 GUID2;49,1690
        U8  GUID3[GUID350,1709
    } NX_GUID;51,1731
    enum CS 54,1828
        CS_DISABLE 55,1842
        CS_ENABLE 56,1866
    enum SIGDEV 59,1897
        SIGDEV_DISABLE 60,1915
        SIGDEV_ENABLE 61,1943
    enum FSET 64,1978
        FSET_DISABLE 65,1994
        FSET_ENABLE 66,2020
    enum PRCHG 69,2053
        PRCHG_DISABLE 70,2070
        PRCHG_ENABLE 71,2097

test/usbread/device/prototype/module/nx_usb20otg.c,6377
static	NX_USB20OTG_RegisterSet *__g_pRegister[__g_pRegister20,602
static	NX_USB20OTG_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister21,676
CBOOL	NX_USB20OTG_Initialize(43,1417
U32 		NX_USB20OTG_GetNumberOfModule(67,1934
U32 		NX_USB20OTG_GetSizeOfRegisterSet(77,2199
void	NX_USB20OTG_SetBaseAddress(88,2496
void*    NX_USB20OTG_GetBaseAddress(99,2929
U32 		NX_USB20OTG_GetPhysicalAddress(111,3360
CBOOL	NX_USB20OTG_OpenModule(124,3868
CBOOL	NX_USB20OTG_CloseModule(137,4245
CBOOL	NX_USB20OTG_CheckBusy(149,4606
U32  NX_USB20OTG_GetClockNumber 164,5118
U32  NX_USB20OTG_GetResetNumber 185,5724
U32  	NX_USB20OTG_GetInterruptNumber(206,6394
void	NX_USB20OTG_SetInterruptEnableAll(225,7087
CBOOL	NX_USB20OTG_GetInterruptEnableAll(250,7797
CBOOL	NX_USB20OTG_GetInterruptPendingAll(265,8321
void	NX_USB20OTG_ClearInterruptPendingAll(283,8829
S32		NX_USB20OTG_GetInterruptPendingNumber(303,9553
void OTG_SetGOTGCTL 330,10200
void OTG_SetGOTGINT 335,10281
void OTG_SetGAHBCFG 340,10362
void OTG_SetGUSBCFG 345,10443
void OTG_SetGRSTCTL 350,10524
void OTG_SetGINTSTS 355,10605
void OTG_SetGINTMSK 360,10686
void OTG_SetGRXSTSR 365,10767
void OTG_SetGRXSTSP 370,10848
void OTG_SetGRXFSIZ 375,10929
void OTG_SetGNPTXFSIZ 380,11010
void OTG_SetGNPTXSTS 385,11099
void OTG_SetGI2CCTL 390,11184
void OTG_SetGPVNDCTL 395,11265
void OTG_SetGGPIO 400,11350
void OTG_SetGUID 405,11423
void OTG_SetGSNPSID 410,11492
void OTG_SetGHWCFG1 415,11573
void OTG_SetGHWCFG2 420,11654
void OTG_SetGHWCFG3 425,11735
void OTG_SetGHWCFG4 430,11816
void OTG_SetGLPMCFG 435,11897
void OTG_SetHPTXFSIZ 440,11978
void OTG_SetHCFG 445,12063
void OTG_SetHFIR 450,12132
void OTG_SetHFNUM 455,12201
void OTG_SetHPTXSTS 460,12274
void OTG_SetHAINT 465,12355
void OTG_SetHAINTMSK 470,12428
void OTG_SetHPRT 475,12513
void OTG_SetDCFG 480,12582
void OTG_SetDCTL 485,12651
void OTG_SetDSTS 490,12720
void OTG_SetDIEPMSK 495,12789
void OTG_SetDOEPMSK 500,12870
void OTG_SetDAINT 505,12951
void OTG_SetDAINTMSK 510,13024
void OTG_SetDTKNQR1 515,13109
void OTG_SetDTKNQR2 520,13190
void OTG_SetDVBUSDIS 525,13271
void OTG_SetDVBUSPULSE 530,13356
void OTG_SetDTKNQR3 535,13449
void OTG_SetDTKNQR4 540,13530
void OTG_SetPCGCCTL 545,13611
void OTG_SetDPTXFSIZ 607,14895
void OTG_SetHCCHAR(612,14995
void OTG_SetHCSPLT(617,15090
void OTG_SetHCINT(622,15185
void OTG_SetHCINTMSK(627,15277
void OTG_SetHCTSIZ(632,15378
void OTG_SetHCDMA(637,15473
void OTG_SetDIEPCTL(642,15565
void OTG_SetDIEPINT(647,15664
void OTG_SetDIEPTSIZ(652,15763
void OTG_SetDIEPDMA(657,15865
void OTG_SetDOEPCTL(662,15964
void OTG_SetDOEPINT(667,16063
void OTG_SetDOEPTSIZ(672,16162
void OTG_SetDOEPDMA(677,16264
void OTG_SetHCSR 682,16363
void OTG_SetDIESR 694,16695
void OTG_SetDOESR 702,16942
U32  OTG_GetGOTGCTL(713,17375
U32  OTG_GetGOTGINT(718,17437
U32  OTG_GetGAHBCFG(723,17499
U32  OTG_GetGUSBCFG(728,17561
U32  OTG_GetGRSTCTL(733,17623
U32  OTG_GetGINTSTS(738,17685
U32  OTG_GetGINTMSK(743,17747
U32  OTG_GetGRXSTSR(748,17809
U32  OTG_GetGRXSTSP(753,17871
U32  OTG_GetGRXFSIZ(758,17933
U32  OTG_GetGNPTXFSIZ(763,17995
U32  OTG_GetGNPTXSTS(768,18061
U32  OTG_GetGI2CCTL(773,18125
U32  OTG_GetGPVNDCTL(778,18187
U32  OTG_GetGGPIO(783,18251
U32  OTG_GetGUID(788,18309
U32  OTG_GetGSNPSID(793,18365
U32  OTG_GetGHWCFG1(798,18427
U32  OTG_GetGHWCFG2(803,18489
U32  OTG_GetGHWCFG3(808,18551
U32  OTG_GetGHWCFG4(813,18613
U32  OTG_GetGLPMCFG(818,18675
U32  OTG_GetHPTXFSIZ(823,18737
U32  OTG_GetHCFG(828,18801
U32  OTG_GetHFIR(833,18857
U32  OTG_GetHFNUM(838,18913
U32  OTG_GetHPTXSTS(843,18971
U32  OTG_GetHAINT(848,19033
U32  OTG_GetHAINTMSK(853,19091
U32  OTG_GetHPRT(858,19155
U32  OTG_GetDCFG(863,19211
U32  OTG_GetDCTL(868,19267
U32  OTG_GetDSTS(873,19323
U32  OTG_GetDIEPMSK(878,19379
U32  OTG_GetDOEPMSK(883,19441
U32  OTG_GetDAINT(888,19503
U32  OTG_GetDAINTMSK(893,19561
U32  OTG_GetDTKNQR1(898,19625
U32  OTG_GetDTKNQR2(903,19687
U32  OTG_GetDVBUSDIS(908,19749
U32  OTG_GetDVBUSPULSE(913,19813
U32  OTG_GetDTKNQR3(918,19881
U32  OTG_GetDTKNQR4(923,19943
U32  OTG_GetPCGCCTL(928,20005
U32  OTG_GetDPTXFSIZ(990,21018
U32  OTG_GetHCCHAR(995,21096
U32  OTG_GetHCSPLT(1000,21174
U32  OTG_GetHCINT(1005,21252
U32  OTG_GetHCINTMSK(1010,21329
U32  OTG_GetHCTSIZ(1015,21409
U32  OTG_GetHCDMA(1020,21487
U32  OTG_GetDIEPCTL(1025,21564
U32  OTG_GetDIEPINT(1030,21644
U32  OTG_GetDIEPTSIZ(1035,21724
U32  OTG_GetDIEPDMA(1040,21805
U32  OTG_GetDOEPCTL(1045,21885
U32  OTG_GetDOEPINT(1050,21965
U32  OTG_GetDOEPTSIZ(1055,22045
U32  OTG_GetDOEPDMA(1060,22126
void OTG_SetGPWRDN(1068,22391
void OTG_SetGDFIFOCFG(1071,22461
void OTG_SetGADPCTL(1074,22543
void OTG_SetDEACHINT(1077,22617
void OTG_SetDEACHINTMSK(1080,22695
U32  OTG_GetGPWRDN(1083,22785
U32  OTG_GetGDFIFOCFG(1086,22843
U32  OTG_GetGADPCTL(1089,22907
U32  OTG_GetDEACHINT(1092,22967
U32  OTG_GetDEACHINTMSK(1095,23029
void OTG_SetDIEPEACHMSK(1099,23098
void OTG_SetDOEPEACHMSK(1102,23201
U32  OTG_GetDIEPEACHMSK(1105,23304
U32  OTG_GetDOEPEACHMSK(1108,23384
void OTG_SetEP00FIFO(1112,23465
void OTG_SetEP01FIFO(1115,23556
void OTG_SetEP02FIFO(1118,23647
void OTG_SetEP03FIFO(1121,23738
void OTG_SetEP04FIFO(1124,23829
void OTG_SetEP05FIFO(1127,23920
void OTG_SetEP06FIFO(1130,24011
void OTG_SetEP07FIFO(1133,24102
void OTG_SetEP08FIFO(1136,24193
void OTG_SetEP09FIFO(1139,24284
void OTG_SetEP10FIFO(1142,24375
void OTG_SetEP11FIFO(1145,24466
void OTG_SetEP12FIFO(1148,24557
void OTG_SetEP13FIFO(1151,24648
void OTG_SetEP14FIFO(1154,24739
void OTG_SetEP15FIFO(1157,24830
U32  OTG_GetEP00FIFO(1160,24921
U32  OTG_GetEP01FIFO(1163,24995
U32  OTG_GetEP02FIFO(1166,25069
U32  OTG_GetEP03FIFO(1169,25143
U32  OTG_GetEP04FIFO(1172,25217
U32  OTG_GetEP05FIFO(1175,25291
U32  OTG_GetEP06FIFO(1178,25365
U32  OTG_GetEP07FIFO(1181,25439
U32  OTG_GetEP08FIFO(1184,25513
U32  OTG_GetEP09FIFO(1187,25587
U32  OTG_GetEP10FIFO(1190,25661
U32  OTG_GetEP11FIFO(1193,25735
U32  OTG_GetEP12FIFO(1196,25809
U32  OTG_GetEP13FIFO(1199,25883
U32  OTG_GetEP14FIFO(1202,25957
U32  OTG_GetEP15FIFO(1205,26031
U32  OTG_GetDEBUGFIFO(1209,26106
void OTG_SetDEBUGFIFO(1212,26182
void OTG_SetRESERVED10(1215,26277
U32  OTG_GetRESERVED10(1218,26364
U32 xxx 1222,26443
void SetOTG_APB00(1226,26496
U32 GetOTG_APB00 1227,26579

test/usbread/device/prototype/module/nx_ppm.h,528
#define __NX_PPM_H__20,620
	volatile U32	PPM_CTRL;38,1021
	volatile U32	__Reserved00;39,1076
	volatile U32	PPM_STAT;40,1134
	volatile U32	PPM_LOWPERIOD;41,1188
	volatile U32	PPM_HIGHPERIOD;42,1251
} NX_PPM_RegisterSet;43,1316
	NX_PPM_INPUTPOL_INVERT	53,1586
	NX_PPM_INPUTPOL_INVERT		= 0UL,UL53,1586
	NX_PPM_INPUTPOL_BYPASS	54,1643
	NX_PPM_INPUTPOL_BYPASS		= 1UL	UL54,1643
}	NX_PPM_INPUTPOL;55,1699
	NX_PPM_INT_RISEEDGE 107,3552
	NX_PPM_INT_FALLEDGE 108,3613
	NX_PPM_INT_OVERFLOW 109,3675
} NX_PPM_INT;110,3726

test/usbread/device/prototype/module/nx_lcdif.c,2738
static	NX_LCDINTERFACE_RegisterSet *__g_pRegister[__g_pRegister25,855
CBOOL NX_LCDINTERFACE_Initialize(36,1161
U32		NX_LCDINTERFACE_GetNumberOfModule(58,1652
U32		NX_LCDINTERFACE_GetSizeOfRegisterSet(68,1924
void	NX_LCDINTERFACE_SetBaseAddress(79,2215
void*	NX_LCDINTERFACE_GetBaseAddress(93,2639
U32		NX_LCDINTERFACE_GetPhysicalAddress(106,3043
CBOOL	NX_LCDINTERFACE_OpenModule(125,3625
CBOOL	NX_LCDINTERFACE_CloseModule(140,4092
CBOOL	NX_LCDINTERFACE_CheckBusy(157,4591
U32 NX_LCDINTERFACE_GetResetNumber 180,5247
void NX_LCDINTERFACE_Set_DISPCNTL0	204,5880
U32 NX_LCDINTERFACE_Get_DISPCNTL0	218,6242
void NX_LCDINTERFACE_Set_DISPCNTL1 237,6624
void NX_LCDINTERFACE_Set_DISPDELYCNT0 252,6991
void NX_LCDINTERFACE_Set_DISPPADLOC0 267,7361
void NX_LCDINTERFACE_Set_DISPPADLOC1 282,7730
void NX_LCDINTERFACE_Set_DISPPADLOC2 297,8099
void NX_LCDINTERFACE_Set_DISPPADLOC3 312,8468
void NX_LCDINTERFACE_Set_DISPRGBMASK 327,8837
void NX_LCDINTERFACE_Set_I80DATARW 342,9206
void NX_LCDINTERFACE_Set_I80REGRW 357,9573
void NX_LCDINTERFACE_Set_I80TIMING 372,9939
void NX_LCDINTERFACE_Set_I80POLCTRL 387,10306
void NX_LCDINTERFACE_Set_DISPCMDBUFCTRL0(402,10674
void NX_LCDINTERFACE_Set_DISPCMDBUFDATA 417,11047
void NX_LCDINTERFACE_Set_DISPSOURCESEL 432,11419
void	NX_LCDINTERFACE_Write_i80DATA(448,11791
U32		NX_LCDINTERFACE_Read_i80DATA(462,12152
void	NX_LCDINTERFACE_Write_i80Reg(476,12502
U32		NX_LCDINTERFACE_Read_i80Reg(490,12861
void	NX_LCDINTERFACE_SetLCDIFEnable(510,13428
CBOOL	NX_LCDINTERFACE_GetLCDIFEnable(529,13925
void	NX_LCDINTERFACE_SetDelay(583,15896
void	NX_LCDINTERFACE_GetDelay(608,16531
void	NX_LCDINTERFACE_SetDither(633,17129
void	NX_LCDINTERFACE_GetDither(659,17862
void	NX_LCDINTERFACE_SetRGBMode(692,18883
void	NX_LCDINTERFACE_SetRGBShift(1014,34318
U32	NX_LCDINTERFACE_GetRGBShift(1034,34785
void	NX_LCDINTERFACE_SetSerialFormat(1052,35147
NX_LCDINTERFACE_SERIAL_FORMAT	NX_LCDINTERFACE_GetSerialFormat(1074,35699
void	NX_LCDINTERFACE_Seti80Mode(1092,36109
CBOOL	NX_LCDINTERFACE_Geti80Mode(1115,36645
void	NX_LCDINTERFACE_SetDirtyFlag(1135,37100
CBOOL	NX_LCDINTERFACE_GetDirtyFlagClear(1160,37695
void NX_LCDINTERFACE_SetCmdBufferClear(1188,38418
void NX_LCDINTERFACE_SetCmdBufferWrite(1207,38837
void NX_LCDINTERFACE_SetCmdBufferFlush(1221,39172
CBOOL NX_LCDINTERFACE_GetInterruptPendingAll(1244,39681
void NX_LCDINTERFACE_ClearInterruptPendingAll(1262,40094
void	NX_LCDINTERFACE_SetTFTPolarity(1282,40517
void	NX_LCDINTERFACE_SetReg(1312,41291
U32		NX_LCDINTERFACE_GetStatus(1327,41626
void	NX_LCDINTERFACE_SetData(1342,41954
U32		NX_LCDINTERFACE_GetData(1357,42291
void	NX_LCDINTERFACE_Set_i80Timing(1372,42618
void NX_LCDINTERFACE_SetOutputClock(1395,43045

test/usbread/device/prototype/module/nx_adc.c,1303
static	struct NX_ADC_RegisterSet *__g_pRegister[__g_pRegister20,585
CBOOL	NX_ADC_Initialize(34,1102
U32		NX_ADC_GetNumberOfModule(56,1561
U32		NX_ADC_GetSizeOfRegisterSet(66,1815
void	NX_ADC_SetBaseAddress(77,2108
void*	NX_ADC_GetBaseAddress(90,2510
U32		NX_ADC_GetPhysicalAddress(103,2892
CBOOL	NX_ADC_OpenModule(120,3376
CBOOL	NX_ADC_CloseModule(134,3802
CBOOL	NX_ADC_CheckBusy(148,4219
U32 NX_ADC_GetResetNumber 165,4790
U32 	NX_ADC_GetInterruptNumber(187,5475
void	NX_ADC_SetInterruptEnable(207,6288
CBOOL	NX_ADC_GetInterruptEnable(234,7222
CBOOL	NX_ADC_GetInterruptPending(254,7982
void	NX_ADC_ClearInterruptPending(277,8710
void	NX_ADC_SetInterruptEnableAll(296,9345
CBOOL	NX_ADC_GetInterruptEnableAll(319,10094
CBOOL	NX_ADC_GetInterruptPendingAll(337,10728
void	NX_ADC_ClearInterruptPendingAll(358,11339
S32		NX_ADC_GetInterruptPendingNumber(376,12030
void	NX_ADC_SetPrescalerValue(415,13249
U32		NX_ADC_GetPrescalerValue(441,13980
void	NX_ADC_SetPrescalerEnable(467,14790
CBOOL	NX_ADC_GetPrescalerEnable(494,15585
void	NX_ADC_SetInputChannel(513,16127
U32		NX_ADC_GetInputChannel(537,16846
void	NX_ADC_SetStandbyMode(560,17602
CBOOL	NX_ADC_GetStandbyMode(587,18376
void	NX_ADC_Start(621,19423
CBOOL	NX_ADC_IsBusy(645,20058
U32		NX_ADC_GetConvertedData(663,20554

test/usbread/device/prototype/module/nx_mipi.c,2617
static	NX_MIPI_RegisterSet *__g_pRegister[__g_pRegister21,633
NX_CASSERT( (&(((NX_MIPI_RegisterSet*)0)->DSIM_STATUS)DSIM_STATUS23,700
NX_CASSERT( (&(((NX_MIPI_RegisterSet*)0)->MIPI_CSIS_PKTDATA[MIPI_CSIS_PKTDATA24,776
CBOOL  NX_MIPI_SmokeTest 31,1048
CBOOL	NX_MIPI_Initialize(70,2528
U32		NX_MIPI_GetNumberOfModule(90,2970
U32		NX_MIPI_GetSizeOfRegisterSet(101,3227
void	NX_MIPI_SetBaseAddress(112,3515
void*	NX_MIPI_GetBaseAddress(124,3912
U32		NX_MIPI_GetPhysicalAddress(136,4296
CBOOL	NX_MIPI_OpenModule(153,4784
CBOOL	NX_MIPI_CloseModule(200,7320
CBOOL	NX_MIPI_CheckBusy(214,7763
U32 NX_MIPI_GetClockNumber 229,8177
U32 NX_MIPI_GetResetNumber 248,8768
#define __NX_MIPI_VALID_CSI_INTMASK__ 267,9503
#define __NX_MIPI_VALID_DSI_INTMASK__ 268,9553
U32 	NX_MIPI_GetInterruptNumber(276,9840
void	NX_MIPI_SetInterruptEnable(296,10660
CBOOL	NX_MIPI_GetInterruptEnable(335,11944
CBOOL	NX_MIPI_GetInterruptPending(361,12902
void	NX_MIPI_ClearInterruptPending(393,13931
void	NX_MIPI_SetInterruptEnableAll(421,14811
CBOOL	NX_MIPI_GetInterruptEnableAll(450,15699
CBOOL	NX_MIPI_GetInterruptPendingAll(467,16332
void	NX_MIPI_ClearInterruptPendingAll(493,17041
S32		NX_MIPI_GetInterruptPendingNumber(511,17775
#define WRITEREG(552,18480
void  NX_MIPI_CSI_SetSize 557,18827
void  NX_MIPI_CSI_SetFormat(576,19621
void  NX_MIPI_CSI_SetInterleaveMode(596,20357
void  NX_MIPI_CSI_SetTimingControl(613,21230
void  NX_MIPI_CSI_SetInterleaveChannel(637,22152
void  NX_MIPI_CSI_EnableDecompress 659,22968
void  NX_MIPI_CSI_SetPrediction 670,23338
void  NX_MIPI_CSI_SetYUV422Layout 688,24037
void  NX_MIPI_CSI_SetParallelDataAlignment32 706,24755
void  NX_MIPI_CSI_SetRGBLayout 725,25517
void  NX_MIPI_CSI_SetVCLK(743,26214
void  NX_MIPI_CSI_SoftwareReset 761,26908
void  NX_MIPI_CSI_SetEnable 771,27216
void  NX_MIPI_CSI_SetPhy(783,27662
U32   NX_MIPI_CSI_GetVersion 815,29126
void  NX_MIPI_CSI_GetCurrentState(825,29444
U32   NX_MIPI_CSI_GetNonImageData(852,31293
void  NX_MIPI_CSI_GetStatus(862,31637
void  NX_MIPI_DSI_GetStatus(903,33204
void  NX_MIPI_DSI_SoftwareReset 936,34400
void  NX_MIPI_DSI_SetClock 952,34836
void  NX_MIPI_DSI_SetTimeout(984,36367
void  NX_MIPI_DSI_SetConfigVideoMode 999,36839
void  NX_MIPI_DSI_SetConfigCommandMode(1065,39969
void  NX_MIPI_DSI_SetEscapeMode(1088,40935
void  NX_MIPI_DSI_RemoteResetTrigger(1105,41611
void  NX_MIPI_DSI_SetULPS(1118,42013
void  NX_MIPI_DSI_SetSize 1181,43050
void  NX_MIPI_DSI_SetEnable(1196,43519
void  NX_MIPI_DSI_SetPhy(1206,43847
void  NX_MIPI_DSI_SetPLL(1235,44952
void  NX_MIPI_DSI_WritePacket 1278,46530

test/usbread/device/prototype/module/nx_ac97.c,1610
	struct NX_AC97_RegisterSet *pRegister;pRegister22,604
} __g_ModuleVariables[__g_ModuleVariables24,645
CBOOL	NX_AC97_Initialize(35,1104
U32		NX_AC97_GetNumberOfModule(59,1534
U32		NX_AC97_GetPhysicalAddress(72,1935
U32 NX_AC97_GetResetNumber 86,2316
U32 NX_AC97_GetNumberOfReset(102,2754
U32		NX_AC97_GetSizeOfRegisterSet(112,3012
void	NX_AC97_SetBaseAddress(124,3364
void*	NX_AC97_GetBaseAddress(138,3839
CBOOL	NX_AC97_OpenModule(152,4319
CBOOL	NX_AC97_CloseModule(181,5376
CBOOL	NX_AC97_CheckBusy(210,6313
CBOOL	NX_AC97_CanPowerDown(224,6801
U32		NX_AC97_GetInterruptNumber(239,7258
void	NX_AC97_SetInterruptEnable(260,7878
CBOOL	NX_AC97_GetInterruptEnable(291,8919
CBOOL	NX_AC97_GetInterruptPending(310,9630
void	NX_AC97_ClearInterruptPending(328,10245
void	NX_AC97_SetInterruptEnableAll(352,11067
CBOOL	NX_AC97_GetInterruptEnableAll(380,11880
CBOOL	NX_AC97_GetInterruptPendingAll(403,12593
void	NX_AC97_ClearInterruptPendingAll(425,13178
U32		NX_AC97_GetInterruptPendingNumber(446,13891
U32		NX_AC97_GetDMAIndex_PCMout(475,14730
U32		NX_AC97_GetDMAIndex_PCMin(485,14989
U32		NX_AC97_GetDMAIndex_MICin(495,15244
U32		NX_AC97_GetDMABusWidth(505,15499
void	NX_AC97_SetGLBCTRL(515,15797
U32		NX_AC97_GetGLBCTRL(522,16047
U32		NX_AC97_GetGLBSTAT(530,16293
void	NX_AC97_SetCODEC_CMD(538,16539
U32		NX_AC97_GetCODEC_CMD(545,16793
U32		NX_AC97_GetCODEC_STAT(553,17043
U32		NX_AC97_GetPCMADDR(561,17295
U32		NX_AC97_GetMICADDR(569,17541
void	NX_AC97_SetPCMDATA(577,17787
U32		NX_AC97_GetPCMDATA(584,18037
void	NX_AC97_SetMICDATA(592,18283
U32		NX_AC97_GetMICDATA(599,18533

test/usbread/device/prototype/module/nx_coda960.c,950
static	NX_CODA960_RegisterSet *__g_pRegister[__g_pRegister21,631
U32   NX_CODA960_GetTEMP(35,1046
CBOOL	NX_CODA960_Initialize(55,1724
U32		NX_CODA960_GetNumberOfModule(75,2169
U32		NX_CODA960_GetSizeOfRegisterSet(85,2431
void	NX_CODA960_SetBaseAddress(96,2716
void*	NX_CODA960_GetBaseAddress(109,3123
U32		NX_CODA960_GetPhysicalAddress(122,3517
CBOOL	NX_CODA960_OpenModule(140,4069
CBOOL	NX_CODA960_CloseModule(154,4525
CBOOL	NX_CODA960_CheckBusy(167,4925
U32 NX_CODA960_GetClockNumber 184,5528
void	NX_CODA960_SetInterruptEnable(246,7703
CBOOL	NX_CODA960_GetInterruptEnable(274,8634
CBOOL	NX_CODA960_GetInterruptPending(291,9322
void	NX_CODA960_ClearInterruptPending(312,10035
void	NX_CODA960_SetInterruptEnableAll(330,10670
CBOOL	NX_CODA960_GetInterruptEnableAll(353,11420
CBOOL	NX_CODA960_GetInterruptPendingAll(368,11974
void	NX_CODA960_ClearInterruptPendingAll(387,12562
S32		NX_CODA960_GetInterruptPendingNumber(405,13265

test/usbread/device/prototype/module/nx_simio.h,1514
#define __NX_SIMIO_H__23,780
struct NX_SIMIO_RegisterSet 38,1249
	volatile U32 TIMEOUTVALUE 40,1291
	volatile U32 COMMAND 41,1320
	volatile U32 RESULT 42,1349
	volatile U32 PARAM[PARAM43,1378
	volatile U32 STANDBYWFI 44,1407
enum COMMAND48,1476
	COMMAND_DEBUGPRINT	50,1491
	COMMAND_LOADHEXFILE	51,1517
	COMMAND_SAVEHEXFILE	52,1544
	COMMAND_COMPAREMEMORY	53,1571
	COMMAND_DEBUGBREAK	54,1599
	COMMAND_EXIT	55,1625
	COMMAND_LOADIMGFILE	56,1646
	COMMAND_SAVEIMGFILE	57,1673
	COMMAND_COMPAREIMAGE	58,1700
	COMMAND_QUERYPERFORMANCEFREQUENCY 59,1727
	COMMAND_QUERYPERFORMANCECOUNTER 60,1768
	COMMAND_LOADTEXTHEXFILE	61,1809
	COMMAND_SAVETEXTHEXFILE	62,1841
	COMMAND_COMPARETEXTMEMORY	63,1873
	COMMAND_LOADTEXTIMGFILE	64,1906
	COMMAND_SAVETEXTIMGFILE	65,1938
	COMMAND_COMPARETEXTIMAGE	66,1970
	COMMAND_SAVETEXTIMGFILE_EX	68,2004
	COMMAND_COMPARETEXTIMAGE_EX	69,2038
	COMMAND_LOADTEXTIMGFILE_EX 70,2073
	COMMAND_FILLMEMORY 72,2110
	COMMAND_TD_READ 74,2139
	COMMAND_TD_WRITE 75,2162
	COMMAND_LOADCODECBITCODE	78,2215
	COMMAND_LOADCODECYUV	79,2253
	COMMAND_LOADCODECSTREAM	80,2289
	COMMAND_SAVECODECYUV	81,2328
	COMMAND_SAVECODECSTREAM	82,2363
	COMMAND_MEMCOPY	83,2401
	COMMAND_CMPBINFILE	84,2434
	COMMAND_LOADIMGFILE_A8 86,2470
	COMMAND_EOS 88,2502
	COMMAND_FORCEU32	90,2522
	COMMAND_FORCEU32		= 0x7FFFFFFFx7FFFFFFF90,2522
	NX_IMAGELAYOUT_LINEAR 96,2603
	NX_IMAGELAYOUT_LINEAR = 0UL,UL96,2603
	NX_IMAGELAYOUT_VR 97,2650
	NX_IMAGELAYOUT_MALI 98,2707
} NX_IMAGELAYOUT 99,2764

test/usbread/device/prototype/module/nx_scaler.c,2567
    struct NX_SCALER_RegisterSet *pRegister;pRegister23,716
} __g_ModuleVariables[__g_ModuleVariables25,762
CBOOL   NX_SCALER_Initialize(36,1244
U32     NX_SCALER_GetNumberOfModule(60,1747
U32     NX_SCALER_GetPhysicalAddress(72,2110
U32     NX_SCALER_GetSizeOfRegisterSet(90,2586
void    NX_SCALER_SetBaseAddress(101,2902
void*    NX_SCALER_GetBaseAddress(114,3347
CBOOL   NX_SCALER_OpenModule(127,3807
CBOOL   NX_SCALER_CloseModule(163,5260
CBOOL   NX_SCALER_CheckBusy(198,6703
CBOOL   NX_SCALER_CanPowerDown(212,7265
S32     NX_SCALER_GetInterruptNumber(226,7686
void    NX_SCALER_SetInterruptEnable(243,8318
CBOOL   NX_SCALER_GetInterruptEnable(263,9237
void    NX_SCALER_SetInterruptEnable32(281,10018
U32     NX_SCALER_GetInterruptEnable32(300,10874
CBOOL   NX_SCALER_GetInterruptPending(318,11623
U32     NX_SCALER_GetInterruptPending32(337,12372
void    NX_SCALER_ClearInterruptPending(354,12914
void    NX_SCALER_ClearInterruptPending32(377,13870
void    NX_SCALER_SetInterruptEnableAll(397,14749
CBOOL   NX_SCALER_GetInterruptEnableAll(419,15628
CBOOL   NX_SCALER_GetInterruptPendingAll(435,16275
void    NX_SCALER_ClearInterruptPendingAll(448,16715
S32     NX_SCALER_GetInterruptPendingNumber(467,17521
static U32 *__g_clkBaseAddress __g_clkBaseAddress585,20759
void NX_SCALER_CLKGEN_SetBaseAddress(587,20800
U32 NX_SCALER_CLKGEN_GetPhysicalAddress(594,20977
void NX_SCALER_SetClockBClkMode(601,21121
U32 NX_SCALER_GetClockNumber(652,22582
U32 NX_SCALER_GetResetNumber(670,23013
void    NX_SCALER_Run(689,23530
void    NX_SCALER_Stop(704,24042
CBOOL   NX_SCALER_IsBusy(719,24612
void    NX_SCALER_SetFilterEnable(738,25149
CBOOL   NX_SCALER_GetFilterEnable(767,25999
void    NX_SCALER_SetFilterRatio(794,26730
void    NX_SCALER_GetFilterRatio(816,27740
void    NX_SCALER_SetYVFilter(841,28443
void    NX_SCALER_SetYHFilter(852,28949
void    NX_SCALER_SetMode(916,31115
NX_SCALER_MODE    NX_SCALER_GetMode(939,31908
void    NX_SCALER_SetSrcAddr(965,32944
U32     NX_SCALER_GetSrcAddr(984,33703
void    NX_SCALER_SetSrcStride(1003,34485
U32     NX_SCALER_GetSrcStride(1020,35159
void    NX_SCALER_SetDestAddr(1040,35955
U32     NX_SCALER_GetDestAddr(1066,37017
void    NX_SCALER_SetDestStride(1093,38005
U32     NX_SCALER_GetDestStride(1117,38983
void    NX_SCALER_SetImageSize1143,39900
void        NX_SCALER_GetImageSize1200,43338
void    NX_SCALER_SetCmdBufAddr(1229,44374
U32     NX_SCALER_GetCmdBufAddr(1237,44646
void    NX_SCALER_RunCmdBuf(1245,44896
void    NX_SCALER_StopCmdBuf(1253,45153

test/usbread/device/prototype/module/nx_can.c,1033
static	NX_CAN_RegisterSet *__g_pRegister[__g_pRegister20,585
CBOOL	NX_CAN_Initialize(56,1662
U32		NX_CAN_GetNumberOfModule(78,2137
U32		NX_CAN_GetSizeOfRegisterSet(88,2391
void	NX_CAN_SetBaseAddress(99,2677
void*	NX_CAN_GetBaseAddress(111,3071
U32		NX_CAN_GetPhysicalAddress(123,3452
CBOOL	NX_CAN_OpenModule(141,3986
CBOOL	NX_CAN_CloseModule(155,4436
CBOOL	NX_CAN_CheckBusy(169,4877
U32 	NX_CAN_GetInterruptNumber(227,6678
void	NX_CAN_SetInterruptEnable(248,7571
CBOOL	NX_CAN_GetInterruptEnable(276,8484
CBOOL	NX_CAN_GetInterruptPending(293,9158
void	NX_CAN_ClearInterruptPending(314,9851
void	NX_CAN_SetInterruptEnableAll(332,10476
CBOOL	NX_CAN_GetInterruptEnableAll(356,11217
CBOOL	NX_CAN_GetInterruptPendingAll(372,11766
void	NX_CAN_ClearInterruptPendingAll(391,12342
S32		NX_CAN_GetInterruptPendingNumber(408,13023
void    NX_CAN_REG_RD_TEST 434,13531
void    NX_CAN_RDWR_RAM_TEST 742,30838
void    NX_CAN_TRANSMIT_TEST 787,32199
void    NX_CAN_RD_STATUS_REG 855,34215
U32 NX_CAN_GetDMANumber 882,35108

test/usbread/device/prototype/module/nx_spdifrx.h,2528
#define _NX_SPDIFRX_H18,638
struct NX_SPDIFRX_RegisterSet33,1116
	volatile U32 SPDIF_CTRL	35,1148
    volatile U32 SPDIF_ENBIRQ	36,1281
    volatile U32 REGUSERA0	37,1423
    volatile U32 REGUSERA1	38,1475
    volatile U32 REGUSERA2	39,1527
    volatile U32 REGUSERA3	40,1579
    volatile U32 REGUSERA4	41,1631
    volatile U32 REGUSERA5	42,1683
    volatile U32 REGUSERB0	43,1735
    volatile U32 REGUSERB1	44,1787
    volatile U32 REGUSERB2	45,1839
    volatile U32 REGUSERB3	46,1891
    volatile U32 REGUSERB4	47,1943
    volatile U32 REGUSERB5	48,1995
    volatile U32 REGSTATA0	49,2047
    volatile U32 REGSTATA1	50,2099
    volatile U32 REGSTATA2	51,2151
    volatile U32 REGSTATA3	52,2203
    volatile U32 REGSTATA4	53,2255
    volatile U32 REGSTATA5	54,2307
    volatile U32 REGSTATB0	55,2359
    volatile U32 REGSTATB1	56,2411
    volatile U32 REGSTATB2	57,2463
    volatile U32 REGSTATB3	58,2515
    volatile U32 REGSTATB4	59,2567
    volatile U32 REGSTATB5	60,2619
	NX_SPDIFRX_SAMPLEOFFSET_8 69,2862
	NX_SPDIFRX_SAMPLEOFFSET_7 70,2894
	NX_SPDIFRX_SAMPLEOFFSET_6 71,2926
	NX_SPDIFRX_SAMPLEOFFSET_5 72,2958
	NX_SPDIFRX_SAMPLEOFFSET_4 73,2990
	NX_SPDIFRX_SAMPLEOFFSET_3 74,3022
	NX_SPDIFRX_SAMPLEOFFSET_2 75,3054
	NX_SPDIFRX_SAMPLEOFFSET_1 76,3086
	NX_SPDIFRX_SAMPLEOFFSET_0 77,3118
} NX_SPDIFRX_SAMPLEOFFSET;79,3151
	NX_SPDIFRX_CTRL_DECODE_ENB	83,3186
	NX_SPDIFRX_CTRL_DMA_SWAP	84,3220
	NX_SPDIFRX_CTRL_DMA_DATAONLY	85,3252
	NX_SPDIFRX_CTRL_ENBCAPUSERSTAT	86,3287
	NX_SPDIFRX_CTRL_SAMPLE_OFFSET	87,3324
	NX_SPDIFRX_CTRL_ENBPHASEDET	88,3368
	NX_SPDIFRX_CTRL_CLR_FIFO	89,3402
	NX_SPDIFRX_CTRL_LOCK	90,3434
	NX_SPDIFRX_CTRL_FILLREGUSERINV 91,3464
	NX_SPDIFRX_CTRL_DECRATE	92,3502
	NX_SPDIFRX_CTRL_CPUHEADER	93,3534
	SPDIFRX_INTREN_BLOCK	98,3578
	SPDIFRX_INTREN_BLOCK	= 1UL<UL98,3578
	SPDIFRX_INTREN_PARITY	99,3610
	SPDIFRX_INTREN_PARITY	= 1UL<UL99,3610
	SPDIFRX_INTREN_ERROR	100,3643
	SPDIFRX_INTREN_ERROR	= 1UL<UL100,3643
	SPDIFRX_INTREN_LOCK	101,3675
	SPDIFRX_INTREN_LOCK		= 1UL<UL101,3675
	SPDIFRX_PEND_BLOCK	102,3707
	SPDIFRX_PEND_BLOCK		= 1UL<UL102,3707
	SPDIFRX_PEND_PARITY	103,3738
	SPDIFRX_PEND_PARITY		= 1UL<UL103,3738
	SPDIFRX_PEND_ERROR	104,3770
	SPDIFRX_PEND_ERROR		= 1UL<UL104,3770
	SPDIFRX_PEND_LOCK	105,3801
	SPDIFRX_PEND_LOCK		= 1UL<UL105,3801
	SPDIFRX_STAT_DMAREQ	111,3900
	SPDIFRX_STAT_DMAACK	112,3927
	SPDIFRX_STAT_FIFOEmpty	113,3954
	SPDIFRX_STAT_FIFOFull	114,3983
	SPDIFRX_STAT_WrCnt	115,4011
	SPDIFRX_STAT_RdCnt	116,4037

test/usbread/device/prototype/module/nx_ssp.h,1256
#define __NX_SSP_H__18,612
	struct	NX_SSP_RegisterSet36,985
		volatile U32	SSPCR0;38,1015
		volatile U32	SSPCR1;39,1053
		volatile U32	SSPDR;40,1091
		volatile U32	SSPSR;41,1128
		volatile U32	SSPCPSR;42,1165
		volatile U32	SSPIMSC;43,1203
		volatile U32	SSPRIS;44,1241
		volatile U32	SSPMIS;45,1279
		volatile U32	SSPICR;46,1317
		volatile U32	SSPDMACR;47,1355
		volatile U32	SSPPeriphID0;49,1457
		volatile U32	SSPPeriphID1;50,1500
		volatile U32	SSPPeriphID2;51,1543
		volatile U32	SSPPeriphID3;52,1586
		volatile U32	SSPCellID0;53,1629
		volatile U32	SSPCellID1;54,1671
		volatile U32	SSPCellID2;55,1713
		volatile U32	SSPCellID3;56,1755
#define __DEF__NX_SSP_INTR_MASK91,2918
	 SSPRORINTR93,2965
	,SSPRTINTR94,2978
	,SSPRXINTR95,2990
	,SSPTXINTR96,3002
} NX_SSP_INTR_MASK;97,3014
#define  NX_SSP_INTR_MAXNUMBER 100,3042
	NX_SSP_MODE_MASTER	151,5078
	NX_SSP_MODE_SLAVE 152,5125
} NX_SSP_MODE;153,5173
	NX_SSP_FORMAT_A	175,6026
	NX_SSP_FORMAT_B	176,6080
	NX_SSP_FORMAT_C	177,6134
	NX_SSP_FORMAT_D	178,6188
}NX_SSP_FORMAT;NX_SSP_FORMAT179,6242
	NX_SSP_PROTOCOL_SPI	191,6542
	NX_SSP_PROTOCOL_SSP	192,6616
	NX_SSP_PROTOCOL_NM	193,6694
} NX_SSP_PROTOCOL 194,6757
	NX_SSP_PRESETn 310,10703
	NX_SSP_nSSPRST 311,10724

test/usbread/device/prototype/module/nx_tieoff.h,21828
#define __NX_TIEOFF_H__19,593
	#define NumberOfTieOffReg 34,904
	struct	NX_TIEOFF_RegisterSet36,935
		volatile U32	TIEOFFREG[TIEOFFREG38,968
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCOREOUT 59,1337
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU0 60,1409
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU1 61,1478
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU2 62,1547
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPCPU3 63,1616
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_COREPWRDOWN 64,1685
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU0PWRDOWN 65,1756
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU1PWRDOWN 66,1827
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU2PWRDOWN 67,1898
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPU3PWRDOWN 68,1969
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2_CFGENDIAN 69,2040
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMAS 70,2113
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2RET1N_0 71,2180
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2RET1N_1 72,2250
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2PGEN_0 73,2320
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2PGEN_1 74,2389
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_0 75,2458
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CLAMPL2_1 76,2528
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_VINITHI 77,2598
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2EMA 78,2666
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_TEINIT 79,2732
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMAW 80,2799
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L2EMAW 81,2866
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_L1EMA 82,2933
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_CPUCLKOFF 83,2999
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI0 84,3069
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI1 85,3138
	#define TIEOFFINDEX_OF_CORTEXA9MP_TOP_QUADL2C_PWRCTLI2 86,3207
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAA 87,3276
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAB 88,3338
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAWA 89,3400
	#define TIEOFFINDEX_OF_AXISRAM0_i_TIE_ra2w_EMAWB 90,3463
	#define TIEOFFINDEX_OF_AXISRAM0_i_nPowerDown 91,3526
	#define TIEOFFINDEX_OF_AXISRAM0_i_nSleep 92,3585
	#define TIEOFFINDEX_OF_CAN0_i_TIE_rf1_EMA 93,3640
	#define TIEOFFINDEX_OF_CAN0_i_TIE_rf1_EMAW 94,3696
	#define TIEOFFINDEX_OF_CAN0_i_nPowerDown 95,3753
	#define TIEOFFINDEX_OF_CAN0_i_nSleep 96,3808
	#define TIEOFFINDEX_OF_CAN1_i_TIE_rf1_EMA 97,3859
	#define TIEOFFINDEX_OF_CAN1_i_TIE_rf1_EMAW 98,3915
	#define TIEOFFINDEX_OF_CAN1_i_nPowerDown 99,3972
	#define TIEOFFINDEX_OF_CAN1_i_nSleep 100,4027
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF1_EMA 101,4078
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF1_EMAW 102,4141
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2_EMAA 103,4205
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2_EMAB 104,4269
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2W_EMAA 105,4333
	#define TIEOFFINDEX_OF_DEINTERLACE0_i_NX_RF2W_EMAB 106,4398
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_ResConv_nPowerDown 107,4463
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_ResConv_nSleep 108,4533
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_nPowerDown 109,4599
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_nSleep 110,4666
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_HDMI_PHY_REFCLK_SEL 111,4729
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMA 112,4800
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_SPSRAM_EMAW 113,4869
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAA 114,4940
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_1R1W_EMAB 115,5016
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAA 116,5092
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAB 117,5163
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWA 118,5234
	#define TIEOFFINDEX_OF_DISPLAYTOP0_i_TIEOFF_DPSRAM_EMAWB 119,5306
	#define TIEOFFINDEX_OF_MCUSTOP0_i_vrom_EMA 120,5378
	#define TIEOFFINDEX_OF_DREX0_CKE_INIT 121,5436
	#define TIEOFFINDEX_OF_DREX0_CA_SWAP 122,5489
	#define TIEOFFINDEX_OF_DREX0_CSYSREQ 123,5541
	#define TIEOFFINDEX_OF_DREX0_PAUSE_REQ 124,5593
	#define TIEOFFINDEX_OF_DREX0_PEREV_TRIGGER 125,5647
	#define TIEOFFINDEX_OF_DREX0_CTRL_HCKE 126,5705
	#define TIEOFFINDEX_OF_DREX0_DFI_RESET_N_P0 127,5759
	#define TIEOFFINDEX_OF_DREX0_DFI_RESET_N_P1 128,5818
	#define TIEOFFINDEX_OF_MIPI0_NX_DPSRAM_1R1W_EMAA 129,5877
	#define TIEOFFINDEX_OF_MIPI0_NX_DPSRAM_1R1W_EMAB 130,5941
	#define TIEOFFINDEX_OF_MIPI0_i_NX_NPOWERDOWN 131,6005
	#define TIEOFFINDEX_OF_MIPI0_i_NX_NSLEEP 132,6065
	#define TIEOFFINDEX_OF_SCALER0_i_NX_EMA 133,6121
	#define TIEOFFINDEX_OF_SCALER0_i_NX_EMAW 134,6176
	#define TIEOFFINDEX_OF_UART0_USESMC 135,6232
	#define TIEOFFINDEX_OF_UART0_SMCTXENB 136,6283
	#define TIEOFFINDEX_OF_UART0_SMCRXENB 137,6336
	#define TIEOFFINDEX_OF_UART_MODEM0_USESMC 138,6389
	#define TIEOFFINDEX_OF_UART_MODEM0_SMCTXENB 139,6446
	#define TIEOFFINDEX_OF_UART_MODEM0_SMCRXENB 140,6505
	#define TIEOFFINDEX_OF_UART1_USESMC 141,6564
	#define TIEOFFINDEX_OF_UART1_SMCTXENB 142,6615
	#define TIEOFFINDEX_OF_UART1_SMCRXENB 143,6668
	#define TIEOFFINDEX_OF_UART_NODMA0_USESMC 144,6721
	#define TIEOFFINDEX_OF_UART_NODMA0_SMCTXENB 145,6778
	#define TIEOFFINDEX_OF_UART_NODMA0_SMCRXENB 146,6837
	#define TIEOFFINDEX_OF_UART_NODMA1_USESMC 147,6896
	#define TIEOFFINDEX_OF_UART_NODMA1_SMCTXENB 148,6953
	#define TIEOFFINDEX_OF_UART_NODMA1_SMCRXENB 149,7012
	#define TIEOFFINDEX_OF_UART_NODMA2_USESMC 150,7071
	#define TIEOFFINDEX_OF_UART_NODMA2_SMCTXENB 151,7128
	#define TIEOFFINDEX_OF_UART_NODMA2_SMCRXENB 152,7187
	#define TIEOFFINDEX_OF_USB20HOST0_i_nPowerDown 153,7246
	#define TIEOFFINDEX_OF_USB20HOST0_i_nSleep 154,7308
	#define TIEOFFINDEX_OF_USB20HOST0_i_NX_RF1_EMA 155,7366
	#define TIEOFFINDEX_OF_USB20HOST0_i_NX_RF1_EMAW 156,7428
	#define TIEOFFINDEX_OF_USB20HOST0_sys_interrupt_i 157,7491
	#define TIEOFFINDEX_OF_USB20HOST0_i_hsic_en 158,7556
	#define TIEOFFINDEX_OF_USB20HOST0_i_nResetSync 159,7615
	#define TIEOFFINDEX_OF_USB20HOST0_i_nResetSync_ohci 160,7677
	#define TIEOFFINDEX_OF_USB20HOST0_i_nAuxWellResetSync 161,7744
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostPhyResetSync 162,7813
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostUtmiResetSync 163,7882
	#define TIEOFFINDEX_OF_USB20HOST0_i_nHostHsicResetSync 164,7952
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_FREE_CLOCK_ENB 165,8022
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_480M_FROM_OTG_PHY 166,8093
	#define TIEOFFINDEX_OF_USB20HOST0_ss_word_if_enb_i 167,8167
	#define TIEOFFINDEX_OF_USB20HOST0_ss_word_if_i 168,8233
	#define TIEOFFINDEX_OF_USB20HOST0_ss_utmi_backward_enb_i 169,8295
	#define TIEOFFINDEX_OF_USB20HOST0_ss_resume_utmi_pls_dis_i 170,8367
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_0_i 171,8441
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_1_i 172,8506
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_2_i 173,8571
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_3_i 174,8636
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_4_i 175,8701
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_5_i 176,8766
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_6_i 177,8831
	#define TIEOFFINDEX_OF_USB20HOST0_phy_vstatus_7_i 178,8896
	#define TIEOFFINDEX_OF_USB20HOST0_ss_power_state_valid_i 179,8961
	#define TIEOFFINDEX_OF_USB20HOST0_ss_nxt_power_state_valid_i 180,9033
	#define TIEOFFINDEX_OF_USB20HOST0_ss_power_state_i 181,9109
	#define TIEOFFINDEX_OF_USB20HOST0_ss_next_power_state_i 182,9175
	#define TIEOFFINDEX_OF_USB20HOST0_app_prt_ovrcur_i 183,9246
	#define TIEOFFINDEX_OF_USB20HOST0_ss_simulation_mode_i 184,9312
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_host_i 185,9382
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_5_i 186,9451
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_4_i 187,9517
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_3_i 188,9583
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_2_i 189,9649
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_1_i 190,9715
	#define TIEOFFINDEX_OF_USB20HOST0_ss_fladj_val_0_i 191,9781
	#define TIEOFFINDEX_OF_USB20HOST0_ss_autoppd_on_overcur_en_i 192,9847
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr16_i 193,9923
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr8_i 194,9988
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incr4_i 195,10052
	#define TIEOFFINDEX_OF_USB20HOST0_ss_ena_incrx_align_i 196,10116
	#define TIEOFFINDEX_OF_USB20HOST0_i_ohci_0_cntsel_n 197,10186
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_irq1_i 198,10253
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_irq12_i 199,10320
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_0_app_io_hit_i 200,10388
	#define TIEOFFINDEX_OF_USB20HOST0_ss_hubsetup_min_i 201,10457
	#define TIEOFFINDEX_OF_USB20HOST0_app_start_clk_i 202,10524
	#define TIEOFFINDEX_OF_USB20HOST0_ohci_susp_lgcy_i 203,10589
	#define TIEOFFINDEX_OF_USB20HOST0_i_SIDDQ 204,10655
	#define TIEOFFINDEX_OF_USB20HOST0_i_VATESTENB 205,10712
	#define TIEOFFINDEX_OF_USB20HOST0_i_POR_ENB 206,10773
	#define TIEOFFINDEX_OF_USB20HOST0_i_POR 207,10832
	#define TIEOFFINDEX_OF_USB20HOST0_i_REFCLKSEL 208,10887
	#define TIEOFFINDEX_OF_USB20HOST0_i_FSEL 209,10948
	#define TIEOFFINDEX_OF_USB20HOST0_i_COMMONONN 210,11004
	#define TIEOFFINDEX_OF_USB20HOST0_i_RESREQIN 211,11065
	#define TIEOFFINDEX_OF_USB20HOST0_i_PORTRESET 212,11125
	#define TIEOFFINDEX_OF_USB20HOST0_i_OTGDISABLE 213,11186
	#define TIEOFFINDEX_OF_USB20HOST0_i_LOOPBACKENB 214,11248
	#define TIEOFFINDEX_OF_USB20HOST0_i_IDPULLUP 215,11311
	#define TIEOFFINDEX_OF_USB20HOST0_i_DRVVBUS 216,11371
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPCHRG 217,11430
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPDISCHRG 218,11489
	#define TIEOFFINDEX_OF_USB20HOST0_i_ADPPRBENB 219,11551
	#define TIEOFFINDEX_OF_USB20HOST0_i_VBUSVLDEXT 220,11612
	#define TIEOFFINDEX_OF_USB20HOST0_i_VBUSVLDEXTSEL 221,11674
	#define TIEOFFINDEX_OF_USB20HOST0_i_DPPULLDOWN 222,11739
	#define TIEOFFINDEX_OF_USB20HOST0_i_DMPULLDOWN 223,11801
	#define TIEOFFINDEX_OF_USB20HOST0_i_SUSPENDM_ENB 224,11863
	#define TIEOFFINDEX_OF_USB20HOST0_i_SUSPENDM 225,11927
	#define TIEOFFINDEX_OF_USB20HOST0_i_SLEEPM_ENB 226,11987
	#define TIEOFFINDEX_OF_USB20HOST0_i_SLEEPM 227,12049
	#define TIEOFFINDEX_OF_USB20HOST0_i_OPMODE_ENB 228,12107
	#define TIEOFFINDEX_OF_USB20HOST0_i_OPMODE 229,12169
	#define TIEOFFINDEX_OF_USB20HOST0_i_TERMSEL_ENB 230,12227
	#define TIEOFFINDEX_OF_USB20HOST0_i_TERMSEL 231,12290
	#define TIEOFFINDEX_OF_USB20HOST0_i_XCVRSEL_ENB 232,12349
	#define TIEOFFINDEX_OF_USB20HOST0_i_XCVRSEL 233,12412
	#define TIEOFFINDEX_OF_USB20HOST0_i_WORDINTERFACE_ENB 234,12471
	#define TIEOFFINDEX_OF_USB20HOST0_i_WORDINTERFACE 235,12540
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXBITSTUFFEN 236,12605
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXBITSTUFFENH 237,12669
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDPDATA 238,12734
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDMDATA 239,12798
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDPEN 240,12862
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSDMEN 241,12924
	#define TIEOFFINDEX_OF_USB20HOST0_i_BYPASSSEL 242,12986
	#define TIEOFFINDEX_OF_USB20HOST0_i_COMPDISTUNE 243,13047
	#define TIEOFFINDEX_OF_USB20HOST0_i_SQRXTUNE 244,13110
	#define TIEOFFINDEX_OF_USB20HOST0_i_OTGTUNE 245,13170
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXHSXVTUNE 246,13229
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXFSLSTUNE 247,13291
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXVREFTUNE 248,13353
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXRISETUNE 249,13415
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXRESTUNE 250,13477
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXPREEMPAMPTUNE 251,13538
	#define TIEOFFINDEX_OF_USB20HOST0_i_TXPREEMPPULSETUNE 252,13605
	#define TIEOFFINDEX_OF_USB20HOST0_i_CHRGSEL 253,13674
	#define TIEOFFINDEX_OF_USB20HOST0_i_VDATDETENB 254,13733
	#define TIEOFFINDEX_OF_USB20HOST0_i_VDATSRCENB 255,13795
	#define TIEOFFINDEX_OF_USB20HOST0_i_DCDENB 256,13857
	#define TIEOFFINDEX_OF_USB20HOST0_i_ACAENB 257,13915
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_MSTRXCVR 258,13973
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SIDDQ 259,14038
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_POR_ENB 260,14100
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_POR 261,14164
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_REFCLKDIV 262,14224
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_REFCLKSEL 263,14290
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_COMMONONN 264,14356
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_PORTRESET 265,14422
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_LOOPBACKENB 266,14488
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_DPPULLDOWN 267,14556
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_DMPULLDOWN 268,14623
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SUSPENDM_ENB 269,14690
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SUSPENDM 270,14759
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SLEEPM_ENB 271,14824
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_SLEEPM 272,14891
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_MSTRXOPU 273,14954
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_OPMODE_ENB 274,15019
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_OPMODE 275,15086
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_XCVRSELECT_ENB 276,15149
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_XCVRSELECT 277,15220
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_WORDINTERFACE_ENB 278,15287
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_WORDINTERFACE 279,15361
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXBITSTUFFEN 280,15431
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXBITSTUFFENH 281,15500
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXRPUTUNE 282,15570
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXRPDTUNE 283,15636
	#define TIEOFFINDEX_OF_USB20HOST0_i_HSIC_TXSRTUNE 284,15702
	#define TIEOFFINDEX_OF_USB20OTG0_i_nPowerDown 285,15767
	#define TIEOFFINDEX_OF_USB20OTG0_i_nSleep 286,15828
	#define TIEOFFINDEX_OF_USB20OTG0_i_NX_RF1_EMA 287,15885
	#define TIEOFFINDEX_OF_USB20OTG0_i_NX_RF1_EMAW 288,15946
	#define TIEOFFINDEX_OF_USB20OTG0_i_ss_scaledown_mode 289,16008
	#define TIEOFFINDEX_OF_USB20OTG0_i_gp_in 290,16076
	#define TIEOFFINDEX_OF_USB20OTG0_i_sof_count 291,16133
	#define TIEOFFINDEX_OF_USB20OTG0_i_sys_dma_done 292,16194
	#define TIEOFFINDEX_OF_USB20OTG0_i_if_select_hsic 293,16257
	#define TIEOFFINDEX_OF_USB20OTG0_i_nResetSync 294,16322
	#define TIEOFFINDEX_OF_USB20OTG0_i_nUtmiResetSync 295,16383
	#define TIEOFFINDEX_OF_USB20OTG0_i_SIDDQ 296,16448
	#define TIEOFFINDEX_OF_USB20OTG0_i_VATESTENB 297,16504
	#define TIEOFFINDEX_OF_USB20OTG0_i_POR_ENB 298,16564
	#define TIEOFFINDEX_OF_USB20OTG0_i_POR 299,16622
	#define TIEOFFINDEX_OF_USB20OTG0_i_REFCLKSEL 300,16676
	#define TIEOFFINDEX_OF_USB20OTG0_i_FSEL 301,16736
	#define TIEOFFINDEX_OF_USB20OTG0_i_COMMONONN 302,16791
	#define TIEOFFINDEX_OF_USB20OTG0_i_RESREQIN 303,16851
	#define TIEOFFINDEX_OF_USB20OTG0_i_PORTRESET 304,16910
	#define TIEOFFINDEX_OF_USB20OTG0_i_OTGDISABLE 305,16970
	#define TIEOFFINDEX_OF_USB20OTG0_i_LOOPBACKENB 306,17031
	#define TIEOFFINDEX_OF_USB20OTG0_i_IDPULLUP 307,17093
	#define TIEOFFINDEX_OF_USB20OTG0_i_DRVVBUS 308,17152
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPCHRG 309,17210
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPDISCHRG 310,17268
	#define TIEOFFINDEX_OF_USB20OTG0_i_ADPPRBENB 311,17329
	#define TIEOFFINDEX_OF_USB20OTG0_i_VBUSVLDEXT 312,17389
	#define TIEOFFINDEX_OF_USB20OTG0_i_VBUSVLDEXTSEL 313,17450
	#define TIEOFFINDEX_OF_USB20OTG0_i_DPPULLDOWN 314,17514
	#define TIEOFFINDEX_OF_USB20OTG0_i_DMPULLDOWN 315,17575
	#define TIEOFFINDEX_OF_USB20OTG0_i_SUSPENDM_ENB 316,17636
	#define TIEOFFINDEX_OF_USB20OTG0_i_SUSPENDM 317,17699
	#define TIEOFFINDEX_OF_USB20OTG0_i_SLEEPM_ENB 318,17758
	#define TIEOFFINDEX_OF_USB20OTG0_i_SLEEPM 319,17819
	#define TIEOFFINDEX_OF_USB20OTG0_i_OPMODE_ENB 320,17876
	#define TIEOFFINDEX_OF_USB20OTG0_i_OPMODE 321,17937
	#define TIEOFFINDEX_OF_USB20OTG0_i_TERMSEL_ENB 322,17994
	#define TIEOFFINDEX_OF_USB20OTG0_i_TERMSEL 323,18056
	#define TIEOFFINDEX_OF_USB20OTG0_i_XCVRSEL_ENB 324,18114
	#define TIEOFFINDEX_OF_USB20OTG0_i_XCVRSEL 325,18176
	#define TIEOFFINDEX_OF_USB20OTG0_i_WORDINTERFACE_ENB 326,18234
	#define TIEOFFINDEX_OF_USB20OTG0_i_WORDINTERFACE 327,18302
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXBITSTUFFEN 328,18366
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXBITSTUFFENH 329,18429
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDPDATA 330,18493
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDMDATA 331,18556
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDPEN 332,18619
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSDMEN 333,18680
	#define TIEOFFINDEX_OF_USB20OTG0_i_BYPASSSEL 334,18741
	#define TIEOFFINDEX_OF_USB20OTG0_i_COMPDISTUNE 335,18801
	#define TIEOFFINDEX_OF_USB20OTG0_i_SQRXTUNE 336,18863
	#define TIEOFFINDEX_OF_USB20OTG0_i_OTGTUNE 337,18922
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXHSXVTUNE 338,18980
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXFSLSTUNE 339,19041
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXVREFTUNE 340,19102
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXRISETUNE 341,19163
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXRESTUNE 342,19224
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXPREEMPAMPTUNE 343,19284
	#define TIEOFFINDEX_OF_USB20OTG0_i_TXPREEMPPULSETUNE 344,19350
	#define TIEOFFINDEX_OF_USB20OTG0_i_CHRGSEL 345,19418
	#define TIEOFFINDEX_OF_USB20OTG0_i_VDATDETENB 346,19476
	#define TIEOFFINDEX_OF_USB20OTG0_i_VDATSRCENB 347,19537
	#define TIEOFFINDEX_OF_USB20OTG0_i_DCDENB 348,19598
	#define TIEOFFINDEX_OF_USB20OTG0_i_ACAENB 349,19655
	#define TIEOFFINDEX_OF_USB20OTG0_i_IDPULLUP_ENB 350,19712
	#define TIEOFFINDEX_OF_USB20OTG0_i_DPPULLDOWN_ENB 351,19775
	#define TIEOFFINDEX_OF_USB20OTG0_i_DMPULLDOWN_ENB 352,19840
	#define TIEOFFINDEX_OF_USB20OTG0_i_DRVVBUS_ENB 353,19905
	#define TIEOFFINDEX_OF_USB20OTG0_i_LPMClkMuxCntrl 354,19967
	#define TIEOFFINDEX_OF_USB20OTG0_i_GLITCHLESSMUXCntrl 355,20032
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN00 356,20101
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP00 357,20159
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN01 358,20217
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP01 359,20275
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN02 360,20333
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP02 361,20392
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN03 362,20451
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP03 363,20509
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN04 364,20567
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP04 365,20625
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN05 366,20683
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP05 367,20741
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN06 368,20799
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP06 369,20857
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN07 370,20915
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP07 371,20974
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN08 372,21033
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP08 373,21091
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN09 374,21149
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP09 375,21207
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN10 376,21265
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP10 377,21324
	#define TIEOFFINDEX_OF_CODA9600_i_nPWRDN11 378,21383
	#define TIEOFFINDEX_OF_CODA9600_i_nSLEEP11 379,21441
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2_EMAA 380,21499
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2_EMAB 381,21561
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2w_EMAA 382,21623
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf2w_EMAB 383,21686
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAA 384,21749
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAB 385,21811
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAWA 386,21873
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2_EMAWB 387,21936
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAA 388,21999
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAB 389,22062
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAWA 390,22125
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_ra2w_EMAWB 391,22189
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1_EMA 392,22253
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1_EMAW 393,22314
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1w_EMA 394,22376
	#define TIEOFFINDEX_OF_CODA9600_i_TIE_rf1w_EMAW 395,22438
	#define TIEOFFINDEX_OF_DWC_GMAC0_sbd_flowctrl_i 396,22501
	#define TIEOFFINDEX_OF_DWC_GMAC0_phy_intf_sel_i 397,22564
	#define TIEOFFINDEX_OF_DWC_GMAC0_i_NX_RF2_EMAA 398,22627
	#define TIEOFFINDEX_OF_DWC_GMAC0_i_NX_RF2_EMAB 399,22689
	#define TIEOFFINDEX_OF_MALI4000_NX_DPSRAM_1R1W_EMAA 400,22751
	#define TIEOFFINDEX_OF_MALI4000_NX_DPSRAM_1R1W_EMAB 401,22818
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_EMA 402,22885
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_EMAW 403,22946
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_BW_EMA 404,23008
	#define TIEOFFINDEX_OF_MALI4000_NX_SPSRAM_BW_EMAW 405,23072
	#define TIEOFFINDEX_OF_MALI4000_PWRDNBYPASS 406,23137
	#define TIEOFFINDEX_OF_MALI4000_GP_NX_NPOWERDOWN 407,23196
	#define TIEOFFINDEX_OF_MALI4000_GP_NX_NSLEEP 408,23261
	#define TIEOFFINDEX_OF_MALI4000_L2_NX_NPOWERDOWN 409,23322
	#define TIEOFFINDEX_OF_MALI4000_L2_NX_NSLEEP 410,23386
	#define TIEOFFINDEX_OF_MALI4000_PP0_NX_NPOWERDOWN 411,23446
	#define TIEOFFINDEX_OF_MALI4000_PP0_NX_NSLEEP 412,23512
	#define TIEOFFINDEX_OF_MALI4000_PP1_NX_NPOWERDOWN 413,23574
	#define TIEOFFINDEX_OF_MALI4000_PP1_NX_NSLEEP 414,23640
	#define TIEOFFINDEX_OF_MALI4000_PP2_NX_NPOWERDOWN 415,23702
	#define TIEOFFINDEX_OF_MALI4000_PP2_NX_NSLEEP 416,23768
	#define TIEOFFINDEX_OF_MALI4000_PP3_NX_NPOWERDOWN 417,23830
	#define TIEOFFINDEX_OF_MALI4000_PP3_NX_NSLEEP 418,23896
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm9 419,23958
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm10 420,24030
	#define TIEOFFINDEX_OF_A3BM_AXI_PERI_BUS0_SYNCMODEREQm16 421,24103
	#define TIEOFFINDEX_OF_A3BM_AXI_TOP_MASTER_BUS0_REMAP 422,24176

test/usbread/device/prototype/module/nx_uart.h,8149
#define _NX_UART_H18,564
#define NX_UART_FIFO_DEPTH	31,835
#define UTRSR_MASK 37,1111
#define UTIIR_MASK 38,1146
#define UTFR_MASK 39,1181
#define UTDMACR_MASK 40,1216
#define UARTDR_MASK 42,1252
#define UARTECR_MASK 43,1287
#define UARTRSR_MASK 44,1322
#define UARTLCR_H_MASK 45,1357
#define UARTLCR_M_MASK 46,1392
#define UARTLCR_L_MASK 47,1427
#define UARTCR_MASK 48,1462
#define UARTCR_newMASK 49,1497
#define UARTFR_MASK 50,1534
#define UARTILPR_MASK 51,1569
#define UARTIBRD_MASK 52,1604
#define UARTFBRD_MASK 53,1641
#define UARTLCR_H_new_MASK 54,1676
#define UARTIFLS_MASK 55,1711
#define UARTIMSC_MASK 56,1746
#define UARTRIS_MASK 57,1782
#define UARTMIS_MASK 58,1818
#define UARTICR_MASK 59,1854
#define UARTDMACR_MASK 60,1890
#define MASK_IDREG 61,1925
#define UARTTCR_MASK 65,1964
#define UARTITIP_MASK 66,1999
#define UARTITOP_MASK 67,2034
#define UARTTDR_MASK 68,2071
#define RSTMODE_ENABLE 75,2383
#define PCLK_ENABLE 76,2416
#define PCLKGEN 77,2449
#define REFCLKGEN 78,2482
#define REFCLKON 79,2515
#define PCLKON 80,2548
#define UT_MSINT 83,2607
#define UT_RXINT 84,2640
#define UT_TXINT 85,2673
#define UT_RTISINT 86,2706
#define UT_UARTINTR 87,2739
#define UT_UARTEINTR 88,2772
#define FORCED_PARITY_ERR 91,2841
#define FORCED_FRAMING_ERR 92,2874
#define RX_JITTER_BITS 93,2907
#define RX_JITTER_SIGN 94,2940
#define TX_JITTER_BITS 95,2973
#define TX_JITTER_SIGN 96,3006
#define UTRXFIFO_EMPTY 99,3064
#define UTRXFIFO_HALFFULL 100,3097
#define UTRXFIFO_FULL 101,3130
#define UTTXFIFO_EMPTY 102,3163
#define UTTXFIFO_HALFEMPTY 103,3196
#define UTTXFIFO_FULL 104,3229
#define UTTXBUSY 105,3262
#define UTRXBUSY 106,3295
#define UTPE 109,3354
#define TXDMASREQ 112,3415
#define RXDMASREQ 113,3448
#define TXDMABREQ 114,3481
#define RXDMABREQ 115,3514
#define UART_CTS 118,3574
#define UART_DSR 119,3607
#define UART_DCD 120,3640
#define UART_UBUSY 121,3673
#define UART_RXFE 122,3706
#define UART_TXFF 123,3739
#define UART_RXFF 124,3772
#define UART_TXFE 125,3805
#define UART_RI 126,3838
#define UART_RXFEIGHT 129,3901
#define UART_RXFQUART 130,3934
#define UART_RXFHALF 131,3967
#define UART_RXF3QUART 132,4000
#define UART_RXF7EIGHT 133,4033
#define UART_TXFEIGHT 134,4066
#define UART_TXFQUART 135,4099
#define UART_TXFHALF 136,4132
#define UART_TXF3QUART 137,4165
#define UART_TXF7EIGHT 138,4198
#define UART_RIRINT 141,4255
#define UART_CTSRINT 142,4288
#define UART_DCDRINT 143,4321
#define UART_DSRRINT 144,4354
#define UART_RXRINT 145,4387
#define UART_TXRINT 146,4420
#define UART_RTRINT 147,4453
#define UART_FERINT 148,4486
#define UART_PERINT 149,4519
#define UART_BERINT 150,4553
#define UART_OERINT 151,4587
#define UART_RIMINT 154,4645
#define UART_CTSMINT 155,4678
#define UART_DCDMINT 156,4711
#define UART_DSRMINT 157,4744
#define UART_RXMINT 158,4777
#define UART_TXMINT 159,4810
#define UART_RTMINT 160,4843
#define UART_FEMINT 161,4876
#define UART_PEMINT 162,4909
#define UART_BEMINT 163,4943
#define UART_OEMINT 164,4977
#define UART_RXDMAE 167,5037
#define UART_TXDMAE 168,5070
#define DMAONERR 169,5103
struct NX_UART_RegisterSet174,5339
	volatile U32 DR;176,5368
	volatile U32 RSR_ECR;177,5414
	volatile U32 FR;179,5564
	volatile U32 __Reserved1;180,5610
	volatile U32 ILPR;181,5658
	volatile U32 IBRD;182,5724
	volatile U32 FBRD;183,5784
	volatile U32 LCR_H;184,5848
	volatile U32 CR;185,5905
	volatile U32 IFLS;186,5954
	volatile U32 IMSC;187,6025
	volatile U32 RIS;188,6093
	volatile U32 MIS;189,6156
	volatile U32 ICR;190,6222
	volatile U32 DMACR;191,6280
	volatile U32 TCR;194,6474
	volatile U32 ITIP;195,6529
	volatile U32 ITOP;196,6595
	volatile U32 TDR;197,6662
	volatile U32 PeriphID0;200,6856
	volatile U32 PeriphID1;201,6914
	volatile U32 PeriphID2;202,6972
	volatile U32 PeriphID3;203,7030
	volatile U32 PCellID0;204,7088
	volatile U32 PCellID1;205,7144
	volatile U32 PCellID2;206,7200
	volatile U32 PCellID3;207,7256
	NX_UART_INT_RIM	214,7374
	NX_UART_INT_RIM		= 0UL,UL214,7374
	NX_UART_INT_CTSM	215,7424
	NX_UART_INT_CTSM	= 1UL,UL215,7424
	NX_UART_INT_DCDM	216,7475
	NX_UART_INT_DCDM	= 2UL,UL216,7475
	NX_UART_INT_DSRM	217,7526
	NX_UART_INT_DSRM	= 3UL,UL217,7526
	NX_UART_INT_RX	218,7577
	NX_UART_INT_RX		= 4UL,UL218,7577
	NX_UART_INT_TX	219,7625
	NX_UART_INT_TX		= 5UL,UL219,7625
	NX_UART_INT_RT	220,7674
	NX_UART_INT_RT		= 6UL,UL220,7674
	NX_UART_INT_FE	221,7730
	NX_UART_INT_FE		= 7UL,UL221,7730
	NX_UART_INT_PE	222,7784
	NX_UART_INT_PE		= 8UL,UL222,7784
	NX_UART_INT_BE	223,7837
	NX_UART_INT_BE		= 9UL,UL223,7837
	NX_UART_INT_OE	224,7889
	NX_UART_INT_OE		= 10UL	UL224,7889
	NX_UART_CR_UARTEN	229,7954
	NX_UART_CR_UARTEN	=	0UL,UL229,7954
	NX_UART_CR_SIREN	230,7980
	NX_UART_CR_SIREN	=	1UL,UL230,7980
	NX_UART_CR_IIRLP	231,8005
	NX_UART_CR_IIRLP	=	2UL,UL231,8005
	NX_UART_CR_LPE	232,8030
	NX_UART_CR_LPE		=	7UL,UL232,8030
	NX_UART_CR_TXE	233,8054
	NX_UART_CR_TXE		=	8UL,UL233,8054
	NX_UART_CR_RXE	234,8078
	NX_UART_CR_RXE		=	9UL,UL234,8078
	NX_UART_CR_DTR	235,8102
	NX_UART_CR_DTR		=	10UL,UL235,8102
	NX_UART_CR_RTS	236,8127
	NX_UART_CR_RTS		=	11UL,UL236,8127
	NX_UART_CR_OUT1	237,8152
	NX_UART_CR_OUT1	=	12UL,UL237,8152
	NX_UART_CR_OUT2	238,8177
	NX_UART_CR_OUT2	=	13UL,UL238,8177
	NX_UART_CR_RTSEN	239,8202
	NX_UART_CR_RTSEN	=	14UL,UL239,8202
	NX_UART_CR_CTSEN	240,8228
	NX_UART_CR_CTSEN	=	15ULUL240,8228
	NX_UART_PARITYMODE_NONE	246,8312
	NX_UART_PARITYMODE_NONE	= 0UL,UL246,8312
	NX_UART_PARITYMODE_ODD	247,8360
	NX_UART_PARITYMODE_ODD	= 1UL,UL247,8360
	NX_UART_PARITYMODE_EVEN	248,8408
	NX_UART_PARITYMODE_EVEN	= 2UL,UL248,8408
	NX_UART_PARITYMODE_FONE	249,8458
	NX_UART_PARITYMODE_FONE	= 3UL,UL249,8458
	NX_UART_PARITYMODE_FZ	250,8511
	NX_UART_PARITYMODE_FZ	= 4UL	UL250,8511
}	NX_UART_PARITYMODE;251,8561
	NX_UART_ERRSTAT_FRAME	255,8599
	NX_UART_ERRSTAT_FRAME	= 1UL<UL255,8599
	NX_UART_ERRSTAT_PARITY	256,8649
	NX_UART_ERRSTAT_PARITY	= 1UL<UL256,8649
	NX_UART_ERRSTAT_BREAK	257,8701
	NX_UART_ERRSTAT_BREAK	= 1UL<UL257,8701
	NX_UART_ERRSTAT_OVERRUN	258,8760
	NX_UART_ERRSTAT_OVERRUN	= 1UL<UL258,8760
}	NX_UART_ERRSTAT 260,8814
	NX_UART_FLAG_CTS	264,8850
	NX_UART_FLAG_CTS	= 1UL<UL264,8850
	NX_UART_FLAG_DSR	265,8897
	NX_UART_FLAG_DSR	= 1UL<UL265,8897
	NX_UART_FLAG_DCD	266,8945
	NX_UART_FLAG_DCD	= 1UL<UL266,8945
	NX_UART_FLAG_BUSY	267,8998
	NX_UART_FLAG_BUSY	= 1UL<UL267,8998
	NX_UART_FLAG_RXFE	268,9042
	NX_UART_FLAG_RXFE	= 1UL<UL268,9042
	NX_UART_FLAG_TXFF	269,9095
	NX_UART_FLAG_TXFF	= 1UL<UL269,9095
	NX_UART_FLAG_RXFF	270,9148
	NX_UART_FLAG_RXFF	= 1UL<UL270,9148
	NX_UART_FLAG_TXFE	271,9200
	NX_UART_FLAG_TXFE	= 1UL<UL271,9200
	NX_UART_FLAG_RI	272,9254
	NX_UART_FLAG_RI		= 1UL<UL272,9254
}NX_UART_FLAG;NX_UART_FLAG274,9302
	NX_UART_RXDMAE	278,9333
	NX_UART_RXDMAE			= 1UL<UL278,9333
	NX_UART_TXDMAE	279,9380
	NX_UART_TXDMAE			= 1UL<UL279,9380
	NX_UART_DMAONERR	280,9427
	NX_UART_DMAONERR		= 1UL<UL280,9427
}NX_UART_DMA;NX_UART_DMA282,9476
	NX_UART_FIFOLEVEL1_8	286,9506
	NX_UART_FIFOLEVEL1_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH286,9506
	NX_UART_FIFOLEVEL2_8	287,9566
	NX_UART_FIFOLEVEL2_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH287,9566
	NX_UART_FIFOLEVEL4_8	288,9626
	NX_UART_FIFOLEVEL4_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH288,9626
	NX_UART_FIFOLEVEL6_8	289,9686
	NX_UART_FIFOLEVEL6_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH289,9686
	NX_UART_FIFOLEVEL7_8	290,9746
	NX_UART_FIFOLEVEL7_8	= (NX_UART_FIFO_DEPTH*NX_UART_FIFO_DEPTH290,9746
	NX_UART_FIFOLEVEL_ERR	291,9806
	NX_UART_FIFOLEVEL_ERR	= 0xFFFFFFFFULxFFFFFFFFUL291,9806
}NX_UART_FIFOLEVEL;NX_UART_FIFOLEVEL292,9844
	NX_UART_DATABIT_5	296,9880
	NX_UART_DATABIT_5	= 0UL,UL296,9880
	NX_UART_DATABIT_6	297,9918
	NX_UART_DATABIT_6	= 1UL,UL297,9918
	NX_UART_DATABIT_7	298,9956
	NX_UART_DATABIT_7	= 2UL,UL298,9956
	NX_UART_DATABIT_8	299,9994
	NX_UART_DATABIT_8	= 4UL,UL299,9994
	NX_UART_DATABIT_ERR	300,10032
	NX_UART_DATABIT_ERR	= 0xFFFFFFFFULxFFFFFFFFUL300,10032
}NX_UART_DATABIT;NX_UART_DATABIT301,10068

test/usbread/device/prototype/module/nx_disptop_clkgen.h,152
#define __NX_DISPTOP_CLKGEN_H__18,619
	struct	NX_DISPTOP_CLKGEN_RegisterSet32,909
		volatile U32	CLKENB;34,950
		volatile U32	CLKGEN[CLKGEN35,1009

test/usbread/device/prototype/module/nx_mpegtsi.c,4041
    struct NX_MPEGTSI_RegisterSet * pRegister;23,617
} __g_ModuleVariables 24,664
CBOOL	NX_MPEGTSI_Initialize(29,882
U32     NX_MPEGTSI_GetNumberOfModule(42,1057
U32		NX_MPEGTSI_GetPhysicalAddress(50,1326
U32		NX_MPEGTSI_GetSizeOfRegisterSet(55,1417
void	NX_MPEGTSI_SetBaseAddress(60,1516
void*	NX_MPEGTSI_GetBaseAddress(67,1690
CBOOL	NX_MPEGTSI_OpenModule(72,1781
CBOOL	NX_MPEGTSI_CloseModule(78,1894
CBOOL	NX_MPEGTSI_CheckBusy(84,2008
CBOOL	NX_MPEGTSI_CanPowerDown(89,2064
U32     NX_MPEGTSI_GetClockNumber(97,2309
U32     NX_MPEGTSI_GetResetNumber(107,2490
S32     NX_MPEGTSI_GetInterruptNumber(120,2857
U32     NX_MPEGTSI_GetDMAIndex(132,3261
U32     NX_MPEGTSI_GetDMABusWidth(146,3667
void    NX_MPEGTSI_SetIDMAEnable(151,3729
CBOOL   NX_MPEGTSI_GetIDMAEnable(171,4241
CBOOL   NX_MPEGTSI_GetIDMABusyStatus(183,4537
void    NX_MPEGTSI_RunIDMA(195,4847
void    NX_MPEGTSI_StopIDMA(210,5217
void    NX_MPEGTSI_SetIDMABaseAddr(225,5593
U32     NX_MPEGTSI_GetIDMABaseAddr(237,5942
void    NX_MPEGTSI_SetIDMALength(245,6178
U32     NX_MPEGTSI_GetIDMALength(257,6520
void    NX_MPEGTSI_SetIDMAIntEnable(265,6753
U32     NX_MPEGTSI_GetIDMAIntEnable(285,7280
void    NX_MPEGTSI_SetIDMAIntMaskClear(292,7459
U32     NX_MPEGTSI_GetIDMAIntMaskClear(312,7989
CBOOL   NX_MPEGTSI_GetIDMAIntStatus(319,8171
U32   NX_MPEGTSI_GetIDMAIntRawStatus(331,8480
void    NX_MPEGTSI_SetIDMAIntClear(338,8657
void    NX_MPEGTSI_SetCapEnable(361,9351
CBOOL   NX_MPEGTSI_GetCapEnable(382,9938
void    NX_MPEGTSI_SetBypassEnable(393,10258
CBOOL   NX_MPEGTSI_GetBypassEnable(414,10864
void    NX_MPEGTSI_SetSerialEnable(425,11203
CBOOL   NX_MPEGTSI_GetSerialEnable(446,11793
void    NX_MPEGTSI_SetTCLKPolarityEnable(457,12116
CBOOL   NX_MPEGTSI_GetTCLKPolarityEnable(478,12712
void    NX_MPEGTSI_SetTDPPolarityEnable(489,13041
CBOOL   NX_MPEGTSI_GetTDPPolarityEnable(510,13636
void    NX_MPEGTSI_SetTSYNCPolarityEnable(521,13964
CBOOL   NX_MPEGTSI_GetTSYNCPolarityEnable(542,14561
void    NX_MPEGTSI_SetTERRPolarityEnable(553,14891
CBOOL   NX_MPEGTSI_GetTERRPolarityEnable(574,15487
void    NX_MPEGTSI_SetCapSramWakeUp(585,15816
CBOOL   NX_MPEGTSI_GetCapSramWakeUp(606,16406
void    NX_MPEGTSI_SetCapSramPowerEnable(617,16733
CBOOL   NX_MPEGTSI_GetCapSramPowerEnable(638,17329
void    NX_MPEGTSI_SetCap1OutputEnable(649,17658
CBOOL   NX_MPEGTSI_GetCap1OutputEnable(669,18202
void    NX_MPEGTSI_SetCap1OutTCLKPolarityEnable(679,18490
CBOOL   NX_MPEGTSI_GetCap1OutTCLKPolarityEnable(699,19043
CBOOL   NX_MPEGTSI_GetCap1OutPolarityEnable(709,19340
void    NX_MPEGTSI_SetCapIntLockEnable(719,19633
CBOOL   NX_MPEGTSI_GetCapIntLockEnable(740,20233
void    NX_MPEGTSI_SetCapIntEnable(751,20566
CBOOL   NX_MPEGTSI_GetCapIntEnable(772,21157
void    NX_MPEGTSI_SetCapIntMaskClear(783,21481
CBOOL   NX_MPEGTSI_GetCapIntMaskClear(804,22080
void    NX_MPEGTSI_SetCapIntClear(815,22412
CBOOL   NX_MPEGTSI_GetCapIntStatus(833,22854
U32     NX_MPEGTSI_GetCapFifoData(844,23183
void    NX_MPEGTSI_SetCPUWrData(852,23397
U32     NX_MPEGTSI_GetCPUWrData(859,23575
void    NX_MPEGTSI_SetCPUWrAddr(866,23745
void    NX_MPEGTSI_SetTsiEnable(873,23923
CBOOL   NX_MPEGTSI_GetTsiEnable(893,24447
void    NX_MPEGTSI_SetTsiEncrypt(903,24721
CBOOL   NX_MPEGTSI_GetTsiEncrypt(923,25246
void    NX_MPEGTSI_SetTsiSramWakeUp(933,25521
CBOOL   NX_MPEGTSI_GetTsiSramWakeUp(953,26049
void    NX_MPEGTSI_SetTsiSramPowerEnable(963,26330
CBOOL   NX_MPEGTSI_GetTsiSramPowerEnable(983,26863
void    NX_MPEGTSI_SetTsiIntEnable(993,27146
CBOOL   NX_MPEGTSI_GetTsiIntEnable(1013,27674
void    NX_MPEGTSI_SetTsiIntMaskClear(1023,27952
CBOOL   NX_MPEGTSI_GetTsiIntMaskClear(1043,28488
void    NX_MPEGTSI_SetTsiIntClear(1053,28774
CBOOL   NX_MPEGTSI_GetTsiIntStatus(1070,29159
U32     NX_MPEGTSI_GetCapData(1080,29442
U32     NX_MPEGTSI_GetTsiOutData(1088,29647
U32     NX_MPEGTSI_ByteSwap(1095,29815
void    NX_MPEGTSI_WritePID(1106,30059
void    NX_MPEGTSI_WriteAESKEYIV(1113,30277
void    NX_MPEGTSI_WriteCASCW(1126,31033

test/usbread/device/prototype/module/nx_displaytop.c,936
	struct NX_DISPLAYTOP_RegisterSet *pRegister;pRegister34,985
} __g_ModuleVariables 35,1031
CBOOL	NX_DISPLAYTOP_Initialize(51,1473
U32		NX_DISPLAYTOP_GetNumberOfModule(73,1912
U32		NX_DISPLAYTOP_GetPhysicalAddress(87,2350
U32		NX_DISPLAYTOP_GetSizeOfRegisterSet(99,2849
void	NX_DISPLAYTOP_SetBaseAddress(110,3156
void*	NX_DISPLAYTOP_GetBaseAddress(122,3505
CBOOL	NX_DISPLAYTOP_OpenModule(135,3858
CBOOL	NX_DISPLAYTOP_CloseModule(147,4180
CBOOL	NX_DISPLAYTOP_CheckBusy(161,4560
void	NX_DISPLAYTOP_SetRESCONVMUX(170,4735
void	NX_DISPLAYTOP_SetHDMIMUX(183,5039
void	NX_DISPLAYTOP_SetMIPIMUX(197,5393
void	NX_DISPLAYTOP_SetLVDSMUX(211,5742
U32	NX_DISPLAYTOP_GetResetNumber 226,6129
void	NX_DISPLAYTOP_SetPrimaryMUX(240,6450
void	NX_DISPLAYTOP_HDMI_SetVSyncStart(252,6741
void	NX_DISPLAYTOP_HDMI_SetVSyncHSStartEnd(261,7001
void	NX_DISPLAYTOP_HDMI_SetHActiveStart(271,7298
void	NX_DISPLAYTOP_HDMI_SetHActiveEnd(281,7560

test/usbread/device/prototype/module/nx_pmu.c,589
static	struct NX_PMU_RegisterSet *__g_pRegister __g_pRegister24,629
CBOOL	NX_PMU_Initialize(34,1049
U32		NX_PMU_GetNumberOfModule(54,1396
U32		NX_PMU_GetPhysicalAddress(70,1934
U32		NX_PMU_GetSizeOfRegisterSet(84,2386
void	NX_PMU_SetBaseAddress(99,2878
void*	NX_PMU_GetBaseAddress(115,3387
CBOOL	NX_PMU_OpenModule(130,3925
CBOOL	NX_PMU_CloseModule(145,4440
CBOOL	NX_PMU_CheckBusy(160,4957
CBOOL	NX_PMU_CanPowerDown(175,5520
void NX_PMU_SetPowerDown 181,5576
void NX_PMU_SetPowerUp 210,6598
CBOOL NX_PMU_GetPowerDownState 236,7607
U32 NX_PMU_GetNumberOfPowerDomain 245,7817

test/usbread/device/prototype/module/nx_dualdisplay.c,43
U32 NX_DUALDISPLAY_GetResetNumber 42,1339

test/usbread/device/prototype/module/nx_dma.h,3165
#define __NX_DMA_H__18,593
	#define NUMBER_OF_DMA_CHANNEL	31,879
	#define NX_DMA_NUM_OF_INT 32,912
	struct	NX_DMALLI_RegisterSet35,993
		volatile U32	SRCADDR;37,1026
		volatile U32	DSTADDR;38,1063
		volatile U32	LLI;39,1100
		volatile U32	Control;40,1134
	struct	NX_DMAChannel_RegisterSet43,1176
		struct NX_DMALLI_RegisterSet SGLLI;45,1213
		volatile U32	Configuration;46,1269
	struct NX_DMA_RegisterSet50,1360
		volatile U32	IntStatus;52,1390
		volatile U32	IntTCStatus;53,1426
		volatile U32	IntTCClear;54,1463
		volatile U32	IntErrorStatus;55,1500
		volatile U32	IntErrClr;56,1540
		volatile U32	RawIntTCStatus;57,1576
		volatile U32	RawIntErrorStatus;58,1616
		volatile U32	EnbldChns;59,1658
		volatile U32	SoftBReq;60,1694
		volatile U32	SoftSReq;61,1729
		volatile U32	SoftLBReq;62,1764
		volatile U32	SoftLSReq;63,1800
		volatile U32	Configuration;64,1836
		volatile U32	Sync;65,1875
		struct NX_DMAChannel_RegisterSet Channel[Channel67,1950
		NX_DMA_DATAWIDTH_8_BIT	71,2109
		NX_DMA_DATAWIDTH_16_BIT	72,2139
		NX_DMA_DATAWIDTH_32_BIT	73,2170
	}NX_DMA_DATAWIDTH;NX_DMA_DATAWIDTH74,2200
		NX_DMA_BURST_SIZE_1	77,2236
		NX_DMA_BURST_SIZE_4	78,2264
		NX_DMA_BURST_SIZE_8	79,2292
		NX_DMA_BURST_SIZE_16	80,2320
		NX_DMA_BURST_SIZE_32	81,2348
		NX_DMA_BURST_SIZE_64	82,2376
		NX_DMA_BURST_SIZE_128	83,2404
		NX_DMA_BURST_SIZE_256	84,2433
	}NX_DMA_BURST_SIZE;NX_DMA_BURST_SIZE85,2461
		NX_DMA_INT_TRANSFERDONE 91,2543
    	NX_DMA_INTCH_ERR 96,2629
    	NX_DMA_INTCH_DONE 97,2676
	enum NX_DMA_TS101,2784
		NX_DMA_MAX_TRANSFER_SIZE	103,2803
		NX_DMA_MAX_TRANSFER_SIZE		= 0x1000UL	x1000UL103,2803
		NX_DMA_OPMODE_MEM_TO_MEM	110,2947
		NX_DMA_OPMODE_MEM_TO_MEM	= 0UL,UL110,2947
		NX_DMA_OPMODE_MEM_TO_IO	111,3015
		NX_DMA_OPMODE_MEM_TO_IO	= 1UL,UL111,3015
		NX_DMA_OPMODE_IO_TO_MEM	112,3086
		NX_DMA_OPMODE_IO_TO_MEM	= 2UL,UL112,3086
		NX_DMA_OPMODE_IO_TO_IO	113,3157
		NX_DMA_OPMODE_IO_TO_IO		= 3UL,UL113,3157
		NX_DMA_OPMODE_IO_TO_SIO	114,3232
		NX_DMA_OPMODE_IO_TO_SIO	= 4UL,UL114,3232
		NX_DMA_OPMODE_MEM_TO_SIO	115,3329
		NX_DMA_OPMODE_MEM_TO_SIO	= 5UL,UL115,3329
		NX_DMA_OPMODE_SIO_TO_MEM	116,3423
		NX_DMA_OPMODE_SIO_TO_MEM	= 6UL,UL116,3423
		NX_DMA_OPMODE_SIO_TO_IO	117,3512
		NX_DMA_OPMODE_SIO_TO_IO	= 7UL	UL117,3512
	} NX_DMA_OPMODE 118,3603
	typedef struct NX_DMA_Infomration121,3694
		U32* 				SrcAddr;123,3732
		U32*				DstAddr;124,3752
		U32					TxSize;126,3798
		NX_DMA_BURST_SIZE	SrcBurstSize;127,3816
		NX_DMA_BURST_SIZE	DstBurstSize;128,3850
		NX_DMA_DATAWIDTH	SrcWidth;129,3884
		NX_DMA_DATAWIDTH	DstWidth;130,3913
		CBOOL				SrcAHBSel;131,3942
		CBOOL				DstAHBSel;132,3964
		CBOOL				SrcAddrInc;133,3986
		CBOOL				DstAddrInc;134,4011
		U32					SrcPeriID;136,4070
		U32					DstPeriID;137,4091
		NX_DMA_OPMODE		FlowCtrl;138,4112
		CBOOL				IntITC;139,4139
		CBOOL				IntIE;140,4158
		CBOOL               fInfinite;141,4176
		struct NX_DMALLI_RegisterSet* HwLLI;143,4232
		U32 				Control;145,4280
		U32 				Configuration;146,4299
		U32					OffsetPerTx;148,4325
		U32					SizePerTx;149,4348
		U32					BoffSetPerTx;150,4369
	} NX_DMA_INFO;151,4393

test/usbread/device/prototype/module/nx_clkpwr.c,3339
#define NX_CLKPWR_NUMBER_OF_CLOCK 20,602
#define NX_CLKPWR_NUMBER_OF_PLL 21,638
#define NX_CLKPWR_ALIVEGPIOWAKEUP_NUMBER 22,672
#define NX_CLKPWR_INT_NUMBER 23,716
static	struct NX_CLKPWR_RegisterSet *__g_pRegister __g_pRegister25,748
CBOOL	NX_CLKPWR_Initialize(36,1222
U32		NX_CLKPWR_GetNumberOfModule(56,1575
U32		NX_CLKPWR_GetPhysicalAddress(72,2140
U32		NX_CLKPWR_GetSizeOfRegisterSet(86,2619
void	NX_CLKPWR_SetBaseAddress(101,3138
void*	NX_CLKPWR_GetBaseAddress(117,3674
CBOOL	NX_CLKPWR_OpenModule(132,4234
CBOOL	NX_CLKPWR_CloseModule(147,4771
CBOOL	NX_CLKPWR_CheckBusy(162,5310
CBOOL	NX_CLKPWR_CanPowerDown(182,5950
S32		NX_CLKPWR_GetInterruptNumber(206,6835
void	NX_CLKPWR_SetInterruptEnable(228,7886
CBOOL	NX_CLKPWR_GetInterruptEnable(272,9549
void	NX_CLKPWR_SetInterruptEnable32(306,11077
U32		NX_CLKPWR_GetInterruptEnable32(337,12487
CBOOL	NX_CLKPWR_GetInterruptPending(363,13714
U32		NX_CLKPWR_GetInterruptPending32(398,15136
void	NX_CLKPWR_ClearInterruptPending(423,16265
void	NX_CLKPWR_ClearInterruptPending32(457,17626
void	NX_CLKPWR_SetInterruptEnableAll(482,18715
CBOOL	NX_CLKPWR_GetInterruptEnableAll(511,19817
CBOOL	NX_CLKPWR_GetInterruptPendingAll(539,20904
void	NX_CLKPWR_ClearInterruptPendingAll(567,21870
S32		NX_CLKPWR_GetInterruptPendingNumber(590,22861
void	NX_CLKPWR_SetPLLPMS 638,24406
U32		NX_CLKPWR_GetPLLFreq(660,25222
void	NX_CLKPWR_SetPLLDither 683,26036
void	NX_CLKPWR_SetPLLPowerOn 728,27610
void	NX_CLKPWR_DoPLLChange 761,28813
CBOOL	NX_CLKPWR_IsPLLStable 780,29401
void	NX_CLKPWR_SetClockCPU	802,30229
void	NX_CLKPWR_SetClockDivider2	834,31312
void	NX_CLKPWR_SetClockDivider3	854,31948
void	NX_CLKPWR_SetClockDivider4	878,32735
void	NX_CLKPWR_SetClockMCLK(927,34605
void NX_CLKPWR_SetCPUBUSSyncMode(949,35284
void	NX_CLKPWR_SetRTCWakeUpEnable 977,36306
CBOOL	NX_CLKPWR_GetRTCWakeUpEnable 1005,37312
void	NX_CLKPWR_SetALIVEGPIOWakeupEnable(1027,38325
void	NX_CLKPWR_SetALIVEGPIOWakeupEnableAll(1043,38765
void	NX_CLKPWR_SetALIVEGPIOResetEnableAll(1054,39041
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeupEnable(1075,40024
void	NX_CLKPWR_SetALIVEGPIOWakeUpRiseEdgeDetectEnable(1095,41021
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeUpRiseEdgeDetectEnable(1122,42216
void	NX_CLKPWR_SetALIVEGPIOWakeUpFallEdgeDetectEnable(1142,43233
CBOOL	NX_CLKPWR_GetALIVEGPIOWakeUpFallEdgeDetectEnable(1169,44417
void	NX_CLKPWR_SetSoftwareResetEnable(1188,45225
CBOOL	NX_CLKPWR_GetSoftwareResetEnable(1214,46082
void	NX_CLKPWR_DoSoftwareReset(1231,46644
void	NX_CLKPWR_SetALIVEGPIOResetEnable(1252,47451
CBOOL	NX_CLKPWR_GetALIVEGPIOResetEnable(1276,48396
NX_CLKPWR_RESETSTATUS NX_CLKPWR_GetResetStatus(1306,49314
void	NX_CLKPWR_GoStopMode(1334,50109
void	NX_CLKPWR_SetImmediateSleepEnable(1343,50265
void	NX_CLKPWR_GoIdleMode(1359,50689
NX_CLKPWR_POWERMODE	NX_CLKPWR_GetLastPowerMode 1389,51480
void	NX_CLKPWR_SetScratchPad(1409,52178
U32		NX_CLKPWR_GetScratchPad(1424,52664
U32		NX_CLKPWR_GetSystemResetConfiguration(1436,52978
void	NX_CLKPWR_SetGPIOPadStrength(1457,53812
U32		NX_CLKPWR_GetGPIOPadStrength(1505,55286
void	NX_CLKPWR_SetBusPadStrength(1554,56710
U32		NX_CLKPWR_GetBusPadStrength(1598,57837
void	NX_CLKPWR_SetPllOutGMux(1629,58510
void	NX_CLKPWR_UpdatePllSetReg(1638,58747
CBOOL	NX_CLKPWR_IsPLLStableUpdate(1646,58988
void NX_CLKPWR_SetPLLPower(1654,59186

test/usbread/device/prototype/module/nx_pdm.c,1164
static struct NX_PDM_RegisterSet *__g_pRegister[__g_pRegister20,585
U32 NX_PDM_GetClockNumber 35,1069
CBOOL	NX_PDM_Initialize(49,1576
U32		NX_PDM_GetNumberOfModule(68,1984
U32		NX_PDM_GetSizeOfRegisterSet(78,2238
void	NX_PDM_SetBaseAddress(89,2531
void*	NX_PDM_GetBaseAddress(101,2932
U32		NX_PDM_GetPhysicalAddress(113,3313
CBOOL	NX_PDM_OpenModule(130,3799
CBOOL	NX_PDM_CloseModule(144,4249
U32 NX_PDM_GetResetNumber 173,5137
U32 	NX_PDM_GetInterruptNumber(194,5823
void	NX_PDM_SetInterruptMode(213,6498
CBOOL	NX_PDM_GetInterruptPendingAll(237,7262
void	NX_PDM_ClearInterruptPendingAll(259,7882
U32 NX_PDM_GetDMANumber 284,8795
U32 NX_PDM_GetDMABusWidth(295,9037
void NX_PDM_InitSet(305,9337
void NX_PDM_SetGain0(326,10046
void NX_PDM_SetGain1(339,10483
void NX_PDM_SetCoeff(351,10939
void NX_PDM_SetOverSample(363,11375
void NX_PDM_SetStrobeShift(379,11908
void NX_PDM_DMAMode(395,12441
void NX_PDM_StartEnable(412,12953
void NX_PDM_SetShiftPerPixel(432,13496
void NX_PDM_SetNumOfClock(447,13974
void NX_PDM_SetSamplePosition(462,14449
void NX_PDM_SetCTRL1(479,14934
CBOOL NX_PDM_RegTest(510,15886
CBOOL NX_PDM_CheckReg(579,17607

test/usbread/device/prototype/module/nx_usb20host.h,2327
#define __NX_USB20HOST_H__18,584
    volatile U32 HCCAPBASE;36,997
    volatile U32 HCSPARAMS;37,1032
    volatile U32 HCCPARAMS;38,1067
    volatile U32 RESERVED00;39,1102
    volatile U32 USBCMD;41,1138
    volatile U32 USBSTS;42,1171
    volatile U32 USBINTR;43,1204
    volatile U32 FRINDEX;44,1238
    volatile U32 CTRLDSSEGMENT;45,1272
    volatile U32 PERIODICLISTBASE;46,1311
    volatile U32 ASYNCLISTADDR;47,1352
    volatile U32 RESERVED01[RESERVED0148,1391
    volatile U32 CONFIGFLAG;50,1434
    volatile U32 PORTSC;51,1470
    volatile U32 PORTSC1;52,1503
    volatile U32 PORTSC2;53,1537
    volatile U32 RESERVED02[RESERVED0254,1571
    volatile U32 INSNREG00;56,1614
    volatile U32 INSNREG01;57,1650
    volatile U32 INSNREG02;58,1686
    volatile U32 INSNREG03;59,1722
    volatile U32 INSNREG04;60,1758
    volatile U32 INSNREG05;61,1794
    volatile U32 INSNREG06;62,1844
    volatile U32 INSNREG07;63,1887
    volatile U32 INSNREG08;64,1930
} NX_USB20HOST_RegisterSet;65,1973
    volatile U32 HcRevision;69,2019
    volatile U32 HcControl;70,2078
    volatile U32 HcCommandStatus;71,2140
    volatile U32 HcInterruptStatus;72,2203
    volatile U32 HcInterruptEnable;73,2263
    volatile U32 HcInterruptDisable;74,2326
    volatile U32 HcHCCA;75,2389
    volatile U32 HcPeriodCurrentED;76,2452
    volatile U32 HcControlHeadED;77,2515
    volatile U32 HcControlCurrentED;78,2578
    volatile U32 HcBulkHeadED;79,2641
    volatile U32 HcBulkCurrentED;80,2704
    volatile U32 HcDoneHead;81,2767
    volatile U32 HcFmInterval;82,2830
    volatile U32 HcFmRemaining;83,2893
    volatile U32 HcFmNumber;84,2956
    volatile U32 HcPeriodicStart;85,3019
    volatile U32 HcLSThreshold;86,3082
    volatile U32 HcRhDescriptorA;87,3145
    volatile U32 HcRhDescriptorB;88,3208
    volatile U32 HcRhStatus;89,3271
    volatile U32 HcRhPortStatus;90,3334
    volatile U32 HcReserve[HcReserve91,3395
} NX_USB20HOST_OHCI_RegisterSet;92,3458
    volatile U32 APB00[APB0096,3509
} NX_USB20HOST_APB_RegisterSet;97,3537
    NX_USB20HOST_INT_TEST0 136,4995
    NX_USB20HOST_INT_TEST1 137,5048
    NX_USB20HOST_INT_TEST2 138,5101
} NX_USB20HOST_INT;139,5154
    NX_USB20HOST_DMA_TXDMA 159,6131
    NX_USB20HOST_DMA_RXDMA 160,6179
} NX_USB20HOST_DMA;161,6227

test/usbread/device/prototype/module/nx_rtc.c,1533
static	struct NX_RTC_RegisterSet *__g_pRegister __g_pRegister24,660
CBOOL	NX_RTC_Initialize(35,1111
U32		NX_RTC_GetNumberOfModule(53,1428
U32		NX_RTC_GetPhysicalAddress(65,1770
U32		NX_RTC_GetSizeOfRegisterSet(75,2037
void	NX_RTC_SetBaseAddress(86,2330
void*	NX_RTC_GetBaseAddress(97,2649
CBOOL	NX_RTC_OpenModule(108,2977
CBOOL	NX_RTC_CloseModule(119,3292
CBOOL	NX_RTC_CheckBusy(130,3598
CBOOL	NX_RTC_CanPowerDown(141,4017
S32		NX_RTC_GetInterruptNumber(159,4413
void	NX_RTC_SetInterruptEnable(174,5017
CBOOL	NX_RTC_GetInterruptEnable(203,5997
void	NX_RTC_SetInterruptEnable32(219,6595
U32		NX_RTC_GetInterruptEnable32(242,7319
CBOOL	NX_RTC_GetInterruptPending(261,7995
U32		NX_RTC_GetInterruptPending32(278,8572
void	NX_RTC_ClearInterruptPending(293,8979
void	NX_RTC_ClearInterruptPending32(314,9637
void	NX_RTC_SetInterruptEnableAll(335,10265
CBOOL	NX_RTC_GetInterruptEnableAll(360,10939
CBOOL	NX_RTC_GetInterruptPendingAll(378,11383
void	NX_RTC_ClearInterruptPendingAll(395,11699
S32		NX_RTC_GetInterruptPendingNumber(412,12182
void		NX_RTC_SetAlarmCounter(440,13149
U32		NX_RTC_GetAlarmCounter(454,13542
CBOOL	NX_RTC_IsBusyAlarmCounter(466,13993
void	NX_RTC_SetRTCCounter(491,15026
U32		NX_RTC_GetRTCCounter(505,15432
CBOOL	NX_RTC_IsBusyRTCCounter(517,15885
void NX_RTC_SetOscSel(525,16065
void	NX_RTC_SetRTCCounterWriteEnable(548,17151
void				NX_RTC_SetRestDelay(574,17826
NX_RTC_RESETDELAY	NX_RTC_GetRestDelay(588,18261
void  NX_RTC_SetScratch(596,18414
U32   NX_RTC_GetScratch(602,18534

test/usbread/device/prototype/module/nx_usbehci.h,2328
#define __NX_USB20HOST_H__17,606
    volatile U32 HCCAPBASE;35,1019
    volatile U32 HCSPARAMS;36,1054
    volatile U32 HCCPARAMS;37,1089
    volatile U32 RESERVED00;38,1124
    volatile U32 USBCMD;40,1160
    volatile U32 USBSTS;41,1193
    volatile U32 USBINTR;42,1226
    volatile U32 FRINDEX;43,1260
    volatile U32 CTRLDSSEGMENT;44,1294
    volatile U32 PERIODICLISTBASE;45,1333
    volatile U32 ASYNCLISTADDR;46,1374
    volatile U32 RESERVED01[RESERVED0147,1413
    volatile U32 CONFIGFLAG;49,1456
    volatile U32 PORTSC;50,1492
    volatile U32 PORTSC1;51,1525
    volatile U32 PORTSC2;52,1559
    volatile U32 RESERVED02[RESERVED0253,1593
    volatile U32 INSNREG00;55,1636
    volatile U32 INSNREG01;56,1672
    volatile U32 INSNREG02;57,1708
    volatile U32 INSNREG03;58,1744
    volatile U32 INSNREG04;59,1780
    volatile U32 INSNREG05;60,1816
    volatile U32 INSNREG06;61,1866
    volatile U32 INSNREG07;62,1909
    volatile U32 INSNREG08;63,1952
} NX_USB20HOST_RegisterSet;64,1995
    volatile U32 HcRevision;68,2041
    volatile U32 HcControl;69,2100
    volatile U32 HcCommandStatus;70,2162
    volatile U32 HcInterruptStatus;71,2225
    volatile U32 HcInterruptEnable;72,2285
    volatile U32 HcInterruptDisable;73,2348
    volatile U32 HcHCCA;74,2411
    volatile U32 HcPeriodCurrentED;75,2474
    volatile U32 HcControlHeadED;76,2537
    volatile U32 HcControlCurrentED;77,2600
    volatile U32 HcBulkHeadED;78,2663
    volatile U32 HcBulkCurrentED;79,2726
    volatile U32 HcDoneHead;80,2789
    volatile U32 HcFmInterval;81,2852
    volatile U32 HcFmRemaining;82,2915
    volatile U32 HcFmNumber;83,2978
    volatile U32 HcPeriodicStart;84,3041
    volatile U32 HcLSThreshold;85,3104
    volatile U32 HcRhDescriptorA;86,3167
    volatile U32 HcRhDescriptorB;87,3230
    volatile U32 HcRhStatus;88,3293
    volatile U32 HcRhPortStatus;89,3356
    volatile U32 HcReserve[HcReserve90,3417
} NX_USB20HOST_OHCI_RegisterSet;91,3480
    volatile U32 APB00[APB0095,3531
} NX_USB20HOST_APB_RegisterSet;96,3559
    NX_USB20HOST_INT_TEST0 135,5015
    NX_USB20HOST_INT_TEST1 136,5068
    NX_USB20HOST_INT_TEST2 137,5121
} NX_USB20HOST_INT;138,5174
    NX_USB20HOST_DMA_TXDMA 158,6151
    NX_USB20HOST_DMA_RXDMA 159,6199
} NX_USB20HOST_DMA;160,6247

test/usbread/device/prototype/module/nx_i2c.h,545
#define __NX_I2C_H__19,579
    struct  NX_I2C_RegisterSet34,912
        volatile U32 ICCR;36,949
        volatile U32 ICSR;37,1026
        volatile U32 IAR;38,1102
        volatile U32 IDSR;39,1179
        volatile U32 STOPCON;40,1253
        NX_I2C_TXRXMODE_SLAVE_RX 46,1397
        NX_I2C_TXRXMODE_SLAVE_TX 47,1465
        NX_I2C_TXRXMODE_MASTER_RX 48,1534
        NX_I2C_TXRXMODE_MASTER_TX 49,1603
    } NX_I2C_TXRXMODE 51,1674
        NX_I2C_SIGNAL_STOP 56,1756
        NX_I2C_SIGNAL_START 57,1828
    } NX_I2C_SIGNAL 59,1902

test/usbread/device/prototype/module/nx_gpio.h,3389
#define __NX_GPIO_H__18,581
	struct	NX_GPIO_RegisterSet33,911
		volatile U32 GPIOxOUT;35,942
		volatile U32 GPIOxOUTENB;36,997
		volatile U32 GPIOxDETMODE[GPIOxDETMODE37,1061
		volatile U32 GPIOxINTENB;38,1132
		volatile U32 GPIOxDET;39,1199
		volatile U32 GPIOxPAD;40,1260
		volatile U32 GPIOxPUENB;41,1319
		volatile U32 GPIOxALTFN[GPIOxALTFN42,1383
		volatile U32 GPIOxDETMODEEX;43,1461
		volatile U32 __Reserved[__Reserved45,1546
		volatile U32 GPIOxDETENB;46,1589
		volatile U32 GPIOx_SLEW;48,1662
		volatile U32 GPIOx_SLEW_DISABLE_DEFAULT;49,1719
		volatile U32 GPIOx_DRV1;50,1802
		volatile U32 GPIOx_DRV1_DISABLE_DEFAULT;51,1888
		volatile U32 GPIOx_DRV0;52,1985
		volatile U32 GPIOx_DRV0_DISABLE_DEFAULT;53,2071
		volatile U32 GPIOx_PULLSEL;54,2168
		volatile U32 GPIOx_PULLSEL_DISABLE_DEFAULT;55,2258
		volatile U32 GPIOx_PULLENB;56,2355
		volatile U32 GPIOx_PULLENB_DISABLE_DEFAULT;57,2442
		volatile U32 GPIOx_InputMuxSelect0;58,2546
		volatile U32 GPIOx_InputMuxSelect1;59,2596
		U8 __Reserved1[__Reserved160,2646
		NX_GPIO_INT_GPIO0	66,2742
		NX_GPIO_INT_GPIO1	67,2789
		NX_GPIO_INT_GPIO2	68,2836
		NX_GPIO_INT_GPIO3	69,2883
		NX_GPIO_INT_GPIO4	70,2930
		NX_GPIO_INT_GPIO5	71,2977
		NX_GPIO_INT_GPIO6	72,3024
		NX_GPIO_INT_GPIO7	73,3071
		NX_GPIO_INT_GPIO8	74,3118
		NX_GPIO_INT_GPIO9	75,3165
		NX_GPIO_INT_GPIO10	76,3212
		NX_GPIO_INT_GPIO11	77,3262
		NX_GPIO_INT_GPIO12	78,3312
		NX_GPIO_INT_GPIO13	79,3362
		NX_GPIO_INT_GPIO14	80,3412
		NX_GPIO_INT_GPIO15	81,3462
		NX_GPIO_INT_GPIO16	82,3512
		NX_GPIO_INT_GPIO17	83,3562
		NX_GPIO_INT_GPIO18	84,3612
		NX_GPIO_INT_GPIO19	85,3662
		NX_GPIO_INT_GPIO20	86,3712
		NX_GPIO_INT_GPIO21	87,3762
		NX_GPIO_INT_GPIO22	88,3812
		NX_GPIO_INT_GPIO23	89,3862
		NX_GPIO_INT_GPIO24	90,3912
		NX_GPIO_INT_GPIO25	91,3962
		NX_GPIO_INT_GPIO26	92,4012
		NX_GPIO_INT_GPIO27	93,4062
		NX_GPIO_INT_GPIO28	94,4112
		NX_GPIO_INT_GPIO29	95,4162
		NX_GPIO_INT_GPIO30	96,4212
		NX_GPIO_INT_GPIO31	97,4262
		NX_GPIO_INTMODE_LOWLEVEL	103,4365
		NX_GPIO_INTMODE_LOWLEVEL	= 0UL,UL103,4365
		NX_GPIO_INTMODE_HIGHLEVEL	104,4422
		NX_GPIO_INTMODE_HIGHLEVEL	= 1UL,UL104,4422
		NX_GPIO_INTMODE_FALLINGEDGE 105,4481
		NX_GPIO_INTMODE_FALLINGEDGE = 2UL,UL105,4481
		NX_GPIO_INTMODE_RISINGEDGE	106,4544
		NX_GPIO_INTMODE_RISINGEDGE	= 3UL,UL106,4544
		NX_GPIO_INTMODE_BOTHEDGE 107,4605
		NX_GPIO_INTMODE_BOTHEDGE    = 4UL UL107,4605
	}NX_GPIO_INTMODE;NX_GPIO_INTMODE109,4686
		NX_GPIO_PADFUNC_0	114,4744
		NX_GPIO_PADFUNC_0			= 0UL,UL114,4744
		NX_GPIO_PADFUNC_1	115,4801
		NX_GPIO_PADFUNC_1			= 1UL,UL115,4801
		NX_GPIO_PADFUNC_2	116,4858
		NX_GPIO_PADFUNC_2			= 2UL,UL116,4858
		NX_GPIO_PADFUNC_3	117,4915
		NX_GPIO_PADFUNC_3			= 3UL	UL117,4915
	}NX_GPIO_PADFUNC;NX_GPIO_PADFUNC119,4972
		NX_GPIO_DRVSTRENGTH_0	124,5035
		NX_GPIO_DRVSTRENGTH_0		= 0UL,UL124,5035
		NX_GPIO_DRVSTRENGTH_1	125,5067
		NX_GPIO_DRVSTRENGTH_1		= 1UL,UL125,5067
		NX_GPIO_DRVSTRENGTH_2	126,5099
		NX_GPIO_DRVSTRENGTH_2		= 2UL,UL126,5099
		NX_GPIO_DRVSTRENGTH_3	127,5131
		NX_GPIO_DRVSTRENGTH_3		= 3ULUL127,5131
	} NX_GPIO_DRVSTRENGTH;129,5163
		NX_GPIO_PULL_DOWN	133,5205
		NX_GPIO_PULL_DOWN			= 0UL,UL133,5205
		NX_GPIO_PULL_UP	134,5234
		NX_GPIO_PULL_UP			    = 1UL,UL134,5234
		NX_GPIO_PULL_OFF	135,5265
		NX_GPIO_PULL_OFF			= 2ULUL135,5265
	} NX_GPIO_PULL;136,5292

test/usbread/device/prototype/module/nx_vip.c,2326
static	NX_VIP_RegisterSet *__g_pRegister[__g_pRegister20,656
CBOOL	NX_VIP_Initialize(42,1388
U32		NX_VIP_GetNumberOfModule(61,1800
U32		NX_VIP_GetSizeOfRegisterSet(71,2054
void	NX_VIP_SetBaseAddress(82,2340
void*	NX_VIP_GetBaseAddress(94,2734
U32		NX_VIP_GetPhysicalAddress(106,3115
CBOOL	NX_VIP_OpenModule(123,3601
CBOOL	NX_VIP_CloseModule(137,4051
CBOOL	NX_VIP_CheckBusy(151,4492
U32 NX_VIP_GetClockNumber 168,5083
U32 NX_VIP_GetResetNumber 185,5595
U32 	NX_VIP_GetInterruptNumber(206,6281
void	NX_VIP_SetInterruptEnable(226,7094
CBOOL	NX_VIP_GetInterruptEnable(275,8412
CBOOL	NX_VIP_GetInterruptPending(302,9313
void	NX_VIP_ClearInterruptPending(328,10090
void	NX_VIP_SetInterruptEnableAll(369,11100
CBOOL	NX_VIP_GetInterruptEnableAll(404,12086
CBOOL	NX_VIP_GetInterruptPendingAll(432,12865
void	NX_VIP_ClearInterruptPendingAll(458,13515
S32		NX_VIP_GetInterruptPendingNumber(491,14499
NX_VIP_SetVIPEnable530,15651
NX_VIP_GetVIPEnable585,17222
void	NX_VIP_SetInputPort(623,18643
NX_VIP_INPUTPORT	NX_VIP_GetInputPort(644,19488
NX_VIP_SetDataMode663,20134
NX_VIP_GetDataMode705,21352
NX_VIP_SetHVSync773,24012
void	NX_VIP_SetHVSyncForMIPI(876,26361
NX_VIP_GetHVSync945,30109
NX_VIP_SetDValidMode991,31603
NX_VIP_GetDValidMode1039,33011
NX_VIP_SetFieldMode1075,34302
NX_VIP_GetFieldMode1131,36192
NX_VIP_GetFieldStatus(1181,38080
NX_VIP_GetHSyncStatus(1202,38898
NX_VIP_GetVSyncStatus(1224,39743
NX_VIP_SetFIFOResetMode1242,40282
NX_VIP_GetFIFOResetMode(1269,41010
NX_VIP_GetFIFOStatus(1292,41774
NX_VIP_ResetFIFO(1312,42421
NX_VIP_GetHorCount(1340,43296
NX_VIP_GetVerCount(1355,43793
NX_VIP_SetClipRegion1378,45057
NX_VIP_GetClipRegion1429,46830
static U32 DeciSrcWidth[DeciSrcWidth1470,48422
static U32 DeciSrcHeight[DeciSrcHeight1471,48450
NX_VIP_SetDecimation1473,48484
void NX_VIP_GetDeciSource(1516,49750
NX_VIP_GetDecimation1543,51165
NX_VIP_SetClipperFormat1583,52859
NX_VIP_GetClipperFormat1644,54911
NX_VIP_SetDecimatorFormat1688,56356
NX_VIP_GetDecimatorFormat1735,57998
NX_VIP_SetClipperAddr1793,60431
NX_VIP_SetClipperAddr2D1925,64887
NX_VIP_GetClipperAddr2D2022,68614
NX_VIP_SetClipperAddrYUYV2077,70853
NX_VIP_GetClipperAddrYUYV2122,72433
NX_VIP_SetDecimatorAddr2166,74362
NX_VIP_SetDecimatorAddr2D2282,77937
NX_VIP_GetDecimatorAddr2D2346,80632

test/usbread/device/prototype/module/nx_resconv.c,1422
static	NX_RESCONV_RegisterSet *__g_pRegister[__g_pRegister24,648
CBOOL	NX_RESCONV_Initialize(60,1750
U32		NX_RESCONV_GetNumberOfModule(85,2266
U32		NX_RESCONV_GetSizeOfRegisterSet(95,2528
void	NX_RESCONV_SetBaseAddress(106,2822
void*	NX_RESCONV_GetBaseAddress(118,3228
U32		NX_RESCONV_GetPhysicalAddress(130,3621
CBOOL	NX_RESCONV_OpenModule(148,4169
CBOOL	NX_RESCONV_CloseModule(162,4627
CBOOL	NX_RESCONV_CheckBusy(176,5076
U32 	NX_RESCONV_GetInterruptNumber(234,6931
void	NX_RESCONV_SetInterruptEnable(255,7856
CBOOL	NX_RESCONV_GetInterruptEnable(283,8801
CBOOL	NX_RESCONV_GetInterruptPending(300,9502
void	NX_RESCONV_ClearInterruptPending(322,10246
void	NX_RESCONV_SetInterruptEnableAll(340,10889
CBOOL	NX_RESCONV_GetInterruptEnableAll(363,11647
CBOOL	NX_RESCONV_GetInterruptPendingAll(378,12209
void	NX_RESCONV_ClearInterruptPendingAll(397,12827
S32		NX_RESCONV_GetInterruptPendingNumber(414,13534
void	NX_RESCONV_DOWN_INIT 438,14067
void	NX_RESCONV_INIT 533,16765
void    NX_RESCONV_FINIT 610,20099
void    NX_RESCONV_REG_RD_TEST 872,30237
void    NX_RESCONV_RUN 919,32221
void    NX_RESCONV_STOP 934,32755
void    NX_RESCONV_INTCLEAR 949,33290
U32 NX_RESCONV_SetFIFOIntrEnable(1006,35893
U32 NX_RESCONV_GetIntrPendBit(1021,36352
CBOOL NX_RESCONV_IsOverFlow(1034,36700
CBOOL NX_RESCONV_IsUnderFlow(1039,36819
void NX_RESCONV_SetS2IN_VS(1046,36956
void NX_RESCONV_FIFO_Init(1062,37425

test/usbread/device/prototype/module/nx_tieoff.c,253
static struct NX_TIEOFF_RegisterSet *__g_pRegister;__g_pRegister19,585
CBOOL	NX_TIEOFF_Initialize(22,639
void    NX_TIEOFF_SetBaseAddress(37,830
U32     NX_TIEOFF_GetPhysicalAddress(42,954
void		NX_TIEOFF_Set(79,2016
U32			NX_TIEOFF_Get(102,2571

test/usbread/device/prototype/module/nx_rstcon.c,417
static struct NX_RSTCON_RegisterSet *__g_pRegister;__g_pRegister19,591
CBOOL	NX_RSTCON_Initialize(22,645
U32  NX_RSTCON_GetPhysicalAddress(34,802
U32	 NX_RSTCON_GetSizeOfRegisterSet(42,1137
void NX_RSTCON_SetBaseAddress(47,1232
void* NX_RSTCON_GetBaseAddress(53,1386
void		NX_RSTCON_SetnRST(58,1460
void		NX_RSTCON_SetRST(69,1791
RSTCON_nRST		NX_RSTCON_GetnRST(80,2120
RSTCON_RST		NX_RSTCON_GetRST(90,2384

test/usbread/device/prototype/module/nx_crypto.h,2443
#define __NX_CRYPTO_H__18,573
	volatile U32 CRYPTO_CRT_CTRL0 36,980
	volatile U32 _Reserved[_Reserved37,1021
	volatile U32 CRYPTO_AES_CTRL0 38,1068
	volatile U32 CRYPTO_AES_IV0 39,1109
	volatile U32 CRYPTO_AES_IV1 40,1142
	volatile U32 CRYPTO_AES_IV2 41,1175
	volatile U32 CRYPTO_AES_IV3 42,1208
	volatile U32 CRYPTO_AES_CNT0 43,1241
	volatile U32 CRYPTO_AES_CNT1 44,1274
	volatile U32 CRYPTO_AES_CNT2 45,1307
	volatile U32 CRYPTO_AES_CNT3 46,1340
	volatile U32 CRYPTO_AES_KEY0 47,1373
	volatile U32 CRYPTO_AES_KEY1 48,1406
	volatile U32 CRYPTO_AES_KEY2 49,1439
	volatile U32 CRYPTO_AES_KEY3 50,1472
	volatile U32 CRYPTO_AES_KEY4 51,1505
	volatile U32 CRYPTO_AES_KEY5 52,1538
	volatile U32 CRYPTO_AES_KEY6 53,1571
	volatile U32 CRYPTO_AES_KEY7 54,1604
	volatile U32 CRYPTO_AES_TIN0 55,1637
	volatile U32 CRYPTO_AES_TIN1 56,1670
	volatile U32 CRYPTO_AES_TIN2 57,1703
	volatile U32 CRYPTO_AES_TIN3 58,1736
	volatile U32 CRYPTO_AES_TOUT0 59,1769
	volatile U32 CRYPTO_AES_TOUT1 60,1802
	volatile U32 CRYPTO_AES_TOUT2 61,1835
	volatile U32 CRYPTO_AES_TOUT3 62,1868
	volatile U32 CRYPTO_DES_CTRL0 63,1901
	volatile U32 CRYPTO_DES_IV0 64,1934
	volatile U32 CRYPTO_DES_IV1 65,1967
	volatile U32 CRYPTO_DES_KEY0_0;66,2000
	volatile U32 CRYPTO_DES_KEY0_1;67,2033
	volatile U32 CRYPTO_DES_KEY1_0;68,2066
	volatile U32 CRYPTO_DES_KEY1_1;69,2099
	volatile U32 CRYPTO_DES_KEY2_0;70,2132
	volatile U32 CRYPTO_DES_KEY2_1;71,2165
	volatile U32 CRYPTO_DES_TIN0 72,2198
	volatile U32 CRYPTO_DES_TIN1 73,2231
	volatile U32 CRYPTO_DES_TOUT0 74,2264
	volatile U32 CRYPTO_DES_TOUT1 75,2297
	volatile U32 CRYPTO_CRT_BDMAR 76,2330
	volatile U32 CRYPTO_CRT_BDMAW 77,2420
	volatile U32 CRYPTO_CRT_HDMAR 78,2474
	volatile U32 CRYPTO_HASH_CTRL0;79,2528
	volatile U32 CRYPTO_HASH_IV0 80,2561
	volatile U32 CRYPTO_HASH_IV1 81,2594
	volatile U32 CRYPTO_HASH_IV2 82,2627
	volatile U32 CRYPTO_HASH_IV3 83,2660
	volatile U32 CRYPTO_HASH_IV4 84,2693
	volatile U32 CRYPTO_HASH_TOUT0;85,2726
	volatile U32 CRYPTO_HASH_TOUT1;86,2759
	volatile U32 CRYPTO_HASH_TOUT2;87,2792
	volatile U32 CRYPTO_HASH_TOUT3;88,2825
	volatile U32 CRYPTO_HASH_TOUT4;89,2858
	volatile U32 CRYPTO_HASH_TIN 90,2891
	volatile U32 CRYPTO_HASH_MSZE0;91,2924
	volatile U32 CRYPTO_HASH_MSZE1;92,2957
} NX_CRYPTO_RegisterSet;93,2990
	CRYPDMA_BR	147,5152
	CRYPDMA_BW	148,5170
	CRYPDMA_HR	149,5188
}NX_CRYPTO_DMACHANNEL;NX_CRYPTO_DMACHANNEL150,5206

test/usbread/device/prototype/module/nx_vip.h,7492
#define __NX_VIP_H__18,635
	volatile U32	VIP_CONFIG;37,1042
	volatile U32	VIP_HVINT;38,1108
	volatile U32	VIP_SYNCCTRL;39,1177
	volatile U32	VIP_SYNCMON;40,1243
	volatile U32	VIP_VBEGIN;41,1308
	volatile U32	VIP_VEND;42,1380
	volatile U32	VIP_HBEGIN;43,1448
	volatile U32	VIP_HEND;44,1522
	volatile U32	VIP_FIFOCTRL;45,1592
	volatile U32	VIP_HCOUNT;46,1658
	volatile U32	VIP_VCOUNT;47,1729
	volatile U8		__Reserved00[__Reserved0048,1798
	volatile U32	VIP_CDENB;49,1855
	volatile U32	VIP_ODINT;50,1933
	volatile U32	VIP_IMGWIDTH;51,2009
	volatile U32	VIP_IMGHEIGHT;52,2074
	volatile U32	CLIP_LEFT;53,2141
	volatile U32	CLIP_RIGHT;54,2205
	volatile U32	CLIP_TOP;55,2271
	volatile U32	CLIP_BOTTOM;56,2333
	volatile U32	DECI_TARGETW;57,2400
	volatile U32	DECI_TARGETH;58,2476
	volatile U32	DECI_DELTAW;59,2553
	volatile U32	DECI_DELTAH;60,2627
	volatile S32	DECI_CLEARW;61,2702
	volatile S32	DECI_CLEARH;62,2776
	volatile U32	DECI_LUSEG;63,2851
	volatile U32	DECI_CRSEG;64,2924
	volatile U32	DECI_CBSEG;65,2997
	volatile U32	DECI_FORMAT;66,3070
	volatile U32	DECI_ROTFLIP;67,3146
	volatile U32	DECI_LULEFT;68,3225
	volatile U32	DECI_CRLEFT;69,3295
	volatile U32	DECI_CBLEFT;70,3365
	volatile U32	DECI_LURIGHT;71,3435
	volatile U32	DECI_CRRIGHT;72,3507
	volatile U32	DECI_CBRIGHT;73,3579
	volatile U32	DECI_LUTOP;74,3651
	volatile U32	DECI_CRTOP;75,3720
	volatile U32	DECI_CBTOP;76,3789
	volatile U32	DECI_LUBOTTOM;77,3858
	volatile U32	DECI_CRBOTTOM;78,3932
	volatile U32	DECI_CBBOTTOM;79,4006
	volatile U32	CLIP_LUSEG;80,4080
	volatile U32	CLIP_CRSEG;81,4151
	volatile U32	CLIP_CBSEG;82,4222
	volatile U32	CLIP_FORMAT;83,4293
	volatile U32	CLIP_ROTFLIP;84,4360
	volatile U32	CLIP_LULEFT;85,4437
	volatile U32	CLIP_CRLEFT;86,4505
	volatile U32	CLIP_CBLEFT;87,4573
	volatile U32	CLIP_LURIGHT;88,4641
	volatile U32	CLIP_CRRIGHT;89,4711
	volatile U32	CLIP_CBRIGHT;90,4781
	volatile U32	CLIP_LUTOP;91,4851
	volatile U32	CLIP_CRTOP;92,4918
	volatile U32	CLIP_CBTOP;93,4985
	volatile U32	CLIP_LUBOTTOM;94,5052
	volatile U32	CLIP_CRBOTTOM;95,5124
	volatile U32	CLIP_CBBOTTOM;96,5196
	volatile U32	VIP_SCANMODE;97,5268
	volatile U32	CLIP_YUYVENB;98,5351
	volatile U32	CLIP_BASEADDRH;99,5431
	volatile U32	CLIP_BASEADDRL;100,5519
	volatile U32	CLIP_STRIDEH;101,5606
	volatile U32	CLIP_STRIDEL;102,5686
	volatile U32	VIP_VIP1;103,5765
} NX_VIP_RegisterSet;104,5826
		volatile U16	VIP_CONFIG;108,5873
		volatile U16	VIP_HVINT;109,5940
		volatile U16	VIP_SYNCCTRL;110,6010
		volatile U16	VIP_SYNCMON;111,6077
		volatile U16	VIP_VBEGIN;112,6143
		volatile U16	VIP_VEND;113,6216
		volatile U16	VIP_HBEGIN;114,6285
		volatile U16	VIP_HEND;115,6360
		volatile U16	VIP_FIFOCTRL;116,6431
		volatile U16	VIP_HCOUNT;117,6498
		volatile U16	VIP_VCOUNT;118,6570
		volatile U8		__Reserved00[__Reserved00119,6640
		volatile U16	VIP_CDENB;120,6698
		volatile U16	VIP_ODINT;121,6777
		volatile U16	VIP_IMGWIDTH;122,6854
		volatile U16	VIP_IMGHEIGHT;123,6920
		volatile U16	CLIP_LEFT;124,6988
		volatile U16	CLIP_RIGHT;125,7053
		volatile U16	CLIP_TOP;126,7120
		volatile U16	CLIP_BOTTOM;127,7183
		volatile U16	DECI_TARGETW;128,7251
		volatile U16	DECI_TARGETH;129,7328
		volatile U16	DECI_DELTAW;130,7406
		volatile U16	DECI_DELTAH;131,7481
		volatile S16	DECI_CLEARW;132,7557
		volatile S16	DECI_CLEARH;133,7632
		volatile U16	DECI_LUSEG;134,7708
		volatile U16	DECI_CRSEG;135,7782
		volatile U16	DECI_CBSEG;136,7856
		volatile U16	DECI_FORMAT;137,7930
		volatile U16	DECI_ROTFLIP;138,8007
		volatile U16	DECI_LULEFT;139,8087
		volatile U16	DECI_CRLEFT;140,8158
		volatile U16	DECI_CBLEFT;141,8229
		volatile U16	DECI_LURIGHT;142,8300
		volatile U16	DECI_CRRIGHT;143,8373
		volatile U16	DECI_CBRIGHT;144,8446
		volatile U16	DECI_LUTOP;145,8519
		volatile U16	DECI_CRTOP;146,8589
		volatile U16	DECI_CBTOP;147,8659
		volatile U16	DECI_LUBOTTOM;148,8729
		volatile U16	DECI_CRBOTTOM;149,8804
		volatile U16	DECI_CBBOTTOM;150,8879
		volatile U16	CLIP_LUSEG;151,8954
		volatile U16	CLIP_CRSEG;152,9026
		volatile U16	CLIP_CBSEG;153,9098
		volatile U16	CLIP_FORMAT;154,9170
		volatile U16	CLIP_ROTFLIP;155,9238
		volatile U16	CLIP_LULEFT;156,9316
		volatile U16	CLIP_CRLEFT;157,9385
		volatile U16	CLIP_CBLEFT;158,9454
		volatile U16	CLIP_LURIGHT;159,9523
		volatile U16	CLIP_CRRIGHT;160,9594
		volatile U16	CLIP_CBRIGHT;161,9665
		volatile U16	CLIP_LUTOP;162,9736
		volatile U16	CLIP_CRTOP;163,9804
		volatile U16	CLIP_CBTOP;164,9872
		volatile U16	CLIP_LUBOTTOM;165,9940
		volatile U16	CLIP_CRBOTTOM;166,10013
		volatile U16	CLIP_CBBOTTOM;167,10086
		volatile U16	VIP_SCANMODE;168,10159
		volatile U16	CLIP_YUYVENB;169,10243
		volatile U16	CLIP_BASEADDRH;170,10324
		volatile U16	CLIP_BASEADDRL;171,10413
		volatile U16	CLIP_STRIDEH;172,10501
		volatile U16	CLIP_STRIDEL;173,10582
		volatile U16	VIP_VIP1;174,10662
	} NX_VIP_RegisterSet;175,10724
		NX_VIP_INT_VSYNC	181,10814
		NX_VIP_INT_VSYNC				= 0UL,UL181,10814
		NX_VIP_INT_HSYNC	182,10879
		NX_VIP_INT_HSYNC				= 1UL,UL182,10879
		NX_VIP_INT_DONE	183,10944
		NX_VIP_INT_DONE					= 2UL	UL183,10944
		NX_VIP_CLKSRC_FPLL	189,11065
		NX_VIP_CLKSRC_FPLL				= 0UL,UL189,11065
		NX_VIP_CLKSRC_UPLL	190,11106
		NX_VIP_CLKSRC_UPLL				= 1UL,UL190,11106
		NX_VIP_CLKSRC_ICLKIN	191,11147
		NX_VIP_CLKSRC_ICLKIN			= 3UL,UL191,11147
		NX_VIP_CLKSRC_INVICLKIN	192,11195
		NX_VIP_CLKSRC_INVICLKIN			= 4UL	UL192,11195
	}	NX_VIP_CLKSRC;193,11258
		NX_VIP_DATAORDER_CBY0CRY1	198,11328
		NX_VIP_DATAORDER_CBY0CRY1		= 0UL,UL198,11328
		NX_VIP_DATAORDER_CRY1CBY0	199,11384
		NX_VIP_DATAORDER_CRY1CBY0		= 1UL,UL199,11384
		NX_VIP_DATAORDER_Y0CBY1CR	200,11440
		NX_VIP_DATAORDER_Y0CBY1CR		= 2UL,UL200,11440
		NX_VIP_DATAORDER_Y1CRY0CB	201,11496
		NX_VIP_DATAORDER_Y1CRY0CB		= 3UL	UL201,11496
	}	NX_VIP_DATAORDER;202,11551
		NX_VIP_FIELDSEL_BYPASS	207,11630
		NX_VIP_FIELDSEL_BYPASS			= 0UL,UL207,11630
		NX_VIP_FIELDSEL_INVERT	208,11695
		NX_VIP_FIELDSEL_INVERT			= 1UL,UL208,11695
		NX_VIP_FIELDSEL_EVEN	209,11761
		NX_VIP_FIELDSEL_EVEN			= 2UL,UL209,11761
		NX_VIP_FIELDSEL_ODD	210,11816
		NX_VIP_FIELDSEL_ODD				= 3UL	UL210,11816
	}	NX_VIP_FIELDSEL;211,11871
		NX_VIP_FIFORESET_FRAMEEND	216,11951
		NX_VIP_FIFORESET_FRAMEEND		= 0UL,UL216,11951
		NX_VIP_FIFORESET_FRAMESTART	217,12033
		NX_VIP_FIFORESET_FRAMESTART		= 1UL,UL217,12033
		NX_VIP_FIFORESET_CPU	218,12124
		NX_VIP_FIFORESET_CPU			= 2UL,UL218,12124
		NX_VIP_FIFORESET_ALL	219,12175
		NX_VIP_FIFORESET_ALL			= 3UL	UL219,12175
	}	NX_VIP_FIFORESET;220,12257
		NX_VIP_FSTATUS_FULL	225,12327
		NX_VIP_FSTATUS_FULL				= 1<<0UL,UL225,12327
		NX_VIP_FSTATUS_EMPTY	226,12381
		NX_VIP_FSTATUS_EMPTY			= 1<<1UL,UL226,12381
		NX_VIP_FSTATUS_READING	227,12436
		NX_VIP_FSTATUS_READING			= 1<<2UL,UL227,12436
		NX_VIP_FSTATUS_WRITING	228,12495
		NX_VIP_FSTATUS_WRITING			= 1<<3UL	UL228,12495
	}	NX_VIP_FSTATUS;229,12554
		NX_VIP_FORMAT_420	234,12619
		NX_VIP_FORMAT_420				= 0UL,UL234,12619
		NX_VIP_FORMAT_422	235,12677
		NX_VIP_FORMAT_422				= 1UL,UL235,12677
		NX_VIP_FORMAT_444	236,12735
		NX_VIP_FORMAT_444				= 2UL,UL236,12735
		NX_VIP_FORMAT_YUYV	237,12793
		NX_VIP_FORMAT_YUYV				= 3UL	UL237,12793
	}	NX_VIP_FORMAT;238,12849
		NX_VIP_INPUTPORT_A	243,12915
		NX_VIP_INPUTPORT_A				= 0UL,UL243,12915
		NX_VIP_INPUTPORT_B	244,13014
		NX_VIP_INPUTPORT_B				= 1UL	UL244,13014
	}	NX_VIP_INPUTPORT;245,13115

test/usbread/device/prototype/module/nx_ppm.c,1252
static	NX_PPM_RegisterSet *__g_pRegister[__g_pRegister20,606
void	NX_PPM_SetPPMEnable33,983
CBOOL	NX_PPM_GetPPMEnable 66,1633
void	NX_PPM_SetInputSignalPolarity89,2140
NX_PPM_INPUTPOL	NX_PPM_GetInputSignalPolarity(124,2920
CBOOL	NX_PPM_IsHighOverflow(148,3627
CBOOL	NX_PPM_IsLowOverflow(173,4282
U32		NX_PPM_GetPPMLowPeriodValue 195,4761
U32		NX_PPM_GetPPMHighPeriodValue 208,5160
CBOOL	NX_PPM_Initialize(228,5828
U32		NX_PPM_GetNumberOfModule(250,6304
U32		NX_PPM_GetSizeOfRegisterSet(264,6720
void	NX_PPM_SetBaseAddress(279,7173
void*	NX_PPM_GetBaseAddress(295,7734
U32		NX_PPM_GetPhysicalAddress(311,8279
CBOOL	NX_PPM_OpenModule(332,8935
CBOOL	NX_PPM_CloseModule(353,9665
CBOOL	NX_PPM_CheckBusy(373,10385
U32 NX_PPM_GetClockNumber 399,11091
U32 NX_PPM_GetResetNumber 416,11603
U32 	NX_PPM_GetInterruptNumber(437,12289
void	NX_PPM_SetInterruptEnable(457,13102
CBOOL	NX_PPM_GetInterruptEnable(494,14343
CBOOL	NX_PPM_GetInterruptPending(520,15343
void	NX_PPM_ClearInterruptPending(550,16361
void	NX_PPM_SetInterruptEnableAll(577,17310
CBOOL	NX_PPM_GetInterruptEnableAll(612,18478
CBOOL	NX_PPM_GetInterruptPendingAll(636,19353
void	NX_PPM_ClearInterruptPendingAll(664,20255
S32		NX_PPM_GetInterruptPendingNumber(690,21247

test/usbread/device/prototype/module/nx_hdmi.h,18464
#define __NX_HDMI_H__19,569
#define  HDMI_LINK_INTC_CON_0 43,1170
#define  HDMI_LINK_INTC_FLAG_0 44,1342
#define  HDMI_LINK_AESKEY_VALID 45,1514
#define  HDMI_LINK_HPD 46,1686
#define  HDMI_LINK_INTC_CON_1 47,1858
#define  HDMI_LINK_INTC_FLAG_1 48,2030
#define  HDMI_LINK_PHY_STATUS_0 49,2202
#define  HDMI_LINK_PHY_STATUS_CMU 50,2374
#define  HDMI_LINK_PHY_STATUS_PLL 51,2546
#define  HDMI_LINK_PHY_CON_0 52,2718
#define  HDMI_LINK_HPD_CTRL 53,2890
#define  HDMI_LINK_HPD_STATUS 54,3062
#define  HDMI_LINK_HPD_TH_x 55,3234
#define  HDMI_LINK_HDMI_CON_0 57,3407
#define  HDMI_LINK_HDMI_CON_1 58,3573
#define  HDMI_LINK_HDMI_CON_2 59,3739
#define  HDMI_LINK_STATUS 60,3905
#define  HDMI_LINK_STATUS_EN 61,4071
#define  HDMI_LINK_HDCP_SHA1_REN0 63,4238
#define  HDMI_LINK_HDCP_SHA1_REN1 64,4321
#define  HDMI_LINK_MODE_SEL 66,4405
#define  HDMI_LINK_ENC_EN 67,4571
#define  HDMI_LINK_HDMI_YMAX 68,4737
#define  HDMI_LINK_HDMI_YMIN 69,4903
#define  HDMI_LINK_HDMI_CMAX 70,5069
#define  HDMI_LINK_HDMI_CMIN 71,5235
#define  HDMI_LINK_H_BLANK_0 72,5401
#define  HDMI_LINK_H_BLANK_1 73,5567
#define  HDMI_LINK_V2_BLANK_0 74,5733
#define  HDMI_LINK_V2_BLANK_1 75,5899
#define  HDMI_LINK_V1_BLANK_0 76,6065
#define  HDMI_LINK_V1_BLANK_1 77,6231
#define  HDMI_LINK_V_LINE_0 78,6397
#define  HDMI_LINK_V_LINE_1 79,6563
#define  HDMI_LINK_H_LINE_0 80,6729
#define  HDMI_LINK_H_LINE_1 81,6895
#define  HDMI_LINK_HSYNC_POL 82,7061
#define  HDMI_LINK_VSYNC_POL 83,7227
#define  HDMI_LINK_INT_PRO_MODE 84,7393
#define  HDMI_LINK_SEND_START_0 85,7559
#define  HDMI_LINK_SEND_START_1 86,7689
#define  HDMI_LINK_SEND_END_0 87,7773
#define  HDMI_LINK_SEND_END_1 88,7857
#define  HDMI_LINK_SEND_END_2 89,7941
#define  HDMI_LINK_V_BLANK_F0_0 90,8025
#define  HDMI_LINK_V_BLANK_F0_1 91,8191
#define  HDMI_LINK_V_BLANK_F1_0 92,8357
#define  HDMI_LINK_V_BLANK_F1_1 93,8523
#define  HDMI_LINK_H_SYNC_START_0 94,8689
#define  HDMI_LINK_H_SYNC_START_1 95,8855
#define  HDMI_LINK_H_SYNC_END_0 96,9021
#define  HDMI_LINK_H_SYNC_END_1 97,9191
#define  HDMI_LINK_V_SYNC_LINE_BEF_2_0 98,9361
#define  HDMI_LINK_V_SYNC_LINE_BEF_2_1 99,9531
#define  HDMI_LINK_V_SYNC_LINE_BEF_1_0 100,9701
#define  HDMI_LINK_V_SYNC_LINE_BEF_1_1 101,9871
#define  HDMI_LINK_V_SYNC_LINE_AFT_2_0 102,10041
#define  HDMI_LINK_V_SYNC_LINE_AFT_2_1 103,10211
#define  HDMI_LINK_V_SYNC_LINE_AFT_1_0 104,10381
#define  HDMI_LINK_V_SYNC_LINE_AFT_1_1 105,10551
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_0 106,10721
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_2_1 107,10891
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_0 108,11061
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_1_1 109,11231
#define  HDMI_LINK_V_BLANK_F2_0 110,11401
#define  HDMI_LINK_V_BLANK_F2_1 111,11571
#define  HDMI_LINK_V_BLANK_F3_0 112,11741
#define  HDMI_LINK_V_BLANK_F3_1 113,11911
#define  HDMI_LINK_V_BLANK_F4_0 114,12081
#define  HDMI_LINK_V_BLANK_F4_1 115,12251
#define  HDMI_LINK_V_BLANK_F5_0 116,12421
#define  HDMI_LINK_V_BLANK_F5_1 117,12591
#define  HDMI_LINK_V_SYNC_LINE_AFT_3_0 118,12761
#define  HDMI_LINK_V_SYNC_LINE_AFT_3_1 119,12931
#define  HDMI_LINK_V_SYNC_LINE_AFT_4_0 120,13101
#define  HDMI_LINK_V_SYNC_LINE_AFT_4_1 121,13271
#define  HDMI_LINK_V_SYNC_LINE_AFT_5_0 122,13441
#define  HDMI_LINK_V_SYNC_LINE_AFT_5_1 123,13611
#define  HDMI_LINK_V_SYNC_LINE_AFT_6_0 124,13781
#define  HDMI_LINK_V_SYNC_LINE_AFT_6_1 125,13951
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_0 126,14121
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_3_1 127,14291
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_0 128,14461
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_4_1 129,14631
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_0 130,14799
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_5_1 131,14967
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_0 132,15135
#define  HDMI_LINK_V_SYNC_LINE_AFT_PXL_6_1 133,15303
#define  HDMI_LINK_VACT_SPACE1_0 134,15471
#define  HDMI_LINK_VACT_SPACE1_1 135,15639
#define  HDMI_LINK_VACT_SPACE2_0 136,15807
#define  HDMI_LINK_VACT_SPACE2_1 137,15975
#define  HDMI_LINK_VACT_SPACE3_0 138,16143
#define  HDMI_LINK_VACT_SPACE3_1 139,16311
#define  HDMI_LINK_VACT_SPACE4_0 140,16479
#define  HDMI_LINK_VACT_SPACE4_1 141,16647
#define  HDMI_LINK_VACT_SPACE5_0 142,16815
#define  HDMI_LINK_VACT_SPACE5_1 143,16983
#define  HDMI_LINK_VACT_SPACE6_0 144,17151
#define  HDMI_LINK_VACT_SPACE6_1 145,17319
#define  HDMI_LINK_CSC_MUX 147,17488
#define  HDMI_LINK_SYNC_GEN_MUX 148,17666
#define  HDMI_LINK_GCP_CON 150,17776
#define  HDMI_LINK_GCP_BYTE1 151,17944
#define  HDMI_LINK_GCP_BYTE2 152,18112
#define  HDMI_LINK_GCP_BYTE3 153,18280
#define  HDMI_LINK_ASP_CON 154,18448
#define  HDMI_LINK_ASP_SP_FLAT 155,18616
#define  HDMI_LINK_ASP_CHCFG0 156,18784
#define  HDMI_LINK_ASP_CHCFG1 157,18952
#define  HDMI_LINK_ASP_CHCFG2 158,19120
#define  HDMI_LINK_ASP_CHCFG3 159,19288
#define  HDMI_LINK_ACR_CON 160,19456
#define  HDMI_LINK_ACR_MCTS0 161,19624
#define  HDMI_LINK_ACR_MCTS1 162,19792
#define  HDMI_LINK_ACR_MCTS2 163,19960
#define  HDMI_LINK_ACR_N0 164,20128
#define  HDMI_LINK_ACR_N1 165,20296
#define  HDMI_LINK_ACR_N2 166,20464
#define  HDMI_LINK_ACP_CON 167,20629
#define  HDMI_LINK_ACP_TYPE 168,20794
#define  HDMI_LINK_ACP_DATAx 169,20959
#define  HDMI_LINK_ISRC_CON 170,21124
#define  HDMI_LINK_ISRC1_HEADER1 171,21289
#define  HDMI_LINK_ISRC1_DATAx 172,21454
#define  HDMI_LINK_ISRC2_DATAx 173,21619
#define  HDMI_LINK_AVI_CON 174,21784
#define  HDMI_LINK_AVI_HEADER0 175,21949
#define  HDMI_LINK_AVI_HEADER1 176,22114
#define  HDMI_LINK_AVI_HEADER2 177,22279
#define  HDMI_LINK_AVI_CHECK_SUM 178,22444
#define  HDMI_LINK_AVI_BYTEx 179,22609
#define  HDMI_LINK_AVI_BYTE00 180,22774
#define  HDMI_LINK_AVI_BYTE01 181,22939
#define  HDMI_LINK_AVI_BYTE02 182,23104
#define  HDMI_LINK_AVI_BYTE03 183,23269
#define  HDMI_LINK_AVI_BYTE04 184,23434
#define  HDMI_LINK_AVI_BYTE05 185,23599
#define  HDMI_LINK_AVI_BYTE06 186,23764
#define  HDMI_LINK_AVI_BYTE07 187,23929
#define  HDMI_LINK_AVI_BYTE08 188,24094
#define  HDMI_LINK_AVI_BYTE09 189,24259
#define  HDMI_LINK_AVI_BYTE10 190,24424
#define  HDMI_LINK_AVI_BYTE11 191,24589
#define  HDMI_LINK_AVI_BYTE12 192,24754
#define  HDMI_LINK_AUI_CON 193,24838
#define  HDMI_LINK_AUI_HEADER0 194,25003
#define  HDMI_LINK_AUI_HEADER1 195,25168
#define  HDMI_LINK_AUI_HEADER2 196,25333
#define  HDMI_LINK_AUI_CHECK_SUM 197,25498
#define  HDMI_LINK_AUI_BYTEx 198,25663
#define  HDMI_LINK_MPG_CON 199,25828
#define  HDMI_LINK_MPG_CHECK_SUM 200,25993
#define  HDMI_LINK_MPG_DATAx 201,26158
#define  HDMI_LINK_SPD_CON 202,26323
#define  HDMI_LINK_SPD_HEADER0 203,26488
#define  HDMI_LINK_SPD_HEADER1 204,26653
#define  HDMI_LINK_SPD_HEADER2 205,26818
#define  HDMI_LINK_SPD_DATAx 206,26983
#define  HDMI_LINK_GAMUT_CON 207,27148
#define  HDMI_LINK_GAMUT_HEADER0 208,27313
#define  HDMI_LINK_GAMUT_HEADER1 209,27478
#define  HDMI_LINK_GAMUT_HEADER2 210,27643
#define  HDMI_LINK_GAMUT_METADATAx 211,27808
#define  HDMI_LINK_VSI_CON 212,27973
#define  HDMI_LINK_VSI_HEADER0 213,28139
#define  HDMI_LINK_VSI_HEADER1 214,28305
#define  HDMI_LINK_VSI_HEADER2 215,28471
#define  HDMI_LINK_VSI_DATAx 216,28637
#define  HDMI_LINK_VSI_DATA00 217,28803
#define  HDMI_LINK_VSI_DATA01 218,28969
#define  HDMI_LINK_VSI_DATA02 219,29135
#define  HDMI_LINK_VSI_DATA03 220,29301
#define  HDMI_LINK_VSI_DATA04 221,29467
#define  HDMI_LINK_VSI_DATA05 222,29633
#define  HDMI_LINK_VSI_DATA06 223,29799
#define  HDMI_LINK_VSI_DATA07 224,29965
#define  HDMI_LINK_VSI_DATA08 225,30131
#define  HDMI_LINK_VSI_DATA09 226,30297
#define  HDMI_LINK_VSI_DATA10 227,30463
#define  HDMI_LINK_VSI_DATA11 228,30629
#define  HDMI_LINK_VSI_DATA12 229,30795
#define  HDMI_LINK_VSI_DATA13 230,30961
#define  HDMI_LINK_VSI_DATA14 231,31127
#define  HDMI_LINK_VSI_DATA15 232,31293
#define  HDMI_LINK_VSI_DATA16 233,31459
#define  HDMI_LINK_VSI_DATA17 234,31625
#define  HDMI_LINK_VSI_DATA18 235,31791
#define  HDMI_LINK_VSI_DATA19 236,31957
#define  HDMI_LINK_VSI_DATA20 237,32123
#define  HDMI_LINK_VSI_DATA21 238,32289
#define  HDMI_LINK_VSI_DATA22 239,32455
#define  HDMI_LINK_VSI_DATA23 240,32621
#define  HDMI_LINK_VSI_DATA24 241,32787
#define  HDMI_LINK_VSI_DATA25 242,32953
#define  HDMI_LINK_VSI_DATA26 243,33119
#define  HDMI_LINK_VSI_DATA27 244,33285
#define  HDMI_LINK_DC_CONTROL 245,33451
#define  HDMI_LINK_VIDEO_PATTERN_GEN 246,33616
#define  HDMI_LINK_An_Seed_Sel 247,33782
#define  HDMI_LINK_An_Seed_0 248,33948
#define  HDMI_LINK_An_Seed_1 249,34114
#define  HDMI_LINK_An_Seed_2 250,34280
#define  HDMI_LINK_An_Seed_3 251,34446
#define  HDMI_LINK_HDCP_SHA1_x 252,34612
#define  HDMI_LINK_HDCP_SHA1_0_0 254,34778
#define  HDMI_LINK_HDCP_SHA1_0_1 255,34843
#define  HDMI_LINK_HDCP_SHA1_0_2 256,34908
#define  HDMI_LINK_HDCP_SHA1_0_3 257,34973
#define  HDMI_LINK_HDCP_SHA1_1_0 258,35038
#define  HDMI_LINK_HDCP_SHA1_1_1 259,35103
#define  HDMI_LINK_HDCP_SHA1_1_2 260,35168
#define  HDMI_LINK_HDCP_SHA1_1_3 261,35233
#define  HDMI_LINK_HDCP_SHA1_2_0 262,35298
#define  HDMI_LINK_HDCP_SHA1_2_1 263,35363
#define  HDMI_LINK_HDCP_SHA1_2_2 264,35428
#define  HDMI_LINK_HDCP_SHA1_2_3 265,35493
#define  HDMI_LINK_HDCP_SHA1_3_0 266,35558
#define  HDMI_LINK_HDCP_SHA1_3_1 267,35623
#define  HDMI_LINK_HDCP_SHA1_3_2 268,35688
#define  HDMI_LINK_HDCP_SHA1_3_3 269,35753
#define  HDMI_LINK_HDCP_SHA1_4_0 270,35818
#define  HDMI_LINK_HDCP_SHA1_4_1 271,35883
#define  HDMI_LINK_HDCP_SHA1_4_2 272,35948
#define  HDMI_LINK_HDCP_SHA1_4_3 273,36013
#define  HDMI_LINK_HDCP_KSV_LIST_x 275,36079
#define  HDMI_LINK_HDCP_KSV_0_0 277,36245
#define  HDMI_LINK_HDCP_KSV_0_1 278,36311
#define  HDMI_LINK_HDCP_KSV_0_2 279,36377
#define  HDMI_LINK_HDCP_KSV_0_3 280,36443
#define  HDMI_LINK_HDCP_KSV_1_0 281,36509
#define  HDMI_LINK_HDCP_KSV_1_1 282,36575
#define  HDMI_LINK_HDCP_KSV_LIST_0_0 284,36642
#define  HDMI_LINK_HDCP_KSV_LIST_0_1 285,36715
#define  HDMI_LINK_HDCP_KSV_LIST_0_2 286,36788
#define  HDMI_LINK_HDCP_KSV_LIST_0_3 287,36861
#define  HDMI_LINK_HDCP_KSV_LIST_1_0 288,36934
#define  HDMI_LINK_HDCP_KSV_LIST_1_1 289,37007
#define  HDMI_LINK_HDCP_KSV_LIST_CON 291,37081
#define  HDMI_LINK_HDCP_SHA_RESULT 292,37246
#define  HDMI_LINK_HDCP_CTRL1 293,37411
#define  HDMI_LINK_HDCP_CTRL2 294,37576
#define  HDMI_LINK_HDCP_CHECK_RESULT 295,37741
#define  HDMI_LINK_HDCP_BKSV_x 296,37906
#define  HDMI_LINK_HDCP_BKSV0_0 298,38072
#define  HDMI_LINK_HDCP_BKSV0_1 299,38238
#define  HDMI_LINK_HDCP_BKSV0_2 300,38404
#define  HDMI_LINK_HDCP_BKSV0_3 301,38570
#define  HDMI_LINK_HDCP_BKSV1 302,38736
#define  HDMI_LINK_HDCP_AKSV_x 304,38903
#define  HDMI_LINK_HDCP_An_x 305,39068
#define  HDMI_LINK_HDCP_BCAPS 306,39234
#define  HDMI_LINK_HDCP_BSTATUS_0 307,39399
#define  HDMI_LINK_HDCP_BSTATUS_1 308,39564
#define  HDMI_LINK_HDCP_Ri_0 309,39729
#define  HDMI_LINK_HDCP_Ri_1 310,39894
#define  HDMI_LINK_HDCP_OFFSET_TX_0	312,40060
#define  HDMI_LINK_HDCP_OFFSET_TX_1	313,40148
#define  HDMI_LINK_HDCP_OFFSET_TX_2	314,40236
#define  HDMI_LINK_HDCP_OFFSET_TX_3	315,40324
#define  HDMI_LINK_HDCP_CYCLE_AA	316,40412
#define  HDMI_LINK_HDCP_I2C_INT 318,40502
#define  HDMI_LINK_HDCP_AN_INT 319,40667
#define  HDMI_LINK_HDCP_WATCHDOG_INT 320,40833
#define  HDMI_LINK_HDCP_Ri_INT 321,40999
#define  HDMI_LINK_HDCP_Ri_Compare_0 322,41164
#define  HDMI_LINK_HDCP_Ri_Compare_1 323,41329
#define  HDMI_LINK_HDCP_RI_INT 325,41495
#define  HDMI_LINK_HDCP_RI_Compare_0 326,41660
#define  HDMI_LINK_HDCP_RI_Compare_1 327,41825
#define  HDMI_LINK_HDCP_Frame_Count 329,41991
#define  HDMI_LINK_RGB_ROUND_EN 330,42156
#define  HDMI_LINK_VACT_SPACE_R_0 331,42321
#define  HDMI_LINK_VACT_SPACE_R_1 332,42487
#define  HDMI_LINK_VACT_SPACE_G_0 333,42653
#define  HDMI_LINK_VACT_SPACE_G_1 334,42819
#define  HDMI_LINK_VACT_SPACE_B_0 335,42985
#define  HDMI_LINK_VACT_SPACE_B_1 336,43151
#define  HDMI_LINK_BLUE_SCREEN_R_0 337,43317
#define  HDMI_LINK_BLUE_SCREEN_R_1 338,43482
#define  HDMI_LINK_BLUE_SCREEN_G_0 339,43647
#define  HDMI_LINK_BLUE_SCREEN_G_1 340,43812
#define  HDMI_LINK_BLUE_SCREEN_B_0 341,43977
#define  HDMI_LINK_BLUE_SCREEN_B_1 342,44142
#define  HDMI_LINK_AES_START 343,44307
#define  HDMI_LINK_AES_DATA_SIZE_L 344,44406
#define  HDMI_LINK_AES_DATA_SIZE_H 345,44505
#define  HDMI_LINK_AES_DATA 346,44604
#define  HDMI_LINK_SPDIFIN_CLK_CTRL 347,44703
#define  HDMI_LINK_SPDIFIN_OP_CTRL 348,44862
#define  HDMI_LINK_SPDIFIN_IRQ_MASK 349,45021
#define  HDMI_LINK_SPDIFIN_IRQ_STATUS 350,45180
#define  HDMI_LINK_SPDIFIN_CONFIG_1 351,45339
#define  HDMI_LINK_SPDIFIN_CONFIG_2 352,45498
#define  HDMI_LINK_SPDIFIN_USER_VALUE_1 353,45657
#define  HDMI_LINK_SPDIFIN_USER_VALUE_2 354,45816
#define  HDMI_LINK_SPDIFIN_USER_VALUE_3 355,45975
#define  HDMI_LINK_SPDIFIN_USER_VALUE_4 356,46134
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_1 357,46293
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_2 358,46452
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_3 359,46611
#define  HDMI_LINK_SPDIFIN_CH_STATUS_0_4 360,46770
#define  HDMI_LINK_SPDIFIN_CH_STATUS_1 361,46929
#define  HDMI_LINK_SPDIFIN_FRAME_PERIOD_1 362,47088
#define  HDMI_LINK_SPDIFIN_FRAME_PERIOD_2 363,47247
#define  HDMI_LINK_SPDIFIN_Pc_INFO_1 364,47406
#define  HDMI_LINK_SPDIFIN_Pc_INFO_2 365,47565
#define  HDMI_LINK_SPDIFIN_Pd_INFO_1 366,47724
#define  HDMI_LINK_SPDIFIN_Pd_INFO_2 367,47883
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_1 368,48042
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_2 369,48201
#define  HDMI_LINK_SPDIFIN_DATA_BUF_0_3 370,48360
#define  HDMI_LINK_SPDIFIN_USER_BUF_0 371,48519
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_1 372,48678
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_2 373,48837
#define  HDMI_LINK_SPDIFIN_DATA_BUF_1_3 374,48996
#define  HDMI_LINK_SPDIFIN_USER_BUF_1 375,49155
#define  HDMI_LINK_I2S_CLK_CON 376,49314
#define  HDMI_LINK_I2S_CON_1 377,49475
#define  HDMI_LINK_I2S_CON_2 378,49636
#define  HDMI_LINK_I2S_PIN_SEL_0 379,49797
#define  HDMI_LINK_I2S_PIN_SEL_1 380,49958
#define  HDMI_LINK_I2S_PIN_SEL_2 381,50119
#define  HDMI_LINK_I2S_PIN_SEL_3 382,50280
#define  HDMI_LINK_I2S_DSD_CON 383,50441
#define  HDMI_LINK_I2S_MUX_CON 384,50602
#define  HDMI_LINK_I2S_CH_ST_CON 385,50763
#define  HDMI_LINK_I2S_CH_ST_0 386,50924
#define  HDMI_LINK_I2S_CH_ST_1 387,51085
#define  HDMI_LINK_I2S_CH_ST_2 388,51246
#define  HDMI_LINK_I2S_CH_ST_3 389,51407
#define  HDMI_LINK_I2S_CH_ST_4 390,51568
#define  HDMI_LINK_I2S_CH_ST_SH_0 391,51729
#define  HDMI_LINK_I2S_CH_ST_SH_1 392,51890
#define  HDMI_LINK_I2S_CH_ST_SH_2 393,52051
#define  HDMI_LINK_I2S_CH_ST_SH_3 394,52212
#define  HDMI_LINK_I2S_CH_ST_SH_4 395,52373
#define  HDMI_LINK_I2S_VD_DATA 396,52534
#define  HDMI_LINK_I2S_MUX_CH 397,52695
#define  HDMI_LINK_I2S_MUX_CUV 398,52856
#define  HDMI_LINK_I2S_CH0_L_0 399,53017
#define  HDMI_LINK_I2S_CH0_L_1 400,53178
#define  HDMI_LINK_I2S_CH0_L_2 401,53339
#define  HDMI_LINK_I2S_CH0_R_0 402,53500
#define  HDMI_LINK_I2S_CH0_R_1 403,53661
#define  HDMI_LINK_I2S_CH0_R_2 404,53822
#define  HDMI_LINK_I2S_CH0_R_3 405,53983
#define  HDMI_LINK_I2S_CH1_L_0 406,54144
#define  HDMI_LINK_I2S_CH1_L_1 407,54303
#define  HDMI_LINK_I2S_CH1_L_2 408,54462
#define  HDMI_LINK_I2S_CH1_L_3 409,54621
#define  HDMI_LINK_I2S_CH1_R_0 410,54780
#define  HDMI_LINK_I2S_CH1_R_1 411,54939
#define  HDMI_LINK_I2S_CH1_R_2 412,55098
#define  HDMI_LINK_I2S_CH1_R_3 413,55257
#define  HDMI_LINK_I2S_CH2_L_0 414,55416
#define  HDMI_LINK_I2S_CH2_L_1 415,55575
#define  HDMI_LINK_I2S_CH2_L_2 416,55734
#define  HDMI_LINK_I2S_CH2_L_3 417,55893
#define  HDMI_LINK_I2S_CH2_R_0 418,56052
#define  HDMI_LINK_I2S_CH2_R_1 419,56211
#define  HDMI_LINK_I2S_CH2_R_2 420,56370
#define  HDMI_LINK_I2S_Ch2_R_3 421,56529
#define  HDMI_LINK_I2S_CH3_L_0 422,56688
#define  HDMI_LINK_I2S_CH3_L_1 423,56847
#define  HDMI_LINK_I2S_CH3_L_2 424,57006
#define  HDMI_LINK_I2S_CH3_R_0 425,57165
#define  HDMI_LINK_I2S_CH3_R_1 426,57324
#define  HDMI_LINK_I2S_CH3_R_2 427,57483
#define  HDMI_LINK_I2S_CUV_L_R 428,57642
#define  HDMI_CEC_TX_STATUS_0 434,57832
#define  HDMI_CEC_TX_STATUS_1 435,57993
#define  HDMI_CEC_RX_STATUS_0 436,58154
#define  HDMI_CEC_RX_STATUS_1 437,58315
#define  HDMI_CEC_INTR_MASK 438,58476
#define  HDMI_CEC_INTR_CLEAR 439,58637
#define  HDMI_CEC_LOGIC_ADDR 440,58798
#define  HDMI_CEC_DIVISOR_0 441,58959
#define  HDMI_CEC_DIVISOR_1 442,59120
#define  HDMI_CEC_DIVISOR_2 443,59281
#define  HDMI_CEC_DIVISOR_3 444,59442
#define  HDMI_CEC_TX_CTRL 445,59603
#define  HDMI_CEC_TX_BYTE_NUM 446,59764
#define  HDMI_CEC_TX_STATUS_2 447,59925
#define  HDMI_CEC_TX_STATUS_3 448,60086
#define  HDMI_CEC_TX_BUFFER_x 449,60247
#define  HDMI_CEC_TX_BUFFER00 450,60408
#define  HDMI_CEC_RX_CTRL 451,60569
#define  HDMI_CEC_RX_STATUS_2 452,60730
#define  HDMI_CEC_RX_STATUS_3 453,60891
#define  HDMI_CEC_RX_BUFFER_x 454,61052
#define  HDMI_CEC_FILTER_CTRL 455,61213
#define  HDMI_CEC_FILTER_TH 456,61374
#define HDMI_PHY_OFFSET 460,61609
#define  HDMI_PHY_REG00 462,61659
#define  HDMI_PHY_Reg04 463,61743
#define  HDMI_PHY_Reg08 464,61945
#define  HDMI_PHY_Reg0C 465,62147
#define  HDMI_PHY_Reg10 466,62349
#define  HDMI_PHY_Reg14 467,62551
#define  HDMI_PHY_Reg18 468,62753
#define  HDMI_PHY_Reg1C 469,62955
#define  HDMI_PHY_Reg20 470,63157
#define  HDMI_PHY_Reg24 471,63359
#define  HDMI_PHY_Reg28 472,63563
#define  HDMI_PHY_Reg2C 473,63765
#define  HDMI_PHY_Reg30 474,63967
#define  HDMI_PHY_Reg34 475,64181
#define  HDMI_PHY_Reg38 476,64395
#define  HDMI_PHY_Reg3C 477,64609
#define  HDMI_PHY_Reg40 478,64826
#define  HDMI_PHY_Reg44 479,65046
#define  HDMI_PHY_Reg48 480,65264
#define  HDMI_PHY_Reg4C 481,65480
#define  HDMI_PHY_Reg50 482,65696
#define  HDMI_PHY_Reg54 483,65912
#define  HDMI_PHY_Reg58 484,66128
#define  HDMI_PHY_Reg5C 485,66344
#define  HDMI_PHY_Reg60 486,66560
#define  HDMI_PHY_Reg64 487,66776
#define  HDMI_PHY_Reg68 488,66979
#define  HDMI_PHY_Reg6C 489,67182
#define  HDMI_PHY_Reg70 490,67386
#define  HDMI_PHY_Reg74 491,67589
#define  HDMI_PHY_Reg78 492,67793
#define  HDMI_PHY_Reg7C 493,67995
#define  HDMI_PHY_Reg80 494,68199
#define  HDMI_PHY_Reg84 495,68402
#define  HDMI_PHY_Reg88 496,68605
#define  HDMI_PHY_Reg8C 497,68808
#define  HDMI_PHY_Reg90 498,69012
enum HDMI_RESET{HDMI_RESET574,70562
	i_nRST 575,70579
	i_nRST_VIDEO 576,70598
	i_nRST_SPDIF 577,70617
	i_nRST_TMDS 578,70636
	i_nRST_PHY 579,70655

test/usbread/device/prototype/module/nx_ddrphy.h,4424
#define __NX_DDRPHY_H__18,620
    struct  NX_DDRPHY_RegisterSet33,985
        U32 PHY_CON[PHY_CON35,1025
	struct	NX_DDRPHY_RegisterSet40,1097
		volatile U32 PHY_CON[PHY_CON42,1130
		volatile U32 LP_CON;43,1193
		volatile U32 RODT_CON;44,1251
		volatile U32 OFFSETR_CON[OFFSETR_CON45,1310
		volatile U32 _Reserved0;46,1382
		volatile U32 OFFSETW_CON[OFFSETW_CON47,1423
		volatile U32 _Reserved1;48,1496
		volatile U32 OFFSETC_CON[OFFSETC_CON49,1537
		volatile U32 SHIFTC_CON;50,1609
		volatile U32 OFFSETD_CON;51,1676
		volatile U32 _Reserved2;52,1737
		volatile U32 LP_DDR_CON[LP_DDR_CON53,1778
		volatile U32 WR_LVL_CON[WR_LVL_CON54,1846
		volatile U32 CA_DSKEW_CON[CA_DSKEW_CON55,1923
		volatile U32 _Reserved3[_Reserved356,1996
		volatile U32 CA_DSKEW_CON4;57,2048
		volatile U32 _Reserved4;58,2112
		volatile U32 DRVDS_CON[DRVDS_CON59,2153
		volatile U32 _Reserved5[_Reserved560,2230
		volatile U32 MDLL_CON[MDLL_CON61,2282
		volatile U32 _Reserved6[_Reserved662,2347
		volatile U32 ZQ_CON;63,2399
		volatile U32 ZQ_STATUS;64,2450
		volatile U32 ZQ_DIVIDER;65,2503
		volatile U32 ZQ_TIMER;66,2565
		volatile U32 T_RDDATA_CON[T_RDDATA_CON67,2624
		volatile U32 CAL_WL_STAT;68,2703
		volatile U32 CAL_FAIL_STAT[CAL_FAIL_STAT69,2774
		volatile U32 CAL_GT_VWMC[CAL_GT_VWMC70,2854
		volatile U32 CAL_GT_CYC;71,2949
		volatile U32 CAL_RD_VWMC[CAL_RD_VWMC72,3024
		volatile U32 _Reserved7;73,3107
		volatile U32 CAL_RD_VWML[CAL_RD_VWML74,3148
		volatile U32 _Reserved8;75,3229
		volatile U32 CAL_RD_VWMR[CAL_RD_VWMR76,3270
		volatile U32 _Reserved9;77,3352
		volatile U32 CAL_WR_VWMC[CAL_WR_VWMC78,3393
		volatile U32 _Reserved10;79,3477
		volatile U32 CAL_WR_VWML[CAL_WR_VWML80,3519
		volatile U32 _Reserved11;81,3601
		volatile U32 CAL_WR_VWMR[CAL_WR_VWMR82,3643
		volatile U32 _Reserved12;83,3726
		volatile U32 CAL_DM_VWMC[CAL_DM_VWMC84,3768
		volatile U32 _Reserved13;85,3849
		volatile U32 CAL_DM_VWML[CAL_DM_VWML86,3891
		volatile U32 _Reserved14;87,3970
		volatile U32 CAL_DM_VWMR[CAL_DM_VWMR88,4012
		volatile U32 _Reserved15;89,4092
		volatile U32 RD_DESKEW_CON[RD_DESKEW_CON90,4134
		volatile U32 WR_DESKEW_CON[WR_DESKEW_CON91,4211
		volatile U32 DM_DESKEW_CON[DM_DESKEW_CON92,4289
		volatile U32 VWMC_STAT[VWMC_STAT93,4363
		volatile U32 DM_VWMC_STAT[DM_VWMC_STAT94,4429
		volatile U32 VWML_STAT[VWML_STAT95,4492
		volatile U32 DM_VWML_STAT[DM_VWML_STAT96,4558
		volatile U32 VWMR_STAT[VWMR_STAT97,4621
		volatile U32 DM_VWMR_STAT[DM_VWMR_STAT98,4687
		volatile U32 DQ_IO_RDATA[DQ_IO_RDATA99,4750
		volatile U32 VERSION_INFO;100,4828
	DDRMODE_DDR2	106,4912
	DDRMODE_LPDDR1	107,4931
	DDRMODE_DDR3	108,4952
	DDRMODE_LPDDR2	109,4971
	DDRMODE_LPDDR3	110,4992
	SHIFT_DEGREE_0	115,5023
	SHIFT_DEGREE_365	116,5050
	SHIFT_DEGREE_180	117,5078
	SHIFT_DEGREE_90	118,5108
	SHIFT_DEGREE_45	119,5138
	SHIFT_DEGREE_22_5	120,5168
	PHY_DRV_STRENGTH_240OHM	125,5211
	PHY_DRV_STRENGTH_120OHM	126,5257
	PHY_DRV_STRENGTH_80OHM	127,5303
	PHY_DRV_STRENGTH_60OHM	128,5347
	PHY_DRV_STRENGTH_48OHM	129,5391
	PHY_DRV_STRENGTH_40OHM	130,5435
	PHY_DRV_STRENGTH_34OHM	131,5479
	PHY_DRV_STRENGTH_30OHM	132,5523
	PHY_ODT_120OHM	137,5578
	PHY_ODT_60OHM	138,5630
	PHY_ODT_40OHM	139,5680
	PHY_ODT_30OHM	140,5730
	CALIBRATION_FORCE	145,5791
	CALIBRATION_LONG	146,5815
	CALIBRATION_SHORT	147,5838
    RD_DESKEW_CODE 152,5872
    RD_DESKEW_CODE          = 0x1,x1152,5872
    RD_DESKEW_CLEAR 153,5907
    RD_DESKEW_CLEAR         = 0x2,x2153,5907
    WR_DESKEW_CODE 154,5942
    WR_DESKEW_CODE          = 0x3,x3154,5942
    WR_DESKEW_CLEAR 155,5977
    WR_DESKEW_CLEAR         = 0x4,x4155,5977
    VWM_LEFT 157,6013
    VWM_LEFT                = 0x5,x5157,6013
    VWM_RIGHT 158,6084
    VWM_RIGHT               = 0x6,x6158,6084
    VWM_CENTER 159,6156
    VWM_CENTER              = 0x7,x7159,6156
    RD_VWMC 161,6230
    RD_VWMC                 = 0x8,x8161,6230
    WR_VWMC 162,6308
    WR_VWMC                 = 0x9,x9162,6308
    DM_VWMC 163,6387
    DM_VWMC                 = 0xA,xA163,6387
    GATE_VWMC 164,6463
    GATE_VWMC               = 0xB,xB164,6463
    VWM_FAIL_STATUS 165,6541
    VWM_FAIL_STATUS         = 0xC,xC165,6541
    GATE_CENTER_CYCLE 167,6621
    GATE_CENTER_CYCLE       = 0xD,xD167,6621
    GATE_CENTER_CODE 168,6692
    GATE_CENTER_CODE        = 0xE,xE168,6692

test/usbread/device/prototype/module/nx_i2c.c,2070
    struct NX_I2C_RegisterSet *pRegister;pRegister23,660
} __g_ModuleVariables[__g_ModuleVariables25,703
CBOOL   NX_I2C_Initialize(36,1137
U32     NX_I2C_GetNumberOfModule(62,1848
U32     NX_I2C_GetPhysicalAddress(75,2256
U32     NX_I2C_GetSizeOfRegisterSet(92,2713
void    NX_I2C_SetBaseAddress(104,3074
void*    NX_I2C_GetBaseAddress(118,3561
CBOOL   NX_I2C_OpenModule(133,4061
CBOOL   NX_I2C_CloseModule(147,4517
CBOOL   NX_I2C_CheckBusy(162,4965
CBOOL   NX_I2C_CanPowerDown(176,5493
S32     NX_I2C_GetInterruptNumber(192,5960
void    NX_I2C_SetInterruptEnable(211,6683
CBOOL   NX_I2C_GetInterruptEnable(243,7817
void    NX_I2C_SetInterruptEnable32(263,8648
U32     NX_I2C_GetInterruptEnable32(294,9729
CBOOL   NX_I2C_GetInterruptPending(314,10553
U32     NX_I2C_GetInterruptPending32(335,11370
void	NX_I2C_ClearInterruptPending(354,12082
void    NX_I2C_ClearInterruptPending32(387,13198
void    NX_I2C_SetInterruptEnableAll(417,14349
CBOOL   NX_I2C_GetInterruptEnableAll(447,15387
CBOOL   NX_I2C_GetInterruptPendingAll(465,16118
void    NX_I2C_ClearInterruptPendingAll(482,16695
S32     NX_I2C_GetInterruptPendingNumber(510,17725
U32     NX_I2C_GetClockNumber(610,20710
U32     NX_I2C_GetResetNumber(630,21213
void    NX_I2C_SetClockPrescaler(655,22050
void    NX_I2C_GetClockPrescaler(696,23449
void    NX_I2C_SetSlaveAddress(731,24590
U32    NX_I2C_GetSlaveAddress(741,24973
void        NX_I2C_SetAckGenerationEnable(808,27637
CBOOL       NX_I2C_GetAckGenerationEnable(838,28634
void        NX_I2C_ControlMode 880,30300
void        NX_I2C_SetTXRXEnable(901,31000
CBOOL       NX_I2C_IsBusy(924,31803
void        NX_I2C_WriteByte 942,32426
U8          NX_I2C_ReadByte 957,32952
void        NX_I2C_BusDisable(976,33718
void    NX_I2C_NotAckGen(1008,34866
void    NX_I2C_DataLineRelease(1033,35770
void    NX_I2C_ClockLineRelease(1057,36615
CBOOL       NX_I2C_IsSlaveAddressMatch(1082,37570
CBOOL       NX_I2C_IsBusArbitFail(1231,42832
CBOOL       NX_I2C_IsACKReceived(1250,43574
CBOOL       NX_I2C_IsTxMode(1269,44383

test/usbread/device/prototype/module/nx_adc.h,273
#define __NX_ADC_H__18,564
#define NUMBER_OF_ADC_CHANNEL 27,661
struct NX_ADC_RegisterSet33,879
	volatile U32	ADCCON;35,907
	volatile U32	ADCDAT;36,966
	volatile U32	ADCINTENB;37,1029
	volatile U32	ADCINTCLR;38,1099
    NX_ADC_INT_EOC 72,2298
} NX_ADC_INT;73,2354

test/usbread/device/prototype/module/nx_usbotg.c,6382
static	NX_USB20OTG_RegisterSet *__g_pRegister[__g_pRegister20,659
static	NX_USB20OTG_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister21,733
CBOOL	NX_USB20OTG_Initialize(43,1474
U32 		NX_USB20OTG_GetNumberOfModule(63,1924
U32 		NX_USB20OTG_GetSizeOfRegisterSet(73,2189
void	NX_USB20OTG_SetBaseAddress(84,2486
U32*    NX_USB20OTG_GetBaseAddress(95,2918
U32 	NX_USB20OTG_GetPhysicalAddress(107,3345
CBOOL	NX_USB20OTG_OpenModule(120,3852
CBOOL	NX_USB20OTG_CloseModule(133,4229
CBOOL	NX_USB20OTG_CheckBusy(145,4590
U32  NX_USB20OTG_GetClockNumber 160,5102
U32  NX_USB20OTG_GetResetNumber 181,5708
U32  	NX_USB20OTG_GetInterruptNumber(202,6378
void	NX_USB20OTG_SetInterruptEnableAll(221,7071
CBOOL	NX_USB20OTG_GetInterruptEnableAll(246,7781
CBOOL	NX_USB20OTG_GetInterruptPendingAll(261,8305
void	NX_USB20OTG_ClearInterruptPendingAll(279,8813
S32		NX_USB20OTG_GetInterruptPendingNumber(299,9537
void OTG_SetGOTGCTL 326,10184
void OTG_SetGOTGINT 331,10265
void OTG_SetGAHBCFG 336,10346
void OTG_SetGUSBCFG 341,10427
void OTG_SetGRSTCTL 346,10508
void OTG_SetGINTSTS 351,10589
void OTG_SetGINTMSK 356,10670
void OTG_SetGRXSTSR 361,10751
void OTG_SetGRXSTSP 366,10832
void OTG_SetGRXFSIZ 371,10913
void OTG_SetGNPTXFSIZ 376,10994
void OTG_SetGNPTXSTS 381,11083
void OTG_SetGI2CCTL 386,11168
void OTG_SetGPVNDCTL 391,11249
void OTG_SetGGPIO 396,11334
void OTG_SetGUID 401,11407
void OTG_SetGSNPSID 406,11476
void OTG_SetGHWCFG1 411,11557
void OTG_SetGHWCFG2 416,11638
void OTG_SetGHWCFG3 421,11719
void OTG_SetGHWCFG4 426,11800
void OTG_SetGLPMCFG 431,11881
void OTG_SetHPTXFSIZ 436,11962
void OTG_SetHCFG 441,12047
void OTG_SetHFIR 446,12116
void OTG_SetHFNUM 451,12185
void OTG_SetHPTXSTS 456,12258
void OTG_SetHAINT 461,12339
void OTG_SetHAINTMSK 466,12412
void OTG_SetHPRT 471,12497
void OTG_SetDCFG 476,12566
void OTG_SetDCTL 481,12635
void OTG_SetDSTS 486,12704
void OTG_SetDIEPMSK 491,12773
void OTG_SetDOEPMSK 496,12854
void OTG_SetDAINT 501,12935
void OTG_SetDAINTMSK 506,13008
void OTG_SetDTKNQR1 511,13093
void OTG_SetDTKNQR2 516,13174
void OTG_SetDVBUSDIS 521,13255
void OTG_SetDVBUSPULSE 526,13340
void OTG_SetDTKNQR3 531,13433
void OTG_SetDTKNQR4 536,13514
void OTG_SetPCGCCTL 541,13595
void OTG_SetDPTXFSIZ 603,14879
void OTG_SetHCCHAR(608,14979
void OTG_SetHCSPLT(613,15074
void OTG_SetHCINT(618,15169
void OTG_SetHCINTMSK(623,15261
void OTG_SetHCTSIZ(628,15362
void OTG_SetHCDMA(633,15457
void OTG_SetDIEPCTL(638,15549
void OTG_SetDIEPINT(643,15648
void OTG_SetDIEPTSIZ(648,15747
void OTG_SetDIEPDMA(653,15849
void OTG_SetDOEPCTL(658,15948
void OTG_SetDOEPINT(663,16047
void OTG_SetDOEPTSIZ(668,16146
void OTG_SetDOEPDMA(673,16248
void OTG_SetHCSR 678,16347
void OTG_SetDIESR 690,16679
void OTG_SetDOESR 698,16926
U32  OTG_GetGOTGCTL(709,17359
U32  OTG_GetGOTGINT(714,17421
U32  OTG_GetGAHBCFG(719,17483
U32  OTG_GetGUSBCFG(724,17545
U32  OTG_GetGRSTCTL(729,17607
U32  OTG_GetGINTSTS(734,17669
U32  OTG_GetGINTMSK(739,17731
U32  OTG_GetGRXSTSR(744,17793
U32  OTG_GetGRXSTSP(749,17855
U32  OTG_GetGRXFSIZ(754,17917
U32  OTG_GetGNPTXFSIZ(759,17979
U32  OTG_GetGNPTXSTS(764,18045
U32  OTG_GetGI2CCTL(769,18109
U32  OTG_GetGPVNDCTL(774,18171
U32  OTG_GetGGPIO(779,18235
U32  OTG_GetGUID(784,18293
U32  OTG_GetGSNPSID(789,18349
U32  OTG_GetGHWCFG1(794,18411
U32  OTG_GetGHWCFG2(799,18473
U32  OTG_GetGHWCFG3(804,18535
U32  OTG_GetGHWCFG4(809,18597
U32  OTG_GetGLPMCFG(814,18659
U32  OTG_GetHPTXFSIZ(819,18721
U32  OTG_GetHCFG(824,18785
U32  OTG_GetHFIR(829,18841
U32  OTG_GetHFNUM(834,18897
U32  OTG_GetHPTXSTS(839,18955
U32  OTG_GetHAINT(844,19017
U32  OTG_GetHAINTMSK(849,19075
U32  OTG_GetHPRT(854,19139
U32  OTG_GetDCFG(859,19195
U32  OTG_GetDCTL(864,19251
U32  OTG_GetDSTS(869,19307
U32  OTG_GetDIEPMSK(874,19363
U32  OTG_GetDOEPMSK(879,19425
U32  OTG_GetDAINT(884,19487
U32  OTG_GetDAINTMSK(889,19545
U32  OTG_GetDTKNQR1(894,19609
U32  OTG_GetDTKNQR2(899,19671
U32  OTG_GetDVBUSDIS(904,19733
U32  OTG_GetDVBUSPULSE(909,19797
U32  OTG_GetDTKNQR3(914,19865
U32  OTG_GetDTKNQR4(919,19927
U32  OTG_GetPCGCCTL(924,19989
U32  OTG_GetDPTXFSIZ(986,21002
U32  OTG_GetHCCHAR(991,21080
U32  OTG_GetHCSPLT(996,21158
U32  OTG_GetHCINT(1001,21236
U32  OTG_GetHCINTMSK(1006,21313
U32  OTG_GetHCTSIZ(1011,21393
U32  OTG_GetHCDMA(1016,21471
U32  OTG_GetDIEPCTL(1021,21548
U32  OTG_GetDIEPINT(1026,21628
U32  OTG_GetDIEPTSIZ(1031,21708
U32  OTG_GetDIEPDMA(1036,21789
U32  OTG_GetDOEPCTL(1041,21869
U32  OTG_GetDOEPINT(1046,21949
U32  OTG_GetDOEPTSIZ(1051,22029
U32  OTG_GetDOEPDMA(1056,22110
void OTG_SetGPWRDN(1064,22375
void OTG_SetGDFIFOCFG(1067,22445
void OTG_SetGADPCTL(1070,22527
void OTG_SetDEACHINT(1073,22601
void OTG_SetDEACHINTMSK(1076,22679
U32  OTG_GetGPWRDN(1079,22769
U32  OTG_GetGDFIFOCFG(1082,22827
U32  OTG_GetGADPCTL(1085,22891
U32  OTG_GetDEACHINT(1088,22951
U32  OTG_GetDEACHINTMSK(1091,23013
void OTG_SetDIEPEACHMSK(1095,23082
void OTG_SetDOEPEACHMSK(1098,23185
U32  OTG_GetDIEPEACHMSK(1101,23288
U32  OTG_GetDOEPEACHMSK(1104,23368
void OTG_SetEP00FIFO(1108,23449
void OTG_SetEP01FIFO(1111,23540
void OTG_SetEP02FIFO(1114,23631
void OTG_SetEP03FIFO(1117,23722
void OTG_SetEP04FIFO(1120,23813
void OTG_SetEP05FIFO(1123,23904
void OTG_SetEP06FIFO(1126,23995
void OTG_SetEP07FIFO(1129,24086
void OTG_SetEP08FIFO(1132,24177
void OTG_SetEP09FIFO(1135,24268
void OTG_SetEP10FIFO(1138,24359
void OTG_SetEP11FIFO(1141,24450
void OTG_SetEP12FIFO(1144,24541
void OTG_SetEP13FIFO(1147,24632
void OTG_SetEP14FIFO(1150,24723
void OTG_SetEP15FIFO(1153,24814
U32  OTG_GetEP00FIFO(1156,24905
U32  OTG_GetEP01FIFO(1159,24979
U32  OTG_GetEP02FIFO(1162,25053
U32  OTG_GetEP03FIFO(1165,25127
U32  OTG_GetEP04FIFO(1168,25201
U32  OTG_GetEP05FIFO(1171,25275
U32  OTG_GetEP06FIFO(1174,25349
U32  OTG_GetEP07FIFO(1177,25423
U32  OTG_GetEP08FIFO(1180,25497
U32  OTG_GetEP09FIFO(1183,25571
U32  OTG_GetEP10FIFO(1186,25645
U32  OTG_GetEP11FIFO(1189,25719
U32  OTG_GetEP12FIFO(1192,25793
U32  OTG_GetEP13FIFO(1195,25867
U32  OTG_GetEP14FIFO(1198,25941
U32  OTG_GetEP15FIFO(1201,26015
U32  OTG_GetDEBUGFIFO(1205,26090
void OTG_SetDEBUGFIFO(1208,26166
void OTG_SetRESERVED10(1211,26261
U32  OTG_GetRESERVED10(1214,26348
U32 xxx 1218,26427
    void SetOTG_APB00(1222,26480
    U32 GetOTG_APB00 1223,26567

test/usbread/device/prototype/module/nx_clkpwr.h,5261
#define __NX_CLKPWR_H__18,601
#define NUMBER_OF_ALIVE_MODULE 25,740
#define PHY_BASEADDR_ALIVE_MODULE 26,773
#define NUMBER_OF_RTC_MODULE 28,858
#define PHY_BASEADDR_RTC_MODULE 29,889
#define NUMBER_OF_PMU_MODULE 31,976
#define PHY_BASEADDR_PMU_MODULE 32,1007
#define INTNUM_OF_RTC_MODULE 35,1103
#define INTNUM_OF_ALIVE_MODULE 36,1172
#define INTNUM_OF_CLKPWR_MODULE 37,1243
#define NUMBER_OF_PMU_POWER_DOMAIN 39,1316
#define PLL_PMS_400MHZ 53,2200
#define PLL_PMS_333MHZ 54,2245
#define PLL_PMS_1600MHZ 56,2291
#define PLL_PMS_1000MHZ 57,2338
#define PLL_PMS_800MHZ 58,2385
#define PLL_PMS_550MHZ 59,2432
#define PLL_PMS_528MHZ 60,2496
#define PLL_PMS_147P456MHZ 61,2560
#define PLL_PMS_200MHZ 62,2625
#define PLL_PMS_96MHZ 63,2672
#define PLL_PMS_125MHZ 64,2719
#define PLL_PMS_1600MHZ_DITHER 66,2767
#define PLL_PMS_800MHZ_DITHER 67,2818
#define PLL_PMS_550MHZ_DITHER 68,2869
#define PLL_PMS_528MHZ_DITHER 69,2937
#define PLL_PMS_147P456MHZ_DITHER 70,3005
#define PLL_PMS_200MHZ_DITHER 71,3074
#define PLL_PMS_96MHZ_DITHER 72,3125
#define PLL_PMS_125MHZ_DITHER 73,3176
	struct	NX_CLKPWR_RegisterSet89,3682
		volatile U32 CLKMODEREG0;91,3715
		volatile U32 __Reserved0;92,3781
		volatile U32 PLLSETREG[PLLSETREG93,3823
		volatile U32 __Reserved1[__Reserved194,3897
		volatile U32 DVOREG[DVOREG95,3949
		volatile U32 __Reserved2[__Reserved296,4025
		volatile U32 PLLSETREG_SSCG[PLLSETREG_SSCG97,4077
		volatile U32 __reserved3[__reserved398,4132
		volatile U32 GPIOWAKEUPRISEENB;100,4249
		volatile U32 GPIOWAKEUPFALLENB;101,4338
		volatile U32 GPIORSTENB;102,4428
		volatile U32 GPIOWAKEUPENB;103,4498
		volatile U32 GPIOINTENB;104,4570
		volatile U32 GPIOINTPEND;105,4639
		volatile U32 RESETSTATUS;106,4707
		volatile U32 INTENABLE;107,4773
		volatile U32 INTPEND;108,4842
		volatile U32 PWRCONT;109,4907
		volatile U32 PWRMODE;110,4971
		volatile U32 __Reserved5;111,5032
		volatile U32 SCRATCH[SCRATCH112,5092
		volatile U32 SYSRSTCONFIG;113,5160
		volatile U8  __Reserved6[__Reserved6114,5242
		volatile U32 PADSTRENGTHGPIO[PADSTRENGTHGPIO115,5317
		volatile U32 __Reserved7[__Reserved7120,5644
		volatile U32 PADSTRENGTHBUS;121,5713
		NX_CLKPWR_INT_ALIVEGPIO0	127,5854
		NX_CLKPWR_INT_ALIVEGPIO1	128,5915
		NX_CLKPWR_INT_ALIVEGPIO2	129,5976
		NX_CLKPWR_INT_ALIVEGPIO3	130,6037
		NX_CLKPWR_INT_ALIVEGPIO4	131,6098
		NX_CLKPWR_INT_ALIVEGPIO5	132,6159
		NX_CLKPWR_INT_VDDTOGGLE	133,6220
		NX_CLKPWR_INT_UART0	134,6285
		NX_CLKPWR_INT_UART1	135,6340
		NX_CLKPWR_INT_UART2	136,6395
		NX_CLKPWR_INT_UART3	137,6450
		NX_CLKPWR_INT_UART4	138,6505
		NX_CLKPWR_INT_UART5	139,6560
		NX_CLKPWR_INT_USB0	140,6615
		NX_CLKPWR_INT_USB1	141,6666
		NX_CLKPWR_INT_RTC	142,6717
		NX_CLKPWR_INT_BATF	143,6764
		NX_CLKPWR_INT_MAX	144,6828
		NX_CLKPWR_RESETSTATUS_POWERON	150,6902
		NX_CLKPWR_RESETSTATUS_GPIO	151,6965
		NX_CLKPWR_RESETSTATUS_WATCHDOG	152,7022
		NX_CLKPWR_RESETSTATUS_SOFTWARE	153,7086
		NX_CLKPWR_RESETSTATUS_DSLEEPRESET	154,7150
		NX_CLKPWR_RESETSTATUS_SLEEPRESET	155,7218
	}	NX_CLKPWR_RESETSTATUS;157,7281
		NX_CLKPWR_POWERMODE_STOP	162,7348
		NX_CLKPWR_POWERMODE_IDLE	163,7401
	}	NX_CLKPWR_POWERMODE;165,7454
		NX_CLKPWR_BUSPAD_STATIC_CNTL	170,7517
		NX_CLKPWR_BUSPAD_STATIC_CNTL	= 22UL,UL170,7517
		NX_CLKPWR_BUSPAD_STATIC_ADDR	171,7581
		NX_CLKPWR_BUSPAD_STATIC_ADDR	= 20UL,UL171,7581
		NX_CLKPWR_BUSPAD_STATIC_DATA	172,7645
		NX_CLKPWR_BUSPAD_STATIC_DATA	= 18UL,UL172,7645
		NX_CLKPWR_BUSPAD_VSYNC	173,7706
		NX_CLKPWR_BUSPAD_VSYNC			= 6UL,UL173,7706
		NX_CLKPWR_BUSPAD_HSYNC	174,7764
		NX_CLKPWR_BUSPAD_HSYNC			= 4UL,UL174,7764
		NX_CLKPWR_BUSPAD_DE	175,7824
		NX_CLKPWR_BUSPAD_DE				= 2UL,UL175,7824
	}	NX_CLKPWR_BUSPAD;177,7879
		NX_CLKPWR_PLL_0	182,7941
		NX_CLKPWR_PLL_0	= 0UL,UL182,7941
		NX_CLKPWR_PLL_1	183,7985
		NX_CLKPWR_PLL_1	= 1UL,UL183,7985
		NX_CLKPWR_PLL_2	184,8029
		NX_CLKPWR_PLL_2	= 2UL,UL184,8029
		NX_CLKPWR_PLL_3 185,8073
		NX_CLKPWR_PLL_3 = 3UL,UL185,8073
	}	NX_CLKPWR_PLL;186,8117
		NX_CLKPWR_CLOCK_FCLK	191,8186
		NX_CLKPWR_CLOCK_FCLK		= 0UL,UL191,8186
		NX_CLKPWR_CLOCK_BCLK	192,8242
		NX_CLKPWR_CLOCK_BCLK		= 1UL,UL192,8242
		NX_CLKPWR_CLOCK_MCLK	193,8298
		NX_CLKPWR_CLOCK_MCLK		= 2UL,UL193,8298
		NX_CLKPWR_CLOCK_GR3DBCLK	194,8354
		NX_CLKPWR_CLOCK_GR3DBCLK	= 3UL,UL194,8354
		NX_CLKPWR_CLOCK_MPEGBCLK	195,8417
		NX_CLKPWR_CLOCK_MPEGBCLK	= 4UL,UL195,8417
	}	NX_CLKPWR_CLOCK;196,8480
		NX_CLKPWR_GMUX_XTAL	202,8553
		NX_CLKPWR_GMUX_XTAL	= 0UL,UL202,8553
		NX_CLKPWR_GMUX_PLL	203,8613
		NX_CLKPWR_GMUX_PLL	= 1UL,UL203,8613
	}	NX_CLKPWR_GMUX;204,8668
		NX_CLKPWR_POWER_SWITCH_PRECHARGE	209,8737
		NX_CLKPWR_POWER_SWITCH_PRECHARGE	= 0UL,UL209,8737
		NX_CLKPWR_POWER_SWITCH_ALL	210,8811
		NX_CLKPWR_POWER_SWITCH_ALL			= 1UL,UL210,8811
	}	NX_CLKPWR_POWER_SWITCH;211,8871
		NX_CLKPWR_POWER_DOMAIN_0	215,8915
		NX_CLKPWR_POWER_DOMAIN_0	= 0UL,UL215,8915
		NX_CLKPWR_POWER_DOMAIN_1	216,8969
		NX_CLKPWR_POWER_DOMAIN_1	= 1UL,UL216,8969
	}	NX_CLKPWR_POWER_DOMAIN;217,9023
		NX_CLKPWR_PLL_POWER_UP 222,9069
		NX_CLKPWR_PLL_POWER_UP  	= 0UL,UL222,9069
		NX_CLKPWR_PLL_POWER_DOWN	223,9123
		NX_CLKPWR_PLL_POWER_DOWN	= 1UL,UL223,9123
	}	NX_CLKPWR_PLL_POWER;224,9177

test/usbread/device/prototype/module/nx_deinterlace.h,2542
#define __NX_DEINTERLACE_H__18,620
    struct NX_DEINTERLACE_RegisterSet33,973
        volatile U32 MODE;36,1036
        volatile U32 INTENB;37,1123
        volatile U32 INTPEND;38,1213
        volatile U32 SRAMPORSLEEP;40,1305
        volatile U32 TSPARA;41,1407
        volatile U32 TMPARA;42,1500
        volatile U32 TIPARA;43,1596
        volatile U32 TPARA;44,1689
        volatile U32 BLENDPARA;45,1782
        volatile U32 LRMASK;46,1878
        volatile U32 CMDSTATE;50,2086
        volatile U32 CMDBUFADDR;51,2171
        volatile U32 SRCSIZE_Y;55,2361
        volatile U32 SRCADDRP_Y;56,2454
        volatile U32 SRCADDRC_Y;57,2553
        volatile U32 SRCADDRN_Y;58,2651
        volatile U32 SRCSTRD_Y;59,2746
        volatile U32 SRCCONT_Y;60,2842
        volatile U32 DESTADDRD_Y;62,3008
        volatile U32 DESTADDRF_Y;63,3101
        volatile U32 DESTSTRD_Y;64,3187
        volatile U32 RESERVED_3[RESERVED_367,3317
        volatile U32 CLKENB;68,3354
        volatile U32 RESERVED_4[RESERVED_471,3456
        volatile U32 SRCSIZE_CB;72,3493
        volatile U32 SRCADDRC_CB;73,3587
        volatile U32 SRCSTRD_CB;74,3686
        volatile U32 SRCCONT_CB;75,3783
        volatile U32 DESTADDRD_CB;77,3950
        volatile U32 DESTADDRF_CB;78,4044
        volatile U32 DESTSTRD_CB;79,4131
        volatile U32 RESERVED_6[RESERVED_681,4247
        volatile U32 SRCSIZE_CR;82,4284
        volatile U32 SRCADDRC_CR;83,4378
        volatile U32 SRCSTRD_CR;84,4477
        volatile U32 SRCCONT_CR;85,4574
        volatile U32 DESTADDRD_CR;87,4741
        volatile U32 DESTADDRF_CR;88,4835
        volatile U32 DESTSTRD_CR;89,4922
		NX_DEINTERLACE_INT_Y	95,5102
		NX_DEINTERLACE_INT_CB	96,5167
		NX_DEINTERLACE_INT_CR	97,5234
		NX_DEINTERLACE_INT_YCBCR	98,5301
		NX_DEINTERLACE_FIELD_EVEN	104,5425
		NX_DEINTERLACE_FIELD_EVEN		=	0UL,UL104,5425
		NX_DEINTERLACE_FIELD_ODD	105,5477
		NX_DEINTERLACE_FIELD_ODD		=	1UL	UL105,5477
	}	NX_DEINTERLACE_FIELD;107,5528
		NX_DEINTERLACE_BURST_8	112,5597
		NX_DEINTERLACE_BURST_8			=	0UL,UL112,5597
		NX_DEINTERLACE_BURST_4	113,5644
		NX_DEINTERLACE_BURST_4			=	1UL,UL113,5644
	}	NX_DEINTERLACE_BURST;115,5692
        NX_DEINTERLACE_DIR_DISABLE 120,5764
        NX_DEINTERLACE_DIR_ENABLE 121,5805
    }   NX_DEINTERLACE_DIR;123,5846
        NX_DEINTERLACE_BIT8 128,5931
        NX_DEINTERLACE_BIT16 129,5968
        NX_DEINTERLACE_BIT32 130,6005
        NX_DEINTERLACE_BIT64 131,6042
    }   NX_DEINTERLACE_BITWIDTH;133,6079

test/usbread/device/prototype/module/nx_usbehci.c,3546
static	NX_USB20HOST_RegisterSet *__g_pRegister[__g_pRegister20,661
static	NX_USB20HOST_OHCI_RegisterSet *__g_pOhciRegister[__g_pOhciRegister21,712
static	NX_USB20HOST_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister22,772
CBOOL	NX_USB20HOST_Initialize(37,1323
U32		NX_USB20HOST_GetNumberOfModule(57,1776
U32		NX_USB20HOST_GetSizeOfRegisterSet(67,2042
void	NX_USB20HOST_SetBaseAddress(78,2340
U32		NX_USB20HOST_GetBaseAddress(92,2962
U32		NX_USB20HOST_GetPhysicalAddress(105,3382
CBOOL	NX_USB20HOST_OpenModule(120,4046
CBOOL	NX_USB20HOST_CloseModule(134,4516
CBOOL	NX_USB20HOST_CheckBusy(148,4977
U32 NX_USB20HOST_GetClockNumber 171,5800
U32 NX_USB20HOST_GetResetNumber 191,6421
void SetHCCAPBASE 206,6924
void SetHCSPARAMS 211,7010
void SetHCCPARAMS 216,7096
void SetUSBCMD 221,7182
void SetUSBSTS 226,7256
void SetUSBINTR 231,7330
void SetFRINDEX 236,7408
void SetCTRLDSSEGMENT 241,7486
void SetPERIODICLISTBASE(246,7588
void SetASYNCLISTADDR 251,7701
void SetCONFIGFLAG 256,7803
void SetPORTSC 261,7893
void SetINSNREG00 266,7967
void SetINSNREG01 271,8053
void SetINSNREG02 276,8139
void SetINSNREG03 281,8225
void SetINSNREG04 286,8311
void SetINSNREG05 291,8397
void SetINSNREG06 295,8482
void SetINSNREG07 299,8557
void SetINSNREG08 303,8632
U32 GetHCCAPBASE 311,8894
U32 GetHCSPARAMS 316,8963
U32 GetHCCPARAMS 321,9032
U32 GetUSBCMD 326,9101
U32 GetUSBSTS 331,9164
U32 GetUSBINTR 336,9227
U32 GetFRINDEX 341,9292
U32 GetCTRLDSSEGMENT 346,9357
U32 GetPERIODICLISTBASE	351,9434
U32 GetASYNCLISTADDR 356,9517
U32 GetCONFIGFLAG(361,9594
U32 GetPORTSC 366,9664
U32 GetINSNREG00 371,9727
U32 GetINSNREG01 376,9796
U32 GetINSNREG02 381,9865
U32 GetINSNREG03 386,9934
U32 GetINSNREG04 391,10003
U32 GetINSNREG05 396,10072
U32 GetINSNREG06 400,10140
U32 GetINSNREG07 404,10208
U32 GetINSNREG08 408,10276
    void SetHcRevision	415,10347
    void SetHcControl 416,10433
    void SetHcCommandStatus 417,10536
    void SetHcInterruptStatus 418,10639
    void SetHcInterruptEnable 419,10742
    void SetHcInterruptDisable 420,10845
    void SetHcHCCA 421,10948
    void SetHcPeriodCurrentED 422,11051
    void SetHcControlHeadED 423,11154
    void SetHcControlCurrentED 424,11257
    void SetHcBulkHeadED 425,11360
    void SetHcBulkCurrentED 426,11463
    void SetHcDoneHead 427,11566
    void SetHcFmInterval 428,11669
    void SetHcFmRemaining 429,11772
    void SetHcFmNumber 430,11875
    void SetHcPeriodicStart 431,11978
    void SetHcLSThreshold 432,12081
    void SetHcRhDescriptorA 433,12184
    void SetHcRhDescriptorB 434,12287
    void SetHcRhStatus 435,12390
    void SetHcRhPortStatus 436,12493
    U32 GetHcRevision	439,12598
    U32 GetHcControl 440,12678
    U32 GetHcCommandStatus 441,12778
    U32 GetHcInterruptStatus 442,12878
    U32 GetHcInterruptEnable 443,12978
    U32 GetHcInterruptDisable 444,13078
    U32 GetHcHCCA 445,13178
    U32 GetHcPeriodCurrentED 446,13278
    U32 GetHcControlHeadED 447,13378
    U32 GetHcControlCurrentED 448,13478
    U32 GetHcBulkHeadED 449,13578
    U32 GetHcBulkCurrentED 450,13678
    U32 GetHcDoneHead 451,13778
    U32 GetHcFmInterval 452,13878
    U32 GetHcFmRemaining 453,13978
    U32 GetHcFmNumber 454,14078
    U32 GetHcPeriodicStart 455,14178
    U32 GetHcLSThreshold 456,14278
    U32 GetHcRhDescriptorA 457,14378
    U32 GetHcRhDescriptorB 458,14478
    U32 GetHcRhStatus 459,14578
    U32 GetHcRhPortStatus 460,14678
    void SetAPB00(462,14779
    U32 GetAPB00 463,14858

test/usbread/device/prototype/module/nx_uart.c,4345
	struct NX_UART_RegisterSet *pRegister;pRegister23,605
} __g_ModuleVariables[__g_ModuleVariables25,646
CBOOL	NX_UART_Initialize(36,1106
U32		NX_UART_GetNumberOfModule(60,1536
U32		NX_UART_GetPhysicalAddress(74,1966
U32 NX_UART_GetNumberOfReset(142,3978
U32		NX_UART_GetSizeOfRegisterSet(152,4236
void	NX_UART_SetBaseAddress(164,4588
void*	NX_UART_GetBaseAddress(178,5063
CBOOL	NX_UART_OpenModule(192,5543
CBOOL	NX_UART_CloseModule(218,6522
CBOOL	NX_UART_CheckBusy(242,7490
CBOOL	NX_UART_CanPowerDown(256,7978
U32 NX_UART_GetClockNumber 269,8319
U32 NX_UART_GetResetNumber 293,9053
U32		NX_UART_GetInterruptNumber(316,9870
void	NX_UART_SetInterruptEnable(341,10702
CBOOL	NX_UART_GetInterruptEnable(372,11792
void	NX_UART_SetInterruptEnable32(392,12698
U32		NX_UART_GetInterruptEnable32(416,13720
CBOOL	NX_UART_GetInterruptPending(434,14441
U32		NX_UART_GetInterruptPending32(455,15287
void	NX_UART_ClearInterruptPending(471,15824
void	NX_UART_ClearInterruptPending32(498,16777
void	NX_UART_SetInterruptEnableAll(522,17594
CBOOL	NX_UART_GetInterruptEnableAll(549,18367
CBOOL	NX_UART_GetInterruptPendingAll(571,19038
void	NX_UART_ClearInterruptPendingAll(592,19581
U32		NX_UART_GetInterruptPendingNumber(613,20278
U32		NX_UART_GetDMAIndex_Tx(652,21467
U32		NX_UART_GetDMAIndex_Rx(674,22185
U32		NX_UART_GetDMABusWidth(696,22879
void	NX_UART_SetSIRMode(713,23411
CBOOL	NX_UART_GetSIRMode(736,24182
void	NX_UART_SetLoopBackMode(755,24852
CBOOL	NX_UART_GetLoopBackMode(778,25660
void	NX_UART_SetIntEnbWhenExceptionOccur(789,26022
CBOOL	NX_UART_GetIntEnbWhenExceptionOccur(805,26560
void	NX_UART_SetTXEnable(816,26930
CBOOL	NX_UART_GetTXEnable(832,27394
void	NX_UART_SetRXEnable(843,27723
CBOOL	NX_UART_GetRXEnable(859,28187
void	NX_UART_SetFrameConfiguration(880,28994
void	NX_UART_GetFrameConfiguration(925,30483
void	NX_UART_SetBRD(972,31938
U16		NX_UART_GetBRD(980,32205
void	NX_UART_SetFBRD(993,32682
U16		NX_UART_GetFBRD(1002,33056
U16		NX_UART_MakeBRD(1018,33654
U16		NX_UART_MakeFBRD(1030,33882
CBOOL	NX_UART_GetRxTimeOutEnb(1051,34603
void	NX_UART_SendBreak(1069,35229
void	NX_UART_SetTxDMAMode(1089,35871
CBOOL	NX_UART_GetTxDMAMode(1114,36638
void	NX_UART_SetRxDMAMode(1132,37250
CBOOL	NX_UART_GetRxDMAMode(1155,37944
void	NX_UART_SetUARTEnable(1166,38309
CBOOL	NX_UART_GetUARTEnable(1184,38785
void	NX_UART_SetTxFIFOTriggerLevel(1204,39540
NX_UART_FIFOLEVEL		NX_UART_GetTxFIFOTriggerLevel(1241,40853
void	NX_UART_SetRxFIFOTriggerLevel(1271,41816
NX_UART_FIFOLEVEL		NX_UART_GetRxFIFOTriggerLevel(1308,43106
void	NX_UART_SetFIFOEnb(1337,44020
CBOOL	NX_UART_GetFIFOEnb(1360,44776
U32		NX_UART_GetTxRxStatus(1388,45690
U32		NX_UART_GetErrorStatus(1414,46526
void	NX_UART_ClearErrorStatus(1422,46857
void	NX_UART_SetDTR(1438,47507
CBOOL	NX_UART_GetDTR(1462,48306
void	NX_UART_SetRTS(1482,49027
CBOOL	NX_UART_GetRTS(1507,49899
void	NX_UART_SetAutoFlowControl(1526,50566
CBOOL	NX_UART_GetAutoFlowControl(1549,51352
U32	NX_UART_GetModemStatus(1575,52214
void	NX_UART_SendByte(1592,52848
U8		NX_UART_GetByte(1606,53301
void	NX_UART_SetLineConfig(1626,54070
void	NX_UART_SetControlConfig(1640,54650
void	NX_UART_SetFIFOConfig(1657,55383
void	NX_UART_SetBaudRateConfig(1671,55925
void	NX_UART_SetModemConfig(1686,56505
void	NX_UART_GetLineConfig(1703,57150
void	NX_UART_GetControlConfig(1729,58165
void	NX_UART_GetFIFOConfig(1751,58955
void	NX_UART_GetBaudRateConfig(1775,59952
void	NX_UART_GetModemConfig(1792,60569
void	NX_UART_SetRSRECR(1816,61364
U16	NX_UART_GetRSRECR(1823,61613
U16	NX_UART_GetFR(1837,62050
void	NX_UART_SetILPR(1852,62547
U16	NX_UART_GetILPR(1859,62791
void	NX_UART_SetLCR_H(1874,63283
U16	NX_UART_GetLCR_H(1882,63530
void	NX_UART_SetCR(1897,63998
U16	NX_UART_GetCR(1905,64239
void	NX_UART_SetIFLS(1914,64473
U16	NX_UART_GetIFLS(1921,64717
void	NX_UART_SetIMSC(1936,65201
U16		NX_UART_GetIMSC(1943,65445
U16		NX_UART_GetRIS(1957,65934
U16		NX_UART_GetMIS(1971,66411
void	NX_UART_SetICR(1979,66649
void	NX_UART_SetDMACR(1987,66892
U16		NX_UART_GetDMACR(1996,67166
void	NX_UART_SetTCR(2008,67523
U16		NX_UART_GetTCR(2015,67765
void	NX_UART_SetITIP(2023,68003
U16		NX_UART_GetITIP(2030,68247
void	NX_UART_SetITOP(2038,68487
U16		NX_UART_GetITOP(2045,68731
void	NX_UART_SetTDR(2053,68971
U16		NX_UART_GetTDR(2060,69213

test/usbread/device/prototype/module/nx_mali400.h,66
#define __NX_MALI400_H__18,577
} NX_MALI400_RegisterSet;49,1444

test/usbread/device/prototype/module/nx_clkgen.h,135
#define __NX_CLKGEN_H__18,590
	struct	NX_CLKGEN_RegisterSet32,872
		volatile U32	CLKENB;34,905
		volatile U32	CLKGEN[CLKGEN35,964

test/usbread/device/prototype/module/nx_wdt.c,1172
	struct NX_WDT_RegisterSet *pRegister;pRegister22,674
} __g_ModuleVariables[__g_ModuleVariables24,714
CBOOL	NX_WDT_Initialize(34,1139
U32		NX_WDT_GetNumberOfModule(58,1566
U32		NX_WDT_GetPhysicalAddress(71,1965
U32		NX_WDT_GetSizeOfRegisterSet(85,2358
void	NX_WDT_SetBaseAddress(97,2708
void*	NX_WDT_GetBaseAddress(111,3180
CBOOL	NX_WDT_OpenModule(125,3655
CBOOL	NX_WDT_CloseModule(149,4444
CBOOL	NX_WDT_CheckBusy(173,5184
CBOOL	NX_WDT_CanPowerDown(187,5668
U32 NX_WDT_GetResetNumber 199,5921
U32 NX_WDT_GetNumberOfReset(215,6321
U32		NX_WDT_GetInterruptNumber(229,6754
void	NX_WDT_SetInterruptEnable(250,7357
CBOOL	NX_WDT_GetInterruptEnable(280,8331
void	NX_WDT_ClearInterruptPending(298,8930
void	NX_WDT_SetPrescaler(321,9649
U8		NX_WDT_GetPrescaler(349,10407
void	NX_WDT_SetClockDivide(367,10957
NX_WDT_CLOCK_DIV	NX_WDT_GetClockDivide(396,11786
void	NX_WDT_SetEnable(414,12403
CBOOL		NX_WDT_GetEnable(442,13219
void	NX_WDT_SetResetEnable(460,13813
CBOOL		NX_WDT_GetResetEnable(488,14652
void	NX_WDT_SetReloadCount(505,15178
U16		NX_WDT_GetReloadCount(532,15972
void	NX_WDT_SetCurrentCount(549,16517
U16		NX_WDT_GetCurrentCount(576,17298

test/usbread/device/prototype/module/nx_wdt.h,311
#define _NX_WDT_H18,634
struct NX_WDT_RegisterSet33,1104
	volatile U32 WTCON;35,1132
	volatile U32 WTDAT;36,1191
	volatile U32 WTCNT;37,1247
	volatile U32 WTCLRINT;38,1304
	WDT_CLOCK_DIV16	46,1561
	WDT_CLOCK_DIV32 47,1584
	WDT_CLOCK_DIV64 48,1607
	WDT_CLOCK_DIV128 49,1630
} NX_WDT_CLOCK_DIV;51,1654

test/usbread/device/prototype/module/nx_disptop_clkgen.c,1207
	struct NX_DISPTOP_CLKGEN_RegisterSet *__g_pRegister;__g_pRegister41,1232
} __g_ModuleVariables[__g_ModuleVariables43,1287
CBOOL	NX_DISPTOP_CLKGEN_Initialize(46,1362
U32			NX_DISPTOP_CLKGEN_GetNumberOfModule(64,1624
U32 		NX_DISPTOP_CLKGEN_GetPhysicalAddress(68,1719
U32			NX_DISPTOP_CLKGEN_GetSizeOfRegisterSet(80,2323
void		NX_DISPTOP_CLKGEN_SetBaseAddress(84,2434
void*		NX_DISPTOP_CLKGEN_GetBaseAddress(90,2718
void	NX_DISPTOP_CLKGEN_SetClockBClkMode(97,2910
NX_BCLKMODE	NX_DISPTOP_CLKGEN_GetClockBClkMode(128,3691
void	NX_DISPTOP_CLKGEN_SetClockPClkMode(148,4210
NX_PCLKMODE	NX_DISPTOP_CLKGEN_GetClockPClkMode(187,5437
void	NX_DISPTOP_CLKGEN_SetClockSource(216,6544
U32				NX_DISPTOP_CLKGEN_GetClockSource(249,7980
void			NX_DISPTOP_CLKGEN_SetClockDivisor(274,9111
U32				NX_DISPTOP_CLKGEN_GetClockDivisor(306,10418
void			NX_DISPTOP_CLKGEN_SetClockDivisorEnable(330,11462
CBOOL			NX_DISPTOP_CLKGEN_GetClockDivisorEnable(361,12800
void			NX_DISPTOP_CLKGEN_SetClockOutInv(372,13197
CBOOL			NX_DISPTOP_CLKGEN_GetClockOutInv(392,13869
CBOOL		NX_DISPTOP_CLKGEN_SetInputInv(432,15211
CBOOL		NX_DISPTOP_CLKGEN_GetInputInv(452,15834
void NX_DISPTOP_CLKGEN_SetClockOutSelect(470,16298

test/usbread/device/prototype/module/nx_rstcon.h,460
#define __NX_RSTCON_H__18,590
#define __def_RSTCON__RSTREGISTERCNT 22,650
	struct	NX_RSTCON_RegisterSet34,912
		volatile U32	REGRST[REGRST36,945
		RSTCON_nDISABLE 41,1025
		RSTCON_nDISABLE = 0UL,UL41,1025
		RSTCON_nENABLE	42,1050
		RSTCON_nENABLE	= 1ULUL42,1050
	}RSTCON_nRST;RSTCON_nRST43,1073
		RSTCON_ENABLE	47,1106
		RSTCON_ENABLE	= 1UL,UL47,1106
		RSTCON_DISABLE	48,1129
		RSTCON_DISABLE	= 0ULUL48,1129
	}RSTCON_RST;RSTCON_RST49,1152

test/usbread/device/prototype/module/nx_mlc.h,6677
#define __NX_MLC_H__19,587
struct	NX_MLC_RegisterSet34,906
	volatile U32 MLCCONTROLT;36,934
	volatile U32 MLCSCREENSIZE;37,1001
	volatile U32 MLCBGCOLOR;38,1070
	volatile U32 MLCLEFTRIGHT;41,1152
	volatile U32 MLCTOPBOTTOM;42,1239
	volatile U32 MLCINVALIDLEFTRIGHT0;43,1326
	volatile U32 MLCINVALIDTOPBOTTOM0;44,1428
	volatile U32 MLCINVALIDLEFTRIGHT1;45,1530
	volatile U32 MLCINVALIDTOPBOTTOM1;46,1632
	volatile U32 MLCCONTROL;47,1734
	volatile S32 MLCHSTRIDE;48,1816
	volatile S32 MLCVSTRIDE;49,1908
	volatile U32 MLCTPCOLOR;50,1998
	volatile U32 MLCINVCOLOR;51,2091
	volatile U32 MLCADDRESS;52,2182
	volatile U32 __Reserved0;53,2269
	} MLCRGBLAYER[MLCRGBLAYER55,2334
	volatile U32 MLCLEFTRIGHT;58,2364
	volatile U32 MLCTOPBOTTOM;59,2443
	volatile U32 MLCCONTROL;60,2522
	volatile U32 MLCVSTRIDE;61,2596
	volatile U32 MLCTPCOLOR;62,2680
	volatile U32 MLCINVCOLOR;64,2827
	volatile U32 MLCADDRESS;65,2886
	volatile U32 MLCADDRESSCB;66,2967
	volatile U32 MLCADDRESSCR;67,3051
	volatile S32 MLCVSTRIDECB;68,3135
	volatile S32 MLCVSTRIDECR;69,3222
	volatile U32 MLCHSCALE;70,3309
	volatile U32 MLCVSCALE;71,3392
	volatile U32 MLCLUENH;72,3473
	volatile U32 MLCCHENH[MLCCHENH73,3568
	} MLCVIDEOLAYER;75,3694
	volatile U32 MLCLEFTRIGHT;78,3723
	volatile U32 MLCTOPBOTTOM;79,3802
	volatile U32 MLCINVALIDLEFTRIGHT0;80,3881
	volatile U32 MLCINVALIDTOPBOTTOM0;81,3975
	volatile U32 MLCINVALIDLEFTRIGHT1;82,4069
	volatile U32 MLCINVALIDTOPBOTTOM1;83,4163
	volatile U32 MLCCONTROL;84,4257
	volatile S32 MLCHSTRIDE;85,4331
	volatile S32 MLCVSTRIDE;86,4415
	volatile U32 MLCTPCOLOR;87,4497
	volatile U32 MLCINVCOLOR;88,4582
	volatile U32 MLCADDRESS;89,4665
	} MLCRGBLAYER2;91,4745
	volatile U32 MLCPALETETABLE2;93,4763
	volatile U32 MLCGAMMACONT;94,4818
	volatile U32 MLCRGAMMATABLEWRITE;95,4888
	volatile U32 MLCGGAMMATABLEWRITE;96,4972
	volatile U32 MLCBGAMMATABLEWRITE;97,5058
	volatile U32 YUVLAYERGAMMATABLE_RED;98,5143
	volatile U32 YUVLAYERGAMMATABLE_GREEN;99,5200
	volatile U32 YUVLAYERGAMMATABLE_BLUE;100,5257
	volatile U32 DIMCTRL;102,5368
	volatile U32 DIMLUT0;103,5424
	volatile U32 DIMLUT1;104,5480
	volatile U32 DIMBUSYFLAG;105,5536
	volatile U32 DIMPRDARRR0;106,5592
	volatile U32 DIMPRDARRR1;107,5648
	volatile U32 DIMRAM0RDDATA;108,5704
	volatile U32 DIMRAM1RDDATA;109,5760
	volatile U32 MLCCLKENB;111,5897
	NX_MLC_PRIORITY_VIDEOFIRST	118,6019
	NX_MLC_PRIORITY_VIDEOFIRST	= 0UL,UL118,6019
	NX_MLC_PRIORITY_VIDEOSECOND	119,6098
	NX_MLC_PRIORITY_VIDEOSECOND	= 1UL,UL119,6098
	NX_MLC_PRIORITY_VIDEOTHIRD	120,6178
	NX_MLC_PRIORITY_VIDEOTHIRD	= 2UL,UL120,6178
	NX_MLC_PRIORITY_VIDEOFOURTH	121,6257
	NX_MLC_PRIORITY_VIDEOFOURTH	= 3UL	UL121,6257
} NX_MLC_PRIORITY 123,6337
	NX_MLC_RGBFMT_R5G6B5	136,6739
	NX_MLC_RGBFMT_R5G6B5	= 0x44320000UL,x44320000UL136,6739
	NX_MLC_RGBFMT_B5G6R5	137,6804
	NX_MLC_RGBFMT_B5G6R5	= 0xC4320000UL,xC4320000UL137,6804
	NX_MLC_RGBFMT_X1R5G5B5	139,6870
	NX_MLC_RGBFMT_X1R5G5B5	= 0x43420000UL,x43420000UL139,6870
	NX_MLC_RGBFMT_X1B5G5R5	140,6941
	NX_MLC_RGBFMT_X1B5G5R5	= 0xC3420000UL,xC3420000UL140,6941
	NX_MLC_RGBFMT_X4R4G4B4	141,7012
	NX_MLC_RGBFMT_X4R4G4B4	= 0x42110000UL,x42110000UL141,7012
	NX_MLC_RGBFMT_X4B4G4R4	142,7083
	NX_MLC_RGBFMT_X4B4G4R4	= 0xC2110000UL,xC2110000UL142,7083
	NX_MLC_RGBFMT_X8R3G3B2	143,7154
	NX_MLC_RGBFMT_X8R3G3B2	= 0x41200000UL,x41200000UL143,7154
	NX_MLC_RGBFMT_X8B3G3R2	144,7225
	NX_MLC_RGBFMT_X8B3G3R2	= 0xC1200000UL,xC1200000UL144,7225
	NX_MLC_RGBFMT_A1R5G5B5	146,7297
	NX_MLC_RGBFMT_A1R5G5B5	= 0x33420000UL,x33420000UL146,7297
	NX_MLC_RGBFMT_A1B5G5R5	147,7368
	NX_MLC_RGBFMT_A1B5G5R5	= 0xB3420000UL,xB3420000UL147,7368
	NX_MLC_RGBFMT_A4R4G4B4	148,7439
	NX_MLC_RGBFMT_A4R4G4B4	= 0x22110000UL,x22110000UL148,7439
	NX_MLC_RGBFMT_A4B4G4R4	149,7510
	NX_MLC_RGBFMT_A4B4G4R4	= 0xA2110000UL,xA2110000UL149,7510
	NX_MLC_RGBFMT_A8R3G3B2	150,7581
	NX_MLC_RGBFMT_A8R3G3B2	= 0x11200000UL,x11200000UL150,7581
	NX_MLC_RGBFMT_A8B3G3R2	151,7652
	NX_MLC_RGBFMT_A8B3G3R2	= 0x91200000UL,x91200000UL151,7652
	NX_MLC_RGBFMT_R8G8B8	153,7724
	NX_MLC_RGBFMT_R8G8B8	= 0x46530000UL,x46530000UL153,7724
	NX_MLC_RGBFMT_B8G8R8	154,7789
	NX_MLC_RGBFMT_B8G8R8	= 0xC6530000UL,xC6530000UL154,7789
	NX_MLC_RGBFMT_X8R8G8B8	156,7855
	NX_MLC_RGBFMT_X8R8G8B8	= 0x46530000UL,x46530000UL156,7855
	NX_MLC_RGBFMT_X8B8G8R8	157,7926
	NX_MLC_RGBFMT_X8B8G8R8	= 0xC6530000UL,xC6530000UL157,7926
	NX_MLC_RGBFMT_A8R8G8B8	158,7997
	NX_MLC_RGBFMT_A8R8G8B8	= 0x06530000UL,x06530000UL158,7997
	NX_MLC_RGBFMT_A8B8G8R8	159,8068
	NX_MLC_RGBFMT_A8B8G8R8	= 0x86530000UL	x86530000UL159,8068
}	NX_MLC_RGBFMT 161,8139
	NX_MLC_YUVFMT_420	166,8210
	NX_MLC_YUVFMT_420		= 0UL<UL166,8210
	NX_MLC_YUVFMT_422	167,8272
	NX_MLC_YUVFMT_422		= 1UL<UL167,8272
	NX_MLC_YUVFMT_444	168,8334
	NX_MLC_YUVFMT_444		= 3UL<UL168,8334
	NX_MLC_YUVFMT_YUYV	169,8396
	NX_MLC_YUVFMT_YUYV		= 2UL<UL169,8396
	NX_MLC_YUVFMT_Y4UV	170,8456
	NX_MLC_YUVFMT_Y4UV		= 4UL<UL170,8456
}	NX_MLC_YUVFMT;171,8522
    RGBFMT_R5G6B5 316,15670
    RGBFMT_X1R5G5B5 317,15699
    RGBFMT_X4R4G4B4 318,15728
    RGBFMT_X8R3G3B2 319,15757
    RGBFMT_X8L8 320,15786
    RGBFMT_L16 321,15815
    RGBFMT_A1R5G5B5 322,15844
    RGBFMT_A4R4G4B4 323,15873
    RGBFMT_A8R3G3B2 324,15902
    RGBFMT_A8L8 325,15931
    RGBFMT_R8G8B8 326,15960
    RGBFMT_X8R8G8B8 327,15990
    RGBFMT_A8R8G8B8 328,16020
    RGBFMT_G8R8_G8B8 329,16050
    RGBFMT_R8G8_B8G8 330,16080
    RGBFMT_B5G6R5 331,16110
    RGBFMT_X1B5G5R5 332,16140
    RGBFMT_X4B4G4R4 333,16170
    RGBFMT_X8B3G3R2 334,16200
    RGBFMT_A1B5G5R5 335,16230
    RGBFMT_A4B4G4R4 336,16260
    RGBFMT_A8B3G3R2 337,16290
    RGBFMT_B8G8R8 338,16320
    RGBFMT_X8B8G8R8 339,16350
    RGBFMT_A8B8G8R8 340,16380
    RGBFMT_G8B8_G8R8 341,16410
    RGBFMT_B8G8_R8G8 342,16440
	RGBFMT_PATALETB 343,16470
}RGBFMT;RGBFMT344,16496
	YUVFMT_420 348,16521
	YUVFMT_422 349,16565
	YUVFMT_422NS 350,16609
	YUVFMT_444 351,16666
}YUVFMT;YUVFMT352,16709
    FRISTQUADRANT 357,16759
    SECONDQUADRANT 358,16784
    THIRDQUADRANT 359,16809
    FOURTHQUADRANT 360,16834
    ALLQUADRANT 361,16859
}HUEQUADRANT;HUEQUADRANT362,16883
    TOPMLC 366,16913
    RGB0 367,16934
	RGB1 368,16955
	RGB2 369,16973
    VIDEO 370,16991
}LATYERNAME;LATYERNAME371,17011
	POWEROFF	375,17040
	SLEEPMODE	376,17055
	RUN	377,17071
}SRAMMODE;SRAMMODE378,17082
    LOCKSIZE_4 383,17149
    LOCKSIZE_8	384,17170
	LOCKSIZE_16	385,17190
}LOCKSIZESEL;LOCKSIZESEL386,17207
	PRIM	390,17238
	SECON	391,17249
	PRIMORSECON 392,17261
	PRIMANDSECON 393,17279
}G3DADDRCHANGEALLOWED;G3DADDRCHANGEALLOWED394,17297

test/usbread/device/prototype/module/nx_can.h,3742
#define __NX_CAN_H__18,564
	volatile U16 CAN_REG00;37,1001
    volatile U16 CAN_REG01;38,1048
    volatile U16 CAN_REG02;39,1093
    volatile U16 CAN_REG03;40,1145
    volatile U16 INTCTRL;41,1194
    volatile U16 CAN_REG05;42,1242
    volatile U16 CAN_REG06;43,1294
    volatile U16 CAN_REG07;44,1346
    volatile U16 CAN_REG08;45,1393
    volatile U16 CAN_REG09;46,1451
    volatile U16 CAN_REG10;47,1506
    volatile U16 CAN_REG11;48,1555
    volatile U16 CAN_REG12;49,1604
    volatile U16 CAN_REG13;50,1660
    volatile U16 CAN_REG14;51,1716
    volatile U16 CAN_REG15;52,1774
    volatile U16 CAN_REG16;53,1825
    volatile U16 CAN_REG17;54,1876
    volatile U16 CAN_REG18;55,1927
    volatile U16 CAN_REG19;56,1978
    volatile U16 CAN_REG20;57,2025
    volatile U16 CAN_REG21;58,2072
    volatile U16 CAN_REG22;59,2119
    volatile U16 CAN_REG23;60,2166
    volatile U16 CAN_REG24;61,2213
    volatile U16 CAN_REG25;62,2260
    volatile U16 CAN_REG26;63,2307
    volatile U16 CAN_REG27;64,2354
    volatile U16 CAN_REG28;65,2401
    volatile U16 CAN_REG29;66,2448
    volatile U16 CAN_REG30;67,2495
    volatile U16 CAN_REG31;68,2542
    volatile U16 CAN_REG32;69,2589
    volatile U16 CAN_REG33;70,2641
    volatile U16 CAN_REG34;71,2693
    volatile U16 CAN_REG35;72,2745
    volatile U16 CAN_REG36;73,2797
    volatile U16 CAN_REG37;74,2849
    volatile U16 CAN_REG38;75,2901
    volatile U16 CAN_REG39;76,2953
    volatile U16 CAN_REG40;77,3005
    volatile U16 CAN_REG41;78,3057
    volatile U16 CAN_REG42;79,3109
    volatile U16 CAN_REG43;80,3161
    volatile U16 CAN_REG44;81,3208
    volatile U16 CAN_REG45;82,3255
    volatile U16 CAN_REG46;83,3302
    volatile U16 CAN_REG47;84,3349
    volatile U16 CAN_REG48;85,3396
    volatile U16 CAN_REG49;86,3443
    volatile U16 CAN_REG50;87,3490
    volatile U16 CAN_REG51;88,3537
    volatile U16 CAN_REG52;89,3584
    volatile U16 CAN_REG53;90,3631
    volatile U16 CAN_REG54;91,3678
    volatile U16 CAN_REG55;92,3725
    volatile U16 CAN_REG56;93,3772
    volatile U16 CAN_REG57;94,3819
    volatile U16 CAN_REG58;95,3866
    volatile U16 CAN_REG59;96,3913
    volatile U16 CAN_REG60;97,3960
    volatile U16 CAN_REG61;98,4007
    volatile U16 CAN_REG62;99,4054
    volatile U16 CAN_REG63;100,4101
    volatile U16 CAN_REG64;101,4148
    volatile U16 CAN_REG65;102,4209
    volatile U16 CAN_REG66;103,4270
    volatile U16 CAN_REG67;104,4317
    volatile U16 CAN_REG68;105,4364
    volatile U16 CAN_REG69;106,4411
    volatile U16 CAN_REG70;107,4458
    volatile U16 CAN_REG71;108,4505
    volatile U16 CAN_REG72;109,4552
    volatile U16 CAN_REG73;110,4601
    volatile U16 CAN_REG74;111,4650
    volatile U16 CAN_REG75;112,4697
    volatile U16 CAN_REG76;113,4744
    volatile U16 CAN_REG77;114,4791
    volatile U16 CAN_REG78;115,4838
    volatile U16 CAN_REG79;116,4885
    volatile U16 INTPEND 117,4932
    volatile U16 CAN_REG81;118,4990
    volatile U16 CAN_REG82;119,5048
    volatile U16 CAN_REG83;120,5095
    volatile U16 CAN_REG84;121,5142
    volatile U16 CAN_REG85;122,5189
    volatile U16 CAN_REG86;123,5236
    volatile U16 CAN_REG87;124,5283
    volatile U16 CAN_REG88;125,5330
    volatile U16 CAN_REG89;126,5384
    volatile U16 CAN_REG90;127,5438
    volatile U16 CAN_REG91;128,5485
    volatile U16 CAN_REG92;129,5532
    volatile U16 CAN_REG93;130,5579
    volatile U16 CAN_REG94;131,5626
    volatile U16 CAN_REG95;132,5673
} NX_CAN_RegisterSet;133,5720
    NX_CAN_INT_TEST0 179,7339
    NX_CAN_INT_TEST1 180,7386
    NX_CAN_INT_TEST2 181,7433
} NX_CAN_INT;182,7480
    NX_CAN_DMA_TXDMA 207,8570
    NX_CAN_DMA_RXDMA 208,8612
} NX_CAN_DMA;209,8654

test/usbread/device/prototype/module/nx_coda960.h,386
#define __NX_CODA960_H__19,577
	volatile U32 TEMP;37,986
    volatile U32 INTCTRL;38,1006
    volatile U32 INTPEND;39,1032
} NX_CODA960_RegisterSet;40,1058
    NX_CODA960_INT_TEST0 86,2733
    NX_CODA960_INT_TEST1 87,2784
    NX_CODA960_INT_TEST2 88,2835
} NX_CODA960_INT;89,2886
    NX_CODA960_DMA_TXDMA 109,3821
    NX_CODA960_DMA_RXDMA 110,3867
} NX_CODA960_DMA;111,3913

test/usbread/device/prototype/module/nx_hdmi.c,631
U32  HDMI_BaseAddr;26,777
U32  NX_HDMI_GetReg(48,1231
void NX_HDMI_SetReg(60,1461
CBOOL	NX_HDMI_Initialize(82,2117
U32		NX_HDMI_GetNumberOfModule(100,2472
U32		NX_HDMI_GetSizeOfRegisterSet(110,2728
void	NX_HDMI_SetBaseAddress(121,3023
void*	NX_HDMI_GetBaseAddress(133,3389
U32		NX_HDMI_GetPhysicalAddress(145,3760
CBOOL	NX_HDMI_OpenModule(162,4249
CBOOL	NX_HDMI_CloseModule(176,4699
CBOOL	NX_HDMI_CheckBusy(190,5140
U32 NX_HDMI_GetResetNumber 206,5562
U32 	NX_HDMI_GetInterruptNumber(232,6593
#define NX_HDMI_CheckInitReg_MACRO(439,13840
CBOOL NX_HDMI_PHY_InitRegTest(441,14126
CBOOL NX_HDMI_InitRegTest(500,17629

test/usbread/device/prototype/module/nx_intc.h,929
#define __NX_INTC_H__18,596
	struct NX_INTC_RegisterSet37,1190
		volatile U32 IRQSTATUS;39,1221
		volatile U32 FIQSTATUS;40,1260
		volatile U32 RAWINTR;41,1299
		volatile U32 INTMODE;42,1336
		volatile U32 INTENABLE;43,1373
		volatile U32 INTDISABLE;44,1412
		volatile U32 SWINT;45,1451
		volatile U32 SWINTCLEAR;46,1487
		volatile U32 PROENBALE;47,1526
		volatile U32 SWPRIMASK;48,1587
		volatile U32 PRIORITY;49,1649
		volatile U8  _Reserved0[_Reserved050,1711
		volatile U32 VECTORADDR[VECTORADDR51,1766
		volatile U8  _Reserved1[_Reserved152,1814
		volatile U32 VECTORPRI[VECTORPRI53,1869
		volatile U8  _Reserved2[_Reserved254,1917
		volatile U32 CURRENTVECTOR;55,1972
		volatile U8  _Reserved3[_Reserved356,2014
		NX_INTC_INTMODE_IRQ 62,2120
		NX_INTC_INTMODE_IRQ = 0UL,UL62,2120
		NX_INTC_INTMODE_FIQ 63,2164
		NX_INTC_INTMODE_FIQ = 1UL	UL63,2164
	}NX_INTC_INTMODE NX_INTC_INTMODE65,2208

test/usbread/device/prototype/module/nx_displaytop.h,9174
#define __NX_DISPLAYTOP_H__18,587
#define   HDMI_ADDR_OFFSET 41,1096
#define   OTHER_ADDR_OFFSET 42,1204
#define		PHY_BASEADDR_DISPLAYTOP_MODULE_OFFSET 44,1313
#define 	PHY_BASEADDR_DUALDISPLAY_MODULE 45,1424
#define 	PHY_BASEADDR_RESCONV_MODULE 46,1534
#define 	PHY_BASEADDR_LCDINTERFACE_MODULE 47,1643
#define 	PHY_BASEADDR_HDMI_MODULE 48,1754
#define 	PHY_BASEADDR_LVDS_MODULE 49,1869
#define 	NUMBER_OF_DUALDISPLAY_MODULE 56,2052
#define 	INTNUM_OF_DUALDISPLAY_MODULE_PRIMIRQ 57,2094
#define 	INTNUM_OF_DUALDISPLAY_MODULE_SECONDIRQ 58,2195
#define 	RESETINDEX_OF_DUALDISPLAY_MODULE_i_nRST 59,2298
#define PADINDEX_OF_DUALDISPLAY_o_nCS 61,2403
#define PADINDEX_OF_DUALDISPLAY_o_nRD 62,2506
#define PADINDEX_OF_DUALDISPLAY_o_RS 63,2611
#define PADINDEX_OF_DUALDISPLAY_o_nWR 64,2716
#define PADINDEX_OF_DUALDISPLAY_PADPrimVCLK 65,2817
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADnHSync 66,2920
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADnVSync 67,3025
#define PADINDEX_OF_DUALDISPLAY_o_PrimPADDE 68,3130
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_0_ 69,3231
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_1_ 70,3336
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_2_ 71,3441
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_3_ 72,3546
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_4_ 73,3651
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_5_ 74,3756
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_6_ 75,3861
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_7_ 76,3966
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_8_ 77,4071
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_9_ 78,4176
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_10_ 79,4281
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_11_ 80,4387
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_12_ 81,4493
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_13_ 82,4599
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_14_ 83,4705
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_15_ 84,4811
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_16_ 85,4917
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_17_ 86,5023
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_18_ 87,5129
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_19_ 88,5235
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_20_ 89,5341
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_21_ 90,5447
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_22_ 91,5553
#define PADINDEX_OF_DUALDISPLAY_PrimPADRGB24_23_ 92,5659
#define PADINDEX_OF_DUALDISPLAY_PADSecondVCLK 93,5765
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADnHSync 94,5868
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADnVSync 95,5973
#define PADINDEX_OF_DUALDISPLAY_o_SecondPADDE 96,6078
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_0_ 97,6179
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_1_ 98,6284
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_2_ 99,6389
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_3_ 100,6494
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_4_ 101,6599
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_5_ 102,6704
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_6_ 103,6809
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_7_ 104,6914
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_8_ 105,7019
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_9_ 106,7124
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_10_ 107,7229
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_11_ 108,7335
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_12_ 109,7441
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_13_ 110,7547
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_14_ 111,7653
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_15_ 112,7759
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_16_ 113,7865
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_17_ 114,7971
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_18_ 115,8077
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_19_ 116,8183
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_20_ 117,8289
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_21_ 118,8395
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_22_ 119,8501
#define PADINDEX_OF_DUALDISPLAY_SecondPADRGB24_23_ 120,8607
#define 	NUMBER_OF_RESCONV_MODULE 125,8770
#define		INTNUM_OF_RESCONV_MODULE 127,8809
#define   RESETINDEX_OF_RESCONV_MODULE_i_nRST 128,8886
#define   RESETINDEX_OF_RESCONV_MODULE 129,8982
#define 	NUMBER_OF_LCDINTERFACE_MODULE 137,9222
#define     RESETINDEX_OF_LCDINTERFACE_MODULE_i_nRST 139,9318
#define PADINDEX_OF_LCDINTERFACE_o_VCLK 141,9418
#define PADINDEX_OF_LCDINTERFACE_o_nHSync 142,9513
#define PADINDEX_OF_LCDINTERFACE_o_nVSync 143,9610
#define PADINDEX_OF_LCDINTERFACE_o_DE 144,9707
#define PADINDEX_OF_LCDINTERFACE_RGB24_0_ 145,9800
#define PADINDEX_OF_LCDINTERFACE_RGB24_1_ 146,9897
#define PADINDEX_OF_LCDINTERFACE_RGB24_2_ 147,9994
#define PADINDEX_OF_LCDINTERFACE_RGB24_3_ 148,10091
#define PADINDEX_OF_LCDINTERFACE_RGB24_4_ 149,10188
#define PADINDEX_OF_LCDINTERFACE_RGB24_5_ 150,10285
#define PADINDEX_OF_LCDINTERFACE_RGB24_6_ 151,10382
#define PADINDEX_OF_LCDINTERFACE_RGB24_7_ 152,10479
#define PADINDEX_OF_LCDINTERFACE_RGB24_8_ 153,10576
#define PADINDEX_OF_LCDINTERFACE_RGB24_9_ 154,10673
#define PADINDEX_OF_LCDINTERFACE_RGB24_10_ 155,10770
#define PADINDEX_OF_LCDINTERFACE_RGB24_11_ 156,10868
#define PADINDEX_OF_LCDINTERFACE_RGB24_12_ 157,10966
#define PADINDEX_OF_LCDINTERFACE_RGB24_13_ 158,11064
#define PADINDEX_OF_LCDINTERFACE_RGB24_14_ 159,11162
#define PADINDEX_OF_LCDINTERFACE_RGB24_15_ 160,11260
#define PADINDEX_OF_LCDINTERFACE_RGB24_16_ 161,11358
#define PADINDEX_OF_LCDINTERFACE_RGB24_17_ 162,11456
#define PADINDEX_OF_LCDINTERFACE_RGB24_18_ 163,11554
#define PADINDEX_OF_LCDINTERFACE_RGB24_19_ 164,11652
#define PADINDEX_OF_LCDINTERFACE_RGB24_20_ 165,11750
#define PADINDEX_OF_LCDINTERFACE_RGB24_21_ 166,11848
#define PADINDEX_OF_LCDINTERFACE_RGB24_22_ 167,11946
#define PADINDEX_OF_LCDINTERFACE_RGB24_23_ 168,12044
#define 	NUMBER_OF_HDMI_MODULE 177,12244
#define     INTNUM_OF_HDMI_MODULE 179,12294
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST 181,12424
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_VIDEO 182,12522
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_SPDIF 183,12626
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_TMDS 184,12730
#define     RESETINDEX_OF_HDMI_MODULE_i_nRST_PHY 185,12833
#define		PADINDEX_OF_HDMI_i_PHY_CLKI	186,12935
#define		PADINDEX_OF_HDMI_o_PHY_CLKO	187,13009
#define		PADINDEX_OF_HDMI_io_PHY_REXT	188,13083
#define		PADINDEX_OF_HDMI_o_PHY_TX0P	189,13159
#define		PADINDEX_OF_HDMI_o_PHY_TX0N	190,13233
#define		PADINDEX_OF_HDMI_o_PHY_TX1P	191,13307
#define		PADINDEX_OF_HDMI_o_PHY_TX1N	192,13381
#define		PADINDEX_OF_HDMI_o_PHY_TX2P	193,13455
#define		PADINDEX_OF_HDMI_o_PHY_TX2N	194,13529
#define		PADINDEX_OF_HDMI_o_PHY_TXCP	195,13603
#define		PADINDEX_OF_HDMI_o_PHY_TXCN	196,13677
#define        PADINDEX_OF_HDMI_i_hotplug 197,13751
#define        PADINDEX_OF_HDMI_io_PAD_CEC 198,13842
#define NUMBER_OF_LVDS_MODULE 202,13930
#define RESETINDEX_OF_LVDS_MODULE_I_RESETN 207,13982
#define RESETINDEX_OF_LVDS_MODULE 208,14071
#define	PADINDEX_OF_LVDS_TAP 211,14144
#define	PADINDEX_OF_LVDS_TAN 212,14210
#define	PADINDEX_OF_LVDS_TBP 213,14276
#define	PADINDEX_OF_LVDS_TBN 214,14342
#define	PADINDEX_OF_LVDS_TCP 215,14408
#define	PADINDEX_OF_LVDS_TCN 216,14474
#define	PADINDEX_OF_LVDS_TDP 217,14540
#define	PADINDEX_OF_LVDS_TDN 218,14606
#define	PADINDEX_OF_LVDS_TCLKP	219,14672
#define	PADINDEX_OF_LVDS_TCLKN	220,14740
#define	PADINDEX_OF_LVDS_ROUT	221,14808
#define PADINDEX_OF_LVDS_TEP 222,14872
#define PADINDEX_OF_LVDS_TEN 223,14936
#define		NUMBER_OF_DISPTOP_CLKGEN_MODULE	233,15273
enum     DISPTOP_CLKGEN_ModuleIndex{DISPTOP_CLKGEN_ModuleIndex235,15318
	ResConv_CLKGEN 236,15355
	LCDIF_CLKGEN 237,15378
	ToMIPI_CLKGEN	238,15399
	ToLVDS_CLKGEN	239,15420
	HDMI_CLKGEN 240,15441
enum DISPTOP_ResConv_ICLK_CCLK243,15471
	ResConv_ICLK 245,15504
	ResConv_CCLK 246,15538
enum DISPTOP_ResConv_OCLK249,15575
	ResConv_OCLK 251,15603
enum DISPTOP_LCDIF_CLK254,15702
	LCDIF_PixelCLKxN 256,15727
	LCDIF_PixelCLK 257,15750
#define HDMI_SPDIF_CLKGEN 262,15797
#define HDMI_SPDIF_CLKOUT 266,15912
#define HDMI_i_VCLK_CLKOUT 267,15961
#define		PHY_BASEADDR_DISPTOP_CLKGEN0_MODULE	268,16005
#define		PHY_BASEADDR_DISPTOP_CLKGEN1_MODULE	269,16115
#define		PHY_BASEADDR_DISPTOP_CLKGEN2_MODULE	270,16225
#define		PHY_BASEADDR_DISPTOP_CLKGEN3_MODULE	271,16335
#define		PHY_BASEADDR_DISPTOP_CLKGEN4_MODULE	272,16445
struct NX_DISPLAYTOP_RegisterSet279,16676
	volatile U32 RESCONV_MUX_CTRL;281,16711
	volatile U32 INTERCONV_MUX_CTRL;282,16752
	volatile U32 MIPI_MUX_CTRL;283,16794
	volatile U32 LVDS_MUX_CTRL;284,16833
	volatile U32 HDMIFIXCTRL0;286,16873
	volatile U32 HDMISYNCCTRL0;287,16911
	volatile U32 HDMISYNCCTRL1;288,16950
	volatile U32 HDMISYNCCTRL2;289,16989
	volatile U32 HDMISYNCCTRL3;290,17028
	volatile U32 TFTMPU_MUX;292,17068
enum MUX_Index{MUX_Index322,17931
	PrimaryMLC 323,17947
	SecondaryMLC 324,17964
	ResolutionConv 325,17983
enum PrimPAD_MUX_Index{PrimPAD_MUX_Index328,18008
	PADMUX_PrimaryMLC 329,18051
	PADMUX_PrimaryMPU 330,18075
	PADMUX_SecondaryMLC 331,18099
	PADMUX_ResolutionConv 332,18125

test/usbread/device/prototype/module/nx_gmac.h,32090
#define __NX_DWC_GMAC_H__18,572
#define _SIM_ 31,867
#define PHY_ID 32,883
#define NUMBER_OF_DWC_GMAC_CHANNEL 33,926
#define DMA_PBL_VALUE 34,964
#define PKTSIZE 35,1032
#define PKTSIZE_ALIGN 36,1073
#define PKTBUFSRX 37,1114
#define PKTALIGN 38,1152
} NX_DWC_GMAC_RegisterSet;47,1347
    GMAC_CSR,50,1382
    GMAC_DMA 51,1409
     REG_DMA_BUS_MODE 56,1467
     REG_DMA_BUS_MODE           =   0x00000000/x0000000056,1467
    ,REG_DMA_XMT_POLL_DEMAND 57,1534
    ,REG_DMA_XMT_POLL_DEMAND    =   0x00000004/x0000000457,1534
    ,REG_DMA_RCV_POLL_DEMAND 58,1613
    ,REG_DMA_RCV_POLL_DEMAND    =   0x00000008/x0000000858,1613
    ,REG_DMA_RX_BASE_ADDR 59,1691
    ,REG_DMA_RX_BASE_ADDR       =   0x0000000c/x0000000c59,1691
    ,REG_DMA_TX_BASE_ADDR 60,1775
    ,REG_DMA_TX_BASE_ADDR       =   0x00000010/x0000001060,1775
    ,REG_DMA_STATUS 61,1860
    ,REG_DMA_STATUS             =   0x00000014/x0000001461,1860
    ,REG_DMA_OPMODE 62,1934
    ,REG_DMA_OPMODE             =   0x00000018/x0000001862,1934
    ,REG_DMA_INT_ENB 63,2019
    ,REG_DMA_INT_ENB            =   0x0000001c/x0000001c63,2019
    ,REG_DMA_MF_BO_CNT 64,2094
    ,REG_DMA_MF_BO_CNT          =   0x00000020/x0000002064,2094
    ,REG_DMA_RINT_WDT 65,2193
    ,REG_DMA_RINT_WDT           =   0x00000024/x0000002465,2193
    ,REG_DMA_AXI_BUS_MODE 66,2322
    ,REG_DMA_AXI_BUS_MODE       =   0x00000028/x0000002866,2322
    ,REG_DMA_AXI_STATUS 67,2495
    ,REG_DMA_AXI_STATUS         =   0x0000002C/x0000002C67,2495
    ,REG_DMA_CUR_TX_DESC 68,2663
    ,REG_DMA_CUR_TX_DESC        =   0x00000048/x0000004868,2663
    ,REG_DMA_CUR_RX_DESC 69,2754
    ,REG_DMA_CUR_RX_DESC        =   0x0000004c/x0000004c69,2754
    ,REG_DMA_CUR_TX_BUF_ADDR 70,2844
    ,REG_DMA_CUR_TX_BUF_ADDR    =   0x00000050/x0000005070,2844
    ,REG_DMA_CUR_RX_BUF_ADDR 71,2931
    ,REG_DMA_CUR_RX_BUF_ADDR    =   0x00000054/x0000005471,2931
    ,REG_HW_FEATURE 72,3017
    ,REG_HW_FEATURE             =   0x00000058/x0000005872,3017
     REG_MAC_CONFIG 76,3182
     REG_MAC_CONFIG             =   0x00000000/x0000000076,3182
    ,REG_MAC_FRAME_FILTER 77,3258
    ,REG_MAC_FRAME_FILTER       =   0x00000004/x0000000477,3258
    ,REG_MAC_HASH_HIGH 78,3329
    ,REG_MAC_HASH_HIGH          =   0x00000008/x0000000878,3329
    ,REG_MAC_HASH_LOW 79,3413
    ,REG_MAC_HASH_LOW           =   0x0000000c/x0000000c79,3413
    ,REG_MAC_MII_ADDR 80,3496
    ,REG_MAC_MII_ADDR           =   0x00000010/x0000001080,3496
    ,REG_MAC_MII_DATA 81,3566
    ,REG_MAC_MII_DATA           =   0x00000014/x0000001481,3566
    ,REG_MAC_FLOW_CONTROL 82,3633
    ,REG_MAC_FLOW_CONTROL       =   0x00000018/x0000001882,3633
    ,REG_MAC_VLAN_TAG 83,3704
    ,REG_MAC_VLAN_TAG           =   0x0000001c/x0000001c83,3704
    ,REG_MAC_VERSION 84,3771
    ,REG_MAC_VERSION            =   0x00000020/x0000002084,3771
    ,REG_MAC_DEBUG 85,3837
    ,REG_MAC_DEBUG              =   0x00000024/x0000002485,3837
    ,REG_MAC_REMOTE_WAKEUP 86,3901
    ,REG_MAC_REMOTE_WAKEUP      =   0x00000028/x0000002886,3901
    ,REG_MAC_PMT_CTRL_STS 87,3974
    ,REG_MAC_PMT_CTRL_STS       =   0x0000002c/x0000002c87,3974
    ,REG_MAC_INT_STATUS 88,4055
    ,REG_MAC_INT_STATUS         =   0x00000038/x0000003888,4055
    ,REG_MAC_INT_MASK 89,4130
    ,REG_MAC_INT_MASK           =   0x0000003c/x0000003c89,4130
    ,REG_MAC_ADDR0_HIGH 90,4212
    ,REG_MAC_ADDR0_HIGH         =   0x00000040/x0000004090,4212
    ,REG_MAC_ADDR0_LOW 91,4289
    ,REG_MAC_ADDR0_LOW          =   0x00000044/x0000004491,4289
    ,REG_MAC_ADDR1_HIGH 92,4365
    ,REG_MAC_ADDR1_HIGH         =   0x00000048/x0000004892,4365
    ,REG_MAC_ADDR1_LOW 93,4442
    ,REG_MAC_ADDR1_LOW          =   0x0000004c/x0000004c93,4442
    ,REG_MAC_AN_CTRL 94,4518
    ,REG_MAC_AN_CTRL            =   0x000000c0/x000000c094,4518
    ,REG_MAC_AN_STATUS 95,4601
    ,REG_MAC_AN_STATUS          =   0x000000c4/x000000c495,4601
    ,REG_MAC_AN_ADVTSMNT 96,4683
    ,REG_MAC_AN_ADVTSMNT        =   0x000000c8/x000000c896,4683
    ,REG_MAC_AN_LINKP_ABILITY 97,4772
    ,REG_MAC_AN_LINKP_ABILITY   =   0x000000cc/x000000cc97,4772
    ,REG_MAC_AN_EXPANSION 98,4861
    ,REG_MAC_AN_EXPANSION       =   0x000000d0/x000000d098,4861
    ,REG_MAC_TBI_STATUS 99,4946
    ,REG_MAC_TBI_STATUS         =   0x000000d4/x000000d499,4946
    ,REG_MAC_SRGMII_STATUS 100,5024
    ,REG_MAC_SRGMII_STATUS      =   0x000000d8/x000000d8100,5024
    ,REG_MMC_CONTROL 103,5156
    ,REG_MMC_CONTROL            =   0x00000100/x00000100103,5156
    ,REG_MMC_INT_MASK_RX 104,5223
    ,REG_MMC_INT_MASK_RX        =   0x0000010C/x0000010C104,5223
    ,REG_MMC_INT_MASK_TX 105,5305
    ,REG_MMC_INT_MASK_TX        =   0x00000110/x00000110105,5305
    ,REG_MMC_INT_MASK_IPC 106,5388
    ,REG_MMC_INT_MASK_IPC       =   0x00000200/x00000200106,5388
    ,REG_MAC_TS_CTRL 107,5491
    ,REG_MAC_TS_CTRL            =   0x00000700/x00000700107,5491
    ,REG_MAC_SS_INC 108,5568
    ,REG_MAC_SS_INC             =   0x00000704/x00000704108,5568
    ,REG_MAC_TS_HIGH 109,5656
    ,REG_MAC_TS_HIGH            =   0x00000708/x00000708109,5656
    ,REG_MAC_TS_LOW 110,5730
    ,REG_MAC_TS_LOW             =   0x0000070c/x0000070c110,5730
    ,REG_MAC_TS_HIGH_UPDTE 111,5803
    ,REG_MAC_TS_HIGH_UPDTE      =   0x00000710/x00000710111,5803
    ,REG_MAC_TS_LOW_UPDTE 112,5884
    ,REG_MAC_TS_LOW_UPDTE       =   0x00000714/x00000714112,5884
    ,REG_MAC_TS_ADDED 113,5964
    ,REG_MAC_TS_ADDED           =   0x00000718/x00000718113,5964
    ,REG_MAC_TTIME_HIGH 114,6039
    ,REG_MAC_TTIME_HIGH         =   0x0000071c/x0000071c114,6039
    ,REG_MAC_TTIME_LOW 115,6114
    ,REG_MAC_TTIME_LOW          =   0x00000720/x00000720115,6114
     BIT_DMA_BM_MB 123,6440
     BIT_DMA_BM_MB                  =   0x04000000 x04000000123,6440
    ,BIT_DMA_BM_AAL 124,6507
    ,BIT_DMA_BM_AAL                 =   0x02000000 x02000000124,6507
    ,BIT_DMA_BM_8xPBL 125,6584
    ,BIT_DMA_BM_8xPBL               =   0x01000000 x01000000125,6584
    ,BIT_DMA_BM_USP 126,6650
    ,BIT_DMA_BM_USP                 =   0x00800000 x00800000126,6650
    ,BIT_DMA_BM_RPBL_MASK 127,6722
    ,BIT_DMA_BM_RPBL_MASK           =   0x007E0000 x007E0000127,6722
    ,BIT_DMA_BM_RPBL_SHIFT 128,6793
    ,BIT_DMA_BM_FB 129,6865
    ,BIT_DMA_BM_FB                  =   0x00010000 x00010000129,6865
    ,BIT_DMA_BM_PR_MASK 130,6932
    ,BIT_DMA_BM_PR_MASK             =   0x0000C000 x0000C000130,6932
    ,BIT_DMA_BM_PR_SHIFT 131,7007
    ,BIT_DMA_BM_PBL_MASK 132,7083
    ,BIT_DMA_BM_PBL_MASK            =   0x00003f00 x00003f00132,7083
    ,BIT_DMA_BM_PBL_SHIFT 133,7169
    ,BIT_DMA_BM_ATDS 134,7256
    ,BIT_DMA_BM_ATDS                =   0x00000080 x00000080134,7256
    ,BIT_DMA_BM_DSL_MASK 135,7337
    ,BIT_DMA_BM_DSL_MASK            =   0x0000007C x0000007C135,7337
    ,BIT_DMA_BM_DSL_SHIFT 136,7420
    ,BIT_DMA_BM_DA 137,7494
    ,BIT_DMA_BM_DA                  =   0x00000002 x00000002137,7494
    ,BIT_DMA_BM_SWR 138,7572
    ,BIT_DMA_BM_SWR                 =   0x00000001 x00000001138,7572
     BIT_DMA_ABM_EN_LPI 145,7882
     BIT_DMA_ABM_EN_LPI             =   0x80000000 x80000000145,7882
    ,BIT_DMA_ABM_LPI_XIT_FRM 146,7964
    ,BIT_DMA_ABM_LPI_XIT_FRM        =   0x40000000 x40000000146,7964
    ,BIT_DMA_ABM_WR_OSR_LMT_MASK 147,8063
    ,BIT_DMA_ABM_WR_OSR_LMT_MASK    =   0x00F00000 x00F00000147,8063
    ,BIT_DMA_ABM_WR_OSR_LMT_SHIFT 148,8162
    ,BIT_DMA_ABM_RD_OSR_LMT_MASK 149,8205
    ,BIT_DMA_ABM_RD_OSR_LMT_MASK    =   0x000F0000 x000F0000149,8205
    ,BIT_DMA_ABM_RD_OSR_LMT_SHIFT 150,8303
    ,BIT_DMA_ABM_ONEKBBE 151,8346
    ,BIT_DMA_ABM_ONEKBBE            =   0x00002000x00002000151,8346
    ,BIT_DMA_ABM_AXI_AAL 152,8397
    ,BIT_DMA_ABM_AXI_AAL            =   0x00001000x00001000152,8397
    ,BIT_DMA_ABM_BLEN256 153,8448
    ,BIT_DMA_ABM_BLEN256            =   0x00000080x00000080153,8448
    ,BIT_DMA_ABM_BLEN128 154,8499
    ,BIT_DMA_ABM_BLEN128            =   0x00000040x00000040154,8499
    ,BIT_DMA_ABM_BLEN64 155,8550
    ,BIT_DMA_ABM_BLEN64             =   0x00000020x00000020155,8550
    ,BIT_DMA_ABM_BLEN32 156,8601
    ,BIT_DMA_ABM_BLEN32             =   0x00000010x00000010156,8601
    ,BIT_DMA_ABM_BLEN16 157,8652
    ,BIT_DMA_ABM_BLEN16             =   0x00000008x00000008157,8652
    ,BIT_DMA_ABM_BLEN8 158,8703
    ,BIT_DMA_ABM_BLEN8              =   0x00000004x00000004158,8703
    ,BIT_DMA_ABM_BLEN4 159,8754
    ,BIT_DMA_ABM_BLEN4              =   0x00000002x00000002159,8754
    ,BIT_DMA_ABM_UNDEF 160,8805
    ,BIT_DMA_ABM_UNDEF              =   0x00000001x00000001160,8805
#define BIT_DMA_STS_EB_MASK 166,9081
#define BIT_DMA_STS_EB_TX_ABORT 167,9151
#define BIT_DMA_STS_EB_RX_ABORT 168,9227
#define BIT_DMA_STS_TS_MASK 169,9303
#define BIT_DMA_STS_TS_SHIFT 170,9380
#define BIT_DMA_STS_RS_MASK 171,9419
#define BIT_DMA_STS_RS_SHIFT 172,9495
#define BIT_DMA_STS_NIS 175,9536
#define BIT_DMA_STS_AIS 176,9615
#define BIT_DMA_STS_ERI 177,9696
#define BIT_DMA_STS_FBI 178,9774
#define BIT_DMA_STS_ETI 179,9854
#define BIT_DMA_STS_RWT 180,9933
#define BIT_DMA_STS_RPS 181,10012
#define BIT_DMA_STS_RU 182,10090
#define BIT_DMA_STS_RI 183,10171
#define BIT_DMA_STS_UNF 184,10243
#define BIT_DMA_STS_OVF 185,10316
#define BIT_DMA_STS_TJT 186,10387
#define BIT_DMA_STS_TU 187,10465
#define BIT_DMA_STS_TPS 188,10547
#define BIT_DMA_STS_TI 189,10626
#define BIT_DMA_INT_NIT 193,10718
#define BIT_DMA_INT_AIE 194,10828
#define BIT_DMA_INT_ERE 195,10938
#define BIT_DMA_INT_FBE 196,11048
#define BIT_DMA_INT_ETE 197,11158
#define BIT_DMA_INT_RWE 198,11268
#define BIT_DMA_INT_RSE 199,11378
#define BIT_DMA_INT_RUE 200,11488
#define BIT_DMA_INT_RIE 201,11598
#define BIT_DMA_INT_UNE 202,11708
#define BIT_DMA_INT_OVE 203,11818
#define BIT_DMA_INT_TJE 204,11928
#define BIT_DMA_INT_TUE 205,12038
#define BIT_DMA_INT_TSE 206,12148
#define BIT_DMA_INT_TIE 207,12258
#define NUM_DMA_INT_NIT 209,12369
#define NUM_DMA_INT_AIE 210,12479
#define NUM_DMA_INT_ERE 211,12589
#define NUM_DMA_INT_FBE 212,12699
#define NUM_DMA_INT_ETE 213,12809
#define NUM_DMA_INT_RWE 214,12919
#define NUM_DMA_INT_RSE 215,13029
#define NUM_DMA_INT_RUE 216,13139
#define NUM_DMA_INT_RIE 217,13249
#define NUM_DMA_INT_UNE 218,13359
#define NUM_DMA_INT_OVE 219,13469
#define NUM_DMA_INT_TJE 220,13579
#define NUM_DMA_INT_TUE 221,13689
#define NUM_DMA_INT_TSE 222,13799
#define NUM_DMA_INT_TIE 223,13909
     BIT_DMA_OPMODE_PASCFALSE_FRAME 233,14584
     BIT_DMA_OPMODE_PASCFALSE_FRAME =   0x04000000 x04000000233,14584
    ,BIT_DMA_OPMODE_RX_FORCE 234,14692
    ,BIT_DMA_OPMODE_RX_FORCE        =   0x02000000 x02000000234,14692
    ,BIT_DMA_OPMODE_TX_FORCE 235,14766
    ,BIT_DMA_OPMODE_TX_FORCE        =   0x00200000 x00200000235,14766
    ,BIT_DMA_OPMODE_FLUSH_TX 236,14840
    ,BIT_DMA_OPMODE_FLUSH_TX        =   0x00100000 x00100000236,14840
    ,BIT_DMA_OPMODE_TTC_MASK 237,14904
    ,BIT_DMA_OPMODE_TTC_MASK        =   0x0001C000 x0001C000237,14904
    ,BIT_DMA_OPMODE_TTC_SHIFT 238,14986
    ,BIT_DMA_OPMODE_TX_START 239,15029
    ,BIT_DMA_OPMODE_TX_START        =   0x00002000 x00002000239,15029
    ,BIT_DMA_OPMODE_2ND_FRAME 240,15108
    ,BIT_DMA_OPMODE_2ND_FRAME       =   0x00000004 x00000004240,15108
    ,BIT_DMA_OPMODE_RX_START 241,15184
    ,BIT_DMA_OPMODE_RX_START        =   0x00000002 x00000002241,15184
     REG_MII_BMCR 255,15729
     REG_MII_BMCR               =   0x00 x00255,15729
    ,REG_MII_BMSR 256,15806
    ,REG_MII_BMSR               =   0x01 x01256,15806
    ,REG_MII_PHYSID1 257,15883
    ,REG_MII_PHYSID1            =   0x02 x02257,15883
    ,REG_MII_PHYSID2 258,15960
    ,REG_MII_PHYSID2            =   0x03 x03258,15960
    ,REG_MII_ADVERTISE 259,16037
    ,REG_MII_ADVERTISE          =   0x04 x04259,16037
    ,REG_MII_LPA 260,16114
    ,REG_MII_LPA                =   0x05 x05260,16114
    ,REG_MII_EXPANSION 261,16191
    ,REG_MII_EXPANSION          =   0x06 x06261,16191
    ,REG_MII_CTRL1000 262,16268
    ,REG_MII_CTRL1000           =   0x09 x09262,16268
    ,REG_MII_STAT1000 263,16345
    ,REG_MII_STAT1000           =   0x0a x0a263,16345
    ,REG_MII_ESTATUS 264,16422
    ,REG_MII_ESTATUS            =   0x0f x0f264,16422
    ,REG_MII_SPECIFIC_CONFIG 265,16499
    ,REG_MII_SPECIFIC_CONFIG    =   0x10 x10265,16499
    ,REG_MII_SPECIFIC_STATUS 266,16576
    ,REG_MII_SPECIFIC_STATUS    =   0x11 x11266,16576
    ,REG_MII_DCOUNTER 267,16653
    ,REG_MII_DCOUNTER           =   0x12 x12267,16653
    ,REG_MII_FCSCOUNTER 268,16730
    ,REG_MII_FCSCOUNTER         =   0x13 x13268,16730
    ,REG_MII_NWAYTEST 269,16807
    ,REG_MII_NWAYTEST           =   0x14 x14269,16807
    ,REG_MII_EXT_PHY_CTRL 270,16884
    ,REG_MII_EXT_PHY_CTRL       =   0x14x14270,16884
    ,REG_MII_RERRCOUNTER 271,16925
    ,REG_MII_RERRCOUNTER        =   0x15 x15271,16925
    ,REG_MII_SREVISION 272,17002
    ,REG_MII_SREVISION          =   0x16 x16272,17002
    ,REG_MII_RESV1 273,17079
    ,REG_MII_RESV1              =   0x17 x17273,17079
    ,REG_MII_LBRERROR 274,17156
    ,REG_MII_LBRERROR           =   0x18 x18274,17156
    ,REG_MII_PHYADDR 275,17233
    ,REG_MII_PHYADDR            =   0x19 x19275,17233
    ,REG_MII_RESV2 276,17310
    ,REG_MII_RESV2              =   0x1a x1a276,17310
    ,REG_MII_TPISTATUS 277,17387
    ,REG_MII_TPISTATUS          =   0x1b x1b277,17387
    ,REG_MII_NCONFIG 278,17464
    ,REG_MII_NCONFIG            =   0x1c x1c278,17464
     BIT_BMCR_RESV 286,17765
     BIT_BMCR_RESV              =   0x003f x003f286,17765
    ,BIT_BMCR_SPEED1000 287,17843
    ,BIT_BMCR_SPEED1000         =   0x0040 x0040287,17843
    ,BIT_BMCR_CTST 288,17921
    ,BIT_BMCR_CTST              =   0x0080 x0080288,17921
    ,BIT_BMCR_FULLDPLX 289,17999
    ,BIT_BMCR_FULLDPLX          =   0x0100 x0100289,17999
    ,BIT_BMCR_ANRESTART 290,18077
    ,BIT_BMCR_ANRESTART         =   0x0200 x0200290,18077
    ,BIT_BMCR_ISOLATE 291,18155
    ,BIT_BMCR_ISOLATE           =   0x0400 x0400291,18155
    ,BIT_BMCR_PDOWN 292,18233
    ,BIT_BMCR_PDOWN             =   0x0800 x0800292,18233
    ,BIT_BMCR_ANENABLE 293,18311
    ,BIT_BMCR_ANENABLE          =   0x1000 x1000293,18311
    ,BIT_BMCR_SPEED100 294,18389
    ,BIT_BMCR_SPEED100          =   0x2000 x2000294,18389
    ,BIT_BMCR_LOOPBACK 295,18467
    ,BIT_BMCR_LOOPBACK          =   0x4000 x4000295,18467
    ,BIT_BMCR_RESET 296,18545
    ,BIT_BMCR_RESET             =   0x8000 x8000296,18545
#define BIT_BMSR_ERCAP 302,18839
#define BIT_BMSR_JCD 303,18917
#define BIT_BMSR_LSTATUS 304,18995
#define BIT_BMSR_ANEGCAPABLE 305,19073
#define BIT_BMSR_RFAULT 306,19151
#define BIT_BMSR_ANEGCOMPLETE 307,19229
#define BIT_BMSR_RESV 308,19307
#define BIT_BMSR_ESTATEN 309,19385
#define BIT_BMSR_100HALF2 310,19463
#define BIT_BMSR_100FULL2 311,19541
#define BIT_BMSR_10HALF 312,19619
#define BIT_BMSR_10FULL 313,19697
#define BIT_BMSR_100HALF 314,19775
#define BIT_BMSR_100FULL 315,19853
#define BIT_BMSR_100BASE4 316,19931
#define BIT_ADVERTISE_SLCT 321,20227
#define BIT_ADVERTISE_CSMA 322,20305
#define BIT_ADVERTISE_10HALF 323,20383
#define BIT_ADVERTISE_1000XFULL 324,20461
#define BIT_ADVERTISE_10FULL 325,20542
#define BIT_ADVERTISE_1000XHALF 326,20620
#define BIT_ADVERTISE_100HALF 327,20701
#define BIT_ADVERTISE_1000XPAUSE 328,20779
#define BIT_ADVERTISE_100FULL 329,20857
#define BIT_ADVERTISE_1000XPSE_ASYM 330,20935
#define BIT_ADVERTISE_100BASE4 331,21015
#define BIT_ADVERTISE_PAUSE_CAP 332,21093
#define BIT_ADVERTISE_PAUSE_ASYM 333,21171
#define BIT_ADVERTISE_RESV 334,21249
#define BIT_ADVERTISE_RFAULT 335,21327
#define BIT_ADVERTISE_LPACK 336,21405
#define BIT_ADVERTISE_NPAGE 337,21483
#define BIT_ADVERTISE_FULL 339,21562
#define BIT_ADVERTISE_ALL 340,21666
#define BIT_LPA_SLCT 345,22008
#define BIT_LPA_10HALF 346,22086
#define BIT_LPA_1000XFULL 347,22164
#define BIT_LPA_10FULL 348,22244
#define BIT_LPA_1000XHALF 349,22322
#define BIT_LPA_100HALF 350,22402
#define BIT_LPA_1000XPAUSE 351,22480
#define BIT_LPA_100FULL 352,22558
#define BIT_LPA_1000XPAUSE_ASYM 353,22636
#define BIT_LPA_100BASE4 354,22714
#define BIT_LPA_PAUSE_CAP 355,22792
#define BIT_LPA_PAUSE_ASYM 356,22870
#define BIT_LPA_RESV 357,22948
#define BIT_LPA_RFAULT 358,23026
#define BIT_LPA_LPACK 359,23104
#define BIT_LPA_NPAGE 360,23182
#define BIT_LPA_DUPLEX 362,23261
#define BIT_LPA_100 363,23332
#define BIT_EXPANSION_NWAY 368,23641
#define BIT_EXPANSION_LCWP 369,23719
#define BIT_EXPANSION_ENABLENPAGE 370,23797
#define BIT_EXPANSION_NPCAPABLE 371,23875
#define BIT_EXPANSION_MFAULTS 372,23953
#define BIT_EXPANSION_RESV 373,24031
#define BIT_ESTATUS_1000_TFULL 378,24326
#define BIT_ESTATUS_1000_THALF 379,24395
#define BIT_SPCONFIG_CRSSELECT 384,24688
#define BIT_SPCONFIG_SLEEPMODE 385,24731
#define BIT_SPCIFIC_100BASET 391,25004
#define BIT_SPCIFIC_TRANSMITTING 392,25051
#define BIT_SPCIFIC_RECEIVING 393,25098
#define BIT_SPCIFIC_COLLISION 394,25145
#define BIT_SPCIFIC_LINKUP 395,25192
#define BIT_SPCIFIC_FULL_DUPLEX 396,25239
#define BIT_SPCIFIC_AUTO_NEGO_MODE 397,25286
#define BIT_SPCIFIC_AUTO_NEGO_COMPLETE 398,25333
#define BIT_SPCIFIC_PAUSE_CAPABLE 399,25380
#define BIT_SPCIFIC_ERROR 400,25427
#define BIT_SPCIFIC_SPEED_MASK 403,25481
#define BIT_SPCIFIC_SPEED_1000 404,25528
#define BIT_SPCIFIC_SPEED_100 405,25575
#define BIT_SPCIFIC_SPEED_10 406,25622
#define BIT_SPCIFIC_DPX_MASK 408,25670
#define BIT_SPCIFIC_DPX_FULL 409,25717
#define BIT_SPCIFIC_DPX_HALF 410,25764
#define BIT_SPCIFIC_LINK_MASK 412,25812
#define BIT_SPCIFIC_LINK_UP 413,25859
#define BIT_SPCIFIC_LINK_DOWN 414,25906
#define BIT_NWAYTEST_RESV1 421,26178
#define BIT_NWAYTEST_LOOPBACK 422,26256
#define BIT_NWAYTEST_RESV2 423,26334
#define BIT_ADVERTISE_1000FULL 426,26447
#define BIT_ADVERTISE_1000HALF 427,26530
#define BIT_LPA_1000LOCALRXOK 430,26647
#define BIT_LPA_1000REMRXOK 431,26732
#define BIT_LPA_1000FULL 432,26818
#define BIT_LPA_1000HALF 433,26904
#define BIT_FLOW_CTRL_TX 438,27016
#define BIT_FLOW_CTRL_RX 439,27057
#define BIT_CONFIG_SARC2 446,27338
#define BIT_CONFIG_SARC3 447,27417
#define BIT_CONFIG_CST 448,27498
#define BIT_CONFIG_TC 449,27588
#define BIT_CONFIG_WD 450,27678
#define BIT_CONFIG_JD 451,27766
#define BIT_CONFIG_BE 452,27841
#define BIT_CONFIG_JE 453,27920
#define BIT_CONFIG_IFG_96BT 454,27992
#define BIT_CONFIG_IFG_88BT 455,28068
#define BIT_CONFIG_IFG_80BT 456,28115
#define BIT_CONFIG_IFG_64BT 457,28162
#define BIT_CONFIG_IFG_40BT 458,28209
#define BIT_CONFIG_IFG_MASK 459,28256
#define BIT_CONFIG_DCRS 460,28303
#define BIT_CONFIG_PS 461,28395
#define BIT_CONFIG_FES 462,28491
#define BIT_CONFIG_DO 463,28579
#define BIT_CONFIG_LM 464,28654
#define BIT_CONFIG_DM 465,28729
#define BIT_CONFIG_IPC 466,28801
#define BIT_CONFIG_DR 467,28878
#define BIT_CONFIG_LUD 468,28952
#define BIT_CONFIG_ACS 469,29025
#define BIT_CONFIG_BL10 470,29109
#define BIT_CONFIG_BL08 471,29207
#define BIT_CONFIG_BL04 472,29305
#define BIT_CONFIG_BL01 473,29403
#define BIT_CONFIG_DC 474,29501
#define BIT_CONFIG_TE 475,29576
#define BIT_CONFIG_RE 476,29655
#define BIT_CONFIG_PRELEN_7B 477,29731
#define BIT_CONFIG_PRELEN_5B 478,29835
#define BIT_CONFIG_PRELEN_3B 479,29939
#define BIT_CONFIG_FULLDUPLEX_INIT_VALUE 481,30044
#define BIT_CONFIG_HALFDUPLEX_INIT_VALUE 482,30172
    E_BIT_MCFILTER_RCV_ALL 490,30501
    E_BIT_MCFILTER_RCV_ALL          = 0x80000000,x80000000490,30501
    E_BIT_MCFILTER_OFF 492,30552
    E_BIT_MCFILTER_OFF              = 0x80000000,x80000000492,30552
    E_BIT_MCFILTER_ON 493,30634
    E_BIT_MCFILTER_ON               = 0x00000000,x00000000493,30634
    E_BIT_HPF_ENABLE 495,30685
    E_BIT_HPF_ENABLE                = 0x00000400,x00000400495,30685
    E_BIT_HPF_DISABLE 496,30779
    E_BIT_HPF_DISABLE               = 0x00000000,x00000000496,30779
    E_BIT_SAF_ENABLE 498,30830
    E_BIT_SAF_ENABLE                = 0x00000200,x00000200498,30830
    E_BIT_SAF_DISABLE 499,30923
    E_BIT_SAF_DISABLE               = 0x00000000,x00000000499,30923
    E_BIT_SAIF_ENABLE 501,30974
    E_BIT_SAIF_ENABLE               = 0x00000100,x00000100501,30974
    E_BIT_SAIF_DISABLE 502,31075
    E_BIT_SAIF_DISABLE              = 0x00000000,x00000000502,31075
    E_BIT_PC_3 504,31126
    E_BIT_PC_3                      = 0x000000C0,x000000C0504,31126
    E_BIT_PC_2 505,31176
    E_BIT_PC_2                      = 0x00000080,x00000080505,31176
    E_BIT_PC_1 506,31226
    E_BIT_PC_1                      = 0x00000040,x00000040506,31226
    E_BIT_PC_0 507,31276
    E_BIT_PC_0                      = 0x00000000,x00000000507,31276
    E_BIT_BROADF_ENABLE 509,31327
    E_BIT_BROADF_ENABLE             = 0x00000000,x00000000509,31327
    E_BIT_BROADF_DISABLE 510,31377
    E_BIT_BROADF_DISABLE            = 0x00000020,x00000020510,31377
    E_BIT_MULTIF_ENABLE 512,31428
    E_BIT_MULTIF_ENABLE             = 0x00000010,x00000010512,31428
    E_BIT_MULTIF_DISABLE 513,31478
    E_BIT_MULTIF_DISABLE            = 0x00000000,x00000000513,31478
    E_BIT_DESTF_ENABLE 515,31529
    E_BIT_DESTF_ENABLE              = 0x00000008,x00000008515,31529
    E_BIT_DESTF_DISABLE 516,31579
    E_BIT_DESTF_DISABLE             = 0x00000000,x00000000516,31579
    E_BIT_HASHF_ENABLE 518,31630
    E_BIT_HASHF_ENABLE              = 0x00000004,x00000004518,31630
    E_BIT_HASHF_DISABLE 519,31680
    E_BIT_HASHF_DISABLE             = 0x00000000,x00000000519,31680
    E_BIT_UHASHF_ENABLE 521,31731
    E_BIT_UHASHF_ENABLE             = 0x00000002,x00000002521,31731
    E_BIT_UHASHF_DISABLE 522,31781
    E_BIT_UHASHF_DISABLE            = 0x00000000,x00000000522,31781
    E_BIT_PMCOUS_ENABLE 524,31832
    E_BIT_PMCOUS_ENABLE             = 0x00000001,x00000001524,31832
    E_BIT_PMCOUS_DISABLE 525,31882
    E_BIT_PMCOUS_DISABLE            = 0x00000000,x00000000525,31882
#define BIT_FC_PT_MASK 531,32162
#define BIT_FC_PT_SHIFT 532,32240
#define BIT_FC_RFE 533,32311
#define BIT_FC_TFE 534,32388
#define BIT_FC_FCB_BPA 535,32465
#define BIT_MIIADR_PA_MASK 540,32764
#define BIT_MIIADR_PA_SHIFT 541,32839
#define BIT_MIIADR_REG_MASK 542,32915
#define BIT_MIIADR_REG_SHIFT 543,32987
#define BIT_MIIADR_WRITE 544,33060
#define BIT_MIIADR_BUSY 545,33124
#define BIT_MIIADR_CLK_MASK 547,33188
#define BIT_MIIADR_CLK_SHIFT 548,33235
#define BIT_MIIADR_CLK_VALUE 549,33273
#define BIT_MMC_COUNTER_FREEZE 555,33534
    E_EMAC_INVALID_DUPLEX 562,33810
    E_EMAC_HALFDUPLEX 563,33843
    E_EMAC_FULLDUPLEX 564,33876
    E_EMAC_INVALID_SPEED 569,33919
    E_EMAC_SPEED_10M 570,33952
    E_EMAC_SPEED_100M 571,33985
    E_EMAC_SPEED_1000M 572,34018
    typedef struct __attribute__((aligned(8))) EMAC_DMA_DESC_S576,34079
            U32     data;581,34205
                U32     reserved1:reserved1585,34315
                U32     crc_error:crc_error586,34374
                U32     dribbling:dribbling587,34433
                U32     mii_error:mii_error588,34492
                U32     receive_watchdog:receive_watchdog589,34551
                U32     frame_type:frame_type590,34610
                U32     collision:collision591,34669
                U32     frame_too_long:frame_too_long592,34728
                U32     last_descriptor:last_descriptor593,34787
                U32     first_descriptor:first_descriptor594,34846
                U32     multicast_frame:multicast_frame595,34905
                U32     runt_frame:runt_frame596,34965
                U32     length_error:length_error597,35025
                U32     partial_frame_error:partial_frame_error598,35085
                U32     descriptor_error:descriptor_error599,35145
                U32     error_summary:error_summary600,35205
                U32     frame_length:frame_length601,35265
                U32     filtering_fail:filtering_fail602,35328
                U32     own:own603,35388
            } rx;604,35448
                U32     deferred:deferred609,35537
                U32     underflow_error:underflow_error610,35596
                U32     excessive_deferral:excessive_deferral611,35655
                U32     collision_count:collision_count612,35714
                U32     heartbeat_fail:heartbeat_fail613,35775
                U32     excessive_collisions:excessive_collisions614,35834
                U32     late_collision:late_collision615,35893
                U32     no_carrier:no_carrier616,35952
                U32     loss_carrier:loss_carrier617,36012
                U32     reserved1:reserved1618,36072
                U32     error_summary:error_summary619,36135
                U32     reserved2:reserved2620,36195
                U32     reserved3:reserved3621,36258
                U32     second_address_chained:second_address_chained622,36344
                U32     end_ring:end_ring623,36404
                U32     checksum_insert:checksum_insert624,36464
                U32     reserved4:reserved4625,36527
                U32     disable_padding:disable_padding626,36645
                U32     crc_disable:crc_disable627,36705
                U32     first_segment:first_segment628,36765
                U32     last_segment:last_segment629,36825
                U32     interrupt:interrupt630,36885
                U32     own:own631,36945
            } tx;632,37005
        } des0;633,37023
            U32     data;637,37064
                U32     buffer1_size:buffer1_size642,37161
                U32     reserved2:reserved2643,37223
                U32     second_address_chained:second_address_chained644,37283
                U32     end_ring:end_ring645,37343
                U32     buffer2_size:buffer2_size646,37403
                U32     reserved3:reserved3647,37466
                U32     disable_ic:disable_ic648,37529
            } rx;649,37589
                U32     buffer1_size:buffer1_size654,37678
                U32     reserved4:reserved4655,37740
                U32     buffer2_size:buffer2_size656,37803
                U32     reserved5:reserved5657,37866
            } tx;658,37929
        } des1;659,37947
        void * des2;661,37964
        void * des3;662,37985
    }  EMAC_DMA_DESC_T;663,38006
    typedef struct EMAC_DMA_DESC_S668,38039
            U32     data;673,38137
                U32     reserved1:reserved1678,38248
                U32     crc_error:crc_error679,38285
                U32     dribbling:dribbling680,38322
                U32     mii_error:mii_error681,38359
                U32     receive_watchdog:receive_watchdog682,38396
                U32     frame_type:frame_type683,38440
                U32     collision:collision684,38478
                U32     frame_too_long:frame_too_long685,38515
                U32     last_descriptor:last_descriptor686,38557
                U32     first_descriptor:first_descriptor687,38600
                U32     multicast_frame:multicast_frame688,38644
                U32     runt_frame:runt_frame689,38687
                U32     length_error:length_error690,38725
                U32     partial_frame_error:partial_frame_error691,38765
                U32     descriptor_error:descriptor_error692,38812
                U32     error_summary:error_summary693,38856
                U32     frame_length:frame_length694,38897
                U32     filtering_fail:filtering_fail695,38938
                U32     own:own696,38980
            } rx;697,39011
                U32     deferred:deferred702,39091
                U32     underflow_error:underflow_error703,39127
                U32     excessive_deferral:excessive_deferral704,39170
                U32     collision_count:collision_count705,39216
                U32     heartbeat_fail:heartbeat_fail706,39259
                U32     excessive_collisions:excessive_collisions707,39301
                U32     late_collision:late_collision708,39349
                U32     no_carrier:no_carrier709,39391
                U32     loss_carrier:loss_carrier710,39429
                U32     reserved1:reserved1711,39469
                U32     error_summary:error_summary712,39506
                U32     reserved2:reserved2713,39547
                U32     own:own714,39585
            } tx;715,39616
        } des0;716,39634
            U32     data;720,39675
                U32     buffer1_size:buffer1_size725,39763
                U32     buffer2_size:buffer2_size726,39804
                U32     reserved2:reserved2727,39845
                U32     second_address_chained:second_address_chained728,39882
                U32     end_ring:end_ring729,39932
                U32     reserved3:reserved3730,39968
                U32     disable_ic:disable_ic731,40005
            } rx;732,40043
                U32     buffer1_size:buffer1_size737,40123
                U32     buffer2_size:buffer2_size738,40164
                U32     reserved3:reserved3739,40205
                U32     disable_padding:disable_padding740,40242
                U32     second_address_chained:second_address_chained741,40285
                U32     end_ring:end_ring742,40335
                U32     crc_disable:crc_disable743,40371
                U32     checksum_insert:checksum_insert744,40410
                U32     first_segment:first_segment745,40453
                U32     last_segment:last_segment746,40494
                U32     interrupt:interrupt747,40534
            } tx;748,40571
        } des1;749,40589
        void *des2;des2751,40606
        void *des3;des3752,40626
    } EMAC_DMA_DESC_T;753,40646
#define EMAC_BUSY_TIMEOUT 759,40722
#define EMAC_AUTO_NEGO_TIMEOUT 761,40764
#define EMAC_DMA_ALIGN_SIZE 763,40829
#define MAX_ETH_FRAME_SIZE 765,40914
#define CONFIG_DMA_RX_SIZE 766,40964
#define CONFIG_DMA_TX_SIZE 769,41070
#define CONFIG_DMA_TX_SIZE 771,41115
typedef struct EMAC_DMA_S776,41168
    EMAC_DMA_DESC_T desc_rx[desc_rx778,41196
    EMAC_DMA_DESC_T desc_tx[desc_tx779,41245
    U8 rx_buff[rx_buff780,41294
    U8 _dummy[_dummy781,41348
} __attribute__ ((aligned (EMAC_DMA_ALIGN_SIZE))) EMAC_DMA_T;782,41384
typedef struct EMAC_DMA_S785,41448
    EMAC_DMA_DESC_T     desciptor;787,41476
    U8                  buffer[buffer788,41511
} __attribute__ ((aligned (128))) EMAC_DMA_T;789,41558
typedef struct __attribute__((aligned(128))) EMAC_HANDLE_S794,41653
    int         valid;796,41714
    U16         phy_dev_id;798,41781
    U8          mac_addr[mac_addr799,41847
    U16         phy_id1;801,41914
    U16         phy_id2;802,41980
    int         link_status;803,42046
    U32         duplex_mode;805,42113
    U32         link_speed;806,42179
    U32         reserved0[reserved0808,42246
    EMAC_DMA_DESC_T     dma_rx_desciptor[dma_rx_desciptor812,42430
    U8                  dma_rx_buffer[dma_rx_buffer813,42492
    U8                  dma_rx_dummy[dma_rx_dummy814,42566
    int                 dma_rx_desc_offset;815,42608
    U32                 reserved1[reserved1817,42653
    EMAC_DMA_DESC_T     dma_tx_desciptor[dma_tx_desciptor819,42692
    U8                  dma_tx_buffer[dma_tx_buffer820,42754
    U8                  dma_tx_dummy[dma_tx_dummy821,42828
    int                 dma_tx_desc_offset;822,42870
    U32                 reserved2[reserved2824,42915
} EMAC_HANDLE_T;825,42953
    NX_DWC_GMAC_INT_TEST0 940,48182
    NX_DWC_GMAC_INT_TEST1 941,48234
    NX_DWC_GMAC_INT_TEST2 942,48286
} NX_DWC_GMAC_INT;943,48338
    NX_DWC_GMAC_DMA_TXDMA 966,49462
    NX_DWC_GMAC_DMA_RXDMA 967,49509
} NX_DWC_GMAC_DMA;968,49556

test/usbread/device/prototype/module/nx_gpio.c,4247
U32 __g_NX_GPIO_VALID_BIT[__g_NX_GPIO_VALID_BIT31,1001
U32	__g_NX_GPIO_VALID_NUM_OF_INT[__g_NX_GPIO_VALID_NUM_OF_INT32,1051
U32	__g_NX_GPIO_VALID_INT_MASK[__g_NX_GPIO_VALID_INT_MASK33,1108
static const U32 __g_GPIO_PAD_INFO[__g_GPIO_PAD_INFO35,1164
	struct NX_GPIO_RegisterSet *pRegister;pRegister73,3095
} __g_ModuleVariables[__g_ModuleVariables75,3136
enum { NX_GPIO_MAX_BIT 77,3199
__inline void NX_GPIO_SetBit95,3729
__inline CBOOL NX_GPIO_GetBit125,4355
__inline void NX_GPIO_SetBit2144,4771
__inline U32 NX_GPIO_GetBit2170,5327
CBOOL	NX_GPIO_Initialize(189,5828
U32		NX_GPIO_GetNumberOfModule(218,6411
U32		NX_GPIO_GetPhysicalAddress(231,6801
U32		NX_GPIO_GetSizeOfRegisterSet(248,7454
void	NX_GPIO_SetBaseAddress(260,7795
void*	NX_GPIO_GetBaseAddress(273,8258
CBOOL	NX_GPIO_OpenModule(287,8725
CBOOL	NX_GPIO_CloseModule(301,9150
CBOOL	NX_GPIO_CheckBusy(316,9569
 U32		NX_GPIO_GetInterruptNumber(331,9968
void	NX_GPIO_SetInterruptEnable(357,10788
CBOOL	NX_GPIO_GetInterruptEnable(388,11881
void	NX_GPIO_SetInterruptEnable32(412,12758
U32		NX_GPIO_GetInterruptEnable32(434,13742
CBOOL	NX_GPIO_GetInterruptPending(450,14408
U32		NX_GPIO_GetInterruptPending32(475,15258
void	NX_GPIO_ClearInterruptPending(490,15826
void	NX_GPIO_ClearInterruptPending32(510,16685
void	NX_GPIO_SetInterruptEnableAll(527,17492
CBOOL	NX_GPIO_GetInterruptEnableAll(553,18390
CBOOL	NX_GPIO_GetInterruptPendingAll(572,19031
void	NX_GPIO_ClearInterruptPendingAll(590,19541
S32		NX_GPIO_GetInterruptPendingNumber(603,20125
void				NX_GPIO_SetInterruptMode(638,21123
NX_GPIO_INTMODE	NX_GPIO_GetInterruptMode(656,22040
void	NX_GPIO_SetOutputEnable 674,22866
CBOOL			NX_GPIO_GetDetectEnable 693,23734
U32			NX_GPIO_GetDetectEnable32 702,24095
void			NX_GPIO_SetDetectEnable 717,24677
void			NX_GPIO_SetDetectEnable32 727,25107
CBOOL	NX_GPIO_GetOutputEnable 743,25822
void	NX_GPIO_SetOutputEnable32 761,26602
U32		NX_GPIO_GetOutputEnable32 783,27488
void	NX_GPIO_SetOutputValue	800,28143
CBOOL	NX_GPIO_GetOutputValue	818,28981
void	NX_GPIO_SetOutputValue32	837,29752
U32		NX_GPIO_GetOutputValue32	854,30443
CBOOL	NX_GPIO_GetInputValue	872,31136
void	NX_GPIO_SetPullSelect 890,31909
void	NX_GPIO_SetPullSelect32 901,32479
CBOOL	NX_GPIO_GetPullSelect 916,33083
U32		NX_GPIO_GetPullSelect32 924,33368
void	NX_GPIO_SetPullMode 932,33608
void	NX_GPIO_SetPullEnable 966,35201
void	NX_GPIO_SetPullEnable32	977,35769
CBOOL	NX_GPIO_GetPullEnable 993,36370
U32		NX_GPIO_GetPullEnable32	1001,36650
void	NX_GPIO_SetPadFunction(1021,37499
void	NX_GPIO_SetPadFunction32_0(1031,37949
void	NX_GPIO_SetPadFunction32_1(1039,38215
NX_GPIO_PADFUNC	NX_GPIO_GetPadFunction(1054,38792
U32		NX_GPIO_GetValidBit(1071,39569
void		NX_GPIO_SetSLEW	1085,39959
U32		NX_GPIO_GetSLEW	1099,40430
void		NX_GPIO_SetSLEW_DISABLE_DEFAULT	1114,40920
U32		NX_GPIO_GetSLEW_DISABLE_DEFAULT	1128,41460
void		NX_GPIO_SetDRV1	1143,41966
U32		NX_GPIO_GetDRV1	1157,42442
void		NX_GPIO_SetDRV1_DISABLE_DEFAULT	1172,42932
U32		NX_GPIO_GetDRV1_DISABLE_DEFAULT	1186,43462
void		NX_GPIO_SetDRV0	1201,43968
U32		NX_GPIO_GetDRV0	1215,44439
void		NX_GPIO_SetDRV0_DISABLE_DEFAULT	1230,44924
U32		NX_GPIO_GetDRV0_DISABLE_DEFAULT	1244,45454
void		NX_GPIO_SetSlew	1260,46019
void		NX_GPIO_SetSlewDisableDefault	1273,46350
CBOOL		NX_GPIO_GetSlew	1294,47031
void		NX_GPIO_SetSlew32	1313,47627
U32		NX_GPIO_GetSlew32	1332,48161
void		NX_GPIO_SetDriveStrength	1353,48754
void		NX_GPIO_SetDriveStrengthDisableDefault	1367,49232
NX_GPIO_DRVSTRENGTH		NX_GPIO_GetDriveStrength	1389,49999
void		NX_GPIO_SetPULLSEL	1413,50746
U32		NX_GPIO_GetPULLSEL	1427,51229
void		NX_GPIO_SetPULLSEL_DISABLE_DEFAULT	1442,51728
U32		NX_GPIO_GetPULLSEL_DISABLE_DEFAULT	1456,52270
void		NX_GPIO_SetPULLENB	1471,52785
U32		NX_GPIO_GetPULLENB	1485,53268
void		NX_GPIO_SetPULLENB_DISABLE_DEFAULT	1500,53767
U32		NX_GPIO_GetPULLENB_DISABLE_DEFAULT	1514,54291
void	NX_GPIO_SetInputMuxSelect0	1529,54811
void	NX_GPIO_SetInputMuxSelect1	1544,55340
static U32 NX_GPIO_PadInfo_GetModuleIndex(1565,55939
static U32 NX_GPIO_PadInfo_GetBitNumber(1569,56050
static NX_GPIO_PADFUNC  NX_GPIO_PadInfo_GetPadFunction(1573,56158
void NX_GPIO_SetPadFunctionEnable 1578,56299

test/usbread/device/prototype/module/nx_i2s.h,1649
#define __NX_I2S_H__18,578
	struct	NX_I2S_RegisterSet33,904
		volatile U32 CON;35,934
		volatile U32 MOD;36,967
		volatile U32 FIC;37,1000
		volatile U32 PSR;38,1033
		volatile U32 TXD;39,1066
		volatile U32 RXD;40,1099
		NX_I2S_INT_PCMOUTUNDER	46,1196
		NX_I2S_INT_PCMINOVER	47,1266
        NX_I2S_CH_LEFT 53,1391
        NX_I2S_CH_RIGHT 54,1426
    }   NX_I2S_CH;55,1460
        NX_I2S_BLC_16BIT 59,1503
        NX_I2S_BLC_8BIT 60,1561
        NX_I2S_BLC_24BIT 61,1619
    }   NX_I2S_BLC;62,1677
        NX_I2S_IMS_DIVIDE 66,1721
        NX_I2S_IMS_BYPASS 67,1783
        NX_I2S_IMS_PCLK_SLAVE 68,1845
        NX_I2S_IMS_CODECLKI_SLAVE 69,1907
    }   NX_I2S_IMS;70,1971
        NX_I2S_TXR_TXONLY 74,2015
        NX_I2S_TXR_RXONLY 75,2048
        NX_I2S_TXR_TXRX 76,2081
    }   NX_I2S_TXR;77,2113
        NX_I2S_LRP_LEFT 81,2157
        NX_I2S_LRP_RIGHT 82,2246
    }   NX_I2S_LRP;83,2335
		NX_I2S_SDF_I2S	87,2373
		NX_I2S_SDF_MSB	88,2410
		NX_I2S_SDF_LSB	89,2459
	}	NX_I2S_SDF 90,2508
		NX_I2S_MS_MASTER	94,2542
		NX_I2S_MS_SLAVE	95,2583
	}	NX_I2S_MS;96,2622
		NX_I2S_CLOCK_INTERNAL	100,2654
		NX_I2S_CLOCK_EXTERNAL	101,2726
	}	NX_I2S_CLOCK;102,2791
		NX_I2S_ROOTCLOCK_256FS	106,2826
		NX_I2S_ROOTCLOCK_512FS	107,2862
		NX_I2S_ROOTCLOCK_384FS	108,2898
		NX_I2S_ROOTCLOCK_768FS	109,2929
	}	NX_I2S_ROOTCLOCK;110,2959
		NX_I2S_BITCLOCK_32FS	114,2998
		NX_I2S_BITCLOCK_48FS	115,3032
		NX_I2S_BITCLOCK_16FS	116,3061
		NX_I2S_BITCLOCK_24FS	117,3090
	}	NX_I2S_BITCLOCK;118,3118
		NX_I2S_BITLENGTH_16	122,3156
		NX_I2S_BITLENGTH_8	123,3189
		NX_I2S_BITLENGTH_24	124,3216
	}	NX_I2S_BITLENGTH;125,3243

test/usbread/device/prototype/module/nx_sdmmc.c,5470
    struct NX_SDMMC_RegisterSet *pRegister;pRegister25,822
} __g_ModuleVariables[__g_ModuleVariables26,866
CBOOL   NX_SDMMC_Initialize(39,1394
U32     NX_SDMMC_GetNumberOfModule(63,1907
U32     NX_SDMMC_GetPhysicalAddress(77,2298
U32     NX_SDMMC_GetSizeOfRegisterSet(94,2773
void    NX_SDMMC_SetBaseAddress(122,3884
void*    NX_SDMMC_GetBaseAddress(137,4349
CBOOL   NX_SDMMC_OpenModule(174,5795
CBOOL   NX_SDMMC_CloseModule(202,6836
CBOOL   NX_SDMMC_CheckBusy(227,7747
CBOOL   NX_SDMMC_CanPowerDown(245,8434
S32     NX_SDMMC_GetInterruptNumber(266,9057
void    NX_SDMMC_SetInterruptEnable(283,9787
CBOOL   NX_SDMMC_GetInterruptEnable(309,10823
CBOOL   NX_SDMMC_GetInterruptPending(328,11820
void    NX_SDMMC_ClearInterruptPending(343,12440
void    NX_SDMMC_SetInterruptEnableAll(359,13096
CBOOL   NX_SDMMC_GetInterruptEnableAll(379,13822
CBOOL   NX_SDMMC_GetInterruptPendingAll(401,14746
void    NX_SDMMC_ClearInterruptPendingAll(418,15239
S32     NX_SDMMC_GetInterruptPendingNumber(434,15957
void    NX_SDMMC_SetInterruptEnable32 468,16973
U32 NX_SDMMC_GetInterruptEnable32 484,17681
U32 NX_SDMMC_GetInterruptPending32 500,18346
void    NX_SDMMC_ClearInterruptPending32(516,18993
U32     NX_SDMMC_GetClockNumber(535,19711
U32     NX_SDMMC_GetResetNumber(555,20224
void    NX_SDMMC_SetPowerEnable(572,20686
CBOOL   NX_SDMMC_GetPowerEnable(589,21166
void    NX_SDMMC_AbortReadData(605,21800
void    NX_SDMMC_SendIRQResponse(631,22824
void    NX_SDMMC_SetReadWait(658,23920
void    NX_SDMMC_ResetDMAC(690,25141
void    NX_SDMMC_SetDMAMode(718,26097
void NX_SDMMC_SetUseInternalDMAC(736,26664
CBOOL   NX_SDMMC_IsDMAReq(761,27537
CBOOL   NX_SDMMC_IsDMAAck(779,28216
CBOOL   NX_SDMMC_IsResetDMAC(790,28589
void    NX_SDMMC_ResetFIFO(818,29744
CBOOL   NX_SDMMC_IsResetFIFO(844,30619
void    NX_SDMMC_ResetController(872,31773
CBOOL   NX_SDMMC_IsResetController(898,32672
void    NX_SDMMC_SetClockSource(979,36057
NX_SDMMC_CLOCK_SOURCE    NX_SDMMC_GetClockSource(988,36375
void    NX_SDMMC_SetOutputClockDivider(997,36689
U32     NX_SDMMC_GetOutputClockDivider(1016,37575
void    NX_SDMMC_SetLowPowerClockMode(1046,39003
CBOOL   NX_SDMMC_GetLowPowerClockMode(1073,40087
void    NX_SDMMC_SetOutputClockEnable(1097,41218
CBOOL   NX_SDMMC_GetOutputClockEnable(1124,42282
void    NX_SDMMC_SetDriveClockShiftPhase(1144,43122
NX_SDMMC_CLKSHIFT   NX_SDMMC_GetDriveClockShiftPhase(1166,43974
void    NX_SDMMC_SetSampleClockShiftPhase(1177,44400
NX_SDMMC_CLKSHIFT   NX_SDMMC_GetSampleClockShiftPhase(1199,45253
void    NX_SDMMC_SetDriveClockDelay(1210,45680
U32     NX_SDMMC_GetDriveClockDelay(1229,46300
void    NX_SDMMC_SetSampleClockDelay(1240,46690
U32     NX_SDMMC_GetSampleClockDelay(1259,47311
void    NX_SDMMC_SetDataTimeOut(1303,49492
U32     NX_SDMMC_GetDataTimeOut(1328,50324
void    NX_SDMMC_SetResponseTimeOut(1353,51440
U32     NX_SDMMC_GetResponseTimeOut(1378,52282
void    NX_SDMMC_SetDataBusWidth(1399,53072
U32     NX_SDMMC_GetDataBusWidth(1415,53607
void    NX_SDMMC_SetBlockSize(1433,54317
U32     NX_SDMMC_GetBlockSize(1448,54858
void    NX_SDMMC_SetByteCount(1467,55717
U32     NX_SDMMC_GetByteCount(1482,56223
void    NX_SDMMC_SetCommandArgument(1496,56716
void    NX_SDMMC_SetCommand(1525,58115
void    NX_SDMMC_StartCommand(1548,58986
CBOOL   NX_SDMMC_IsCommandBusy(1582,60716
U32     NX_SDMMC_GetShortResponse(1598,61263
void    NX_SDMMC_GetLongResponse(1614,61869
U32     NX_SDMMC_GetAutoStopResponse(1647,63168
U32     NX_SDMMC_GetResponseIndex(1661,63686
void    NX_SDMMC_SetFIFORxThreshold(1694,65527
U32     NX_SDMMC_GetFIFORxThreshold(1719,66416
void    NX_SDMMC_SetFIFOTxThreshold(1750,68100
U32     NX_SDMMC_GetFIFOTxThreshold(1775,69015
U32     NX_SDMMC_GetFIFOCount(1792,69614
CBOOL   NX_SDMMC_IsFIFOFull(1810,70270
CBOOL   NX_SDMMC_IsFIFOEmpty(1828,70919
CBOOL   NX_SDMMC_IsFIFOTxThreshold(1848,71773
CBOOL   NX_SDMMC_IsFIFORxThreshold(1868,72616
U32     NX_SDMMC_GetDataTransferSize(1885,73265
U32     NX_SDMMC_GetFIFOTransferSize(1899,73789
void    NX_SDMMC_SetData(1917,74571
U32     NX_SDMMC_GetData(1934,75309
void    NX_SDMMC_SetData32(1953,76162
void    NX_SDMMC_GetData32(1989,77586
volatile U32*   NX_SDMMC_GetDataPointer(2027,78966
CBOOL   NX_SDMMC_MakeBIU(2039,79403
void    NX_SDMMC_GetDataBIU(2082,80511
void    NX_SDMMC_SetDataBIU(2091,80830
void NX_SDMMC_PollDemand(2100,81134
void NX_SDMMC_SetDMACStatus(2108,81380
U32 NX_SDMMC_GetDMACStatus(2116,81647
void NX_SDMMC_SetDMACIntEnable(2124,81897
U32 NX_SDMMC_GetDMACIntEnable(2132,82169
CBOOL NX_SDMMC_GetDMACResetStatus(2140,82424
void NX_SDMMC_SetDMACBurstLength(2148,82698
void NX_SDMMC_SetIDMACEnable(2196,83934
CBOOL NX_SDMMC_GetIDMACEnable(2213,84452
void NX_SDMMC_SetDescSkipLen(2221,84724
U32 NX_SDMMC_GetDescSkipLen(2238,85228
void NX_SDMMC_ResetIDMAC(2246,85492
CBOOL NX_SDMMC_IsResetIDMAC(2261,85913
void NX_SDMMC_SetDebounce(2269,86178
U32 NX_SDMMC_GetDebounce(2278,86492
CBOOL NX_SDMMC_IsIDMACSupported(2286,86754
void    NX_SDMMC_SetCardVoltage(2311,87525
U32     NX_SDMMC_GetCardVoltage(2329,88104
CBOOL   NX_SDMMC_IsDataTransferBusy(2346,88752
CBOOL   NX_SDMMC_IsCardDataBusy(2366,89531
CBOOL   NX_SDMMC_IsCardPresent(2394,90861
void    NX_SDMMC_SetDDRMode(2412,91505
CBOOL   NX_SDMMC_GetDDRMode(2429,92030
void    NX_SDMMC_SetVoltageMode(2437,92304
CBOOL   NX_SDMMC_GetVoltageMode(2454,92831
NX_SDMMC_CMDFSM NX_SDMMC_GetCommandFSM(2469,93369

test/usbread/device/prototype/module/nx_simio.c,1847
	struct NX_SIMIO_RegisterSet *pRegister;pRegister27,765
} __g_ModuleVariables[__g_ModuleVariables29,807
enum { MAX_NUMBER_OF_PARAMETERS 32,913
static U32 MES_SIMIO_ParameterStack[MES_SIMIO_ParameterStack33,953
CBOOL	NX_SIMIO_Initialize(44,1422
U32		NX_SIMIO_GetNumberOfModule(68,1855
U32		NX_SIMIO_GetPhysicalAddress(85,2464
U32		NX_SIMIO_GetSizeOfRegisterSet(105,3104
void	NX_SIMIO_SetBaseAddress(121,3667
void*	NX_SIMIO_GetBaseAddress(140,4362
CBOOL	NX_SIMIO_OpenModule(159,5076
CBOOL	NX_SIMIO_CloseModule(186,5950
CBOOL	NX_SIMIO_CheckBusy(205,6614
CBOOL	NX_SIMIO_CanPowerDown(224,7334
NX_SIMIO_PushParameters(239,7871
NX_SIMIO_PopParameters(255,8486
NX_SIMIO_PutString271,9078
NX_SIMIO_SetTimeOutValue293,9801
NX_SIMIO_DebugBreak(312,10409
NX_SIMIO_Exit(327,10908
NX_SIMIO_EOS(347,11559
NX_SIMIO_QueryPerformanceFrequency(366,12055
NX_SIMIO_QueryPerformanceCounter(386,12615
NX_SIMIO_FillMemory405,13168
NX_SIMIO_LoadHexFile431,13964
NX_SIMIO_SaveHexFile474,15169
NX_SIMIO_CompareMemory518,16530
NX_SIMIO_LoadImgFile549,17588
NX_SIMIO_SaveImgFile636,20731
NX_SIMIO_CompareImage701,23118
NX_SIMIO_LoadImgFileBin761,25174
NX_SIMIO_LoadTextHexFile868,28858
NX_SIMIO_SaveTextHexFile885,29301
NX_SIMIO_CompareTextMemory905,29849
NX_SIMIO_LoadTextImgFile924,30416
NX_SIMIO_SaveTextImgFile950,31201
NX_SIMIO_CompareTextImage976,31985
NX_SIMIO_SaveTextImgFileEx1002,32863
NX_SIMIO_CompareTextImageEx1029,33781
NX_SIMIO_SaveCodecStream1093,36046
NX_SIMIO_SaveCodecYUV1136,37260
NX_SIMIO_MEMCOPY1179,38468
NX_SIMIO_CMPBINFILE1220,39515
NX_SIMIO_LoadCodecYUV1265,40854
NX_SIMIO_LoadCodecStream1308,42074
NX_SIMIO_LoadCodecBitCode1351,43300
NX_SIMIO_TD_READ1395,44538
NX_SIMIO_TD_WRITE1414,44962
CBOOL NX_SIMIO_LoadImgFile_A8 1437,45657
void NX_SIMIO_SetWFI 1531,48691
CBOOL NX_SIMIO_GetEOS 1538,48849

test/usbread/device/prototype/module/nx_pmu.h,332
#define __NX_PMU_H__18,595
	struct	NX_PMU_RegisterSet35,959
		volatile U32 nISOLATE;37,989
		volatile U32 SCPRE;38,1050
		volatile U32 SCALL;39,1108
		volatile U32 SCALLACK;40,1172
		NX_PMU_POWER_SWITCH_ISOLATE	47,1291
		NX_PMU_POWER_SWITCH_SCPRE	48,1346
		NX_PMU_POWER_SWITCH_SCALL	49,1395
	}	NX_PMU_POWER_SWITCH;51,1449

test/usbread/device/prototype/module/nx_scaler.h,1242
#define __NX_SCALER_H__17,674
    struct NX_SCALER_RegisterSet32,1020
        volatile U32    SCRUNREG;34,1059
        volatile U32    SCCFGREG;35,1156
        volatile U32    SCINTREG;36,1253
        volatile U32    SCSRCADDREG;37,1345
        volatile U32    SCSRCSTRIDE;38,1442
        volatile U32    SCSRCSIZEREG;39,1538
        volatile U32    SCDESTADDREG0;40,1632
        volatile U32    SCDESTSTRIDE0;41,1734
        volatile U32    SCDESTADDREG1;42,1835
        volatile U32    SCDESTSTRIDE1;43,1937
        volatile U32    SCDESTSIZEREG;44,2038
        volatile U32    DELTAXREG;45,2137
        volatile U32    DELTAYREG;46,2227
        volatile U32    HVSOFTREG;47,2317
        volatile U32    CMDBUFADDR;48,2429
        volatile U32    CMDBUFCON;49,2535
        volatile U32    YVFILTER[YVFILTER50,2640
        volatile U32    __Reserved00[__Reserved0051,2701
        volatile S32    YHFILTER[YHFILTER52,2743
        NX_SCALER_INT_DONE 58,2885
        NX_SCALER_INT_CMD_PROC 59,2950
        NX_SCALER_MODE_NORMAL 75,3469
        NX_SCALER_MODE_NORMAL   = 0x00UL,x00UL75,3469
        NX_SCALER_MODE_CBCR 76,3535
        NX_SCALER_MODE_CBCR     = 0x01UL,x01UL76,3535
    }   NX_SCALER_MODE;77,3605

test/usbread/device/prototype/module/nx_mcus.c,4334
static	struct NX_MCUS_RegisterSet *__g_pRegister;__g_pRegister22,675
static inline U32	__NX_MCUS_NFCONTROL_RESET_BIT(24,726
CBOOL	NX_MCUS_Initialize(48,1447
U32		NX_MCUS_GetNumberOfModule(66,1767
U32		NX_MCUS_GetPhysicalAddress(79,2115
U32		NX_MCUS_GetSizeOfRegisterSet(94,2534
void	NX_MCUS_SetBaseAddress(105,2829
void*	NX_MCUS_GetBaseAddress(116,3149
CBOOL	NX_MCUS_OpenModule(127,3476
CBOOL	NX_MCUS_CloseModule(138,3789
CBOOL	NX_MCUS_CheckBusy(149,4093
S32		NX_MCUS_GetInterruptNumber(162,4429
void	NX_MCUS_SetInterruptEnable(177,4921
void	NX_MCUS_SetECCInterruptEnable(204,5631
CBOOL	NX_MCUS_GetInterruptEnable(240,6770
CBOOL	NX_MCUS_GetECCInterruptEnable(251,7046
CBOOL	NX_MCUS_GetInterruptPending(272,7748
void	NX_MCUS_ClearInterruptPending(291,8332
void	NX_MCUS_ClearECCInterruptPending(314,8897
void	NX_MCUS_SetInterruptEnableAll(345,9748
CBOOL	NX_MCUS_GetInterruptEnableAll(376,10708
CBOOL	NX_MCUS_GetInterruptPendingAll(396,11496
void	NX_MCUS_ClearInterruptPendingAll(420,12115
void	NX_MCUS_SetInterruptEnable32 451,13050
void	NX_MCUS_SetECCInterruptEnable32 475,13697
U32	NX_MCUS_GetInterruptEnable32 507,14696
U32	NX_MCUS_GetECCInterruptEnable32 517,14918
U32	NX_MCUS_GetInterruptPending32 535,15498
void	NX_MCUS_ClearInterruptPending32(553,16055
void	NX_MCUS_ClearECCInterruptPending32(575,16631
S32		NX_MCUS_GetInterruptPendingNumber(605,17560
NX_MCUS_SBUSID		NX_MCUS_GetISRAMCS(643,18774
NX_MCUS_SBUSID		NX_MCUS_GetIROMCS(664,19668
void	NX_MCUS_SetStaticBUSConfig689,21171
void	NX_MCUS_GetStaticBUSConfig852,27576
void	NX_MCUS_SetNANDBUSConfig965,31486
void	NX_MCUS_GetNANDBUSConfig1021,33106
void	NX_MCUS_SetNFType 1082,34825
NX_MCUS_NFTYPE	NX_MCUS_GetNFType 1109,35659
void	NX_MCUS_SetNFEXChannelEnable(1127,36248
CBOOL	NX_MCUS_GetNFEXChannelEnable 1155,37105
void	NX_MCUS_SetNFBank(1172,37604
U32		NX_MCUS_GetNFBank 1197,38294
void	NX_MCUS_SetNFCSEnable(1221,39256
CBOOL	NX_MCUS_GetNFCSEnable 1248,40049
CBOOL	NX_MCUS_IsNFReady 1269,40823
void	NX_MCUS_SetAutoResetEnable(1292,41686
CBOOL	NX_MCUS_GetAutoResetEnable(1319,42462
void	NX_MCUS_ResetNFECCBlock(1335,42873
void	NX_MCUS_SetECCMode(1358,43462
U32		NX_MCUS_GetECCMode(1382,44126
U32		NX_MCUS_GetNFWriteDataCount(1399,44614
U32		NX_MCUS_GetNFReadDataCount(1415,45058
CBOOL	NX_MCUS_IsNFError(1434,45736
CBOOL	NX_MCUS_IsNFReadEnd(1453,46381
CBOOL	NX_MCUS_IsNFWriteEnd(1472,47014
CBOOL	NX_MCUS_IsDecodeError(1483,47275
CBOOL	NX_MCUS_IsNFECCBusy(1493,47536
U32		NX_MCUS_GetNumOfError(1504,47794
void	NX_MCUS_LoadELP(1515,48053
void NX_MCUS_SetNFDecMode(1533,48454
NX_MCUS_DECMODE NX_MCUS_GetNFDecMode(1552,48911
void	NX_MCUS_RunECCEncDec(1563,49196
void	NX_MCUS_GetNFECC4(1587,49894
void	NX_MCUS_GetNFECC8(1608,50445
void	NX_MCUS_GetNFECC12(1627,50857
void	NX_MCUS_GetNFECC16(1650,51502
void	NX_MCUS_GetNFECC24(1678,52278
void	NX_MCUS_SetNFOriginECC4(1715,53424
void	NX_MCUS_SetNFOriginECC8(1738,54154
void	NX_MCUS_SetNFOriginECC12(1754,54496
void	NX_MCUS_SetNFOriginECC16(1780,55321
void	NX_MCUS_SetNFOriginECC24(1808,56197
void	NX_MCUS_SetNFOriginECC40(1833,56842
void	NX_MCUS_SetNFOriginECC60(1851,57213
void	NX_MCUS_GetNFECCOddSyndrome4(1874,57783
void	NX_MCUS_GetNFECCOddSyndrome8(1903,58727
void	NX_MCUS_GetNFECCOddSyndrome12(1939,60063
void	NX_MCUS_GetNFECCOddSyndrome16(1984,61795
void	NX_MCUS_GetNFECCOddSyndrome24(2037,63923
void NX_MCUS_SetNumOfELP(2102,66695
U32 NX_MCUS_GetNumOfELP(2122,67278
void	NX_MCUS_SetParityCount(2133,67528
U32		NX_MCUS_GetParityCount(2152,68106
void	NX_MCUS_SetNANDRWDataNum(2163,68358
U32		NX_MCUS_GetNANDRWDataNum(2182,68872
void	NX_MCUS_SetNANDECCAutoMode(2193,69130
void	NX_MCUS_SetELP4(2209,69599
void	NX_MCUS_SetELP8(2226,70070
void	NX_MCUS_SetELP12(2249,70789
void	NX_MCUS_SetELP16(2279,71760
void	NX_MCUS_SetELP24(2314,72982
void	NX_MCUS_GetErrLoc4(2361,74710
void	NX_MCUS_GetErrLoc8(2378,75224
void	NX_MCUS_GetErrLoc12(2401,76040
void	NX_MCUS_GetErrLoc16(2430,77152
void	NX_MCUS_GetErrLoc24(2466,78561
void	NX_MCUS_GetErrLoc40(2484,78983
void	NX_MCUS_GetErrLoc60(2502,79405
void 	NX_MCUS_WriteNANDAddress	2520,79827
void 	NX_MCUS_WriteNANDCommand	2524,79923
void 	NX_MCUS_WriteNANDData	2528,80019
U32  	NX_MCUS_ReadNANDData	2532,80103
void NX_MCUS_SetNANDECCCONFIG(2566,81227
U32 NX_MCUS_GetErrorPos(2577,81566

test/usbread/device/prototype/module/nx_usb20host.c,3693
static	NX_USB20HOST_RegisterSet *__g_pRegister[__g_pRegister20,605
static	NX_USB20HOST_OHCI_RegisterSet *__g_pOhciRegister[__g_pOhciRegister21,681
static	NX_USB20HOST_APB_RegisterSet *__g_pApbRegister[__g_pApbRegister22,741
CBOOL	NX_USB20HOST_Initialize(37,1285
U32		NX_USB20HOST_GetNumberOfModule(61,1803
U32		NX_USB20HOST_GetSizeOfRegisterSet(71,2069
void	NX_USB20HOST_SetBaseAddress(82,2367
void*	NX_USB20HOST_GetBaseAddress(96,3010
U32		NX_USB20HOST_GetPhysicalAddress(109,3431
CBOOL	NX_USB20HOST_OpenModule(124,4089
CBOOL	NX_USB20HOST_CloseModule(138,4553
CBOOL	NX_USB20HOST_CheckBusy(152,5008
U32 NX_USB20HOST_GetClockNumber 169,5619
U32 NX_USB20HOST_GetResetNumber 186,6163
U32 NX_USB20HOST_GetNumberOfPADMode 207,6860
void NX_PAD_SetPadFunctionEnable(213,6977
U32 NX_USB20HOST_EnablePAD 229,7433
void SetHCCAPBASE 259,8594
void SetHCSPARAMS 264,8680
void SetHCCPARAMS 269,8766
void SetUSBCMD 274,8852
void SetUSBSTS 279,8926
void SetUSBINTR 284,9000
void SetFRINDEX 289,9078
void SetCTRLDSSEGMENT 294,9156
void SetPERIODICLISTBASE(299,9258
void SetASYNCLISTADDR 304,9371
void SetCONFIGFLAG 309,9473
void SetPORTSC 314,9563
void SetINSNREG00 319,9637
void SetINSNREG01 324,9723
void SetINSNREG02 329,9809
void SetINSNREG03 334,9895
void SetINSNREG04 339,9981
void SetINSNREG05 344,10067
void SetINSNREG06 348,10152
void SetINSNREG07 352,10227
void SetINSNREG08 356,10302
U32 GetHCCAPBASE 364,10564
U32 GetHCSPARAMS 369,10633
U32 GetHCCPARAMS 374,10702
U32 GetUSBCMD 379,10771
U32 GetUSBSTS 384,10834
U32 GetUSBINTR 389,10897
U32 GetFRINDEX 394,10962
U32 GetCTRLDSSEGMENT 399,11027
U32 GetPERIODICLISTBASE	404,11104
U32 GetASYNCLISTADDR 409,11187
U32 GetCONFIGFLAG(414,11264
U32 GetPORTSC 419,11334
U32 GetINSNREG00 424,11397
U32 GetINSNREG01 429,11466
U32 GetINSNREG02 434,11535
U32 GetINSNREG03 439,11604
U32 GetINSNREG04 444,11673
U32 GetINSNREG05 449,11742
U32 GetINSNREG06 453,11810
U32 GetINSNREG07 457,11878
U32 GetINSNREG08 461,11946
    void SetHcRevision	468,12017
    void SetHcControl 469,12103
    void SetHcCommandStatus 470,12206
    void SetHcInterruptStatus 471,12309
    void SetHcInterruptEnable 472,12412
    void SetHcInterruptDisable 473,12515
    void SetHcHCCA 474,12618
    void SetHcPeriodCurrentED 475,12721
    void SetHcControlHeadED 476,12824
    void SetHcControlCurrentED 477,12927
    void SetHcBulkHeadED 478,13030
    void SetHcBulkCurrentED 479,13133
    void SetHcDoneHead 480,13236
    void SetHcFmInterval 481,13339
    void SetHcFmRemaining 482,13442
    void SetHcFmNumber 483,13545
    void SetHcPeriodicStart 484,13648
    void SetHcLSThreshold 485,13751
    void SetHcRhDescriptorA 486,13854
    void SetHcRhDescriptorB 487,13957
    void SetHcRhStatus 488,14060
    void SetHcRhPortStatus 489,14163
    U32 GetHcRevision	492,14268
    U32 GetHcControl 493,14348
    U32 GetHcCommandStatus 494,14448
    U32 GetHcInterruptStatus 495,14548
    U32 GetHcInterruptEnable 496,14648
    U32 GetHcInterruptDisable 497,14748
    U32 GetHcHCCA 498,14848
    U32 GetHcPeriodCurrentED 499,14948
    U32 GetHcControlHeadED 500,15048
    U32 GetHcControlCurrentED 501,15148
    U32 GetHcBulkHeadED 502,15248
    U32 GetHcBulkCurrentED 503,15348
    U32 GetHcDoneHead 504,15448
    U32 GetHcFmInterval 505,15548
    U32 GetHcFmRemaining 506,15648
    U32 GetHcFmNumber 507,15748
    U32 GetHcPeriodicStart 508,15848
    U32 GetHcLSThreshold 509,15948
    U32 GetHcRhDescriptorA 510,16048
    U32 GetHcRhDescriptorB 511,16148
    U32 GetHcRhStatus 512,16248
    U32 GetHcRhPortStatus 513,16348
    void SetAPB00(515,16449
    U32 GetAPB00 516,16528

test/usbread/device/prototype/module/nx_resconv.h,1067
#define __NX_RESCONV_H__18,569
#define 	NUMBER_OF_RESCONV_MODULE 38,897
    volatile U32 ADDR_RC_REG00;44,1144
    volatile U32 ADDR_RC_REG01;45,1192
    volatile U32 ADDR_RC_REG02;46,1240
    volatile U32 ADDR_RC_REG03;47,1288
    volatile U32 ADDR_RC_REG04;48,1336
    volatile U32 ADDR_RC_REG05;49,1384
    volatile U32 ADDR_RC_REG06;50,1432
    volatile U32 ADDR_RC_REG07;51,1480
    volatile U32 ADDR_RC_REG08;52,1528
    volatile U32 ADDR_RC_REG09;53,1576
    volatile U32 ADDR_RC_REG10;54,1624
    volatile U32 ADDR_RC_REG11;55,1672
    volatile U32 ADDR_RC_REG12;56,1720
	volatile U32 _Reserved0[_Reserved057,1768
    volatile U32 ADDR_RC_YVFILTER[ADDR_RC_YVFILTER58,1811
	volatile U32 _Reserved1[_Reserved159,1861
    volatile U32 ADDR_RC_YHFILTER[ADDR_RC_YHFILTER60,1903
} NX_RESCONV_RegisterSet;61,1943
    NX_RESCONV_INT_TEST0 107,3618
    NX_RESCONV_INT_TEST1 108,3669
    NX_RESCONV_INT_TEST2 109,3720
} NX_RESCONV_INT;110,3771
    NX_RESCONV_DMA_TXDMA 164,6309
    NX_RESCONV_DMA_RXDMA 165,6355
} NX_RESCONV_DMA;166,6401

test/usbread/device/prototype/module/nx_deinterlace.c,5841
static  struct  NX_DEINTERLACE_RegisterSet *__g_pRegister __g_pRegister20,646
CBOOL   NX_DEINTERLACE_Initialize(31,1150
U32     NX_DEINTERLACE_GetNumberOfModule(51,1558
U32     NX_DEINTERLACE_GetPhysicalAddress(63,1931
U32     NX_DEINTERLACE_GetSizeOfRegisterSet(73,2230
void    NX_DEINTERLACE_SetBaseAddress(84,2556
void*    NX_DEINTERLACE_GetBaseAddress(96,2909
CBOOL   NX_DEINTERLACE_OpenModule(107,3275
CBOOL   NX_DEINTERLACE_CloseModule(198,6764
CBOOL   NX_DEINTERLACE_CheckBusy(289,10244
CBOOL   NX_DEINTERLACE_CanPowerDown(308,10834
S32     NX_DEINTERLACE_GetInterruptNumber(320,11192
void    NX_DEINTERLACE_SetInterruptEnable(333,11672
CBOOL   NX_DEINTERLACE_GetInterruptEnable(360,12555
void    NX_DEINTERLACE_SetInterruptEnable32(378,13390
U32     NX_DEINTERLACE_GetInterruptEnable32(399,14233
CBOOL   NX_DEINTERLACE_GetInterruptPending(415,14772
U32     NX_DEINTERLACE_GetInterruptPending32(434,15528
void    NX_DEINTERLACE_ClearInterruptPending(449,15958
void    NX_DEINTERLACE_ClearInterruptPending32(468,16760
void    NX_DEINTERLACE_SetInterruptEnableAll(484,17359
CBOOL   NX_DEINTERLACE_GetInterruptEnableAll(509,18113
CBOOL   NX_DEINTERLACE_GetInterruptPendingAll(529,18658
void    NX_DEINTERLACE_ClearInterruptPendingAll(548,19063
S32     NX_DEINTERLACE_GetInterruptPendingNumber(564,19595
void    NX_DEINTERLACE_SetClockPClkMode(600,20816
NX_PCLKMODE NX_DEINTERLACE_GetClockPClkMode(634,21660
void NX_DEINTERLACE_SetClockBClkMode(661,22703
NX_BCLKMODE NX_DEINTERLACE_GetClockBClkMode(691,23543
U32         NX_DEINTERLACE_GetClockNumber(713,24099
U32         NX_DEINTERLACE_GetResetNumber(724,24332
void    NX_DEINTERLACE_SetASParameter(743,24949
void    NX_DEINTERLACE_GetASParameter(762,25566
void    NX_DEINTERLACE_SetMDSADParameter(785,26292
void    NX_DEINTERLACE_GetMDSADParameter(804,26921
void    NX_DEINTERLACE_SetMIParameter(827,27645
void    NX_DEINTERLACE_GetMIParameter(846,28268
void    NX_DEINTERLACE_SetYSParameter(869,28987
void    NX_DEINTERLACE_GetYSParameter(888,29589
void    NX_DEINTERLACE_SetBLENDParameter(910,30225
void    NX_DEINTERLACE_GetBLENDParameter(925,30673
void    NX_DEINTERLACE_SetCRFieldInfo1000,32706
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetCRFieldInfo(1032,33525
void    NX_DEINTERLACE_SetCBFieldInfo1049,34019
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetCBFieldInfo(1081,34842
void    NX_DEINTERLACE_SetYFieldInfo1098,35333
NX_DEINTERLACE_FIELD    NX_DEINTERLACE_GetYFieldInfo(1131,36150
void    NX_DEINTERLACE_SetYCBCRField1149,36768
void    NX_DEINTERLACE_SetLRMask(1186,37955
void    NX_DEINTERLACE_SetBufferPowerOn(1210,38799
CBOOL   NX_DEINTERLACE_GetBufferPowerOn(1224,39203
void    NX_DEINTERLACE_SetBufferPowerSleep(1238,39610
CBOOL   NX_DEINTERLACE_GetBufferPowerSleep(1267,40476
void    NX_DEINTERLACE_SetCREnable1287,40925
CBOOL   NX_DEINTERLACE_GetCREnable(1321,41736
void    NX_DEINTERLACE_SetCBEnable1339,42202
CBOOL   NX_DEINTERLACE_GetCBEnable(1373,43024
void    NX_DEINTERLACE_SetYEnable1391,43486
CBOOL   NX_DEINTERLACE_GetYEnable(1425,44305
void    NX_DEINTERLACE_SetYCBCREnable1445,44919
CBOOL   NX_DEINTERLACE_IsCRBusy(1484,45961
CBOOL   NX_DEINTERLACE_IsCBBusy(1502,46428
CBOOL   NX_DEINTERLACE_IsYBusy(1520,46892
CBOOL   NX_DEINTERLACE_IsDeinterlaceBusy(1538,47398
void    NX_DEINTERLACE_IsDeinterlaceSwReset(1553,47866
void    NX_DEINTERLACE_DeinterlaceStart(1570,48289
void    NX_DEINTERLACE_DeinterlaceStop(1596,48952
void    NX_DEINTERLACE_SetYSrcImageSize1625,49768
void    NX_DEINTERLACE_SetYSrcAddrPrev1653,50524
void    NX_DEINTERLACE_SetYSrcAddrCurr1670,51018
void    NX_DEINTERLACE_SetYSrcAddrNext1687,51508
void    NX_DEINTERLACE_SetYSrcStride1707,52166
void    NX_DEINTERLACE_SetYSrcControl1738,53140
void    NX_DEINTERLACE_SetYDestAddrDIT1770,54145
void    NX_DEINTERLACE_SetYDestAddrFil1789,54682
void    NX_DEINTERLACE_SetYDestStride1808,55248
U32     NX_DEINTERLACE_GetYSrcImageSize(1828,55847
U32     NX_DEINTERLACE_GetYSrcAddrPrev 1841,56191
U32     NX_DEINTERLACE_GetYSrcAddrCurr 1853,56533
U32     NX_DEINTERLACE_GetYSrcAddrNext 1865,56869
U32     NX_DEINTERLACE_GetYSrcStride 1880,57359
U32     NX_DEINTERLACE_GetYDestAddrDIT 1893,57723
U32     NX_DEINTERLACE_GetYDestAddrFil 1906,58082
U32     NX_DEINTERLACE_GetYDestStride 1919,58433
void    NX_DEINTERLACE_SetCBSrcImageSize1938,59029
void    NX_DEINTERLACE_SetCBSrcAddrCurr1965,59793
void    NX_DEINTERLACE_SetCBSrcStride1986,60467
void    NX_DEINTERLACE_SetCBSrcControl2016,61338
void    NX_DEINTERLACE_SetCBDestAddrDIT2048,62347
void    NX_DEINTERLACE_SetCBDestAddrFil2068,62939
void    NX_DEINTERLACE_SetCBDestStride2087,63505
U32     NX_DEINTERLACE_GetCBSrcImageSize(2108,64116
U32     NX_DEINTERLACE_GetCBSrcAddrCurr 2120,64461
U32     NX_DEINTERLACE_GetCBSrcStride 2134,64954
U32     NX_DEINTERLACE_GetCBDestAddrDIT 2147,65322
U32     NX_DEINTERLACE_GetCBDestAddrFil 2160,65685
U32     NX_DEINTERLACE_GetCBDestStride 2173,66039
void    NX_DEINTERLACE_SetCRSrcImageSize2192,66628
void    NX_DEINTERLACE_SetCRSrcAddrCurr2219,67384
void    NX_DEINTERLACE_SetCRSrcStride2239,68063
void    NX_DEINTERLACE_SetCRSrcControl2269,68933
void    NX_DEINTERLACE_SetCRDestAddrDIT2301,69943
void    NX_DEINTERLACE_SetCRDestAddrFil2320,70487
void    NX_DEINTERLACE_SetCRDestStride2339,71053
U32     NX_DEINTERLACE_GetCRSrcImageSize(2359,71662
U32     NX_DEINTERLACE_GetCRSrcAddrCurr 2372,72055
U32     NX_DEINTERLACE_GetCRSrcStride 2386,72548
U32     NX_DEINTERLACE_GetCRDestAddrDIT 2400,72964
U32     NX_DEINTERLACE_GetCRDestAddrFil 2413,73327
U32     NX_DEINTERLACE_GetCRDestStride 2427,73728
void    NX_DEINTERLACE_CmdBufStart 2437,74071
void    NX_DEINTERLACE_CmdBufStop 2445,74257
void    NX_DEINTERLACE_SetCmdBufAddr 2453,74443
U32     NX_DEINTERLACE_GetCmdBufAddr 2461,74655

test/usbread/device/prototype/module/nx_dualdisplay.h,3446
#define __NX_DUALDISPLAY_H__29,852
#define NUMBER_OF_MLC_MODULE 54,1510
#define NUMBER_OF_DPC_MODULE 55,1541
#define PHY_BASEADDR_MLC0_MODULE	57,1573
#define PHY_BASEADDR_MLC1_MODULE	58,1650
#define PHY_BASEADDR_DPC0_MODULE	60,1728
#define PHY_BASEADDR_DPC1_MODULE	61,1805
#define PADINDEX_OF_DPC0_o_nCS 70,1890
#define PADINDEX_OF_DPC0_o_nRD 71,1953
#define PADINDEX_OF_DPC0_o_RS 72,2016
#define PADINDEX_OF_DPC0_o_nWR 73,2078
#define PADINDEX_OF_DPC0_PADPrimVCLK 75,2142
#define PADINDEX_OF_DPC0_o_PrimPADnHSync 76,2219
#define PADINDEX_OF_DPC0_o_PrimPADnVSync 77,2300
#define PADINDEX_OF_DPC0_o_PrimPADDE 78,2381
#define PADINDEX_OF_DPC0_PrimPADRGB24_0_ 80,2459
#define PADINDEX_OF_DPC0_PrimPADRGB24_1_ 81,2541
#define PADINDEX_OF_DPC0_PrimPADRGB24_2_ 82,2623
#define PADINDEX_OF_DPC0_PrimPADRGB24_3_ 83,2705
#define PADINDEX_OF_DPC0_PrimPADRGB24_4_ 84,2787
#define PADINDEX_OF_DPC0_PrimPADRGB24_5_ 85,2869
#define PADINDEX_OF_DPC0_PrimPADRGB24_6_ 86,2951
#define PADINDEX_OF_DPC0_PrimPADRGB24_7_ 87,3033
#define PADINDEX_OF_DPC0_PrimPADRGB24_8_ 88,3115
#define PADINDEX_OF_DPC0_PrimPADRGB24_9_ 89,3197
#define PADINDEX_OF_DPC0_PrimPADRGB24_10_ 90,3279
#define PADINDEX_OF_DPC0_PrimPADRGB24_11_ 91,3362
#define PADINDEX_OF_DPC0_PrimPADRGB24_12_ 92,3445
#define PADINDEX_OF_DPC0_PrimPADRGB24_13_ 93,3528
#define PADINDEX_OF_DPC0_PrimPADRGB24_14_ 94,3611
#define PADINDEX_OF_DPC0_PrimPADRGB24_15_ 95,3694
#define PADINDEX_OF_DPC0_PrimPADRGB24_16_ 96,3777
#define PADINDEX_OF_DPC0_PrimPADRGB24_17_ 97,3860
#define PADINDEX_OF_DPC0_PrimPADRGB24_18_ 98,3943
#define PADINDEX_OF_DPC0_PrimPADRGB24_19_ 99,4026
#define PADINDEX_OF_DPC0_PrimPADRGB24_20_ 100,4109
#define PADINDEX_OF_DPC0_PrimPADRGB24_21_ 101,4192
#define PADINDEX_OF_DPC0_PrimPADRGB24_22_ 102,4275
#define PADINDEX_OF_DPC0_PrimPADRGB24_23_ 103,4358
#define PADINDEX_OF_DPC1_o_nCS 106,4443
#define PADINDEX_OF_DPC1_o_nRD 107,4485
#define PADINDEX_OF_DPC1_o_RS 108,4527
#define PADINDEX_OF_DPC1_o_nWR 109,4569
#define PADINDEX_OF_DPC1_PADPrimVCLK 111,4612
#define PADINDEX_OF_DPC1_o_PrimPADnHSync 112,4692
#define PADINDEX_OF_DPC1_o_PrimPADnVSync 113,4776
#define PADINDEX_OF_DPC1_o_PrimPADDE 114,4860
#define PADINDEX_OF_DPC1_PrimPADRGB24_0_ 116,4941
#define PADINDEX_OF_DPC1_PrimPADRGB24_1_ 117,5025
#define PADINDEX_OF_DPC1_PrimPADRGB24_2_ 118,5109
#define PADINDEX_OF_DPC1_PrimPADRGB24_3_ 119,5193
#define PADINDEX_OF_DPC1_PrimPADRGB24_4_ 120,5277
#define PADINDEX_OF_DPC1_PrimPADRGB24_5_ 121,5361
#define PADINDEX_OF_DPC1_PrimPADRGB24_6_ 122,5445
#define PADINDEX_OF_DPC1_PrimPADRGB24_7_ 123,5529
#define PADINDEX_OF_DPC1_PrimPADRGB24_8_ 124,5613
#define PADINDEX_OF_DPC1_PrimPADRGB24_9_ 125,5697
#define PADINDEX_OF_DPC1_PrimPADRGB24_10_ 126,5781
#define PADINDEX_OF_DPC1_PrimPADRGB24_11_ 127,5866
#define PADINDEX_OF_DPC1_PrimPADRGB24_12_ 128,5951
#define PADINDEX_OF_DPC1_PrimPADRGB24_13_ 129,6036
#define PADINDEX_OF_DPC1_PrimPADRGB24_14_ 130,6121
#define PADINDEX_OF_DPC1_PrimPADRGB24_15_ 131,6206
#define PADINDEX_OF_DPC1_PrimPADRGB24_16_ 132,6291
#define PADINDEX_OF_DPC1_PrimPADRGB24_17_ 133,6376
#define PADINDEX_OF_DPC1_PrimPADRGB24_18_ 134,6461
#define PADINDEX_OF_DPC1_PrimPADRGB24_19_ 135,6546
#define PADINDEX_OF_DPC1_PrimPADRGB24_20_ 136,6631
#define PADINDEX_OF_DPC1_PrimPADRGB24_21_ 137,6716
#define PADINDEX_OF_DPC1_PrimPADRGB24_22_ 138,6801
#define PADINDEX_OF_DPC1_PrimPADRGB24_23_ 139,6886

test/usbread/device/prototype/module/nx_lcdif.h,3336
#define __NX_LCDINTERFACE_H__19,598
	volatile U32 DISPCNTL0;40,1018
	volatile U32 DISPCNTL1;41,1054
	volatile U32 DISPDELYCNT0;42,1090
	volatile U32 _Reserved0;43,1126
	volatile U32 DISPPADLOC0;44,1162
	volatile U32 DISPPADLOC1;45,1198
	volatile U32 DISPPADLOC2;46,1234
	volatile U32 DISPPADLOC3;47,1270
	volatile U32 DISPRGBMASK;48,1306
	volatile U32 _Reserved1[_Reserved149,1342
	volatile U32 I80DATARW;50,1391
	volatile U32 I80REGRW;51,1427
	volatile U32 I80TIMING;52,1463
	volatile U32 I80POLCTRL;53,1499
	volatile U32 DISPCMDBUFCTRL0;54,1525
	volatile U32 DISPCMDBUFDATA;55,1556
	volatile U32 DISPSOURCESEL;56,1586
} NX_LCDINTERFACE_RegisterSet;62,1880
#define __DEF__NX_DISPLAYTOP_RESET__91,3058
    NX_DISPLAYTOP_RESET_nRST 94,3110
    NX_DISPLAYTOP_RESET_Disp0RESETN 95,3171
    NX_DISPLAYTOP_RESET_Disp1RESETN 96,3235
    NX_DISPLAYTOP_RESET_ResConvRESETN 97,3299
    NX_DISPLAYTOP_RESET_LCDIFRESETN 98,3365
    NX_DISPLAYTOP_RESET_InterConvRESETN	99,3429
    NX_DISPLAYTOP_RESET_HDMIRESETN 100,3496
} NX_DISPLAYTOP_RESET;101,3560
#define __DEF__NX_LCDINTERFACE_PADCLK130,4502
	NX_LCDINTERFACE_PADCLK_VCLK	133,4555
	NX_LCDINTERFACE_PADCLK_VCLK			= 0UL,UL133,4555
	NX_LCDINTERFACE_PADCLK_VCLK2	134,4603
	NX_LCDINTERFACE_PADCLK_VCLK2		= 1UL,UL134,4603
	NX_LCDINTERFACE_PADCLK_VCLK3	135,4652
	NX_LCDINTERFACE_PADCLK_VCLK3		= 2UL	UL135,4652
}	NX_LCDINTERFACE_PADCLK;137,4701
#define __DEF__NX_LCDINTERFACE_FORMAT141,4773
	NX_LCDINTERFACE_FORMAT_RGB555	146,4908
	NX_LCDINTERFACE_FORMAT_RGB555		= 0UL,UL146,4908
	NX_LCDINTERFACE_FORMAT_RGB565	147,4966
	NX_LCDINTERFACE_FORMAT_RGB565		= 1UL,UL147,4966
	NX_LCDINTERFACE_FORMAT_RGB666	148,5024
	NX_LCDINTERFACE_FORMAT_RGB666		= 2UL,UL148,5024
	NX_LCDINTERFACE_FORMAT_RGB888	149,5082
	NX_LCDINTERFACE_FORMAT_RGB888		= 3UL,UL149,5082
	NX_LCDINTERFACE_FORMAT_MRGB565	150,5140
	NX_LCDINTERFACE_FORMAT_MRGB565		= 4UL,UL150,5140
	NX_LCDINTERFACE_FORMAT_SRGB888	151,5200
	NX_LCDINTERFACE_FORMAT_SRGB888		= 5UL,UL151,5200
	NX_LCDINTERFACE_FORMAT_SRGBD8888	152,5260
	NX_LCDINTERFACE_FORMAT_SRGBD8888	= 6UL,UL152,5260
	NX_LCDINTERFACE_FORMAT_RGB565_I80 153,5323
	NX_LCDINTERFACE_FORMAT_RGB565_I80   = 7UL,UL153,5323
}	NX_LCDINTERFACE_FORMAT;155,5396
#define __DEF__NX_LCDINTERFACE_SERIAL_FORMAT159,5475
	NX_LCDINTERFACE_SERIAL_FORMAT_RGB	164,5617
	NX_LCDINTERFACE_SERIAL_FORMAT_RGB	= 0UL,UL164,5617
	NX_LCDINTERFACE_SERIAL_FORMAT_MRGB	165,5684
	NX_LCDINTERFACE_SERIAL_FORMAT_MRGB	= 1UL,UL165,5684
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB3	166,5752
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB3	= 2UL,UL166,5752
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB4	167,5821
	NX_LCDINTERFACE_SERIAL_FORMAT_SRGB4	= 3UL,UL167,5821
}	NX_LCDINTERFACE_SERIAL_FORMAT;168,5890
#define __DEF__NX_LCDINTERFACE_DITHER173,5970
	NX_LCDINTERFACE_DITHER_BYPASS	176,6023
	NX_LCDINTERFACE_DITHER_BYPASS	= 0UL,UL176,6023
	NX_LCDINTERFACE_DITHER_4BIT	177,6079
	NX_LCDINTERFACE_DITHER_4BIT		= 1UL,UL177,6079
	NX_LCDINTERFACE_DITHER_5BIT	178,6142
	NX_LCDINTERFACE_DITHER_5BIT		= 2UL,UL178,6142
	NX_LCDINTERFACE_DITHER_6BIT	179,6205
	NX_LCDINTERFACE_DITHER_6BIT		= 3UL	UL179,6205
}	NX_LCDINTERFACE_DITHER;181,6268
 NX_LCDIF_PADPixelCLKxN 259,9069
 NX_LCDIF_PADPixelCLK 260,9098
 NX_LCDIF_PixelCLKxN_DIV2 261,9125
}PADCLK_SELECT;PADCLK_SELECT262,9199

test/usbread/device/prototype/module/nx_mpegtsi.h,577
#define __NX_MPEGTSI_H__19,580
    struct  NX_MPEGTSI_RegisterSet33,917
        volatile U32 CAP_CTRL[CAP_CTRL35,958
        volatile U32 CPU_WRDATA;37,1122
        volatile U32 CPU_WRADDR;38,1200
        volatile U32 CAP_DATA[CAP_DATA39,1281
        volatile U32 TSP_INDATA;41,1439
        volatile U32 TSP_OUTDATA;42,1521
        volatile U32 CTRL0;43,1604
        volatile U32 IDMAEN;44,1683
        volatile U32 IDMARUN;45,1774
        volatile U32 IDMAINT;46,1867
        volatile U32 IDMAADDR[IDMAADDR47,1961
        volatile U32 IDMALEN[IDMALEN48,2053

test/usbread/device/prototype/module/nx_usb20otg.h,8073
#define __NX_USB20OTG_H__18,581
	volatile U32	GOTGCTL 36,992
	volatile U32	GOTGINT 37,1037
	volatile U32	GAHBCFG 38,1086
	volatile U32	GUSBCFG 39,1135
	volatile U32	GRSTCTL 40,1184
	volatile U32	GINTSTS 41,1233
	volatile U32	GINTMSK 42,1282
	volatile U32	GRXSTSR 43,1331
	volatile U32	GRXSTSP 44,1380
	volatile U32	GRXFSIZ 45,1429
	volatile U32	GNPTXFSIZ 46,1478
	volatile U32	GNPTXSTS 47,1529
	volatile U32	GI2CCTL 48,1579
	volatile U32	GPVNDCTL 49,1628
	volatile U32	GGPIO 50,1678
	volatile U32	GUID 51,1726
	volatile U32	GSNPSID 52,1773
	volatile U32	GHWCFG1 53,1822
	volatile U32	GHWCFG2 54,1871
	volatile U32	GHWCFG3 55,1920
	volatile U32	GHWCFG4 56,1969
	volatile U32	GLPMCFG 57,2018
	volatile U32	GPWRDN 58,2067
	volatile U32	GDFIFOCFG 59,2118
	volatile U32	GADPCTL 60,2190
	volatile U32	RESERVED00[RESERVED0062,2261
	volatile U32	HPTXFSIZ 63,2315
	volatile U32	DPTXFSIZ[DPTXFSIZ64,2365
	volatile U32	RESERVED01[RESERVED0165,2417
	volatile U32	HCFG 67,2514
	volatile U32	HFIR 68,2557
	volatile U32	HFNUM 69,2604
	volatile U32	RESERVED02	70,2652
	volatile U32	HPTXSTS 71,2703
	volatile U32	HAINT 72,2752
	volatile U32	HAINTMSK 73,2800
	volatile U32	RESERVED03[RESERVED0374,2850
	volatile U32	HPRT 75,2899
	volatile U32	RESERVED04[RESERVED0476,2942
	volatile U32	HCSR16[HCSR1677,2998
	volatile U32	RESERVED05[RESERVED0580,3172
	volatile U32	DCFG 82,3317
	volatile U32	DCTL 83,3360
	volatile U32	DSTS 84,3422
	volatile U32	RESERVED06	85,3484
	volatile U32	DIEPMSK 86,3550
	volatile U32	DOEPMSK 87,3614
	volatile U32	DAINT 88,3678
	volatile U32	DAINTMSK 89,3741
	volatile U32	DTKNQR1 90,3806
	volatile U32	DTKNQR2 91,3870
	volatile U32	DVBUSDIS 92,3934
	volatile U32	DVBUSPULSE 93,3999
	volatile U32	DTKNQR3 94,4066
	volatile U32	DTKNQR4 95,4130
	volatile U32	DEACHINT 96,4194
	volatile U32	DEACHINTMSK 97,4246
	volatile U32	DIEPEACHMSK[DIEPEACHMSK98,4319
	volatile U32	DOEPEACHMSK[DOEPEACHMSK99,4395
	volatile U32	RESERVED07[RESERVED07101,4472
	volatile U32	DIESR16[DIESR16102,4515
	volatile U32	DOESR16[DOESR16105,4718
	volatile U32	RESERVED08[RESERVED08108,4901
	volatile U32	PCGCCTL 110,4988
	volatile U32	RESERVED09[RESERVED09111,5033
	volatile U32	EP00FIFO[EP00FIFO113,5106
	volatile U32	EP01FIFO[EP01FIFO114,5145
	volatile U32	EP02FIFO[EP02FIFO115,5184
	volatile U32	EP03FIFO[EP03FIFO116,5223
	volatile U32	EP04FIFO[EP04FIFO117,5262
	volatile U32	EP05FIFO[EP05FIFO118,5301
	volatile U32	EP06FIFO[EP06FIFO119,5340
	volatile U32	EP07FIFO[EP07FIFO120,5379
	volatile U32	EP08FIFO[EP08FIFO121,5418
	volatile U32	EP09FIFO[EP09FIFO122,5457
	volatile U32	EP10FIFO[EP10FIFO123,5496
	volatile U32	EP11FIFO[EP11FIFO124,5535
	volatile U32	EP12FIFO[EP12FIFO125,5574
	volatile U32	EP13FIFO[EP13FIFO126,5613
	volatile U32	EP14FIFO[EP14FIFO127,5652
	volatile U32	EP15FIFO[EP15FIFO128,5691
	volatile U32	RESERVED10[RESERVED10129,5731
	volatile U32	DEBUGFIFO[DEBUGFIFO130,5780
} NX_USB20OTG_RegisterSet;143,6600
    volatile U32 OTG_APB00[OTG_APB00147,6645
} NX_USB20OTG_APB_RegisterSet;148,6677
    NX_USB20OTG_INT_TEST0 194,8294
    NX_USB20OTG_INT_TEST1 195,8346
    NX_USB20OTG_INT_TEST2 196,8398
} NX_USB20OTG_INT;197,8450
	void (*SetGOTGCTL	SetGOTGCTL433,17343
	void (*SetGOTGINT SetGOTGINT434,17388
	void (*SetGAHBCFG SetGAHBCFG435,17437
	void (*SetGUSBCFG SetGUSBCFG436,17486
	void (*SetGRSTCTL SetGRSTCTL437,17535
	void (*SetGINTSTS SetGINTSTS438,17584
	void (*SetGINTMSK SetGINTMSK439,17633
	void (*SetGRXSTSR SetGRXSTSR440,17682
	void (*SetGRXSTSP SetGRXSTSP441,17731
	void (*SetGRXFSIZ SetGRXFSIZ442,17780
	void (*SetGNPTXFSIZ SetGNPTXFSIZ443,17829
	void (*SetGNPTXSTS SetGNPTXSTS444,17878
	void (*SetGI2CCTL SetGI2CCTL445,17927
	void (*SetGPVNDCTL SetGPVNDCTL446,17976
	void (*SetGGPIO SetGGPIO447,18025
	void (*SetGUID SetGUID448,18074
	void (*SetGSNPSID SetGSNPSID449,18123
	void (*SetGHWCFG1 SetGHWCFG1450,18172
	void (*SetGHWCFG2 SetGHWCFG2451,18221
	void (*SetGHWCFG3 SetGHWCFG3452,18270
	void (*SetGHWCFG4 SetGHWCFG4453,18319
	void (*SetGLPMCFG SetGLPMCFG454,18368
	void (*SetHPTXFSIZ SetHPTXFSIZ455,18417
	void (*SetHCFG SetHCFG456,18466
	void (*SetHFIR SetHFIR457,18515
	void (*SetHFNUM SetHFNUM458,18564
	void (*SetHPTXSTS SetHPTXSTS459,18613
	void (*SetHAINT SetHAINT460,18662
	void (*SetHAINTMSK SetHAINTMSK461,18711
	void (*SetHPRT SetHPRT462,18760
	void (*SetDCFG SetDCFG463,18809
	void (*SetDCTL SetDCTL464,18858
	void (*SetDSTS SetDSTS465,18907
	void (*SetDIEPMSK SetDIEPMSK466,18956
	void (*SetDOEPMSK SetDOEPMSK467,19005
	void (*SetDAINT SetDAINT468,19054
	void (*SetDAINTMSK SetDAINTMSK469,19103
	void (*SetDTKNQR1 SetDTKNQR1470,19152
	void (*SetDTKNQR2 SetDTKNQR2471,19201
	void (*SetDVBUSDIS SetDVBUSDIS472,19250
	void (*SetDVBUSPULSE SetDVBUSPULSE473,19299
	void (*SetDTKNQR3 SetDTKNQR3474,19348
	void (*SetDTKNQR4 SetDTKNQR4475,19397
	void (*SetPCGCCTL SetPCGCCTL476,19446
	void (*SetDPTXFSIZ SetDPTXFSIZ478,19496
	void (*SetHCSR	SetHCSR480,19550
	void (*SetHCCHAR	SetHCCHAR481,19660
	void (*SetHCSPLT	SetHCSPLT482,19707
	void (*SetHCINT	SetHCINT483,19754
	void (*SetHCINTMSK	SetHCINTMSK484,19800
	void (*SetHCTSIZ	SetHCTSIZ485,19851
	void (*SetHCDMA	SetHCDMA486,19898
	void (*SetDIESR	SetDIESR488,19945
	void (*SetDIEPCTL	SetDIEPCTL489,20035
	void (*SetDIEPINT	SetDIEPINT490,20087
	void (*SetDIEPTSIZ	SetDIEPTSIZ491,20139
	void (*SetDIEPDMA	SetDIEPDMA492,20190
	void (*SetDOESR	SetDOESR494,20243
	void (*SetDOEPCTL	SetDOEPCTL495,20333
	void (*SetDOEPINT	SetDOEPINT496,20385
	void (*SetDOEPTSIZ	SetDOEPTSIZ497,20437
	void (*SetDOEPDMA	SetDOEPDMA498,20488
	U32 (*GetGOTGCTL GetGOTGCTL500,20541
	U32 (*GetGOTGINT GetGOTGINT501,20577
	U32 (*GetGAHBCFG GetGAHBCFG502,20613
	U32 (*GetGUSBCFG GetGUSBCFG503,20649
	U32 (*GetGRSTCTL GetGRSTCTL504,20685
	U32 (*GetGINTSTS GetGINTSTS505,20721
	U32 (*GetGINTMSK GetGINTMSK506,20757
	U32 (*GetGRXSTSR GetGRXSTSR507,20793
	U32 (*GetGRXSTSP GetGRXSTSP508,20829
	U32 (*GetGRXFSIZ GetGRXFSIZ509,20865
	U32 (*GetGNPTXFSIZ GetGNPTXFSIZ510,20901
	U32 (*GetGNPTXSTS GetGNPTXSTS511,20937
	U32 (*GetGI2CCTL GetGI2CCTL512,20973
	U32 (*GetGPVNDCTL GetGPVNDCTL513,21009
	U32 (*GetGGPIO GetGGPIO514,21045
	U32 (*GetGUID GetGUID515,21081
	U32 (*GetGSNPSID GetGSNPSID516,21117
	U32 (*GetGHWCFG1 GetGHWCFG1517,21153
	U32 (*GetGHWCFG2 GetGHWCFG2518,21189
	U32 (*GetGHWCFG3 GetGHWCFG3519,21225
	U32 (*GetGHWCFG4 GetGHWCFG4520,21261
	U32 (*GetGLPMCFG GetGLPMCFG521,21297
	U32 (*GetHPTXFSIZ GetHPTXFSIZ522,21333
	U32 (*GetHCFG GetHCFG523,21369
	U32 (*GetHFIR GetHFIR524,21405
	U32 (*GetHFNUM GetHFNUM525,21441
	U32 (*GetHPTXSTS GetHPTXSTS526,21477
	U32 (*GetHAINT GetHAINT527,21513
	U32 (*GetHAINTMSK GetHAINTMSK528,21549
	U32 (*GetHPRT GetHPRT529,21585
	U32 (*GetDCFG GetDCFG530,21621
	U32 (*GetDCTL GetDCTL531,21657
	U32 (*GetDSTS GetDSTS532,21693
	U32 (*GetDIEPMSK GetDIEPMSK533,21729
	U32 (*GetDOEPMSK GetDOEPMSK534,21765
	U32 (*GetDAINT GetDAINT535,21801
	U32 (*GetDAINTMSK GetDAINTMSK536,21837
	U32 (*GetDTKNQR1 GetDTKNQR1537,21873
	U32 (*GetDTKNQR2 GetDTKNQR2538,21909
	U32 (*GetDVBUSDIS GetDVBUSDIS539,21945
	U32 (*GetDVBUSPULSE GetDVBUSPULSE540,21981
	U32 (*GetDTKNQR3 GetDTKNQR3541,22017
	U32 (*GetDTKNQR4 GetDTKNQR4542,22053
	U32 (*GetPCGCCTL GetPCGCCTL543,22089
	U32 (*GetDPTXFSIZ GetDPTXFSIZ545,22126
	U32 (*GetHCCHAR	GetHCCHAR547,22164
	U32 (*GetHCSPLT	GetHCSPLT548,22197
	U32 (*GetHCINT	GetHCINT549,22230
	U32 (*GetHCINTMSK	GetHCINTMSK550,22262
	U32 (*GetHCTSIZ	GetHCTSIZ551,22299
	U32 (*GetHCDMA	GetHCDMA552,22332
	U32 (*GetDIEPCTL	GetDIEPCTL554,22365
	U32 (*GetDIEPINT	GetDIEPINT555,22401
	U32 (*GetDIEPTSIZ	GetDIEPTSIZ556,22437
	U32 (*GetDIEPDMA	GetDIEPDMA557,22471
	U32 (*GetDOEPCTL	GetDOEPCTL559,22508
	U32 (*GetDOEPINT	GetDOEPINT560,22544
	U32 (*GetDOEPTSIZ	GetDOEPTSIZ561,22580
	U32 (*GetDOEPDMA	GetDOEPDMA562,22614
} OTG_FUNC_IF;563,22650

test/usbread/device/prototype/module/nx_dpc.c,3210
	struct NX_DPC_RegisterSet *pRegister;pRegister25,656
} __g_ModuleVariables[__g_ModuleVariables27,696
CBOOL	NX_DPC_Initialize(38,1145
U32		NX_DPC_GetNumberOfModule(62,1572
U32		NX_DPC_GetPhysicalAddress(75,1979
U32		NX_DPC_GetSizeOfRegisterSet(91,2449
void	NX_DPC_SetBaseAddress(103,2807
void*	NX_DPC_GetBaseAddress(117,3287
CBOOL	NX_DPC_OpenModule(131,3758
CBOOL	NX_DPC_CloseModule(144,4186
CBOOL	NX_DPC_CheckBusy(157,4605
CBOOL	NX_DPC_CanPowerDown(170,5083
S32		NX_DPC_GetInterruptNumber(185,5590
void	NX_DPC_SetInterruptEnable(208,6406
CBOOL	NX_DPC_GetInterruptEnable(242,7566
void	NX_DPC_SetInterruptEnable32(262,8368
U32		NX_DPC_GetInterruptEnable32(293,9483
CBOOL	NX_DPC_GetInterruptPending(313,10261
U32		NX_DPC_GetInterruptPending32(333,11016
void	NX_DPC_ClearInterruptPending(352,11704
void	NX_DPC_ClearInterruptPending32(379,12568
void	NX_DPC_SetInterruptEnableAll(406,13540
CBOOL	NX_DPC_GetInterruptEnableAll(438,14595
CBOOL	NX_DPC_GetInterruptPendingAll(456,15286
void	NX_DPC_ClearInterruptPendingAll(473,15868
S32		NX_DPC_GetInterruptPendingNumber(499,16683
void			NX_DPC_SetClockPClkMode(531,17532
NX_PCLKMODE	NX_DPC_GetClockPClkMode(567,18469
void	NX_DPC_SetClockSource(594,19473
U32				NX_DPC_GetClockSource(631,20914
void			NX_DPC_SetClockDivisor(652,21770
U32				NX_DPC_GetClockDivisor(683,22895
void			NX_DPC_SetClockOutInv(713,24269
CBOOL			NX_DPC_GetClockOutInv(753,25900
void			NX_DPC_SetClockOutSelect(783,27251
CBOOL			NX_DPC_GetClockOutSelect(826,28896
void			NX_DPC_SetClockPolarity(862,30166
CBOOL			NX_DPC_GetClockPolarity(902,31664
void			NX_DPC_SetClockOutEnb(939,33017
CBOOL			NX_DPC_GetClockOutEnb(982,34664
void			NX_DPC_SetClockOutDelay(1021,36144
U32				NX_DPC_GetClockOutDelay(1063,37826
void			NX_DPC_SetClockDivisorEnable(1091,39021
CBOOL			NX_DPC_GetClockDivisorEnable(1128,40421
void	NX_DPC_SetDPCEnable(1150,41210
CBOOL	NX_DPC_GetDPCEnable(1184,42228
void	NX_DPC_SetDelay(1225,44123
void	NX_DPC_GetDelay(1277,46073
void	NX_DPC_SetDither(1317,47769
void	NX_DPC_GetDither(1354,49115
void	NX_DPC_SetMode(1408,51519
void	NX_DPC_GetMode(1532,55700
void	NX_DPC_SetHSync(1612,59142
void	NX_DPC_GetHSync(1659,60826
void	NX_DPC_SetVSync(1726,63485
void	NX_DPC_GetVSync(1799,66512
void	NX_DPC_SetVSyncOffset(1896,70599
void	NX_DPC_GetVSyncOffset(1947,73430
void	NX_DPC_SetHorizontalUpScaler(1978,74745
void	NX_DPC_GetHorizontalUpScaler(2028,76556
void NX_DPC_SetSync2070,77920
void NX_DPC_SetOutputFormat2158,82206
void NX_DPC_SetQuantizationMode2222,84484
void NX_DPC_SetEnable2243,84991
void NX_DPC_SetOutVideoClkSelect2270,85879
void NX_DPC_SetRegFlush(2286,86336
void NX_DPC_SetSRAMOn 2301,86730
void NX_DPC_SetSyncLCDType2318,87247
void NX_DPC_SetUpScaleControl2345,87935
void NX_DPC_SetMPUTime(2373,88831
void NX_DPC_SetIndex(2383,89246
void NX_DPC_SetData(2401,89790
void NX_DPC_SetCmdBufferFlush(2412,90189
void NX_DPC_SetCmdBufferClear(2423,90583
void NX_DPC_SetCmdBufferWrite(2435,90980
void NX_DPC_SetMPUCS1(2446,91407
U32 NX_DPC_GetData(2458,91787
U32 NX_DPC_GetStatus(2471,92180
void NX_DPC_RGBMASK(2488,92626
void NX_DPC_SetPadLocation(2501,93029
U32 NX_DPC_GetFieldFlag(2511,93385

test/usbread/device/prototype/module/nx_spdiftx.c,3209
	struct NX_SPDIFTX_RegisterSet *pRegister;pRegister22,650
} __g_ModuleVariables[__g_ModuleVariables24,694
CBOOL	NX_SPDIFTX_Initialize(35,1158
U32		NX_SPDIFTX_GetNumberOfModule(59,1597
U32		NX_SPDIFTX_GetPhysicalAddress(72,2004
U32		NX_SPDIFTX_GetSizeOfRegisterSet(86,2409
void	NX_SPDIFTX_SetBaseAddress(98,2767
void*	NX_SPDIFTX_GetBaseAddress(112,3251
CBOOL	NX_SPDIFTX_OpenModule(126,3735
CBOOL	NX_SPDIFTX_CloseModule(162,5216
CBOOL	NX_SPDIFTX_CheckBusy(198,6477
CBOOL	NX_SPDIFTX_CanPowerDown(212,6969
U32 NX_SPDIFTX_GetNumberOfReset(224,7236
U32 NX_SPDIFTX_GetClockNumber 238,7724
U32 NX_SPDIFTX_GetResetNumber 256,8257
U32		NX_SPDIFTX_GetInterruptNumber(274,8829
void	NX_SPDIFTX_SetInterruptEnable(295,9464
CBOOL	NX_SPDIFTX_GetInterruptEnable(326,10519
CBOOL	NX_SPDIFTX_GetInterruptPending(345,11237
void	NX_SPDIFTX_ClearInterruptPending(363,11861
void	NX_SPDIFTX_SetInterruptEnableAll(387,12694
CBOOL	NX_SPDIFTX_GetInterruptEnableAll(415,13514
CBOOL	NX_SPDIFTX_GetInterruptPendingAll(438,14234
void	NX_SPDIFTX_ClearInterruptPendingAll(460,14829
U32		NX_SPDIFTX_GetInterruptPendingNumber(481,15555
U32		NX_SPDIFTX_GetDMAIndex(510,16407
U32		NX_SPDIFTX_GetDMABusWidth(520,16641
void	NX_SPDIFTX_SetMCLK(538,17129
NX_SPDIFTX_MCLK		NX_SPDIFTX_GetMCLK(566,17980
CBOOL	NX_SPDIFTX_GetClockDownReady(588,18623
void	NX_SPDIFTX_SetPowerOn(610,19284
CBOOL	NX_SPDIFTX_GetPowerOn(638,20081
CBOOL	NX_SPDIFTX_IsFIFOEmpty(665,20863
CBOOL	NX_SPDIFTX_IsFIFOFull(697,21612
U32		NX_SPDIFTX_GetFIFOLVL(729,22347
void	NX_SPDIFTX_SetTriggerLevel(753,23071
NX_SPDIFTX_TRIGGER_LEVEL  	NX_SPDIFTX_GetTriggerLevel(780,23965
void	NX_SPDIFTX_SetTransferMode(807,24835
NX_SPDIFTX_TRANSFER_MODE  	NX_SPDIFTX_GetTransferMode(834,25692
void	NX_SPDIFTX_SetEndianFormat(856,26449
NX_SPDIFTX_SWAP  NX_SPDIFTX_GetEndianFormat(883,27262
void	NX_SPDIFTX_SetUserData(906,28045
CBOOL  NX_SPDIFTX_GetUserData(933,28921
void	NX_SPDIFTX_SetSoftwareReset(957,29672
CBOOL  NX_SPDIFTX_GetSoftwareReset(984,30521
void	NX_SPDIFTX_SetMCLKSamplingSel(1006,31257
NX_SPIDFTX_MCLK_SAMPLE  NX_SPDIFTX_GetMCLKSamplingSel(1032,32094
void	NX_SPDIFTX_SetBitWidth(1054,32830
NX_SPDIFTX_DATA_BIT  NX_SPDIFTX_GetBitWidth(1080,33630
void	NX_SPDIFTX_SetTransferType(1102,34351
CBOOL  NX_SPDIFTX_GetTransferType(1128,35136
void	NX_SPDIFTX_SetSPDCLKCON(1147,35754
U32		NX_SPDIFTX_GetSPDCLKCON(1154,36017
void	NX_SPDIFTX_SetSPDCON(1162,36276
U32		NX_SPDIFTX_GetSPDCON(1169,36533
void	NX_SPDIFTX_SetSPDBSTAS(1177,36786
U32		NX_SPDIFTX_GetSPDBSTAS(1184,37047
void	NX_SPDIFTX_SetSPDCSTAS(1192,37304
U32		NX_SPDIFTX_GetSPDCSTAS(1199,37565
void	NX_SPDIFTX_SetSPDDAT(1207,37822
void	NX_SPDIFTX_SetSPDCNT(1215,38094
U32		NX_SPDIFTX_GetSPDBSTAS_SHD(1223,38353
U32		NX_SPDIFTX_GetSPDCNT_SHD(1231,38618
void	NX_SPDIFTX_SetUSERBIT1(1239,38879
U32		NX_SPDIFTX_GetUSERBIT1(1246,39137
void	NX_SPDIFTX_SetUSERBIT2(1254,39391
U32		NX_SPDIFTX_GetUSERBIT2(1261,39649
void	NX_SPDIFTX_SetUSERBIT3(1269,39903
U32		NX_SPDIFTX_GetUSERBIT3(1276,40161
U32		NX_SPDIFTX_GetUSERBIT1_SHD(1284,40415
U32		NX_SPDIFTX_GetUSERBIT2_SHD(1292,40677
U32		NX_SPDIFTX_GetUSERBIT3_SHD(1300,40939
U32		NX_SPDIFTX_GetVERSION_INFO(1308,41201

test/usbread/device/prototype/module/nx_ssp.c,3388
	struct NX_SSP_RegisterSet *pRegister;pRegister22,649
} __g_ModuleVariables[__g_ModuleVariables23,688
CBOOL	NX_SSP_Initialize(36,1145
U32		NX_SSP_GetNumberOfModule(58,1566
U32		NX_SSP_GetPhysicalAddress(72,1990
U32		NX_SSP_GetSizeOfRegisterSet(89,2617
void	NX_SSP_SetBaseAddress(100,2910
void*	NX_SSP_GetBaseAddress(117,3515
CBOOL	NX_SSP_OpenModule(131,3935
CBOOL	NX_SSP_CloseModule(143,4311
CBOOL	NX_SSP_CheckBusy(157,4741
U32		NX_SSP_GetInterruptNumber	190,5615
void	NX_SSP_SetInterruptEnable	217,6483
CBOOL	NX_SSP_GetInterruptEnable	256,7717
CBOOL	NX_SSP_GetInterruptPending	292,8852
void	NX_SSP_ClearInterruptPending	326,9748
void	NX_SSP_SetInterruptEnableAll	350,10533
CBOOL	NX_SSP_GetInterruptEnableAll	381,11354
CBOOL	NX_SSP_GetInterruptPendingAll	411,12096
void	NX_SSP_ClearInterruptPendingAll	440,12723
U32		NX_SSP_GetInterruptPendingNumber(462,13487
void	NX_SSP_SetPriorityMode(525,15096
U32		NX_SSP_GetDMAIndex_Tx(542,15646
U32		NX_SSP_GetDMAIndex_Rx(559,16174
U32		NX_SSP_GetDMABusWidth(581,16975
void		NX_SSP_SetClockPrescaler(609,17970
U32			NX_SSP_GetClockPrescaler(638,18928
void	NX_SSP_SetDMATransferMode(670,19854
CBOOL	NX_SSP_GetDMATransferMode(702,20718
void	NX_SSP_SetDMATransmitMode(732,21386
CBOOL	NX_SSP_GetDMATransmitMode(764,22265
void	NX_SSP_SetDMAReceiveMode(794,23010
CBOOL	NX_SSP_GetDMAReceiveMode(826,23884
void	NX_SSP_SetBitWidth(860,24690
U32		NX_SSP_GetBitWidth(885,25402
void	NX_SSP_SetSlaveMode(906,26088
NX_SSP_MODE	NX_SSP_GetSlaveMode(938,26979
void	NX_SSP_SetClockPolarityInvert(969,27845
CBOOL	NX_SSP_GetClockPolarityInvert(1005,28953
void	NX_SSP_SetSlaveOutputEnable(1034,29665
CBOOL	NX_SSP_GetSlaveOutputEnable(1066,30481
void	NX_SSP_SetSPIFormat(1097,31156
NX_SSP_FORMAT	NX_SSP_GetSPIFormat(1122,31939
void			NX_SSP_SetClockPhase(1164,32944
U32				NX_SSP_GetClockPhase(1205,33928
void	NX_SSP_SetProtocol(1247,35015
NX_SSP_PROTOCOL	NX_SSP_GetProtocol(1277,36054
void	NX_SSP_SetEnable(1305,36953
CBOOL	NX_SSP_GetEnable(1338,37809
void NX_SSP_SetLoopBackMode(1359,38193
CBOOL NX_SSP_GetLoopBackMode(1384,38743
U8		NX_SSP_GetByte(1414,39463
U16		NX_SSP_GetHalfWord(1431,39960
void	NX_SSP_PutByte(1451,40625
void	NX_SSP_PutHalfWord(1472,41237
CBOOL	NX_SSP_IsTxFIFOEmpty(1498,42108
CBOOL	NX_SSP_IsTxFIFOFull(1526,42752
CBOOL	NX_SSP_IsRxFIFOEmpty(1555,43399
CBOOL	NX_SSP_IsRxFIFOFull(1583,44043
CBOOL	NX_SSP_IsTxRxEnd(1612,44756
void	NX_SSP_Set_SSPCR0	1620,45002
U32		NX_SSP_Get_SSPCR0	1628,45253
void	NX_SSP_Set_SSPCR1	1636,45488
U32		NX_SSP_Get_SSPCR1	1644,45739
void	NX_SSP_Set_SSPDR	1652,45974
U32		NX_SSP_Get_SSPDR	1660,46223
U32		NX_SSP_Get_SSPSR	1669,46457
void	NX_SSP_Set_SSPCPSR	1677,46690
U32		NX_SSP_Get_SSPCPSR	1685,46943
void	NX_SSP_Set_SSPIMSC	1693,47180
U32		NX_SSP_Get_SSPIMSC	1701,47433
U32		NX_SSP_Get_SSPRIS	1710,47671
U32		NX_SSP_Get_SSPMIS	1719,47907
void	NX_SSP_Set_SSPICR	1727,48142
void	NX_SSP_Set_SSPDMACR	1736,48394
U32		NX_SSP_Get_SSPDMACR	1744,48649
U32		NX_SSP_Get_SSPPeriphID0	1753,48889
U32		NX_SSP_Get_SSPPeriphID1	1762,49136
U32		NX_SSP_Get_SSPPeriphID2	1771,49383
U32		NX_SSP_Get_SSPPeriphID3	1780,49630
U32		NX_SSP_Get_SSPCellID0	1789,49877
U32		NX_SSP_Get_SSPCellID1	1798,50120
U32		NX_SSP_Get_SSPCellID2	1807,50363
U32		NX_SSP_Get_SSPCellID3	1816,50606
U32 NX_SSP_GetClockNumber 1826,50887
U32	NX_SSP_GetResetNumber 1835,51216

test/usbread/device/prototype/module/nx_mipi.h,10185
#define __NX_MIPI_H__20,602
#define NX_MIPI_NUMBEROF_CSI_CHANNELS 29,700
	volatile U32 CSIS_CONTROL 41,1070
	volatile U32 CSIS_DPHYCTRL 42,1393
	volatile U32 CSIS_CONFIG_CH0;43,1637
	volatile U32 CSIS_DPHYSTS 44,1837
	volatile U32 CSIS_INTMSK 45,1946
	volatile U32 CSIS_INTSRC 46,2055
	volatile U32 CSIS_CTRL2 47,2164
	volatile U32 CSIS_VERSION 48,2384
	volatile U32 CSIS_DPHYCTRL_0;49,2493
	volatile U32 CSIS_DPHYCTRL_1;50,2647
	volatile U32 __Reserved0 51,2819
	volatile U32 CSIS_RESOL_CH0 52,2926
	volatile U32 __Reserved1 53,3068
	volatile U32 __Reserved2 54,3177
	volatile U32 SDW_CONFIG_CH0 55,3286
	volatile U32 SDW_RESOL_CH0 56,3496
	volatile U32 CSIS_CONFIG_CH1;57,3642
	volatile U32 CSIS_RESOL_CH1 58,3846
	volatile U32 SDW_CONFIG_CH1 59,3990
	volatile U32 SDW_RESOL_CH1 60,4204
	volatile U32 CSIS_CONFIG_CH2;61,4352
	volatile U32 CSIS_RESOL_CH2 62,4559
	volatile U32 SDW_CONFIG_CH2 63,4703
	volatile U32 SDW_RESOL_CH2 64,4920
	volatile U32 CSIS_CONFIG_CH3;65,5068
	volatile U32 CSIS_RESOL_CH3 66,5275
	volatile U32 SDW_CONFIG_CH3 67,5419
	volatile U32 SDW_RESOL_3 68,5636
	volatile U32 DSIM_STATUS 72,5850
	volatile U32 DSIM_SWRST 73,5961
	volatile U32 DSIM_CLKCTRL 74,6072
	volatile U32 DSIM_TIMEOUT 75,6183
	volatile U32 DSIM_CONFIG 76,6294
	volatile U32 DSIM_ESCMODE 77,6405
	volatile U32 DSIM_MDRESOL 78,6516
	volatile U32 DSIM_MVPORCH 79,6627
	volatile U32 DSIM_MHPORCH 80,6738
	volatile U32 DSIM_MSYNC 81,6849
	volatile U32 DSIM_SDRESOL 82,6960
	volatile U32 DSIM_INTSRC 83,7071
	volatile U32 DSIM_INTMSK 84,7182
	volatile U32 DSIM_PKTHDR 85,7293
	volatile U32 DSIM_PAYLOAD 86,7404
	volatile U32 DSIM_RXFIFO 87,7515
	volatile U32 DSIM_FIFOTHLD 88,7626
	volatile U32 DSIM_FIFOCTRL 89,7737
	volatile U32 DSIM_MEMACCHR 90,7848
	volatile U32 DSIM_PLLCTRL 91,7959
	volatile U32 DSIM_PLLTMR 92,8157
	volatile U32 DSIM_PHYACCHR 93,8268
	volatile U32 DSIM_PHYACCHR1 94,8323
} NX_MIPI_RegisterSet;107,9484
	NX_MIPI_CSI_FORMAT_YUV420_8 117,9804
	NX_MIPI_CSI_FORMAT_YUV420_8   = 0x18,x18117,9804
	NX_MIPI_CSI_FORMAT_YUV420_10 118,9860
	NX_MIPI_CSI_FORMAT_YUV420_10  = 0x19,x19118,9860
	NX_MIPI_CSI_FORMAT_YUV420_8L 119,9917
	NX_MIPI_CSI_FORMAT_YUV420_8L  = 0x1A,x1A119,9917
	NX_MIPI_CSI_FORMAT_YUV420_8C 120,9980
	NX_MIPI_CSI_FORMAT_YUV420_8C  = 0x1C,x1C120,9980
	NX_MIPI_CSI_FORMAT_YUV420_10C 121,10041
	NX_MIPI_CSI_FORMAT_YUV420_10C = 0x1D,x1D121,10041
	NX_MIPI_CSI_FORMAT_YUV422_8 122,10103
	NX_MIPI_CSI_FORMAT_YUV422_8   = 0x1E,x1E122,10103
	NX_MIPI_CSI_FORMAT_YUV422_10 123,10159
	NX_MIPI_CSI_FORMAT_YUV422_10  = 0x1F,x1F123,10159
	NX_MIPI_CSI_FORMAT_RGB565 124,10216
	NX_MIPI_CSI_FORMAT_RGB565     = 0x22,x22124,10216
	NX_MIPI_CSI_FORMAT_RGB666 125,10265
	NX_MIPI_CSI_FORMAT_RGB666     = 0x23,x23125,10265
	NX_MIPI_CSI_FORMAT_RGB888 126,10314
	NX_MIPI_CSI_FORMAT_RGB888     = 0x24,x24126,10314
	NX_MIPI_CSI_FORMAT_RAW6 127,10363
	NX_MIPI_CSI_FORMAT_RAW6       = 0x28,x28127,10363
	NX_MIPI_CSI_FORMAT_RAW7 128,10410
	NX_MIPI_CSI_FORMAT_RAW7       = 0x29,x29128,10410
	NX_MIPI_CSI_FORMAT_RAW8 129,10457
	NX_MIPI_CSI_FORMAT_RAW8       = 0x2A,x2A129,10457
	NX_MIPI_CSI_FORMAT_RAW10 130,10504
	NX_MIPI_CSI_FORMAT_RAW10      = 0x2B,x2B130,10504
	NX_MIPI_CSI_FORMAT_RAW12 131,10552
	NX_MIPI_CSI_FORMAT_RAW12      = 0x2C,x2C131,10552
	NX_MIPI_CSI_FORMAT_RAW14 132,10600
	NX_MIPI_CSI_FORMAT_RAW14      = 0x2D,x2D132,10600
	NX_MIPI_CSI_FORMAT_User0 133,10648
	NX_MIPI_CSI_FORMAT_User0      = 0x30,x30133,10648
	NX_MIPI_CSI_FORMAT_User1 134,10705
	NX_MIPI_CSI_FORMAT_User1      = 0x31,x31134,10705
	NX_MIPI_CSI_FORMAT_User2 135,10762
	NX_MIPI_CSI_FORMAT_User2      = 0x32,x32135,10762
	NX_MIPI_CSI_FORMAT_User3 136,10819
	NX_MIPI_CSI_FORMAT_User3      = 0x33,x33136,10819
} NX_MIPI_CSI_FORMAT;137,10876
	NX_MIPI_CSI_INTERLEAVE_CH0 142,11002
	NX_MIPI_CSI_INTERLEAVE_DT 143,11070
	NX_MIPI_CSI_INTERLEAVE_VC 144,11124
	NX_MIPI_CSI_INTERLEAVE_VCDT 145,11184
} NX_MIPI_CSI_INTERLEAVE;146,11253
	NX_MIPI_CSI_PREDICTION_SIMPLE 165,12267
	NX_MIPI_CSI_PREDICTION_NORMAL 166,12343
} NX_MIPI_CSI_PREDICTION;167,12421
	NX_MIPI_CSI_YUV422LAYOUT_HALF 172,12595
	NX_MIPI_CSI_YUV422LAYOUT_FULL 173,12718
} NX_MIPI_CSI_YUV422LAYOUT;174,12861
	NX_MIPI_CSI_RGBLAYOUT_RGB 183,13248
	NX_MIPI_CSI_RGBLAYOUT_BGR 184,13327
} NX_MIPI_CSI_RGBLAYOUT;185,13406
	NX_MIPI_CSI_VCLKSRC_PCLK 190,13546
	NX_MIPI_CSI_VCLKSRC_EXTCLK 191,13619
} NX_MIPI_CSI_VCLKSRC;192,13726
	NX_MIPI_DSI_SYNCMODE_EVENT 291,18544
	NX_MIPI_DSI_SYNCMODE_PULSE 292,18580
} NX_MIPI_DSI_SYNCMODE;293,18643
	NX_MIPI_DSI_FORMAT_COMMAND3 296,18682
	NX_MIPI_DSI_FORMAT_COMMAND8 297,18766
	NX_MIPI_DSI_FORMAT_COMMAND12 298,18850
	NX_MIPI_DSI_FORMAT_COMMAND16 299,18934
	NX_MIPI_DSI_FORMAT_RGB565 300,19018
	NX_MIPI_DSI_FORMAT_RGB666_PACKED 301,19100
	NX_MIPI_DSI_FORMAT_RGB666 302,19182
	NX_MIPI_DSI_FORMAT_RGB888 303,19221
} NX_MIPI_DSI_FORMAT;304,19259
	NX_MIPI_DSI_LPMODE_HS 334,20881
	NX_MIPI_DSI_LPMODE_LP 335,20909
} NX_MIPI_DSI_LPMODE;336,20936
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_20_MHZ 361,21883
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_20_MHZ  = 0x1F4,x1F4361,21883
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_19_MHZ 362,21947
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_19_MHZ  = 0x1DB,x1DB362,21947
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_18_MHZ 363,22011
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_18_MHZ  = 0x1C2,x1C2363,22011
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_17_MHZ 364,22075
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_17_MHZ  = 0x1A9,x1A9364,22075
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_16_MHZ 365,22139
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_16_MHZ  = 0x190,x190365,22139
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_15_MHZ 366,22203
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_15_MHZ  = 0x177,x177366,22203
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_14_MHZ 367,22267
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_14_MHZ  = 0x15E,x15E367,22267
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_13_MHZ 368,22331
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_13_MHZ  = 0x145,x145368,22331
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_12_MHZ 369,22395
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_12_MHZ  = 0x12C,x12C369,22395
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_11_MHZ 370,22459
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_11_MHZ  = 0x113,x113370,22459
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_10_MHZ 371,22523
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_10_MHZ  = 0x0FA,x0FA371,22523
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_9_MHZ 372,22587
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_9_MHZ   = 0x0E1,x0E1372,22587
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_8_MHZ 373,22651
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_8_MHZ   = 0x0C8,x0C8373,22651
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_7_MHZ 374,22715
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_7_MHZ   = 0x0AF,x0AF374,22715
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_6_MHZ 375,22779
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_6_MHZ   = 0x096,x096375,22779
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_5_MHZ 376,22843
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_5_MHZ   = 0x07D,x07D376,22843
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_4_MHZ 377,22907
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_4_MHZ   = 0x064,x064377,22907
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_3_MHZ 378,22971
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_3_MHZ   = 0x04B,x04B378,22971
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_2_MHZ 379,23035
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_2_MHZ   = 0x032,x032379,23035
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_1_MHZ 380,23099
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_1_MHZ   = 0x019,x019380,23099
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_10_MHZ=381,23163
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_10_MHZ= 0x003,x003381,23163
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_01_MHZ=382,23227
	NX_MIPI_PHY_B_DPHYCTL_M_TXCLKESC_0_01_MHZ= 0x000 x000382,23227
} NX_MIPI_PHY_B_DPHYCTL;383,23291
	NX_MIPI_RST 485,27864
	NX_MIPI_RST_DSI_I 486,27888
	NX_MIPI_RST_CSI_I 487,27912
	NX_MIPI_RST_PHY_S 488,27936
	NX_MIPI_RST_PHY_M489,27960
	NX_MIPI_INT_CSI_EvenBefore 501,28304
	NX_MIPI_INT_CSI_EvenAfter 502,28411
	NX_MIPI_INT_CSI_OddBefore 503,28517
	NX_MIPI_INT_CSI_OddAfter 504,28623
	NX_MIPI_INT_CSI_FrameStart_CH3 505,28728
	NX_MIPI_INT_CSI_FrameStart_CH2 506,28803
	NX_MIPI_INT_CSI_FrameStart_CH1 507,28878
	NX_MIPI_INT_CSI_FrameStart_CH0 508,28953
	NX_MIPI_INT_CSI_FrameEnd_CH3 509,29028
	NX_MIPI_INT_CSI_FrameEnd_CH2 510,29103
	NX_MIPI_INT_CSI_FrameEnd_CH1 511,29178
	NX_MIPI_INT_CSI_FrameEnd_CH0 512,29253
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH3 513,29328
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH2 514,29409
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH1 515,29490
	NX_MIPI_INT_CSI_ERR_SOT_HS_CH0 516,29571
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH3 517,29652
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH2 518,29746
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH1 519,29840
	NX_MIPI_INT_CSI_ERR_LOST_FS_CH0 520,29934
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH3 521,30028
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH2 522,30120
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH1 523,30212
	NX_MIPI_INT_CSI_ERR_LOST_FE_CH0 524,30304
	NX_MIPI_INT_CSI_ERR_OVER_CH3 525,30396
	NX_MIPI_INT_CSI_ERR_OVER_CH2 526,30482
	NX_MIPI_INT_CSI_ERR_OVER_CH1 527,30568
	NX_MIPI_INT_CSI_ERR_OVER_CH0 528,30654
	NX_MIPI_INT_CSI_ERR_ECC 530,30828
	NX_MIPI_INT_CSI_ERR_CRC 531,30886
	NX_MIPI_INT_CSI_ERR_ID 532,30944
	NX_MIPI_INT_DSI_PllStable 534,31010
	NX_MIPI_INT_DSI_SwRstRelease 535,31096
	NX_MIPI_INT_DSI_SFRPLFifoEmpty 536,31175
	NX_MIPI_INT_DSI_SFRPHFifoEmpty 537,31263
	NX_MIPI_INT_DSI_SyncOverride 538,31356
	NX_MIPI_INT_DSI_BusTurnOver 540,31522
	NX_MIPI_INT_DSI_FrameDone 541,31638
	NX_MIPI_INT_DSI_LpdrTout 544,31943
	NX_MIPI_INT_DSI_TaTout 545,32052
	NX_MIPI_INT_DSI_RxDatDone 547,32211
	NX_MIPI_INT_DSI_RxTE 548,32287
	NX_MIPI_INT_DSI_RxAck 549,32361
	NX_MIPI_INT_DSI_ErrRxECC 550,32436
	NX_MIPI_INT_DSI_ErrRxCRC 551,32529
	NX_MIPI_INT_DSI_ErrEsc3 552,32612
	NX_MIPI_INT_DSI_ErrEsc2 553,32769
	NX_MIPI_INT_DSI_ErrEsc1 554,32926
	NX_MIPI_INT_DSI_ErrEsc0 555,33083
	NX_MIPI_INT_DSI_ErrSync3 556,33240
	NX_MIPI_INT_DSI_ErrSync2 557,33388
	NX_MIPI_INT_DSI_ErrSync1 558,33536
	NX_MIPI_INT_DSI_ErrSync0 559,33684
	NX_MIPI_INT_DSI_ErrControl3 560,33831
	NX_MIPI_INT_DSI_ErrControl2 561,33964
	NX_MIPI_INT_DSI_ErrControl1 562,34097
	NX_MIPI_INT_DSI_ErrControl0 563,34230
	NX_MIPI_INT_DSI_ErrContentLP0 564,34363
	NX_MIPI_INT_DSI_ErrContentLP1 565,34557
} NX_MIPI_INT;566,34751

test/usbread/device/prototype/module/nx_pwm.c,1775
static struct NX_PWM_RegisterSet *__g_pRegister[__g_pRegister21,752
CBOOL	NX_PWM_Initialize(32,1166
U32		NX_PWM_GetNumberOfModule(51,1518
U32		NX_PWM_GetNumberOfChannel(61,1762
U32		NX_PWM_GetPhysicalAddress(74,2163
U32		NX_PWM_GetSizeOfRegisterSet(88,2556
void	NX_PWM_SetBaseAddress(100,2907
void*	NX_PWM_GetBaseAddress(114,3363
CBOOL	NX_PWM_OpenModule(128,3826
CBOOL	NX_PWM_CloseModule(142,4264
CBOOL	NX_PWM_CheckBusy(156,4692
CBOOL	NX_PWM_CanPowerDown(170,5180
U32 NX_PWM_GetClockNumber 186,5700
U32 NX_PWM_GetResetNumber 210,6352
U32		NX_PWM_GetInterruptNumber(230,6983
void	NX_PWM_SetInterruptEnable(257,7828
CBOOL	NX_PWM_GetInterruptEnable(287,8830
CBOOL	NX_PWM_GetInterruptPending(309,9553
void	NX_PWM_ClearInterruptPending(331,10215
void	NX_PWM_SetInterruptEnableAll(361,11113
CBOOL	NX_PWM_GetInterruptEnableAll(389,11891
CBOOL	NX_PWM_GetInterruptPendingAll(416,12630
void	NX_PWM_ClearInterruptPendingAll(442,13240
U32		NX_PWM_GetInterruptPendingNumber(468,13993
void	NX_PWM_SetPrescaler(503,15046
U32		NX_PWM_GetPrescaler(537,15957
void	NX_PWM_SetDeadZoneLength(563,16700
U32		NX_PWM_GetDeadZoneLength(588,17481
CBOOL	NX_PWM_SetDeadZoneEnable(610,18136
CBOOL	NX_PWM_GetDeadZoneEnable(643,18942
CBOOL	NX_PWM_SetDividerPath(671,19715
NX_PWM_DIVIDSELECT NX_PWM_GetDividerPath(703,20690
CBOOL	NX_PWM_SetOutInvert(732,21578
CBOOL	NX_PWM_GetOutInvert(771,22639
void	NX_PWM_SetShotMode(804,23510
NX_PWM_LOADMODE	NX_PWM_GetShotMode(845,24596
void	NX_PWM_UpdateCounter(884,25534
void	NX_PWM_Run(920,26467
void	NX_PWM_Stop(952,27180
CBOOL	NX_PWM_IsRun(984,27910
void	NX_PWM_SetPeriod(1018,28694
U32		NX_PWM_GetPeriod(1059,29657
CBOOL	NX_PWM_SetDuty(1101,30629
U32		NX_PWM_GetDuty(1144,31571
U32		NX_PWM_GetCurrentCount(1186,32493

test/usbread/device/prototype/module/nx_intc.c,1120
static	struct NX_INTC_RegisterSet (*__g_pRegister)__g_pRegister19,600
CBOOL	NX_INTC_Initialize(31,1051
U32		NX_INTC_GetNumberOfModule(50,1399
U32		NX_INTC_GetPhysicalAddress(64,1825
U32		NX_INTC_GetSizeOfRegisterSet(79,2325
void	NX_INTC_SetBaseAddress(90,2620
void* 	NX_INTC_GetBaseAddress(102,2945
CBOOL	NX_INTC_OpenModule(114,3277
CBOOL	NX_INTC_CloseModule(136,3883
CBOOL	NX_INTC_CheckBusy(150,4270
CBOOL	NX_INTC_CanPowerDown(161,4636
void	NX_INTC_SetInterruptEnable(176,5114
CBOOL	NX_INTC_GetInterruptEnable(201,5853
CBOOL	NX_INTC_GetInterruptPending(320,12996
void	NX_INTC_ClearInterruptPending(383,16553
void	NX_INTC_SetInterruptEnableAll(443,20253
CBOOL	NX_INTC_GetInterruptEnableAll(470,20967
CBOOL	NX_INTC_GetInterruptPendingAll(492,21621
void	NX_INTC_ClearInterruptPendingAll(513,22108
S32		NX_INTC_GetInterruptPendingNumber(529,22647
void	NX_INTC_SetInterruptMode 563,23567
void	NX_INTC_SetPriorityMode(605,24850
void NX_INTC_SetIntHandler(630,25544
void *NX_INTC_GetIntHandler(NX_INTC_GetIntHandler639,25819
void *NX_INTC_GetCurrentIntHandler(NX_INTC_GetCurrentIntHandler648,26099

test/usbread/device/prototype/module/nx_spdiftx.h,1851
#define _NX_SPDIFTX_H18,610
struct NX_SPDIFTX_RegisterSet33,1088
	volatile U32 SPDIF_CLKCON;35,1120
	volatile U32 SPDIF_CON;36,1192
	volatile U32 SPDIF_BSTAS;37,1256
	volatile U32 SPDIF_CSTAS;38,1326
	volatile U32 SPDIF_DAT;39,1398
	volatile U32 SPDIF_CNT;40,1469
	volatile U32 SPDIF_BSTAS_SHD;41,1543
	volatile U32 SPDIF_CNT_SHD;42,1624
	volatile U32 USERBIT1;43,1708
	volatile U32 USERBIT2;44,1774
	volatile U32 USERBIT3;45,1841
	volatile U32 USERBIT1_SHD;46,1908
	volatile U32 USERBIT2_SHD;47,1982
	volatile U32 USERBIT3_SHD;48,2056
	volatile U32 VERSION_INFO;49,2130
	NX_SPDIFTX_INTERNAL_CLK 58,2392
	NX_SPDIFTX_EXTERNAL_CLK 59,2422
} NX_SPDIFTX_MCLK;60,2451
	NX_SPDIFTX_TRIGGER_0DEPTH 64,2487
	NX_SPDIFTX_TRIGGER_1DEPTH 65,2520
	NX_SPDIFTX_TRIGGER_4DEPTH 66,2553
	NX_SPDIFTX_TRIGGER_6DEPTH 67,2586
	NX_SPDIFTX_TRIGGER_10DEPTH 68,2619
	NX_SPDIFTX_TRIGGER_12DEPTH 69,2652
	NX_SPDIFTX_TRIGGER_14DEPTH 70,2685
	NX_SPDIFTX_TRIGGER_15DEPTH	71,2718
} NX_SPDIFTX_TRIGGER_LEVEL;73,2751
	NX_SPDIFTX_MODE_DMA	77,2795
	NX_SPDIFTX_MODE_POLLING	78,2823
	NX_SPDIFTX_MODE_INTERRUPT	79,2854
} NX_SPDIFTX_TRANSFER_MODE;80,2885
	NX_SPDIFTX_SAMPLE_256FS 84,2929
	NX_SPDIFTX_SAMPLE_384FS 85,2959
	NX_SPDIFTX_SAMPLE_512FS 86,2989
} NX_SPIDFTX_MCLK_SAMPLE;87,3018
	NX_SPDIFTX_DATA_BIT_16	91,3060
	NX_SPDIFTX_DATA_BIT_20	92,3089
	NX_SPDIFTX_DATA_BIT_24	93,3118
} NX_SPDIFTX_DATA_BIT;94,3146
	NX_SPDIFTX_FFLV_INTR_EN	98,3177
	NX_SPDIFTX_USDA_INTR_EN	99,3250
	NX_SPDIFTX_BFEM_INTR_EN	100,3322
	NX_SPDIFTX_STED_INTR_EN	101,3396
	NX_SPDIFTX_FFLV_INTR_PD	106,3479
	NX_SPDIFTX_USDA_INTR_PD	107,3553
	NX_SPDIFTX_BFEM_INTR_PD	108,3626
	NX_SPDIFTX_STED_INTR_PD	109,3701
	NX_SPDIFTX_BIG_ENDIAN	114,3793
	NX_SPDIFTX_4BYTE_SWAP	115,3839
	NX_SPDIFTX_3BYTE_SWAP	116,3885
	NX_SPDIFTX_2BYTE_SWAP	117,3931
} NX_SPDIFTX_SWAP;119,3979

test/usbread/device/prototype/module/nx_lvds.h,844
#define __NX_LVDS_H__19,583
		volatile U32 LVDSCTRL0;55,1004
    volatile U32 LVDSCTRL1;56,1043
    volatile U32 LVDSCTRL2;57,1084
    volatile U32 LVDSCTRL3;58,1125
    volatile U32 LVDSCTRL4;59,1166
    volatile U32 _Reserved0[_Reserved060,1207
    volatile U32 LVDSLOC0	61,1254
    volatile U32 LVDSLOC1	62,1293
    volatile U32 LVDSLOC2	63,1333
    volatile U32 LVDSLOC3	64,1373
    volatile U32 LVDSLOC4	65,1413
    volatile U32 LVDSLOC5	66,1453
    volatile U32 LVDSLOC6	67,1493
    volatile U32 _Reserved1 68,1533
    volatile U32 LVDSLOCMASK0 69,1574
    volatile U32 LVDSLOCMASK1 70,1615
    volatile U32 LVDSLOCPOL0 71,1656
    volatile U32 LVDSLOCPOL1 72,1697
    volatile U32 LVDSTMODE0 73,1738
    volatile U32 LVDSTMODE1 74,1779
    volatile U32 _Reserved2[_Reserved276,1821
} NX_LVDS_RegisterSet;83,2070

test/usbread/device/prototype/module/nx_dpc.h,6551
#define __NX_DPC_H__18,598
	struct	NX_DPC_RegisterSet33,924
		volatile U32 DPCHTOTAL	36,1031
		volatile U32 DPCHSWIDTH	37,1113
		volatile U32 DPCHASTART	38,1194
		volatile U32 DPCHAEND	39,1283
		volatile U32 DPCVTOTAL	40,1368
		volatile U32 DPCVSWIDTH	41,1448
		volatile U32 DPCVASTART	42,1527
		volatile U32 DPCVAEND	43,1614
		volatile U32 DPCCTRL0	44,1697
		volatile U32 DPCCTRL1	45,1764
		volatile U32 DPCEVTOTAL	46,1831
		volatile U32 DPCEVSWIDTH	47,1923
		volatile U32 DPCEVASTART	48,2013
		volatile U32 DPCEVAEND	49,2111
		volatile U32 DPCCTRL2	50,2206
		volatile U32 DPCVSEOFFSET	51,2273
		volatile U32 DPCVSSOFFSET	52,2358
		volatile U32 DPCEVSEOFFSET	53,2445
		volatile U32 DPCEVSSOFFSET	54,2542
		volatile U32 DPCDELAY0	55,2641
		volatile U32 DPCUPSCALECON0 56,2707
		volatile U32 DPCUPSCALECON1 57,2792
		volatile U32 DPCUPSCALECON2 58,2877
		volatile U32 DPCRNUMGENCON0 60,3056
		volatile U32 DPCRNUMGENCON1 61,3165
		volatile U32 DPCRNUMGENCON2 62,3274
	    volatile U32 DPCRNDCONFORMULA_L;63,3383
	    volatile U32 DPCRNDCONFORMULA_H;64,3441
		volatile U32 DPCFDTAddr 65,3499
		volatile U32 DPCFRDITHERVALUE;66,3601
		volatile U32 DPCFGDITHERVALUE;67,3705
		volatile U32 DPCFBDITHERVALUE;68,3811
        volatile U32 DPCDELAY1 69,3909
        volatile U32 DPCMPUTIME0 70,3993
        volatile U32 DPCMPUTIME1 71,4097
        volatile U32 DPCMPUWRDATAL 72,4158
        volatile U32 DPCMPUINDEX 73,4219
        volatile U32 DPCMPUSTATUS 74,4280
        volatile U32 DPCMPUDATAH 75,4341
        volatile U32 DPCMPURDATAL 76,4402
        volatile U32 DPCDummy12 77,4463
        volatile U32 DPCCMDBUFFERDATAL;78,4523
        volatile U32 DPCCMDBUFFERDATAH;79,4584
        volatile U32 DPCPOLCTRL 80,4645
        volatile U32 DPCPADPOSITION[DPCPADPOSITION81,4706
        volatile U32 DPCRGBMASK[DPCRGBMASK82,4792
        volatile U32 DPCRGBSHIFT 83,4866
        volatile U32 DPCDATAFLUSH 84,4927
		volatile U32 DPCCLKENB	87,5076
		volatile U32 DPCCLKGEN[DPCCLKGEN88,5156
		NX_DPC_INT_VSYNC 98,5555
		NX_DPC_FORMAT_RGB555	104,5662
		NX_DPC_FORMAT_RGB555		= 0UL,UL104,5662
		NX_DPC_FORMAT_RGB565	105,5712
		NX_DPC_FORMAT_RGB565		= 1UL,UL105,5712
		NX_DPC_FORMAT_RGB666	106,5762
		NX_DPC_FORMAT_RGB666		= 2UL,UL106,5762
		NX_DPC_FORMAT_RGB666B	107,5812
		NX_DPC_FORMAT_RGB666B		= 18UL,UL107,5812
		NX_DPC_FORMAT_RGB888	109,5865
		NX_DPC_FORMAT_RGB888		= 3UL,UL109,5865
		NX_DPC_FORMAT_MRGB555A	110,5915
		NX_DPC_FORMAT_MRGB555A		= 4UL,UL110,5915
		NX_DPC_FORMAT_MRGB555B	111,5969
		NX_DPC_FORMAT_MRGB555B		= 5UL,UL111,5969
		NX_DPC_FORMAT_MRGB565	112,6023
		NX_DPC_FORMAT_MRGB565		= 6UL,UL112,6023
		NX_DPC_FORMAT_MRGB666	113,6075
		NX_DPC_FORMAT_MRGB666		= 7UL,UL113,6075
		NX_DPC_FORMAT_MRGB888A	114,6127
		NX_DPC_FORMAT_MRGB888A		= 8UL,UL114,6127
		NX_DPC_FORMAT_MRGB888B	115,6181
		NX_DPC_FORMAT_MRGB888B		= 9UL,UL115,6181
		NX_DPC_FORMAT_CCIR656	116,6235
		NX_DPC_FORMAT_CCIR656		= 10UL,UL116,6235
		NX_DPC_FORMAT_CCIR601A	117,6299
		NX_DPC_FORMAT_CCIR601A		= 12UL,UL117,6299
		NX_DPC_FORMAT_CCIR601B	118,6352
		NX_DPC_FORMAT_CCIR601B		= 13UL,UL118,6352
		NX_DPC_FORMAT_SRGB888	119,6405
		NX_DPC_FORMAT_SRGB888		= 14UL,UL119,6405
		NX_DPC_FORMAT_SRGBD8888	120,6458
		NX_DPC_FORMAT_SRGBD8888		= 15UL,UL120,6458
		NX_DPC_FORMAT_4096COLOR	121,6515
		NX_DPC_FORMAT_4096COLOR		= 1UL,UL121,6515
		NX_DPC_FORMAT_16GRAY	122,6572
		NX_DPC_FORMAT_16GRAY		= 3UL	UL122,6572
	}	NX_DPC_FORMAT;124,6629
		NX_DPC_YCORDER_CbYCrY	129,6730
		NX_DPC_YCORDER_CbYCrY		= 0UL,UL129,6730
		NX_DPC_YCORDER_CrYCbY	130,6780
		NX_DPC_YCORDER_CrYCbY		= 1UL,UL130,6780
		NX_DPC_YCORDER_YCbYCr	131,6830
		NX_DPC_YCORDER_YCbYCr		= 2UL,UL131,6830
		NX_DPC_YCORDER_YCrYCb	132,6880
		NX_DPC_YCORDER_YCrYCb		= 3UL	UL132,6880
	}	NX_DPC_YCORDER;134,6930
		NX_DPC_PADCLK_VCLK	139,7001
		NX_DPC_PADCLK_VCLK		= 0UL,UL139,7001
		NX_DPC_PADCLK_VCLK2	140,7040
		NX_DPC_PADCLK_VCLK2		= 1UL,UL140,7040
		NX_DPC_PADCLK_VCLK3	141,7081
		NX_DPC_PADCLK_VCLK3		= 2UL	UL141,7081
	}	NX_DPC_PADCLK;143,7122
		NX_DPC_DITHER_BYPASS	148,7191
		NX_DPC_DITHER_BYPASS	= 0UL,UL148,7191
		NX_DPC_DITHER_4BIT	149,7239
		NX_DPC_DITHER_4BIT		= 1UL,UL149,7239
		NX_DPC_DITHER_5BIT	150,7294
		NX_DPC_DITHER_5BIT		= 2UL,UL150,7294
		NX_DPC_DITHER_6BIT	151,7349
		NX_DPC_DITHER_6BIT		= 3UL	UL151,7349
	}	NX_DPC_DITHER;153,7404
		NX_DPC_VBS_NTSC_M	158,7479
		NX_DPC_VBS_NTSC_M		= 0UL,UL158,7479
		NX_DPC_VBS_NTSC_N	159,7536
		NX_DPC_VBS_NTSC_N		= 1UL,UL159,7536
		NX_DPC_VBS_NTSC_443	160,7590
		NX_DPC_VBS_NTSC_443		= 2UL,UL160,7590
		NX_DPC_VBS_PAL_M	161,7648
		NX_DPC_VBS_PAL_M		= 3UL,UL161,7648
		NX_DPC_VBS_PAL_N	162,7704
		NX_DPC_VBS_PAL_N		= 4UL,UL162,7704
		NX_DPC_VBS_PAL_BGHI	163,7765
		NX_DPC_VBS_PAL_BGHI		= 5UL,UL163,7765
		NX_DPC_VBS_PSEUDO_PAL	164,7827
		NX_DPC_VBS_PSEUDO_PAL	= 6UL,UL164,7827
		NX_DPC_VBS_PSEUDO_NTSC	165,7887
		NX_DPC_VBS_PSEUDO_NTSC	= 7UL	UL165,7887
	}	NX_DPC_VBS;167,7949
		NX_DPC_BANDWIDTH_LOW	172,8024
		NX_DPC_BANDWIDTH_LOW		= 0UL,UL172,8024
		NX_DPC_BANDWIDTH_MEDIUM	173,8074
		NX_DPC_BANDWIDTH_MEDIUM		= 1UL,UL173,8074
		NX_DPC_BANDWIDTH_HIGH	174,8130
		NX_DPC_BANDWIDTH_HIGH		= 2UL	UL174,8130
	}	NX_DPC_BANDWIDTH;176,8182
    PROGRESSIVE 298,13942
    INTERLACE 299,13971
}SYNCGENMODE;SYNCGENMODE300,13999
	POLARITY_ACTIVEHIGH 304,14029
	POLARITY_ACTIVELOW 305,14073
}POLARITY;POLARITY306,14118
	OUTPUTFORMAT_RGB555 310,14145
	OUTPUTFORMAT_RGB565 311,14203
	OUTPUTFORMAT_RGB666 312,14262
	OUTPUTFORMAT_RGB888 313,14323
	OUTPUTFORMAT_MRGB555A 314,14385
	OUTPUTFORMAT_MRGB555B 315,14421
	OUTPUTFORMAT_MRGB565 316,14457
	OUTPUTFORMAT_MRGB666 317,14493
	OUTPUTFORMAT_MRGB888A 318,14529
	OUTPUTFORMAT_MRGB888B 319,14565
	OUTPUTFORMAT_BGR555 320,14601
	OUTPUTFORMAT_BGR565 321,14637
	OUTPUTFORMAT_BGR666 322,14673
	OUTPUTFORMAT_BGR888 323,14709
	OUTPUTFORMAT_MBGR555A 324,14745
	OUTPUTFORMAT_MBGR555B 325,14781
	OUTPUTFORMAT_MBGR565 326,14817
	OUTPUTFORMAT_MBGR666 327,14853
	OUTPUTFORMAT_MBGR888A 328,14889
	OUTPUTFORMAT_MBGR888B 329,14925
	OUTPUTFORMAT_CCIR656 330,14961
	OUTPUTFORMAT_CCIR601_8 331,14997
	OUTPUTFORMAT_CCIR601_16A=332,15033
	OUTPUTFORMAT_CCIR601_16B=333,15069
	OUTPUTFORMAT_SRGB888	334,15105
	OUTPUTFORMAT_SRGBD8888	335,15138
}OUTPUTFORMAT;OUTPUTFORMAT336,15172
    PADVCLK 340,15203
    PADVCLK2 341,15270
    PADVCLK3 342,15342
}OUTPADCLKSEL;OUTPADCLKSEL343,15413
	QMODE_220 347,15444
	QMODE_256 348,15487
}QMODE;QMODE349,15529

test/usbread/device/prototype/module/nx_pdm.h,312
#define __NX_PDM_H__18,564
struct NX_PDM_RegisterSet34,948
    volatile U32 PDM_CTRL	36,976
    volatile U32 PDM_GAIN0	37,1008
    volatile U32 PDM_GAIN1	38,1041
    volatile U32 PDM_COEFF	39,1074
    volatile U32 PDM_DATA	40,1107
    volatile U32 PDM_CTRL1 41,1139
    volatile U32 PDM_IRQCTRL	42,1173

test/usbread/device/prototype/module/nx_pwm.h,1318
#define _NX_PWM_H22,805
#define NUMBER_OF_PWM_CHANNEL	37,1248
#define NX_PWM_INT	38,1280
struct NX_PWM_RegisterSet43,1504
	volatile U32 TCFG0	45,1532
	volatile U32 TCFG1	46,1662
	volatile U32 TCON 47,1776
	volatile U32 TCNTB0 48,1842
	volatile U32 TCMPB0 49,1915
	volatile U32 TCNTO0 50,1990
 	volatile U32 TCNTB1 51,2066
	volatile U32 TCMPB1 52,2140
	volatile U32 TCNTO1 53,2215
	volatile U32 TCNTB2 54,2291
	volatile U32 TCMPB2 55,2364
	volatile U32 TCNTO2 56,2439
	volatile U32 TCNTB3 57,2515
	volatile U32 TCMPB3 58,2588
	volatile U32 TCNTO3 59,2663
	volatile U32 TCNTB4 60,2739
	volatile U32 TCNTO4 61,2812
	volatile U32 TINT_CSTAT 62,2888
	NX_PWM_DIVIDSELECT_1	71,3167
	NX_PWM_DIVIDSELECT_1	= 0UL,UL71,3167
	NX_PWM_DIVIDSELECT_2	72,3196
	NX_PWM_DIVIDSELECT_2	= 1UL,UL72,3196
	NX_PWM_DIVIDSELECT_4	73,3225
	NX_PWM_DIVIDSELECT_4	= 2UL,UL73,3225
	NX_PWM_DIVIDSELECT_8	74,3254
	NX_PWM_DIVIDSELECT_8	= 3UL,UL74,3254
	NX_PWM_DIVIDSELECT_16 75,3283
	NX_PWM_DIVIDSELECT_16 	= 4UL,UL75,3283
	NX_PWM_DIVIDSELECT_TCLK	76,3314
	NX_PWM_DIVIDSELECT_TCLK	= 5ULUL76,3314
} NX_PWM_DIVIDSELECT;78,3346
	NX_PWM_LOADMODE_ONESHOT	82,3385
	NX_PWM_LOADMODE_ONESHOT		= 0UL,UL82,3385
	NX_PWM_LOADMODE_AUTORELOAD	83,3418
	NX_PWM_LOADMODE_AUTORELOAD	= 1ULUL83,3418
} NX_PWM_LOADMODE;84,3452

test/usbread/device/prototype/module/nx_mali400.c,624
static	NX_MALI400_RegisterSet *__g_pRegister[__g_pRegister22,633
#define NUMBEROF_PP 24,706
U32   NX_MALI400_GetTEMP(37,1071
CBOOL	NX_MALI400_Initialize(57,1774
U32		NX_MALI400_GetNumberOfModule(77,2224
U32		NX_MALI400_GetSizeOfRegisterSet(91,2676
void	NX_MALI400_SetBaseAddress(106,3157
void*	NX_MALI400_GetBaseAddress(122,3759
U32		NX_MALI400_GetPhysicalAddress(138,4347
CBOOL	NX_MALI400_OpenModule(159,5055
CBOOL	NX_MALI400_CloseModule(201,7298
CBOOL	NX_MALI400_CheckBusy(238,9012
U32 NX_MALI400_GetClockNumber 261,9827
U32 NX_MALI400_GetResetNumber 281,10438
U32 	NX_MALI400_GetInterruptNumber(311,11509

test/usbread/device/prototype/module/nx_usbotg.h,8074
#define __NX_USB20OTG_H__17,604
	volatile U32	GOTGCTL 35,1015
	volatile U32	GOTGINT 36,1060
	volatile U32	GAHBCFG 37,1109
	volatile U32	GUSBCFG 38,1158
	volatile U32	GRSTCTL 39,1207
	volatile U32	GINTSTS 40,1256
	volatile U32	GINTMSK 41,1305
	volatile U32	GRXSTSR 42,1354
	volatile U32	GRXSTSP 43,1403
	volatile U32	GRXFSIZ 44,1452
	volatile U32	GNPTXFSIZ 45,1501
	volatile U32	GNPTXSTS 46,1552
	volatile U32	GI2CCTL 47,1602
	volatile U32	GPVNDCTL 48,1651
	volatile U32	GGPIO 49,1701
	volatile U32	GUID 50,1749
	volatile U32	GSNPSID 51,1796
	volatile U32	GHWCFG1 52,1845
	volatile U32	GHWCFG2 53,1894
	volatile U32	GHWCFG3 54,1943
	volatile U32	GHWCFG4 55,1992
	volatile U32	GLPMCFG 56,2041
	volatile U32	GPWRDN 57,2090
	volatile U32	GDFIFOCFG 58,2141
	volatile U32	GADPCTL 59,2213
	volatile U32	RESERVED00[RESERVED0061,2284
	volatile U32	HPTXFSIZ 62,2338
	volatile U32	DPTXFSIZ[DPTXFSIZ63,2388
	volatile U32	RESERVED01[RESERVED0164,2440
	volatile U32	HCFG 66,2537
	volatile U32	HFIR 67,2580
	volatile U32	HFNUM 68,2627
	volatile U32	RESERVED02	69,2675
	volatile U32	HPTXSTS 70,2726
	volatile U32	HAINT 71,2775
	volatile U32	HAINTMSK 72,2823
	volatile U32	RESERVED03[RESERVED0373,2873
	volatile U32	HPRT 74,2922
	volatile U32	RESERVED04[RESERVED0475,2965
	volatile U32	HCSR16[HCSR1676,3021
	volatile U32	RESERVED05[RESERVED0579,3195
	volatile U32	DCFG 81,3340
	volatile U32	DCTL 82,3383
	volatile U32	DSTS 83,3445
	volatile U32	RESERVED06	84,3507
	volatile U32	DIEPMSK 85,3573
	volatile U32	DOEPMSK 86,3637
	volatile U32	DAINT 87,3701
	volatile U32	DAINTMSK 88,3764
	volatile U32	DTKNQR1 89,3829
	volatile U32	DTKNQR2 90,3893
	volatile U32	DVBUSDIS 91,3957
	volatile U32	DVBUSPULSE 92,4022
	volatile U32	DTKNQR3 93,4089
	volatile U32	DTKNQR4 94,4153
	volatile U32	DEACHINT 95,4217
	volatile U32	DEACHINTMSK 96,4269
	volatile U32	DIEPEACHMSK[DIEPEACHMSK97,4342
	volatile U32	DOEPEACHMSK[DOEPEACHMSK98,4418
	volatile U32	RESERVED07[RESERVED07100,4495
	volatile U32	DIESR16[DIESR16101,4538
	volatile U32	DOESR16[DOESR16104,4741
	volatile U32	RESERVED08[RESERVED08107,4924
	volatile U32	PCGCCTL 109,5011
	volatile U32	RESERVED09[RESERVED09110,5056
	volatile U32	EP00FIFO[EP00FIFO112,5129
	volatile U32	EP01FIFO[EP01FIFO113,5168
	volatile U32	EP02FIFO[EP02FIFO114,5207
	volatile U32	EP03FIFO[EP03FIFO115,5246
	volatile U32	EP04FIFO[EP04FIFO116,5285
	volatile U32	EP05FIFO[EP05FIFO117,5324
	volatile U32	EP06FIFO[EP06FIFO118,5363
	volatile U32	EP07FIFO[EP07FIFO119,5402
	volatile U32	EP08FIFO[EP08FIFO120,5441
	volatile U32	EP09FIFO[EP09FIFO121,5480
	volatile U32	EP10FIFO[EP10FIFO122,5519
	volatile U32	EP11FIFO[EP11FIFO123,5558
	volatile U32	EP12FIFO[EP12FIFO124,5597
	volatile U32	EP13FIFO[EP13FIFO125,5636
	volatile U32	EP14FIFO[EP14FIFO126,5675
	volatile U32	EP15FIFO[EP15FIFO127,5714
	volatile U32	RESERVED10[RESERVED10128,5754
	volatile U32	DEBUGFIFO[DEBUGFIFO129,5803
} NX_USB20OTG_RegisterSet;142,6623
    volatile U32 OTG_APB00[OTG_APB00146,6668
} NX_USB20OTG_APB_RegisterSet;147,6700
    NX_USB20OTG_INT_TEST0 193,8302
    NX_USB20OTG_INT_TEST1 194,8354
    NX_USB20OTG_INT_TEST2 195,8406
} NX_USB20OTG_INT;196,8458
	void (*SetGOTGCTL	SetGOTGCTL432,17041
	void (*SetGOTGINT SetGOTGINT433,17086
	void (*SetGAHBCFG SetGAHBCFG434,17135
	void (*SetGUSBCFG SetGUSBCFG435,17184
	void (*SetGRSTCTL SetGRSTCTL436,17233
	void (*SetGINTSTS SetGINTSTS437,17282
	void (*SetGINTMSK SetGINTMSK438,17331
	void (*SetGRXSTSR SetGRXSTSR439,17380
	void (*SetGRXSTSP SetGRXSTSP440,17429
	void (*SetGRXFSIZ SetGRXFSIZ441,17478
	void (*SetGNPTXFSIZ SetGNPTXFSIZ442,17527
	void (*SetGNPTXSTS SetGNPTXSTS443,17576
	void (*SetGI2CCTL SetGI2CCTL444,17625
	void (*SetGPVNDCTL SetGPVNDCTL445,17674
	void (*SetGGPIO SetGGPIO446,17723
	void (*SetGUID SetGUID447,17772
	void (*SetGSNPSID SetGSNPSID448,17821
	void (*SetGHWCFG1 SetGHWCFG1449,17870
	void (*SetGHWCFG2 SetGHWCFG2450,17919
	void (*SetGHWCFG3 SetGHWCFG3451,17968
	void (*SetGHWCFG4 SetGHWCFG4452,18017
	void (*SetGLPMCFG SetGLPMCFG453,18066
	void (*SetHPTXFSIZ SetHPTXFSIZ454,18115
	void (*SetHCFG SetHCFG455,18164
	void (*SetHFIR SetHFIR456,18213
	void (*SetHFNUM SetHFNUM457,18262
	void (*SetHPTXSTS SetHPTXSTS458,18311
	void (*SetHAINT SetHAINT459,18360
	void (*SetHAINTMSK SetHAINTMSK460,18409
	void (*SetHPRT SetHPRT461,18458
	void (*SetDCFG SetDCFG462,18507
	void (*SetDCTL SetDCTL463,18556
	void (*SetDSTS SetDSTS464,18605
	void (*SetDIEPMSK SetDIEPMSK465,18654
	void (*SetDOEPMSK SetDOEPMSK466,18703
	void (*SetDAINT SetDAINT467,18752
	void (*SetDAINTMSK SetDAINTMSK468,18801
	void (*SetDTKNQR1 SetDTKNQR1469,18850
	void (*SetDTKNQR2 SetDTKNQR2470,18899
	void (*SetDVBUSDIS SetDVBUSDIS471,18948
	void (*SetDVBUSPULSE SetDVBUSPULSE472,18997
	void (*SetDTKNQR3 SetDTKNQR3473,19046
	void (*SetDTKNQR4 SetDTKNQR4474,19095
	void (*SetPCGCCTL SetPCGCCTL475,19144
	void (*SetDPTXFSIZ SetDPTXFSIZ477,19194
	void (*SetHCSR	SetHCSR479,19248
	void (*SetHCCHAR	SetHCCHAR480,19358
	void (*SetHCSPLT	SetHCSPLT481,19405
	void (*SetHCINT	SetHCINT482,19452
	void (*SetHCINTMSK	SetHCINTMSK483,19498
	void (*SetHCTSIZ	SetHCTSIZ484,19549
	void (*SetHCDMA	SetHCDMA485,19596
	void (*SetDIESR	SetDIESR487,19643
	void (*SetDIEPCTL	SetDIEPCTL488,19733
	void (*SetDIEPINT	SetDIEPINT489,19785
	void (*SetDIEPTSIZ	SetDIEPTSIZ490,19837
	void (*SetDIEPDMA	SetDIEPDMA491,19888
	void (*SetDOESR	SetDOESR493,19941
	void (*SetDOEPCTL	SetDOEPCTL494,20031
	void (*SetDOEPINT	SetDOEPINT495,20083
	void (*SetDOEPTSIZ	SetDOEPTSIZ496,20135
	void (*SetDOEPDMA	SetDOEPDMA497,20186
	U32 (*GetGOTGCTL GetGOTGCTL499,20239
	U32 (*GetGOTGINT GetGOTGINT500,20269
	U32 (*GetGAHBCFG GetGAHBCFG501,20299
	U32 (*GetGUSBCFG GetGUSBCFG502,20329
	U32 (*GetGRSTCTL GetGRSTCTL503,20359
	U32 (*GetGINTSTS GetGINTSTS504,20389
	U32 (*GetGINTMSK GetGINTMSK505,20419
	U32 (*GetGRXSTSR GetGRXSTSR506,20449
	U32 (*GetGRXSTSP GetGRXSTSP507,20479
	U32 (*GetGRXFSIZ GetGRXFSIZ508,20509
	U32 (*GetGNPTXFSIZ GetGNPTXFSIZ509,20539
	U32 (*GetGNPTXSTS GetGNPTXSTS510,20569
	U32 (*GetGI2CCTL GetGI2CCTL511,20599
	U32 (*GetGPVNDCTL GetGPVNDCTL512,20629
	U32 (*GetGGPIO GetGGPIO513,20659
	U32 (*GetGUID GetGUID514,20689
	U32 (*GetGSNPSID GetGSNPSID515,20719
	U32 (*GetGHWCFG1 GetGHWCFG1516,20749
	U32 (*GetGHWCFG2 GetGHWCFG2517,20779
	U32 (*GetGHWCFG3 GetGHWCFG3518,20809
	U32 (*GetGHWCFG4 GetGHWCFG4519,20839
	U32 (*GetGLPMCFG GetGLPMCFG520,20869
	U32 (*GetHPTXFSIZ GetHPTXFSIZ521,20899
	U32 (*GetHCFG GetHCFG522,20929
	U32 (*GetHFIR GetHFIR523,20959
	U32 (*GetHFNUM GetHFNUM524,20989
	U32 (*GetHPTXSTS GetHPTXSTS525,21019
	U32 (*GetHAINT GetHAINT526,21049
	U32 (*GetHAINTMSK GetHAINTMSK527,21079
	U32 (*GetHPRT GetHPRT528,21109
	U32 (*GetDCFG GetDCFG529,21139
	U32 (*GetDCTL GetDCTL530,21169
	U32 (*GetDSTS GetDSTS531,21199
	U32 (*GetDIEPMSK GetDIEPMSK532,21229
	U32 (*GetDOEPMSK GetDOEPMSK533,21259
	U32 (*GetDAINT GetDAINT534,21289
	U32 (*GetDAINTMSK GetDAINTMSK535,21319
	U32 (*GetDTKNQR1 GetDTKNQR1536,21349
	U32 (*GetDTKNQR2 GetDTKNQR2537,21379
	U32 (*GetDVBUSDIS GetDVBUSDIS538,21409
	U32 (*GetDVBUSPULSE GetDVBUSPULSE539,21439
	U32 (*GetDTKNQR3 GetDTKNQR3540,21469
	U32 (*GetDTKNQR4 GetDTKNQR4541,21499
	U32 (*GetPCGCCTL GetPCGCCTL542,21529
	U32 (*GetDPTXFSIZ GetDPTXFSIZ544,21560
	U32 (*GetHCCHAR	GetHCCHAR546,21598
	U32 (*GetHCSPLT	GetHCSPLT547,21631
	U32 (*GetHCINT	GetHCINT548,21664
	U32 (*GetHCINTMSK	GetHCINTMSK549,21696
	U32 (*GetHCTSIZ	GetHCTSIZ550,21733
	U32 (*GetHCDMA	GetHCDMA551,21766
	U32 (*GetDIEPCTL	GetDIEPCTL553,21799
	U32 (*GetDIEPINT	GetDIEPINT554,21835
	U32 (*GetDIEPTSIZ	GetDIEPTSIZ555,21871
	U32 (*GetDIEPDMA	GetDIEPDMA556,21905
	U32 (*GetDOEPCTL	GetDOEPCTL558,21942
	U32 (*GetDOEPINT	GetDOEPINT559,21978
	U32 (*GetDOEPTSIZ	GetDOEPTSIZ560,22014
	U32 (*GetDOEPDMA	GetDOEPDMA561,22048
} OTG_FUNC_IF;562,22084

test/usbread/device/prototype/module/nx_rtc.h,1145
#define __NX_RTC_H__18,581
	struct	NX_RTC_RegisterSet33,907
		volatile U32 RTCCNTWRITE;35,937
		volatile U32 RTCCNTREAD;36,1012
		volatile U32 RTCALARM;37,1085
		volatile U32 RTCCTRL;38,1143
		volatile U32 RTCINTENB;39,1202
		volatile U32 RTCINTPND;40,1272
		volatile U32 RTCCORERSTIMESEL;41,1355
		volatile U32 RTCSCRATCH;42,1434
		volatile U32 RTCSCRATCHSTATUS;43,1461
		NX_RTC_INT_COUNTER	49,1558
		NX_RTC_INT_ALARM	50,1612
		NX_RTC_RESETDELAY_BYPASS	56,1732
		NX_RTC_RESETDELAY_BYPASS	= 1UL UL56,1732
		NX_RTC_RESETDELAY_31MS	57,1849
		NX_RTC_RESETDELAY_31MS		= 1UL UL57,1849
		NX_RTC_RESETDELAY_62MS	58,1945
		NX_RTC_RESETDELAY_62MS		= 1UL UL58,1945
		NX_RTC_RESETDELAY_93MS	59,2041
		NX_RTC_RESETDELAY_93MS		= 1UL UL59,2041
		NX_RTC_RESETDELAY_124MS	60,2137
		NX_RTC_RESETDELAY_124MS		= 1UL UL60,2137
		NX_RTC_RESETDELAY_155MS	61,2234
		NX_RTC_RESETDELAY_155MS		= 1UL UL61,2234
		NX_RTC_RESETDELAY_186MS	62,2331
		NX_RTC_RESETDELAY_186MS		= 1UL UL62,2331
		NX_RTC_RESETDELAY_210MS	63,2428
	} NX_RTC_RESETDELAY;65,2522
		NX_RTC_OSCSEL_1HZ	69,2563
		NX_RTC_OSCSEL_32HZ	70,2626
	} NX_RTC_OSCSEL;71,2691

test/usbread/device/prototype/module/nx_gmac.c,2604
static      NX_DWC_GMAC_RegisterSet * __g_pRegister[__g_pRegister20,589
volatile    EMAC_HANDLE_T *hEmac[hEmac21,672
const char _default_mac_addr[_default_mac_addr23,734
static const char *_str_mdio_reg(_str_mdio_reg26,796
static const char *_str_duplex_mode(_str_duplex_mode75,2311
static const char *_str_link_speed(_str_link_speed89,2584
void NX_DWC_GMAC_CSR_REGS_DUMP(110,3108
void NX_DWC_GMAC_DMA_REGS_DUMP(154,8363
U64 NX_DWC_GMAC_CSR_GetMacAddr 201,11924
void    NX_DWC_GMAC_CSR_ENABLE(252,13296
void    NX_DWC_GMAC_CSR_DISABLE(268,13875
CBOOL    NX_DWC_GMAC_CSR_TX_ERRCHK(278,14162
CBOOL    NX_DWC_GMAC_CSR_RX_ERRCHK(287,14351
U32   NX_DWC_GMAC_GetID(297,14541
void    NX_DWC_GMAC_CSR_SetReceiveAll(304,14853
CBOOL   NX_DWC_GMAC_DMA_SWReset(325,15634
CBOOL   NX_DWC_GMAC_DMA_Init(336,16057
void    NX_DWC_GMAC_DMA_DISPLAY_DESC_RING(407,19168
void    NX_DWC_GMAC_DMA_INIT_RX_DESC(413,19443
void    NX_DWC_GMAC_DMA_START_RX(425,19755
void    NX_DWC_GMAC_DMA_START_TX(462,20580
void    NX_DWC_GMAC_DMA_TxPollDemand(478,21076
void    NX_DWC_GMAC_DMA_RxPollDemand(487,21422
CBOOL   NX_DWC_GMAC_MDC_DIV(715,29195
CBOOL NX_DWC_GMAC_DRV_GET_MAC_ADDRESS(726,29714
void  NX_DWC_GMAC_DRV_SET_MAC_ADDRESS(744,30301
CBOOL NX_DWC_GMAC_DRV_INIT(767,30945
CBOOL NX_DWC_GMAC_DRV_TX(904,37076
CBOOL NX_DWC_GMAC_DRV_RX(1070,42297
CBOOL   NX_DWC_GMAC_Initialize(1182,46154
U32     NX_DWC_GMAC_GetNumberOfModule(1201,46618
U32     NX_DWC_GMAC_GetNumberOfChennel(1206,46707
U32     NX_DWC_GMAC_GetSizeOfRegisterSet(1216,46988
void    NX_DWC_GMAC_SetBaseAddress(1227,47288
void*    NX_DWC_GMAC_GetBaseAddress(1239,47747
U32     NX_DWC_GMAC_GetPhysicalAddress(1251,48201
CBOOL   NX_DWC_GMAC_OpenModule(1270,48902
CBOOL   NX_DWC_GMAC_CloseModule(1284,49391
CBOOL   NX_DWC_GMAC_CheckBusy(1298,49871
U32 NX_DWC_GMAC_GetClockNumber 1315,50502
U32 NX_DWC_GMAC_GetResetNumber 1332,51080
U32     NX_DWC_GMAC_GetInterruptNumber(1353,51840
void    NX_DWC_GMAC_SetInterruptEnable(1374,52695
CBOOL   NX_DWC_GMAC_GetInterruptEnable(1401,53794
CBOOL   NX_DWC_GMAC_GetInterruptPending(1418,54625
void    NX_DWC_GMAC_ClearInterruptPending(1439,55483
void    NX_DWC_GMAC_SetInterruptEnableAll(1457,56252
CBOOL   NX_DWC_GMAC_GetInterruptEnableAll(1480,57144
CBOOL   NX_DWC_GMAC_GetInterruptPendingAll(1495,57820
void    NX_DWC_GMAC_ClearInterruptPendingAll(1514,58532
S32     NX_DWC_GMAC_GetInterruptPendingNumber(1531,59358
CBOOL   NX_DWC_GMAC_DMA_GetInterruptPending(1556,60060
void    NX_DWC_GMAC_DMA_ClearInterruptPending(1569,60500
U32 NX_DWC_GMAC_GetDMANumber 1594,61412

test/usbread/device/prototype/module/nx_alive.h,4331
#define	__NX_ALIVE_H__18,570
#define NX_ALIVE_NUMBER_OF_GPIO 28,672
	struct NX_ALIVE_RegisterSet36,936
		volatile U32 ALIVEPWRGATEREG;38,968
		volatile U32 ALIVEGPIOASYNCDETECTMODERSTREG0;39,1045
		volatile U32 ALIVEGPIOASYNCDETECTMODESETREG0;40,1151
		volatile U32 ALIVEGPIOLOWASYNCDETECTMODEREADREG;41,1255
		volatile U32 ALIVEGPIOASYNCDETECTMODERSTREG1;43,1366
		volatile U32 ALIVEGPIOASYNCDETECTMODESETREG1;44,1472
		volatile U32 ALIVEGPIOHIGHASYNCDETECTMODEREADREG;45,1576
		volatile U32 ALIVEGPIODETECTMODERSTREG0;47,1689
		volatile U32 ALIVEGPIODETECTMODESETREG0;48,1785
		volatile U32 ALIVEGPIOFALLDETECTMODEREADREG;49,1881
		volatile U32 ALIVEGPIODETECTMODERSTREG1;51,1992
		volatile U32 ALIVEGPIODETECTMODESETREG1;52,2088
		volatile U32 ALIVEGPIORISEDETECTMODEREADREG;53,2184
		volatile U32 ALIVEGPIODETECTMODERSTREG2;55,2294
		volatile U32 ALIVEGPIODETECTMODESETREG2;56,2390
		volatile U32 ALIVEGPIOLOWDETECTMODEREADREG;57,2486
		volatile U32 ALIVEGPIODETECTMODERSTREG3;59,2594
		volatile U32 ALIVEGPIODETECTMODESETREG3;60,2690
		volatile U32 ALIVEGPIOHIGHDETECTMODEREADREG;61,2786
		volatile U32 ALIVEGPIODETECTENBRSTREG;63,2895
		volatile U32 ALIVEGPIODETECTENBSETREG;64,2991
		volatile U32 ALIVEGPIODETECTENBREADREG;65,3085
		volatile U32 ALIVEGPIOINTENBRSTREG;67,3182
		volatile U32 ALIVEGPIOINTENBSETREG;68,3279
		volatile U32 ALIVEGPIOINTENBREADREG;69,3374
		volatile U32 ALIVEGPIODETECTPENDREG;71,3471
		volatile U32 ALIVESCRATCHRSTREG;73,3561
		volatile U32 ALIVESCRATCHSETREG;74,3641
		volatile U32 ALIVESCRATCHREADREG;75,3719
		volatile U32 ALIVEGPIOPADOUTENBRSTREG;77,3800
		volatile U32 ALIVEGPIOPADOUTENBSETREG;78,3897
		volatile U32 ALIVEGPIOPADOUTENBREADREG;79,3992
		volatile U32 ALIVEGPIOPADPULLUPRSTREG;81,4090
		volatile U32 ALIVEGPIOPADPULLUPSETREG;82,4183
		volatile U32 ALIVEGPIOPADPULLUPREADREG;83,4274
		volatile U32 ALIVEGPIOPADOUTRSTREG;85,4368
		volatile U32 ALIVEGPIOPADOUTSETREG;86,4456
		volatile U32 ALIVEGPIOPADOUTREADREG;87,4542
		volatile U32 VDDCTRLRSTREG;89,4630
		volatile U32 VDDCTRLSETREG;90,4705
		volatile U32 VDDCTRLREADREG;91,4778
	 	volatile U32 CLEARWAKEUPSTATUS	93,4853
	    volatile U32 WAKEUPSTATUS	94,4905
	    volatile U32 ALIVESCRATCHRST1 96,4959
	    volatile U32 ALIVESCRATCHSET1 97,5014
	    volatile U32 ALIVESCRATCHVALUE1 98,5069
	    volatile U32 ALIVESCRATCHRST2 100,5125
	    volatile U32 ALIVESCRATCHSET2 101,5180
	    volatile U32 ALIVESCRATCHVALUE2 102,5235
	    volatile U32 ALIVESCRATCHRST3 104,5291
	    volatile U32 ALIVESCRATCHSET3 105,5346
	    volatile U32 ALIVESCRATCHVALUE3 106,5401
	    volatile U32 ALIVESCRATCHRST4 108,5457
	    volatile U32 ALIVESCRATCHSET4 109,5512
	    volatile U32 ALIVESCRATCHVALUE4 110,5567
	    volatile U32 ALIVESCRATCHRST5 112,5623
	    volatile U32 ALIVESCRATCHSET5 113,5678
	    volatile U32 ALIVESCRATCHVALUE5 114,5733
	    volatile U32 ALIVESCRATCHRST6 116,5789
	    volatile U32 ALIVESCRATCHSET6 117,5844
	    volatile U32 ALIVESCRATCHVALUE6 118,5899
	    volatile U32 ALIVESCRATCHRST7 120,5955
	    volatile U32 ALIVESCRATCHSET7 121,6010
	    volatile U32 ALIVESCRATCHVALUE7 122,6065
	    volatile U32 ALIVESCRATCHRST8 124,6121
	    volatile U32 ALIVESCRATCHSET8 125,6176
	    volatile U32 ALIVESCRATCHVALUE8 126,6231
	    volatile U32 VDDOFFCNTVALUERST 128,6287
	    volatile U32 VDDOFFCNTVALUESET 129,6342
	    volatile U32 VDDOFFCNTVALUE0	131,6398
	    volatile U32 VDDOFFCNTVALUE1	132,6454
	    volatile U32 ALIVEGPIOINPUTVALUE	134,6518
		NX_ALIVE_INT_ALIVEGPIO0	141,6639
		NX_ALIVE_INT_ALIVEGPIO1	142,6698
		NX_ALIVE_INT_ALIVEGPIO2	143,6757
		NX_ALIVE_INT_ALIVEGPIO3	144,6816
		NX_ALIVE_INT_ALIVEGPIO4	145,6875
		NX_ALIVE_INT_ALIVEGPIO5	146,6934
		NX_ALIVE_INT_ALIVEGPIO6	147,6993
		NX_ALIVE_INT_ALIVEGPIO7	148,7052
		NX_ALIVE_DETECTMODE_ASYNC_LOWLEVEL	154,7167
		NX_ALIVE_DETECTMODE_ASYNC_HIGHLEVEL	155,7243
		NX_ALIVE_DETECTMODE_SYNC_FALLINGEDGE	156,7321
		NX_ALIVE_DETECTMODE_SYNC_RISINGEDGE	157,7400
		NX_ALIVE_DETECTMODE_SYNC_LOWLEVEL	158,7478
		NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL	159,7552
	} NX_ALIVE_DETECTMODE;161,7629
		NX_ALIVE_PADGROUP0 166,7703
		NX_ALIVE_PADGROUP1 167,7766
		NX_ALIVE_PADGROUP2 168,7828
		NX_ALIVE_PADGROUP3 169,7886
		NX_ALIVE_PADGROUP_NUMBER 170,7944
	} NX_ALIVE_PADGROUP;172,7976

test/usbread/device/prototype/module/nx_alive.c,2740
static	struct NX_ALIVE_RegisterSet *__g_pRegister __g_pRegister23,695
CBOOL	NX_ALIVE_Initialize(33,1163
U32		NX_ALIVE_GetNumberOfModule(52,1485
U32		NX_ALIVE_GetPhysicalAddress(64,1831
U32		NX_ALIVE_GetSizeOfRegisterSet(74,2102
void	NX_ALIVE_SetBaseAddress(85,2399
void*	NX_ALIVE_GetBaseAddress(97,2722
CBOOL	NX_ALIVE_OpenModule(108,3058
CBOOL	NX_ALIVE_CloseModule(119,3381
CBOOL	NX_ALIVE_CheckBusy(130,3691
CBOOL	NX_ALIVE_CanPowerDown(141,4060
S32		NX_ALIVE_GetInterruptNumber(153,4398
void	NX_ALIVE_SetInterruptEnable(206,6528
CBOOL	NX_ALIVE_GetInterruptEnable(235,7311
void	NX_ALIVE_SetInterruptEnable32(252,7938
U32		NX_ALIVE_GetInterruptEnable32(276,8705
CBOOL	NX_ALIVE_GetInterruptPending(291,9226
U32		NX_ALIVE_GetInterruptPending32(309,9820
void	NX_ALIVE_ClearInterruptPending(323,10245
void	NX_ALIVE_ClearInterruptPending32(340,10805
void	NX_ALIVE_SetInterruptEnableAll(354,11277
CBOOL	NX_ALIVE_GetInterruptEnableAll(374,11816
CBOOL	NX_ALIVE_GetInterruptPendingAll(394,12324
void	NX_ALIVE_ClearInterruptPendingAll(413,12728
S32		NX_ALIVE_GetInterruptPendingNumber(427,13186
void	NX_ALIVE_SetWriteEnable(475,14792
CBOOL	NX_ALIVE_GetWriteEnable(489,15270
void	NX_ALIVE_SetScratchReg(504,15759
U32		NX_ALIVE_GetScratchReg(517,16126
void	NX_ALIVE_SetPullUpEnable(533,16680
void    NX_ALIVE_SetPullUpEnable32(552,17093
CBOOL	NX_ALIVE_GetPullUpEnable(566,17620
void	NX_ALIVE_SetPadRetentionEnable(620,19624
CBOOL	NX_ALIVE_GetPadRetentionEnable(651,20669
void	NX_ALIVE_SetPadRetentionHold(707,22739
CBOOL	NX_ALIVE_GetPadRetentionHold(731,23761
void	NX_ALIVE_SetDetectEnable(755,24651
void	NX_ALIVE_SetDetectEnable32(775,25087
CBOOL	NX_ALIVE_GetDetectEnable(790,25618
void	NX_ALIVE_SetDetectMode(808,26331
void	NX_ALIVE_SetDetectMode32(870,27898
CBOOL	NX_ALIVE_GetDetectMode(886,28504
CBOOL	NX_ALIVE_GetVDDPWRTOGGLE(939,29984
void	NX_ALIVE_SetOutputEnable(961,30839
void  NX_ALIVE_SetOutputEnable32(990,31438
void	NX_ALIVE_SetInputEnable32(996,31618
CBOOL	NX_ALIVE_GetOutputEnable(1008,32087
U32		NX_ALIVE_GetOutputEnable32 1016,32291
CBOOL	NX_ALIVE_GetInputEnable(1022,32430
U32		NX_ALIVE_GetInputEnable32 1030,32650
void	NX_ALIVE_SetOutputValue(1045,33251
void    NX_ALIVE_SetOutputValue32(1065,33650
CBOOL	NX_ALIVE_GetOutputValue(1079,34207
U32     NX_ALIVE_GetOutputValue32(1087,34407
CBOOL	NX_ALIVE_GetInputValue(1103,34913
U32     NX_ALIVE_GetInputValue32(1111,35109
void	NX_ALIVE_SetVDDPWRON(1132,35818
CBOOL	NX_ALIVE_GetVDDPWRON(1158,36605
CBOOL	NX_ALIVE_GetVDDPWRON_DDR(1173,37099
U32	NX_ALIVE_GetCorePowerOffDelayTime(1188,37603
void  NX_ALIVE_SetCorePowerOffDelayTime(1194,37809
U32  NX_ALIVE_GetWakeUpStatus(1200,37958
void  NX_ALIVE_ClearWakeUpStatus(1211,38178

test/usbread/device/prototype/module/nx_crypto.c,2790
static	NX_CRYPTO_RegisterSet *__g_pRegister[__g_pRegister21,628
U32 NX_CRYPTO_GetClockNumber 37,1116
CBOOL	NX_CRYPTO_Initialize(51,1636
U32		NX_CRYPTO_GetNumberOfModule(71,2083
U32		NX_CRYPTO_GetSizeOfRegisterSet(85,2527
void	NX_CRYPTO_SetBaseAddress(100,3009
void*	NX_CRYPTO_GetBaseAddress(116,3602
U32		NX_CRYPTO_GetPhysicalAddress(132,4181
CBOOL	NX_CRYPTO_OpenModule(153,4879
CBOOL	NX_CRYPTO_CloseModule(171,5532
U32 NX_CRYPTO_GetResetNumber 206,6704
U32 NX_CRYPTO_GetInterruptNumber(223,7276
void	NX_CRYPTO_SetInterruptEnable(233,7598
void	NX_CRYPTO_SetInterruptMask(252,8239
CBOOL	NX_CRYPTO_GetInterruptPendingAll(293,9546
void	NX_CRYPTO_ClearInterruptPendingAll(322,10505
U32 NX_CRYPTO_GetDMANumber 348,11534
U32 NX_CRYPTO_GetDMABusWidth(362,11957
void	NX_CRYPTO_SetAESTextIn	377,12398
void	NX_CRYPTO_SetAESInitVec	392,12949
void	NX_CRYPTO_SetAESKey	407,13488
void	NX_CRYPTO_SetAESEfuseKeyMode	427,14339
void	NX_CRYPTO_SetAESOutputSwap	442,14863
void	NX_CRYPTO_SetAESInputSwap	458,15385
void	NX_CRYPTO_SetAESBlockCiphterMode	474,15952
void	NX_CRYPTO_SetAESMode	491,16489
void NX_CRYPTO_SetAES64bitCounter(508,17005
void	NX_CRYPTO_SetAESDMAMode	524,17509
void	NX_CRYPTO_SetAESEncoderMode	541,18032
void	NX_CRYPTO_SetAESEnable	559,18565
void	NX_CRYPTO_SetHASHRun	575,19083
void	NX_CRYPTO_SetDESRun	592,19738
void	NX_CRYPTO_SetAESRun	609,20380
void	NX_CRYPTO_GetAESTextOut	627,21012
void	NX_CRYPTO_SetLoadDESIV	643,21589
void	NX_CRYPTO_SetLoadAESIV	662,22240
CBOOL NX_CRYPTO_GetIdleAES(682,22892
CBOOL	NX_CRYPTO_GetIdleHASH(697,23321
CBOOL	NX_CRYPTO_GetIdleDES 711,23755
void NX_CRYPTO_SetDESTextIn 726,24190
void NX_CRYPTO_SetDESInitVec 738,24598
void NX_CRYPTO_SetDESKeyIn0 750,24978
void NX_CRYPTO_SetDESKeyIn1 762,25376
void NX_CRYPTO_SetDESKeyIn2 774,25774
void NX_CRYPTO_SetTDESMode 787,26173
void NX_CRYPTO_SetDESOutputSwap 803,26650
void	NX_CRYPTO_SetDESInputSwap	819,27177
void	NX_CRYPTO_SetDESBlockCiphterMode	835,27744
void	NX_CRYPTO_SetDESMode	852,28282
void	NX_CRYPTO_SetDESDMAMode	869,28799
void	NX_CRYPTO_SetDESEncoderMode	886,29322
void	NX_CRYPTO_SetDESEnable	904,29855
void NX_CRYPTO_SetDMAWritePath 921,30374
void NX_CRYPTO_SetMSZEE0 939,30959
void NX_CRYPTO_SetINITTABLE 952,31359
void NX_CRYPTO_SetHASHDMAPath 970,31957
void NX_CRYPTO_SetHASHInputSwap 987,32465
void NX_CRYPTO_SetHASHMode 1004,33010
void NX_CRYPTO_SetHASHCont 1022,33524
void NX_CRYPTO_SetDMAMode 1040,34035
void NX_CRYPTO_SetHASHEnable 1058,34569
void NX_CRYPTO_GetDESTextOut 1076,35067
void NX_CRYPTO_GetHASHTextOut(1089,35454
void	NX_CRYPTO_SetHASHTextIn	1107,36070
CBOOL NX_CRYPTO_GetIdleHASHCore(1121,36403
CBOOL NX_CRYPTO_RegTest(1153,37288
CBOOL NX_CRYPTO_CheckReg(1417,45640
CBOOL NX_CRYPTO_RegTest_ECO_20130129(1454,46422

test/usbread/device/prototype/module/nx_clkgen.c,1121
struct NX_CLKGEN_RegisterSet* __g_ModuleVariables[__g_ModuleVariables21,679
CBOOL	NX_CLKGEN_Initialize(24,770
U32			NX_CLKGEN_GetNumberOfModule(42,1033
U32 		NX_CLKGEN_GetPhysicalAddress(47,1113
U32			NX_CLKGEN_GetSizeOfRegisterSet(56,1466
void		NX_CLKGEN_SetBaseAddress(61,1562
void*		NX_CLKGEN_GetBaseAddress(69,1810
void	NX_CLKGEN_SetClockBClkMode(77,1973
NX_BCLKMODE	NX_CLKGEN_GetClockBClkMode(104,2623
void	NX_CLKGEN_SetClockPClkMode(126,3147
NX_PCLKMODE	NX_CLKGEN_GetClockPClkMode(163,4252
void	NX_CLKGEN_SetClockSource(195,5340
U32				NX_CLKGEN_GetClockSource(231,6635
void			NX_CLKGEN_SetClockDivisor(259,7746
U32				NX_CLKGEN_GetClockDivisor(294,9000
void			NX_CLKGEN_SetClockDivisorEnable(321,10024
CBOOL			NX_CLKGEN_GetClockDivisorEnable(353,11169
void			NX_CLKGEN_SetClockOutInv(367,11602
CBOOL			NX_CLKGEN_GetClockOutInv(390,12257
CBOOL		NX_CLKGEN_SetInputInv(434,13596
CBOOL		NX_CLKGEN_GetInputInv(458,14215
void		NX_CLKGEN_SetClockOutShift(472,14650
CBOOL		NX_CLKGEN_GetClockOutShift(489,15091
void		NX_CLKGEN_SetClockOutDelay(499,15388
U32			NX_CLKGEN_GetClockOutDelay(516,15834

test/usbread/device/prototype/module/nx_ecid.c,1462
    struct NX_ECID_RegisterSet * pRegister;22,608
} __g_ModuleVariables 23,652
CBOOL	NX_ECID_Initialize(28,870
U32     NX_ECID_GetNumberOfModule(41,1042
U32		NX_ECID_GetPhysicalAddress(49,1305
U32		NX_ECID_GetSizeOfRegisterSet(54,1391
void	NX_ECID_SetBaseAddress(59,1484
void*	NX_ECID_GetBaseAddress(66,1652
CBOOL	NX_ECID_OpenModule(71,1740
CBOOL	NX_ECID_CloseModule(77,1850
CBOOL	NX_ECID_CheckBusy(83,1961
CBOOL	NX_ECID_CanPowerDown(88,2014
U32     NX_ECID_GetResetNumber(108,2431
void NX_ECID_GetECID122,2837
void NX_ECID_GetChipName140,3435
void NX_ECID_GetGUID167,4126
void    NX_ECID_SetA(189,5028
U32     NX_ECID_GetA(209,5507
void    NX_ECID_SetCS(220,5751
CBOOL   NX_ECID_GetCS(240,6244
void    NX_ECID_SetSIGDEV(251,6498
CBOOL   NX_ECID_GetSIGDEV(271,7015
void    NX_ECID_SetFSET(282,7289
CBOOL   NX_ECID_GetFSET(302,7798
void    NX_ECID_SetPRCHG(313,8065
CBOOL   NX_ECID_GetPRCHG(333,8578
U32     NX_ECID_GetBondingID(344,8855
void    NX_ECID_SetPROG(355,9124
CBOOL   NX_ECID_GetPROG(375,9633
void    NX_ECID_SetSCK(386,9900
CBOOL   NX_ECID_GetSCK(406,10399
void    NX_ECID_SetSDI(417,10656
CBOOL   NX_ECID_GetSDI(437,11155
CBOOL   NX_ECID_GetKeyReady(448,11430
void    NX_ECID_SetHdcpEfuseSel(462,11765
CBOOL   NX_ECID_GetHdcpEfuseSel(482,12278
void    NX_ECID_SetSelectFlowingBank(493,12558
U32     NX_ECID_GetSelectFlowingBank(513,13083
void NX_ECID_SetBONDINGID(525,13474
U32  NX_ECID_GetBONDINGID(534,13801

test/usbread/device/prototype/module/nx_mlc.c,3886
	struct NX_MLC_RegisterSet *pRegister;pRegister23,644
} __g_ModuleVariables[__g_ModuleVariables25,684
CBOOL	NX_MLC_Initialize(36,1141
U32		NX_MLC_GetNumberOfModule(60,1568
U32		NX_MLC_GetPhysicalAddress(73,1975
U32		NX_MLC_GetSizeOfRegisterSet(89,2445
void	NX_MLC_SetBaseAddress(101,2803
void*	NX_MLC_GetBaseAddress(115,3283
CBOOL	NX_MLC_OpenModule(129,3769
CBOOL	NX_MLC_CloseModule(143,4213
CBOOL	NX_MLC_CheckBusy(157,4648
CBOOL	NX_MLC_CanPowerDown(171,5142
void			NX_MLC_SetClockPClkMode(187,5594
NX_PCLKMODE	NX_MLC_GetClockPClkMode(225,6621
void			NX_MLC_SetClockBClkMode(247,7232
NX_BCLKMODE	NX_MLC_GetClockBClkMode(281,8156
void	NX_MLC_SetTopPowerMode(326,10007
CBOOL	NX_MLC_GetTopPowerMode(357,11054
void	NX_MLC_SetTopSleepMode(393,12781
CBOOL	NX_MLC_GetTopSleepMode(425,13873
void	NX_MLC_SetTopDirtyFlag(446,14809
CBOOL	NX_MLC_GetTopDirtyFlag(473,15665
void	NX_MLC_SetMLCEnable(493,16363
CBOOL	NX_MLC_GetMLCEnable(526,17360
void	NX_MLC_SetFieldEnable(546,18098
CBOOL	NX_MLC_GetFieldEnable(579,19137
void	NX_MLC_SetLayerPriority(599,19849
void	NX_MLC_SetScreenSize(636,21167
void	NX_MLC_GetScreenSize(662,22002
void	NX_MLC_SetBackground(688,22945
void	NX_MLC_SetDirtyFlag(715,24099
CBOOL	NX_MLC_GetDirtyFlag(755,25463
void	NX_MLC_SetLayerEnable(791,26763
CBOOL	NX_MLC_GetLayerEnable(840,28305
void	NX_MLC_SetLockSize(872,29466
void	NX_MLC_SetAlphaBlending(922,31322
void	NX_MLC_SetTransparency(989,33710
void	NX_MLC_SetColorInversion(1043,35666
U32		NX_MLC_GetExtendedColor(1100,37693
void	NX_MLC_SetFormatRGB(1190,40730
void	NX_MLC_SetFormatYUV(1227,41956
void	NX_MLC_SetPosition(1262,43474
void	NX_MLC_SetDitherEnableWhenUsingGamma(1311,45651
CBOOL	NX_MLC_GetDitherEnableWhenUsingGamma(1341,46672
void	NX_MLC_SetGammaPriority(1360,47425
CBOOL	NX_MLC_GetGammaPriority(1390,48439
void	NX_MLC_SetRGBLayerInvalidPosition(1420,49964
void	NX_MLC_SetRGBLayerStride(1477,52461
void	NX_MLC_SetRGBLayerAddress(1518,54077
void	NX_MLC_SetRGBLayerGamaTablePowerMode(1561,55567
void	NX_MLC_GetRGBLayerGamaTablePowerMode(1606,57389
void	NX_MLC_SetRGBLayerGamaTableSleepMode(1644,59078
void	NX_MLC_GetRGBLayerGamaTableSleepMode(1689,60842
void	NX_MLC_SetRGBLayerRGammaTable(1723,62190
void	NX_MLC_SetRGBLayerGGammaTable(1748,63100
void	NX_MLC_SetRGBLayerBGammaTable(1773,64007
void	NX_MLC_SetRGBLayerGammaEnable(1798,64936
CBOOL	NX_MLC_GetRGBLayerGammaEnable(1828,65960
void	NX_MLC_SetVideoLayerStride(1855,67222
void	NX_MLC_SetVideoLayerAddress(1897,69143
void	NX_MLC_SetVideoLayerAddressYUYV(1932,70487
void	NX_MLC_SetVideoLayerScaleFactor(1973,72393
void	NX_MLC_SetVideoLayerScaleFilter(2019,74794
void	NX_MLC_GetVideoLayerScaleFilter(2061,76529
void	NX_MLC_SetVideoLayerScale(2103,78433
void	NX_MLC_SetVideoLayerLumaEnhance(2170,80796
void	NX_MLC_SetVideoLayerChromaEnhance(2225,83075
void	NX_MLC_SetVideoLayerLineBufferPowerMode(2297,85932
CBOOL	NX_MLC_GetVideoLayerLineBufferPowerMode(2328,87074
void	NX_MLC_SetVideoLayerLineBufferSleepMode(2371,89128
CBOOL	NX_MLC_GetVideoLayerLineBufferSleepMode(2403,90355
void	NX_MLC_SetVideoLayerGamaTablePowerMode(2434,91439
void	NX_MLC_GetVideoLayerGamaTablePowerMode(2479,93209
void	NX_MLC_SetVideoLayerGamaTableSleepMode(2517,94854
void	NX_MLC_GetVideoLayerGamaTableSleepMode(2562,96577
void	NX_MLC_SetVideoLayerGammaEnable(2596,97939
CBOOL	NX_MLC_GetVideoLayerGammaEnable(2626,98971
NX_MLC_SetMLCTopControlParameter2650,99959
NX_MLC_SetRGB0LayerControlParameter2681,101102
U32 NX_MLC_GetRGBFormat(2732,102986
NX_MLC_SetRGB1LayerControlParameter2776,104497
NX_MLC_SetRGB2LayerControlParameter2828,106454
NX_MLC_SetVideoLayerControlParameter2880,108406
void NX_MLC_SetSRAMMODE(2923,109825
NX_MLC_SetLayerRegFinish(2967,111548
NX_MLC_SetVideoLayerCoordinate3017,113560
void NX_MLC_SetGammaControlParameter3080,115873
void NX_MLC_SetLayerAlpha256(3109,116769

test/usbread/device/prototype/module/nx_timer.h,1398
#define _NX_TIMER_H22,779
#define NUMBER_OF_TIMER_CHANNEL	37,1224
#define NX_TIMER_INT	38,1258
struct NX_TIMER_RegisterSet43,1490
	volatile U32 TCFG0	45,1520
	volatile U32 TCFG1	46,1652
	volatile U32 TCON 47,1768
	volatile U32 TCNTB0 48,1836
	volatile U32 TCMPB0 49,1911
	volatile U32 TCNTO0 50,1988
 	volatile U32 TCNTB1 51,2066
	volatile U32 TCMPB1 52,2142
	volatile U32 TCNTO1 53,2219
	volatile U32 TCNTB2 54,2297
	volatile U32 TCMPB2 55,2372
	volatile U32 TCNTO2 56,2449
	volatile U32 TCNTB3 57,2527
	volatile U32 TCMPB3 58,2602
	volatile U32 TCNTO3 59,2679
	volatile U32 TCNTB4 60,2757
	volatile U32 TCNTO4 61,2832
	volatile U32 TINT_CSTAT 62,2910
	volatile U8 _Reserved0[_Reserved063,2999
	NX_TIMER_DIVIDSELECT_1	70,3242
	NX_TIMER_DIVIDSELECT_1	= 0UL,UL70,3242
	NX_TIMER_DIVIDSELECT_2	71,3273
	NX_TIMER_DIVIDSELECT_2	= 1UL,UL71,3273
	NX_TIMER_DIVIDSELECT_4	72,3304
	NX_TIMER_DIVIDSELECT_4	= 2UL,UL72,3304
	NX_TIMER_DIVIDSELECT_8	73,3335
	NX_TIMER_DIVIDSELECT_8	= 3UL,UL73,3335
	NX_TIMER_DIVIDSELECT_16	74,3366
	NX_TIMER_DIVIDSELECT_16	= 4UL,UL74,3366
	NX_TIMER_DIVIDSELECT_TCLK	75,3398
}NX_TIMER_DIVIDSELECT;NX_TIMER_DIVIDSELECT77,3430
	NX_TIMER_LOADMODE_ONESHOT	80,3469
	NX_TIMER_LOADMODE_ONESHOT		= 0UL,UL80,3469
	NX_TIMER_LOADMODE_AUTORELOAD	81,3504
	NX_TIMER_LOADMODE_AUTORELOAD	= 1ULUL81,3504
}NX_TIMER_LOADMODE;NX_TIMER_LOADMODE82,3540

test/usbread/device/prototype/base/nx_prototype.h,5955
#define __NX_PROTOTYPE_H__23,846
#define ReadIO32(31,997
#define ReadIO16(32,1065
#define ReadIO8(33,1133
#define WriteIO32(35,1202
#define WriteIO16(36,1299
#define WriteIO8(37,1396
#define SetIO32(39,1494
#define SetIO16(40,1591
#define SetIO8(41,1688
#define ClearIO32(43,1786
#define ClearIO16(44,1883
#define ClearIO8(45,1980
#define Devmodel_ReadIO32(48,2103
#define Devmodel_WriteIO32(49,2193
#define _GET_MACRO_LIST_1(179,8488
#define _GET_MACRO_LIST_2(180,8552
#define _GET_MACRO_LIST_3(181,8648
#define _GET_MACRO_LIST_4(182,8752
#define _GET_MACRO_LIST_5(183,8856
#define _GET_MACRO_LIST_6(184,8960
#define _GET_MACRO_LIST_7(185,9064
#define _GET_MACRO_LIST_8(186,9168
#define _GET_MACRO_LIST_9(187,9272
#define _GET_MACRO_LIST_10(188,9376
#define _GET_MACRO_LIST_11(189,9480
#define _GET_MACRO_LIST_12(190,9585
#define _GET_MACRO_LIST_13(191,9690
#define _GET_MACRO_LIST_14(192,9795
#define _GET_MACRO_LIST_15(193,9900
#define _GET_MACRO_LIST_16(194,10005
#define _GET_MACRO_LIST_17(195,10110
#define _GET_MACRO_LIST_18(196,10215
#define _GET_MACRO_LIST_19(197,10320
#define _GET_MACRO_LIST_20(198,10425
#define _GET_MACRO_LIST_21(199,10530
#define _GET_MACRO_LIST_22(200,10635
#define _GET_MACRO_LIST_23(201,10740
#define _GET_MACRO_LIST_24(202,10845
#define _GET_MACRO_LIST_25(203,10950
#define _GET_MACRO_LIST_26(204,11055
#define _GET_MACRO_LIST_27(205,11160
#define _GET_MACRO_LIST_28(206,11265
#define _GET_MACRO_LIST_29(207,11370
#define _GET_MACRO_LIST_30(208,11475
#define _GET_MACRO_LIST_31(209,11580
#define _GET_MACRO_LIST_32(210,11685
#define _GET_MACRO_LIST_33(211,11790
#define _GET_MACRO_LIST_34(212,11895
#define _GET_MACRO_LIST_35(213,12000
#define _GET_MACRO_LIST_36(214,12105
#define _GET_MACRO_LIST_37(215,12210
#define _GET_MACRO_LIST_38(216,12315
#define _GET_MACRO_LIST_39(217,12420
#define _GET_MACRO_LIST_40(218,12525
#define _GET_MACRO_LIST_41(219,12630
#define _GET_MACRO_LIST_42(220,12735
#define _GET_MACRO_LIST_43(221,12840
#define _GET_MACRO_LIST_44(222,12945
#define _GET_MACRO_LIST_45(223,13050
#define _GET_MACRO_LIST_46(224,13155
#define _GET_MACRO_LIST_47(225,13260
#define _GET_MACRO_LIST_48(226,13365
#define _GET_MACRO_LIST_49(227,13470
#define _GET_MACRO_LIST_50(228,13575
#define _GET_MACRO_LIST_51(229,13680
#define _GET_MACRO_LIST_52(230,13785
#define _GET_MACRO_LIST_53(231,13890
#define _GET_MACRO_LIST_54(232,13995
#define _GET_MACRO_LIST_55(233,14100
#define _GET_MACRO_LIST_56(234,14205
#define _GET_MACRO_LIST_57(235,14310
#define _GET_MACRO_LIST_58(236,14415
#define _GET_MACRO_LIST_59(237,14520
#define _GET_MACRO_LIST_60(238,14625
#define _GET_MACRO_LIST_61(239,14730
#define _GET_MACRO_LIST_62(240,14835
#define _GET_MACRO_LIST_63(241,14940
#define _GET_MACRO_LIST_64(242,15045
#define _GET_MACRO_LIST_65(243,15150
#define _GET_MACRO_LIST_66(244,15255
#define _GET_MACRO_LIST_67(245,15360
#define _GET_MACRO_LIST_68(246,15465
#define _GET_MACRO_LIST_69(247,15570
#define _GET_MACRO_LIST_70(248,15675
#define _GET_MACRO_LIST_71(249,15780
#define _GET_MACRO_LIST_72(250,15885
#define _GET_MACRO_LIST_73(251,15990
#define _GET_MACRO_LIST_74(252,16095
#define _GET_MACRO_LIST_75(253,16200
#define _GET_MACRO_LIST_76(254,16305
#define _GET_MACRO_LIST_77(255,16410
#define _GET_MACRO_LIST_78(256,16515
#define _GET_MACRO_LIST_79(257,16620
#define _GET_MACRO_LIST_80(258,16725
#define _GET_MACRO_LIST_81(259,16830
#define _GET_MACRO_LIST_82(260,16935
#define _GET_MACRO_LIST_83(261,17040
#define _GET_MACRO_LIST_84(262,17145
#define _GET_MACRO_LIST_85(263,17250
#define _GET_MACRO_LIST_86(264,17355
#define _GET_MACRO_LIST_87(265,17460
#define _GET_MACRO_LIST_88(266,17565
#define _GET_MACRO_LIST_89(267,17670
#define _GET_MACRO_LIST_90(268,17775
#define _GET_MACRO_LIST_91(269,17880
#define _GET_MACRO_LIST_92(270,17985
#define _GET_MACRO_LIST_93(271,18090
#define _GET_MACRO_LIST_94(272,18195
#define _GET_MACRO_LIST_95(273,18300
#define _GET_MACRO_LIST_96(274,18405
#define _GET_MACRO_LIST_97(275,18510
#define _GET_MACRO_LIST_98(276,18615
#define _GET_MACRO_LIST_99(277,18720
#define _GET_MACRO_LIST_100(278,18825
#define _GET_MACRO_LIST_ALPHA_1(281,18954
#define _GET_MACRO_LIST_ALPHA_2(282,19031
#define _GET_MACRO_LIST_ALPHA_3(283,19135
#define _GET_MACRO_LIST_ALPHA_4(284,19253
#define _GET_MACRO_LIST_ALPHA_5(285,19371
#define _GET_MACRO_LIST_ALPHA_6(286,19489
#define _GET_MACRO_LIST_ALPHA_7(287,19607
#define _GET_MACRO_LIST_ALPHA_8(288,19725
#define _GET_MACRO_LIST_ALPHA_9(289,19843
#define _GET_MACRO_LIST_ALPHA_10(290,19961
#define _GET_MACRO_LIST_ALPHA_11(291,20079
#define _GET_MACRO_LIST_ALPHA_12(292,20197
#define _GET_MACRO_LIST_ALPHA_13(293,20315
#define _GET_MACRO_LIST_ALPHA_14(294,20433
#define _GET_MACRO_LIST_ALPHA_15(295,20551
#define CAT(297,20670
#define _GET_MACRO_LIST(298,20707
#define _GET_MACRO_LIST_ALPHA(299,20805
#define PHY_BASEADDR_LIST(301,20910
#define PHY_BASEADDR_WITH_CHANNEL_LIST(302,21047
#define INTNUM_LIST(303,21196
#define INTNUM_WITH_CHANNEL_LIST(304,21333
#define DMAINDEX_LIST(305,21482
#define DMAINDEX_WITH_CHANNEL_LIST(306,21619
#define PADINDEX_LIST(307,21768
#define PADINDEX_WITH_CHANNEL_LIST(308,21899
#define CLOCKINDEX_LIST(309,22042
#define RESETINDEX_LIST(310,22179
#define TIEOFFINDEX_WITH_CHANNEL_LIST(312,22356
#define PHY_BASEADDR_LIST_ALPHA(314,22511
#define PHY_BASEADDR_WITH_CHANNEL_LIST_ALPHA(315,22662
#define INTNUM_LIST_ALPHA(316,22825
#define INTNUM_WITH_CHANNEL_LIST_ALPHA(317,22976
#define DMAINDEX_LIST_ALPHA(318,23139
#define DMAINDEX_WITH_CHANNEL_LIST_ALPHA(319,23290
#define PADINDEX_LIST_ALPHA(320,23453
#define PADINDEX_WITH_CHANNEL_LIST_ALPHA(321,23598
#define CLOCKINDEX_LIST_ALPHA(322,23755
#define RESETINDEX_LIST_ALPHA(323,23906
#define TIEOFFINDEX_LIST_ALPHA(325,24097
#define NX_BIT_GETBIT_RANGE32(327,24262
#define NX_BIT_SETBIT_RANGE32(328,24367

test/usbread/device/prototype/base/nx_chip.h,46957
#define __NX_CHIP_P2120_H__37,1154
#define NUMBER_OF_SIMIO_MODULE 73,2471
#define PHY_BASEADDR_SIMIO_MODULE 74,2508
#define NUMBER_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	76,2555
#define PHY_BASEADDR_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE	77,2614
#define NUMBER_OF_MCUSTOP_MODULE	79,2686
#define PHY_BASEADDR_MCUSTOP_MODULE	80,2722
#define NUMBER_OF_AXISRAM_MODULE	82,2771
#define PHY_BASEADDR_AXISRAM_MODULE	83,2807
#define NUMBER_OF_DMA_MODULE	85,2856
#define PHY_BASEADDR_DMA0_MODULE	86,2888
#define PHY_BASEADDR_DMA1_MODULE	89,2935
#define NUMBER_OF_DREX_MODULE	91,2981
#define PHY_BASEADDR_DREX_MODULE_CH0_APB	92,3014
#define PHY_BASEADDR_DREX_MODULE_CH1_APB	93,3067
#define NUMBER_OF_CLKPWR_MODULE	95,3121
#define PHY_BASEADDR_CLKPWR_MODULE	96,3156
#define NUMBER_OF_INTC_MODULE	98,3204
#define PHY_BASEADDR_INTC_MODULE	99,3237
#define NUMBER_OF_pl01115_Uart_modem_MODULE	101,3283
#define PHY_BASEADDR_pl01115_Uart_modem_MODULE	102,3330
#define NUMBER_OF_UART_MODULE	104,3390
#define PHY_BASEADDR_UART0_MODULE	105,3423
#define PHY_BASEADDR_UART1_MODULE	108,3471
#define NUMBER_OF_pl01115_Uart_nodma_MODULE	110,3518
#define PHY_BASEADDR_pl01115_Uart_nodma0_MODULE	111,3565
#define PHY_BASEADDR_pl01115_Uart_nodma1_MODULE	114,3627
#define PHY_BASEADDR_pl01115_Uart_nodma2_MODULE	117,3689
#define NUMBER_OF_SSP_MODULE	119,3750
#define PHY_BASEADDR_SSP0_MODULE	120,3782
#define PHY_BASEADDR_SSP1_MODULE	123,3829
#define PHY_BASEADDR_SSP2_MODULE	126,3876
#define NUMBER_OF_I2C_MODULE	128,3922
#define PHY_BASEADDR_I2C0_MODULE	129,3954
#define PHY_BASEADDR_I2C1_MODULE	132,4001
#define PHY_BASEADDR_I2C2_MODULE	135,4048
#define NUMBER_OF_I2S_MODULE	137,4094
#define PHY_BASEADDR_I2S0_MODULE	138,4126
#define PHY_BASEADDR_I2S1_MODULE	141,4173
#define PHY_BASEADDR_I2S2_MODULE	144,4220
#define NUMBER_OF_DEINTERLACE_MODULE	146,4266
#define PHY_BASEADDR_DEINTERLACE_MODULE	147,4306
#define NUMBER_OF_SCALER_MODULE	149,4359
#define PHY_BASEADDR_SCALER_MODULE	150,4394
#define NUMBER_OF_AC97_MODULE	152,4442
#define PHY_BASEADDR_AC97_MODULE	153,4475
#define NUMBER_OF_SPDIFRX_MODULE	155,4521
#define PHY_BASEADDR_SPDIFRX_MODULE	156,4557
#define NUMBER_OF_SPDIFTX_MODULE	158,4606
#define PHY_BASEADDR_SPDIFTX_MODULE	159,4642
#define NUMBER_OF_TIMER_MODULE	161,4691
#define PHY_BASEADDR_TIMER_MODULE	162,4725
#define NUMBER_OF_PWM_MODULE	164,4772
#define PHY_BASEADDR_PWM_MODULE	165,4804
#define NUMBER_OF_CLKGEN_MODULE	167,4849
#define PHY_BASEADDR_CLKGEN0_MODULE	168,4885
#define PHY_BASEADDR_CLKGEN1_MODULE	171,4935
#define PHY_BASEADDR_CLKGEN2_MODULE	174,4985
#define PHY_BASEADDR_CLKGEN3_MODULE	177,5035
#define PHY_BASEADDR_CLKGEN4_MODULE	180,5085
#define PHY_BASEADDR_CLKGEN5_MODULE	183,5135
#define NUMBER_OF_WDT_MODULE	185,5184
#define PHY_BASEADDR_WDT_MODULE	186,5216
#define NUMBER_OF_MPEGTSI_MODULE	188,5261
#define PHY_BASEADDR_MPEGTSI_MODULE	189,5297
#define NUMBER_OF_DISPLAYTOP_MODULE	191,5346
#define PHY_BASEADDR_DISPLAYTOP_MODULE	192,5385
#define NUMBER_OF_VIP_MODULE	194,5437
#define PHY_BASEADDR_VIP0_MODULE	196,5475
#define PHY_BASEADDR_VIP1_MODULE	197,5520
#define PHY_BASEADDR_VIP0_MODULE	199,5571
#define PHY_BASEADDR_VIP1_MODULE	200,5616
#define NUMBER_OF_MIPI_MODULE	203,5669
#define PHY_BASEADDR_MIPI_MODULE	204,5702
#define NUMBER_OF_MALI400_MODULE	206,5748
#define PHY_BASEADDR_MALI400_MODULE	207,5784
#define NUMBER_OF_ADC_MODULE	209,5833
#define PHY_BASEADDR_ADC_MODULE	210,5865
#define NUMBER_OF_PPM_MODULE	212,5910
#define PHY_BASEADDR_PPM_MODULE	213,5942
#define NUMBER_OF_SDMMC_MODULE	215,5987
#define PHY_BASEADDR_SDMMC0_MODULE	216,6021
#define PHY_BASEADDR_SDMMC1_MODULE	219,6070
#define PHY_BASEADDR_SDMMC2_MODULE	222,6119
#define NUMBER_OF_CODA960_MODULE	224,6167
#define PHY_BASEADDR_CODA960_MODULE_APB0	225,6203
#define PHY_BASEADDR_CODA960_MODULE_APB1	226,6256
#define PHY_BASEADDR_CODA960_MODULE_APB2	227,6309
#define PHY_BASEADDR_CODA960_MODULE_APB3	228,6362
#define NUMBER_OF_DWC_GMAC_MODULE	230,6416
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB0	231,6453
#define PHY_BASEADDR_DWC_GMAC_MODULE_APB1	232,6507
#define NUMBER_OF_USB20OTG_MODULE	234,6562
#define PHY_BASEADDR_USB20OTG_MODULE_AHBS0	235,6599
#define PHY_BASEADDR_USB20OTG_MODULE_APB	236,6654
#define NUMBER_OF_USB20HOST_MODULE	238,6708
#define PHY_BASEADDR_USB20HOST_MODULE_EHCI_S_ABH	239,6746
#define PHY_BASEADDR_USB20HOST_MODULE_OHCI_S_ABH	240,6807
#define PHY_BASEADDR_USB20HOST_MODULE_APB	241,6868
#define NUMBER_OF_CAN_MODULE	243,6923
#define PHY_BASEADDR_CAN0_MODULE	244,6955
#define PHY_BASEADDR_CAN1_MODULE	247,7002
#define NUMBER_OF_ECID_MODULE	249,7048
#define PHY_BASEADDR_ECID_MODULE	250,7081
#define NUMBER_OF_RSTCON_MODULE	252,7127
#define PHY_BASEADDR_RSTCON_MODULE	253,7162
#define NUMBER_OF_A3BM_AXI_TOP_MASTER_BUS_MODULE	255,7210
#define PHY_BASEADDR_A3BM_AXI_TOP_MASTER_BUS_MODULE	256,7262
#define NUMBER_OF_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE	258,7327
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_S3	259,7382
#define PHY_BASEADDR_A3BM_AXI_BOTTOM_MASTER_BUS_MODULE_APB_BOTTOMBUS	260,7445
#define NUMBER_OF_A3BM_AXI_PERI_BUS_MODULE	262,7527
#define PHY_BASEADDR_A3BM_AXI_PERI_BUS_MODULE	263,7573
#define NUMBER_OF_A3BM_AXI_DISPLAY_BUS_MODULE	265,7632
#define PHY_BASEADDR_A3BM_AXI_DISPLAY_BUS_MODULE	266,7681
#define NUMBER_OF_GPIO_MODULE	268,7743
#define PHY_BASEADDR_GPIOA_MODULE	269,7776
#define PHY_BASEADDR_GPIOB_MODULE	272,7824
#define PHY_BASEADDR_GPIOC_MODULE	275,7872
#define PHY_BASEADDR_GPIOD_MODULE	278,7920
#define PHY_BASEADDR_GPIOE_MODULE	281,7968
#define NUMBER_OF_CRYPTO_MODULE	283,8015
#define PHY_BASEADDR_CRYPTO_MODULE	284,8050
#define NUMBER_OF_PDM_MODULE	286,8098
#define PHY_BASEADDR_PDM_MODULE	287,8130
#define NUMBER_OF_TIEOFF_MODULE	289,8175
#define PHY_BASEADDR_TIEOFF_MODULE	290,8210
#define PHY_BASEADDR_CLKGEN6_MODULE	293,8259
#define PHY_BASEADDR_CLKGEN7_MODULE	296,8309
#define PHY_BASEADDR_CLKGEN8_MODULE	299,8359
#define PHY_BASEADDR_CLKGEN9_MODULE	302,8409
#define PHY_BASEADDR_CLKGEN10_MODULE	305,8459
#define PHY_BASEADDR_CLKGEN11_MODULE	308,8510
#define PHY_BASEADDR_CLKGEN12_MODULE	311,8561
#define PHY_BASEADDR_CLKGEN13_MODULE	314,8612
#define PHY_BASEADDR_CLKGEN14_MODULE	317,8663
#define PHY_BASEADDR_CLKGEN15_MODULE	320,8714
#define PHY_BASEADDR_CLKGEN16_MODULE	323,8765
#define PHY_BASEADDR_CLKGEN17_MODULE	326,8816
#define PHY_BASEADDR_CLKGEN18_MODULE	329,8867
#define PHY_BASEADDR_CLKGEN19_MODULE	332,8918
#define PHY_BASEADDR_CLKGEN20_MODULE	335,8969
#define PHY_BASEADDR_CLKGEN21_MODULE	338,9020
#define PHY_BASEADDR_CLKGEN22_MODULE	341,9071
#define PHY_BASEADDR_CLKGEN23_MODULE	344,9122
#define PHY_BASEADDR_CLKGEN24_MODULE	347,9173
#define PHY_BASEADDR_CLKGEN25_MODULE	350,9224
#define PHY_BASEADDR_CLKGEN26_MODULE	353,9275
#define PHY_BASEADDR_CLKGEN27_MODULE	356,9326
#define PHY_BASEADDR_CLKGEN28_MODULE	359,9377
#define PHY_BASEADDR_CLKGEN29_MODULE	362,9428
#define PHY_BASEADDR_CLKGEN30_MODULE	366,9485
#define PHY_BASEADDR_CLKGEN31_MODULE	367,9534
#define PHY_BASEADDR_CLKGEN30_MODULE	369,9589
#define PHY_BASEADDR_CLKGEN31_MODULE	370,9638
#define PHY_BASEADDR_CLKGEN32_MODULE	374,9696
#define PHY_BASEADDR_CLKGEN33_MODULE	377,9747
#define PHY_BASEADDR_CLKGEN34_MODULE	380,9798
#define PHY_BASEADDR_CLKGEN35_MODULE	383,9849
#define PHY_BASEADDR_CLKGEN36_MODULE	386,9900
#define PHY_BASEADDR_CLKGEN37_MODULE	389,9951
#define PHY_BASEADDR_CLKGEN38_MODULE	392,10002
#define PHY_BASEADDR_CLKGEN39_MODULE	395,10053
#define NX_INTC_NUM_OF_INT	422,10794
INTNUM_OF_MCUSTOP_MODULE	430,11014
,INTNUM_OF_DMA0_MODULE	431,11044
,INTNUM_OF_DMA1_MODULE	432,11072
,INTNUM_OF_CLKPWR_MODULE_INTREQPWR	433,11100
,INTNUM_OF_CLKPWR_MODULE_ALIVEIRQ	434,11140
,INTNUM_OF_CLKPWR_MODULE_RTCIRQ	435,11179
,INTNUM_OF_pl01115_Uart_modem_MODULE	436,11216
,INTNUM_OF_UART0_MODULE	437,11258
,INTNUM_OF_UART1_MODULE	438,11287
,INTNUM_OF_pl01115_Uart_nodma0_MODULE	439,11316
,INTNUM_OF_pl01115_Uart_nodma1_MODULE	440,11359
,INTNUM_OF_pl01115_Uart_nodma2_MODULE	441,11403
,INTNUM_OF_SSP0_MODULE	442,11447
,INTNUM_OF_SSP1_MODULE	443,11476
,INTNUM_OF_SSP2_MODULE	444,11505
,INTNUM_OF_I2C0_MODULE	445,11534
,INTNUM_OF_I2C1_MODULE	446,11563
,INTNUM_OF_I2C2_MODULE	447,11592
,INTNUM_OF_DEINTERLACE_MODULE	448,11621
,INTNUM_OF_SCALER_MODULE	449,11657
,INTNUM_OF_AC97_MODULE	450,11688
,INTNUM_OF_SPDIFRX_MODULE	451,11717
,INTNUM_OF_SPDIFTX_MODULE	452,11749
,INTNUM_OF_TIMER_MODULE_INT0	453,11781
,INTNUM_OF_TIMER_MODULE_INT1	454,11816
,INTNUM_OF_TIMER_MODULE_INT2	455,11851
,INTNUM_OF_TIMER_MODULE_INT3	456,11886
,INTNUM_OF_PWM_MODULE_INT0	457,11921
,INTNUM_OF_PWM_MODULE_INT1	458,11954
,INTNUM_OF_PWM_MODULE_INT2	459,11987
,INTNUM_OF_PWM_MODULE_INT3	460,12020
,INTNUM_OF_WDT_MODULE	461,12053
,INTNUM_OF_MPEGTSI_MODULE	462,12081
,INTNUM_OF_DISPLAYTOP_MODULE_DUALDISPLAY_PRIMIRQ	463,12113
,INTNUM_OF_DISPLAYTOP_MODULE_DUALDISPLAY_SECONDIRQ	464,12168
,INTNUM_OF_DISPLAYTOP_MODULE_RESCONV_IRQ	465,12225
,INTNUM_OF_DISPLAYTOP_MODULE_HDMI_IRQ	466,12272
,INTNUM_OF_VIP0_MODULE	468,12322
,INTNUM_OF_VIP1_MODULE	469,12351
,INTNUM_OF_VIP0_MODULE	471,12386
,INTNUM_OF_VIP1_MODULE	472,12415
,INTNUM_OF_MIPI_MODULE	474,12451
,INTNUM_OF_MALI400_MODULE	475,12480
,INTNUM_OF_ADC_MODULE	476,12512
,INTNUM_OF_PPM_MODULE	477,12540
,INTNUM_OF_SDMMC0_MODULE	478,12568
,INTNUM_OF_SDMMC1_MODULE	479,12599
,INTNUM_OF_SDMMC2_MODULE	480,12630
,INTNUM_OF_CODA960_MODULE_HOST_INTRPT	481,12661
,INTNUM_OF_CODA960_MODULE_JPG_INTRPT	482,12705
,INTNUM_OF_DWC_GMAC_MODULE	483,12748
,INTNUM_OF_USB20OTG_MODULE	484,12781
,INTNUM_OF_USB20HOST_MODULE	485,12814
,INTNUM_OF_CAN0_MODULE	486,12848
,INTNUM_OF_CAN1_MODULE	487,12877
,INTNUM_OF_GPIOA_MODULE	488,12906
,INTNUM_OF_GPIOB_MODULE	489,12936
,INTNUM_OF_GPIOC_MODULE	490,12966
,INTNUM_OF_GPIOD_MODULE	491,12996
,INTNUM_OF_GPIOE_MODULE	492,13026
,INTNUM_OF_CRYPTO_MODULE	493,13056
,INTNUM_OF_PDM_MODULE	494,13087
#define NUMBER_OF_RESET_MODULE_PIN 508,13508
RESETINDEX_OF_AC97_MODULE_PRESETn 511,13574
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET1 513,13647
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET2 515,13749
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nCPURESET3 517,13851
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET1 519,13953
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET2 521,14054
RESETINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_MODULE_nWDRESET3 523,14155
RESETINDEX_OF_CRYPTO_MODULE_i_nRST 525,14245
RESETINDEX_OF_DEINTERLACE_MODULE_i_nRST 527,14313
RESETINDEX_OF_DISPLAYTOP_MODULE_i_Top_nRST 529,14385
RESETINDEX_OF_DISPLAYTOP_MODULE_i_DualDisplay_nRST 531,14460
RESETINDEX_OF_DISPLAYTOP_MODULE_i_ResConv_nRST 533,14544
RESETINDEX_OF_DISPLAYTOP_MODULE_i_LCDIF_nRST 535,14624
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_nRST 537,14702
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_VIDEO_nRST 539,14779
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_SPDIF_nRST 541,14862
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_TMDS_nRST 543,14945
RESETINDEX_OF_DISPLAYTOP_MODULE_i_HDMI_PHY_nRST 545,15027
RESETINDEX_OF_DISPLAYTOP_MODULE_i_LVDS_nRST 547,15108
RESETINDEX_OF_ECID_MODULE_i_nRST 549,15181
RESETINDEX_OF_I2C0_MODULE_PRESETn 551,15240
RESETINDEX_OF_I2C1_MODULE_PRESETn 553,15300
RESETINDEX_OF_I2C2_MODULE_PRESETn 555,15360
RESETINDEX_OF_I2S0_MODULE_PRESETn 557,15420
RESETINDEX_OF_I2S1_MODULE_PRESETn 559,15480
RESETINDEX_OF_I2S2_MODULE_PRESETn 561,15540
RESETINDEX_OF_DREX_MODULE_CRESETn 563,15601
RESETINDEX_OF_DREX_MODULE_ARESETn 565,15662
RESETINDEX_OF_DREX_MODULE_nPRST 567,15723
RESETINDEX_OF_MIPI_MODULE_i_nRST 569,15782
RESETINDEX_OF_MIPI_MODULE_i_DSI_I_PRESETn 571,15842
RESETINDEX_OF_MIPI_MODULE_i_CSI_I_PRESETn 573,15911
RESETINDEX_OF_MIPI_MODULE_i_PHY_S_RESETN 575,15980
RESETINDEX_OF_MIPI_MODULE_i_PHY_M_RESETN 577,16048
RESETINDEX_OF_MPEGTSI_MODULE_i_nRST 579,16119
RESETINDEX_OF_PDM_MODULE_i_nRST 581,16181
RESETINDEX_OF_TIMER_MODULE_PRESETn 583,16248
RESETINDEX_OF_PWM_MODULE_PRESETn 585,16316
RESETINDEX_OF_SCALER_MODULE_i_nRST 587,16378
RESETINDEX_OF_SDMMC0_MODULE_i_nRST 589,16441
RESETINDEX_OF_SDMMC1_MODULE_i_nRST 591,16504
RESETINDEX_OF_SDMMC2_MODULE_i_nRST 593,16567
RESETINDEX_OF_SPDIFRX_MODULE_PRESETn 595,16632
RESETINDEX_OF_SPDIFTX_MODULE_PRESETn 597,16705
RESETINDEX_OF_SSP0_MODULE_PRESETn 599,16768
RESETINDEX_OF_SSP0_MODULE_nSSPRST 601,16828
RESETINDEX_OF_SSP1_MODULE_PRESETn 603,16888
RESETINDEX_OF_SSP1_MODULE_nSSPRST 605,16948
RESETINDEX_OF_SSP2_MODULE_PRESETn 607,17008
RESETINDEX_OF_SSP2_MODULE_nSSPRST 609,17068
RESETINDEX_OF_UART0_MODULE_nUARTRST 611,17129
RESETINDEX_OF_pl01115_Uart_modem_MODULE_nUARTRST 613,17193
RESETINDEX_OF_UART1_MODULE_nUARTRST 615,17269
RESETINDEX_OF_pl01115_Uart_nodma0_MODULE_nUARTRST 617,17333
RESETINDEX_OF_pl01115_Uart_nodma1_MODULE_nUARTRST 619,17411
RESETINDEX_OF_pl01115_Uart_nodma2_MODULE_nUARTRST 621,17489
RESETINDEX_OF_USB20HOST_MODULE_i_nRST 623,17571
RESETINDEX_OF_USB20OTG_MODULE_i_nRST 625,17640
RESETINDEX_OF_WDT_MODULE_PRESETn 627,17703
RESETINDEX_OF_WDT_MODULE_nPOR 629,17762
RESETINDEX_OF_ADC_MODULE_nRST 631,17818
RESETINDEX_OF_CODA960_MODULE_i_areset_n 633,17878
RESETINDEX_OF_CODA960_MODULE_i_preset_n 635,17948
RESETINDEX_OF_CODA960_MODULE_i_creset_n 637,18018
RESETINDEX_OF_DWC_GMAC_MODULE_aresetn_i 639,18090
RESETINDEX_OF_MALI400_MODULE_nRST 641,18160
RESETINDEX_OF_PPM_MODULE_i_nRST 643,18220
RESETINDEX_OF_VIP1_MODULE_i_nRST 646,18293
RESETINDEX_OF_VIP0_MODULE_i_nRST 648,18352
RESETINDEX_OF_VIP1_MODULE_i_nRST 651,18426
RESETINDEX_OF_VIP0_MODULE_i_nRST 653,18485
#define NUMBER_OF_CLKGEN_MODULE 661,18750
CLOCKINDEX_OF_Inst_TIMER01_MODULE 663,18792
,CLOCKINDEX_OF_Inst_TIMER02_MODULE 664,18830
,CLOCKINDEX_OF_Inst_TIMER03_MODULE 665,18869
,CLOCKINDEX_OF_Inst_PWM01_MODULE 666,18908
,CLOCKINDEX_OF_Inst_PWM02_MODULE 667,18945
,CLOCKINDEX_OF_Inst_PWM03_MODULE 668,18982
,CLOCKINDEX_OF_I2C0_MODULE 669,19019
,CLOCKINDEX_OF_I2C1_MODULE 670,19050
,CLOCKINDEX_OF_I2C2_MODULE 671,19081
,CLOCKINDEX_OF_MIPI_MODULE 672,19112
,CLOCKINDEX_OF_DWC_GMAC_MODULE 673,19143
,CLOCKINDEX_OF_SPDIFTX_MODULE 674,19179
,CLOCKINDEX_OF_MPEGTSI_MODULE 675,19214
,CLOCKINDEX_OF_PWM_MODULE 676,19249
,CLOCKINDEX_OF_TIMER_MODULE 677,19280
,CLOCKINDEX_OF_I2S0_MODULE 678,19313
,CLOCKINDEX_OF_I2S1_MODULE 679,19345
,CLOCKINDEX_OF_I2S2_MODULE 680,19377
,CLOCKINDEX_OF_SDMMC0_MODULE 681,19409
,CLOCKINDEX_OF_SDMMC1_MODULE 682,19443
,CLOCKINDEX_OF_SDMMC2_MODULE 683,19477
,CLOCKINDEX_OF_MALI400_MODULE 684,19511
,CLOCKINDEX_OF_UART0_MODULE 685,19546
,CLOCKINDEX_OF_UART1_MODULE 686,19579
,CLOCKINDEX_OF_pl01115_Uart_modem_MODULE 687,19612
,CLOCKINDEX_OF_pl01115_Uart_nodma0_MODULE 688,19658
,CLOCKINDEX_OF_pl01115_Uart_nodma1_MODULE 689,19705
,CLOCKINDEX_OF_pl01115_Uart_nodma2_MODULE 690,19752
,CLOCKINDEX_OF_DEINTERLACE_MODULE 691,19799
,CLOCKINDEX_OF_PPM_MODULE 692,19838
,CLOCKINDEX_OF_VIP0_MODULE 693,19869
,CLOCKINDEX_OF_VIP1_MODULE 694,19901
,CLOCKINDEX_OF_USB20HOST_MODULE 695,19933
,CLOCKINDEX_OF_CODA960_MODULE 696,19970
,CLOCKINDEX_OF_CRYPTO_MODULE 697,20005
,CLOCKINDEX_OF_SCALER_MODULE 698,20039
,CLOCKINDEX_OF_PDM_MODULE 699,20073
,CLOCKINDEX_OF_SSP0_MODULE 700,20104
,CLOCKINDEX_OF_SSP1_MODULE 701,20136
,CLOCKINDEX_OF_SSP2_MODULE 702,20168
DMAINDEX_OF_pl01115_Uart_modem_MODULE_UARTTXDMA	717,20617
,DMAINDEX_OF_pl01115_Uart_modem_MODULE_UARTRXDMA	718,20670
,DMAINDEX_OF_UART0_MODULE_UARTTXDMA	719,20724
,DMAINDEX_OF_UART0_MODULE_UARTRXDMA	720,20765
,DMAINDEX_OF_UART1_MODULE_UARTTXDMA	721,20806
,DMAINDEX_OF_UART1_MODULE_UARTRXDMA	722,20847
,DMAINDEX_OF_SSP0_MODULE_SSPTXDMA	723,20888
,DMAINDEX_OF_SSP0_MODULE_SSPRXDMA	724,20927
,DMAINDEX_OF_SSP1_MODULE_SSPTXDMA	725,20966
,DMAINDEX_OF_SSP1_MODULE_SSPRXDMA	726,21005
,DMAINDEX_OF_SSP2_MODULE_SSPTXDMA	727,21044
,DMAINDEX_OF_SSP2_MODULE_SSPRXDMA	728,21084
,DMAINDEX_OF_I2S0_MODULE_I2STXDMA	729,21124
,DMAINDEX_OF_I2S0_MODULE_I2SRXDMA	730,21164
,DMAINDEX_OF_I2S1_MODULE_I2STXDMA	731,21204
,DMAINDEX_OF_I2S1_MODULE_I2SRXDMA	732,21244
,DMAINDEX_OF_I2S2_MODULE_I2STXDMA	733,21284
,DMAINDEX_OF_I2S2_MODULE_I2SRXDMA	734,21324
,DMAINDEX_OF_AC97_MODULE_PCMOUTDMA	735,21364
,DMAINDEX_OF_AC97_MODULE_PCMINDMA	736,21405
,DMAINDEX_OF_AC97_MODULE_MICINDMA	737,21445
,DMAINDEX_OF_SPDIFRX_MODULE	738,21485
,DMAINDEX_OF_SPDIFTX_MODULE	739,21519
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA0	740,21553
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA1	741,21597
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA2	742,21641
,DMAINDEX_OF_MPEGTSI_MODULE_MPTSIDMA3	743,21685
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_BR	744,21729
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_BW	745,21773
,DMAINDEX_OF_CRYPTO_MODULE_CRYPDMA_HR	746,21817
,DMAINDEX_OF_PDM_MODULE	747,21861
#define	PADINDEX_OF_USB20OTG_i_IdPin	777,22586
#define	PADINDEX_OF_USB20OTG_io_VBUS	778,22644
#define	PADINDEX_OF_USB20OTG_io_DM	779,22702
#define	PADINDEX_OF_USB20OTG_io_DP	780,22758
#define	PADINDEX_OF_USB20OTG_io_RKELVIN	781,22814
#define	PADINDEX_OF_USB20HOST_io_DP0	782,22875
#define	PADINDEX_OF_USB20HOST_io_DM0	783,22933
#define	PADINDEX_OF_USB20HOST_io_RKELVIN	784,22991
#define	PADINDEX_OF_USB20HOST_io_STROBE1	785,23053
#define	PADINDEX_OF_USB20HOST_io_DATA1	786,23115
#define	PADINDEX_OF_GPIOA_GPIO_0_	787,23175
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PADPrimVCLK	788,23252
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_4_	789,23352
#define	PADINDEX_OF_GPIOA_GPIO_1_	790,23439
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_0_	791,23516
#define	PADINDEX_OF_GPIOA_GPIO_2_	792,23618
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_1_	793,23695
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_0_	794,23797
#define	PADINDEX_OF_GPIOA_GPIO_3_	795,23884
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_2_	796,23961
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_1_	797,24063
#define	PADINDEX_OF_GPIOA_GPIO_4_	798,24150
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_3_	799,24227
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_2_	800,24329
#define	PADINDEX_OF_GPIOA_GPIO_5_	801,24416
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_4_	802,24493
#define	PADINDEX_OF_CLKPWR_i_PADTESTMODE_3_	803,24595
#define	PADINDEX_OF_GPIOA_GPIO_6_	804,24682
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_5_	805,24759
#define	PADINDEX_OF_GPIOA_GPIO_7_	806,24861
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_6_	807,24938
#define	PADINDEX_OF_GPIOA_GPIO_8_	808,25040
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_7_	809,25117
#define	PADINDEX_OF_GPIOA_GPIO_9_	810,25219
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_8_	811,25296
#define	PADINDEX_OF_GPIOA_GPIO_10_	812,25398
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_9_	813,25477
#define	PADINDEX_OF_GPIOA_GPIO_11_	814,25580
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_10_	815,25659
#define	PADINDEX_OF_GPIOA_GPIO_12_	816,25763
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_11_	817,25842
#define	PADINDEX_OF_GPIOA_GPIO_13_	818,25946
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_12_	819,26025
#define	PADINDEX_OF_GPIOA_GPIO_14_	820,26129
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_13_	821,26208
#define	PADINDEX_OF_GPIOA_GPIO_15_	822,26312
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_14_	823,26391
#define	PADINDEX_OF_GPIOA_GPIO_16_	824,26495
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_15_	825,26574
#define	PADINDEX_OF_GPIOA_GPIO_17_	826,26678
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_16_	827,26757
#define	PADINDEX_OF_GPIOA_GPIO_18_	828,26861
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_17_	829,26940
#define	PADINDEX_OF_GPIOA_GPIO_19_	830,27044
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_18_	831,27123
#define	PADINDEX_OF_GPIOA_GPIO_20_	832,27227
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_19_	833,27306
#define	PADINDEX_OF_GPIOA_GPIO_21_	834,27410
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_20_	835,27489
#define	PADINDEX_OF_GPIOA_GPIO_22_	836,27593
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_21_	837,27672
#define	PADINDEX_OF_GPIOA_GPIO_23_	838,27776
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_22_	839,27855
#define	PADINDEX_OF_GPIOA_GPIO_24_	840,27959
#define	PADINDEX_OF_DISPLAYTOP_DualDisplay_PrimPADRGB24_23_	841,28038
#define	PADINDEX_OF_GPIOA_GPIO_25_	842,28142
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADnVSync	843,28221
#define	PADINDEX_OF_GPIOA_GPIO_26_	844,28324
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADnHSync	845,28403
#define	PADINDEX_OF_GPIOA_GPIO_27_	846,28506
#define	PADINDEX_OF_DISPLAYTOP_o_DualDisplay_PrimPADDE	847,28585
#define	PADINDEX_OF_GPIOA_GPIO_28_	848,28684
#define	PADINDEX_OF_VIP1_i_ExtCLK	849,28763
#define	PADINDEX_OF_I2S2_I2SCODCLK	850,28841
#define	PADINDEX_OF_I2S1_I2SCODCLK	851,28920
#define	PADINDEX_OF_GPIOA_GPIO_30_	852,28999
#define	PADINDEX_OF_VIP1_i_VD_0_	853,29078
#define	PADINDEX_OF_MCUSTOP_SDEX_0_	854,29155
#define	PADINDEX_OF_I2S1_I2SBCLK	855,29235
#define	PADINDEX_OF_GPIOB_GPIO_0_	856,29312
#define	PADINDEX_OF_VIP1_i_VD_1_	857,29389
#define	PADINDEX_OF_MCUSTOP_SDEX_1_	858,29465
#define	PADINDEX_OF_I2S1_I2SLRCLK	859,29544
#define	PADINDEX_OF_GPIOB_GPIO_2_	860,29621
#define	PADINDEX_OF_VIP1_i_VD_2_	861,29698
#define	PADINDEX_OF_MCUSTOP_SDEX_2_	862,29774
#define	PADINDEX_OF_I2S2_I2SBCLK	863,29853
#define	PADINDEX_OF_GPIOB_GPIO_4_	864,29929
#define	PADINDEX_OF_VIP1_i_VD_3_	865,30006
#define	PADINDEX_OF_MCUSTOP_SDEX_3_	866,30082
#define	PADINDEX_OF_I2S2_I2SLRCLK	867,30161
#define	PADINDEX_OF_GPIOB_GPIO_6_	868,30238
#define	PADINDEX_OF_VIP1_i_VD_4_	869,30315
#define	PADINDEX_OF_MCUSTOP_SDEX_4_	870,30391
#define	PADINDEX_OF_I2S1_I2SSDO	871,30470
#define	PADINDEX_OF_GPIOB_GPIO_8_	872,30545
#define	PADINDEX_OF_VIP1_i_VD_5_	873,30622
#define	PADINDEX_OF_MCUSTOP_SDEX_5_	874,30698
#define	PADINDEX_OF_I2S2_I2SSDO	875,30777
#define	PADINDEX_OF_GPIOB_GPIO_9_	876,30852
#define	PADINDEX_OF_VIP1_i_VD_6_	877,30929
#define	PADINDEX_OF_MCUSTOP_SDEX_6_	878,31005
#define	PADINDEX_OF_I2S1_I2SSDI	879,31084
#define	PADINDEX_OF_GPIOB_GPIO_10_	880,31159
#define	PADINDEX_OF_VIP1_i_VD_7_	881,31238
#define	PADINDEX_OF_MCUSTOP_SDEX_7_	882,31315
#define	PADINDEX_OF_I2S2_I2SSDI	883,31395
#define	PADINDEX_OF_GPIOA_GPIO_29_	884,31471
#define	PADINDEX_OF_SDMMC0_SDMMC_CCLK	885,31550
#define	PADINDEX_OF_GPIOA_GPIO_31_	886,31632
#define	PADINDEX_OF_SDMMC0_SDMMC_CMD	887,31711
#define	PADINDEX_OF_GPIOB_GPIO_1_	888,31792
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_0_	889,31869
#define	PADINDEX_OF_GPIOB_GPIO_3_	890,31954
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_1_	891,32031
#define	PADINDEX_OF_GPIOB_GPIO_5_	892,32116
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_2_	893,32193
#define	PADINDEX_OF_GPIOB_GPIO_7_	894,32278
#define	PADINDEX_OF_SDMMC0_SDMMC_CDATA_3_	895,32355
#define	PADINDEX_OF_MCUSTOP_CLE	896,32440
#define	PADINDEX_OF_MCUSTOP_CLE1	897,32516
#define	PADINDEX_OF_GPIOB_GPIO_11_	898,32593
#define	PADINDEX_OF_MCUSTOP_ALE	899,32672
#define	PADINDEX_OF_MCUSTOP_ALE1	900,32748
#define	PADINDEX_OF_GPIOB_GPIO_12_	901,32825
#define	PADINDEX_OF_MCUSTOP_SD_0_	902,32904
#define	PADINDEX_OF_GPIOB_GPIO_13_	903,32982
#define	PADINDEX_OF_MCUSTOP_RnB	904,33061
#define	PADINDEX_OF_MCUSTOP_RnB1	905,33137
#define	PADINDEX_OF_GPIOB_GPIO_14_	906,33214
#define	PADINDEX_OF_MCUSTOP_SD_1_	907,33293
#define	PADINDEX_OF_GPIOB_GPIO_15_	908,33371
#define	PADINDEX_OF_MCUSTOP_nNFOE	909,33450
#define	PADINDEX_OF_MCUSTOP_nNFOE1	910,33528
#define	PADINDEX_OF_GPIOB_GPIO_16_	911,33607
#define	PADINDEX_OF_MCUSTOP_SD_2_	912,33686
#define	PADINDEX_OF_GPIOB_GPIO_17_	913,33764
#define	PADINDEX_OF_MCUSTOP_nNFWE	914,33843
#define	PADINDEX_OF_MCUSTOP_nNFWE1	915,33921
#define	PADINDEX_OF_GPIOB_GPIO_18_	916,34000
#define	PADINDEX_OF_MCUSTOP_SD_3_	917,34079
#define	PADINDEX_OF_GPIOB_GPIO_19_	918,34157
#define	PADINDEX_OF_MCUSTOP_nNCS_0_	919,34236
#define	PADINDEX_OF_MCUSTOP_SD_4_	920,34293
#define	PADINDEX_OF_GPIOB_GPIO_20_	921,34371
#define	PADINDEX_OF_MCUSTOP_nNCS_1_	922,34450
#define	PADINDEX_OF_MCUSTOP_SD_5_	923,34507
#define	PADINDEX_OF_GPIOB_GPIO_21_	924,34585
#define	PADINDEX_OF_MCUSTOP_SD_6_	925,34664
#define	PADINDEX_OF_GPIOB_GPIO_22_	926,34742
#define	PADINDEX_OF_MCUSTOP_SD_7_	927,34821
#define	PADINDEX_OF_GPIOB_GPIO_23_	928,34899
#define	PADINDEX_OF_MCUSTOP_SD_8_	929,34978
#define	PADINDEX_OF_GPIOB_GPIO_24_	930,35056
#define	PADINDEX_OF_MPEGTSI_TDATA0_0_	931,35135
#define	PADINDEX_OF_MCUSTOP_SD_9_	932,35217
#define	PADINDEX_OF_GPIOB_GPIO_25_	933,35295
#define	PADINDEX_OF_MPEGTSI_TDATA0_1_	934,35374
#define	PADINDEX_OF_MCUSTOP_SD_10_	935,35456
#define	PADINDEX_OF_GPIOB_GPIO_26_	936,35535
#define	PADINDEX_OF_MPEGTSI_TDATA0_2_	937,35614
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_2_	938,35696
#define	PADINDEX_OF_MCUSTOP_SD_11_	939,35783
#define	PADINDEX_OF_GPIOB_GPIO_27_	940,35862
#define	PADINDEX_OF_MPEGTSI_TDATA0_3_	941,35941
#define	PADINDEX_OF_MCUSTOP_SD_12_	942,36023
#define	PADINDEX_OF_GPIOB_GPIO_28_	943,36102
#define	PADINDEX_OF_MPEGTSI_TDATA0_4_	944,36181
#define	PADINDEX_OF_pl01115_Uart_nodma1_UARTRXD	945,36263
#define	PADINDEX_OF_MCUSTOP_SD_13_	946,36355
#define	PADINDEX_OF_GPIOB_GPIO_29_	947,36434
#define	PADINDEX_OF_MPEGTSI_TDATA0_5_	948,36513
#define	PADINDEX_OF_pl01115_Uart_nodma1_UARTTXD	949,36595
#define	PADINDEX_OF_MCUSTOP_SD_14_	950,36687
#define	PADINDEX_OF_GPIOB_GPIO_30_	951,36766
#define	PADINDEX_OF_MPEGTSI_TDATA0_6_	952,36845
#define	PADINDEX_OF_pl01115_Uart_nodma2_UARTRXD	953,36927
#define	PADINDEX_OF_MCUSTOP_SD_15_	954,37019
#define	PADINDEX_OF_GPIOB_GPIO_31_	955,37098
#define	PADINDEX_OF_MPEGTSI_TDATA0_7_	956,37177
#define	PADINDEX_OF_pl01115_Uart_nodma2_UARTTXD	957,37259
#define	PADINDEX_OF_MCUSTOP_o_ADDR_0_	958,37351
#define	PADINDEX_OF_GPIOC_GPIO_0_	959,37432
#define	PADINDEX_OF_MCUSTOP_o_ADDR_1_	960,37509
#define	PADINDEX_OF_GPIOC_GPIO_1_	961,37590
#define	PADINDEX_OF_MCUSTOP_o_ADDR_2_	962,37667
#define	PADINDEX_OF_GPIOC_GPIO_2_	963,37748
#define	PADINDEX_OF_MCUSTOP_o_ADDR_3_	964,37825
#define	PADINDEX_OF_GPIOC_GPIO_3_	965,37906
#define	PADINDEX_OF_DISPLAYTOP_io_HDMI_CEC	966,37983
#define	PADINDEX_OF_SDMMC0_SDMMC_nRST	967,38069
#define	PADINDEX_OF_MCUSTOP_o_ADDR_4_	968,38150
#define	PADINDEX_OF_GPIOC_GPIO_4_	969,38231
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDCD	970,38308
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_nInt	971,38399
#define	PADINDEX_OF_MCUSTOP_o_ADDR_5_	972,38485
#define	PADINDEX_OF_GPIOC_GPIO_5_	973,38566
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTCTS	974,38643
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_WritePrt	975,38734
#define	PADINDEX_OF_MCUSTOP_o_ADDR_6_	976,38824
#define	PADINDEX_OF_GPIOC_GPIO_6_	977,38905
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTRTS	978,38982
#define	PADINDEX_OF_SDMMC0_SDMMC_CARD_nDetect	979,39073
#define	PADINDEX_OF_MCUSTOP_o_ADDR_7_	980,39162
#define	PADINDEX_OF_GPIOC_GPIO_7_	981,39243
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDSR	982,39320
#define	PADINDEX_OF_SDMMC1_SDMMC_nRST	983,39411
#define	PADINDEX_OF_MCUSTOP_o_ADDR_8_	984,39492
#define	PADINDEX_OF_GPIOC_GPIO_8_	985,39573
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTDTR	986,39650
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_nInt	987,39741
#define	PADINDEX_OF_MCUSTOP_o_ADDR_9_	988,39827
#define	PADINDEX_OF_GPIOC_GPIO_9_	989,39908
#define	PADINDEX_OF_SSP2_SSPCLK_IO	990,39985
#define	PADINDEX_OF_PDM_o_Strobe	991,40063
#define	PADINDEX_OF_MCUSTOP_o_ADDR_10_	992,40139
#define	PADINDEX_OF_GPIOC_GPIO_10_	993,40222
#define	PADINDEX_OF_SSP2_SSPFSS	994,40301
#define	PADINDEX_OF_MCUSTOP_nNCS_2_	995,40377
#define	PADINDEX_OF_MCUSTOP_o_ADDR_11_	996,40457
#define	PADINDEX_OF_GPIOC_GPIO_11_	997,40540
#define	PADINDEX_OF_SSP2_SSPRXD	998,40619
#define	PADINDEX_OF_USB20OTG_o_DrvVBUS	999,40695
#define	PADINDEX_OF_MCUSTOP_o_ADDR_12_	1000,40778
#define	PADINDEX_OF_GPIOC_GPIO_12_	1001,40861
#define	PADINDEX_OF_SSP2_SSPTXD	1002,40940
#define	PADINDEX_OF_SDMMC2_SDMMC_nRST	1003,41016
#define	PADINDEX_OF_MCUSTOP_o_ADDR_13_	1004,41098
#define	PADINDEX_OF_GPIOC_GPIO_13_	1005,41181
#define	PADINDEX_OF_PWM_TOUT1	1006,41260
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_nInt	1007,41334
#define	PADINDEX_OF_GPIOD_GPIO_18_	1008,41421
#define	PADINDEX_OF_UART0_UARTTXD	1009,41500
#define	PADINDEX_OF_pl01115_Uart_nodma0_SMCAYEN	1010,41578
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_WritePrt	1011,41670
#define	PADINDEX_OF_GPIOD_GPIO_19_	1012,41761
#define	PADINDEX_OF_pl01115_Uart_modem_UARTTXD	1013,41840
#define	PADINDEX_OF_UART0_SMCAYEN	1014,41931
#define	PADINDEX_OF_SDMMC2_SDMMC_CARD_nDetect	1015,42009
#define	PADINDEX_OF_GPIOD_GPIO_20_	1016,42099
#define	PADINDEX_OF_UART1_UARTTXD	1017,42178
#define	PADINDEX_OF_CAN0_o_TX	1018,42256
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_WritePrt	1019,42330
#define	PADINDEX_OF_GPIOD_GPIO_21_	1020,42421
#define	PADINDEX_OF_pl01115_Uart_nodma0_UARTTXD	1021,42500
#define	PADINDEX_OF_CAN1_o_TX	1022,42592
#define	PADINDEX_OF_SDMMC1_SDMMC_CARD_nDetect	1023,42666
#define	PADINDEX_OF_GPIOD_GPIO_22_	1024,42756
#define	PADINDEX_OF_SDMMC1_SDMMC_CCLK	1025,42835
#define	PADINDEX_OF_GPIOD_GPIO_23_	1026,42917
#define	PADINDEX_OF_SDMMC1_SDMMC_CMD	1027,42996
#define	PADINDEX_OF_GPIOD_GPIO_24_	1028,43077
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_0_	1029,43156
#define	PADINDEX_OF_GPIOD_GPIO_25_	1030,43242
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_1_	1031,43321
#define	PADINDEX_OF_GPIOD_GPIO_26_	1032,43407
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_2_	1033,43486
#define	PADINDEX_OF_GPIOD_GPIO_27_	1034,43572
#define	PADINDEX_OF_SDMMC1_SDMMC_CDATA_3_	1035,43651
#define	PADINDEX_OF_MCUSTOP_nSWAIT	1036,43737
#define	PADINDEX_OF_GPIOC_GPIO_25_	1037,43816
#define	PADINDEX_OF_SPDIFTX_SPDIF_DATA	1038,43895
#define	PADINDEX_OF_MCUSTOP_nSOE	1039,43978
#define	PADINDEX_OF_GPIOE_GPIO_30_	1040,44055
#define	PADINDEX_OF_MCUSTOP_nSWE	1041,44134
#define	PADINDEX_OF_GPIOE_GPIO_31_	1042,44211
#define	PADINDEX_OF_MCUSTOP_RDnWR	1043,44290
#define	PADINDEX_OF_GPIOC_GPIO_26_	1044,44368
#define	PADINDEX_OF_PDM_i_Data0	1045,44447
#define	PADINDEX_OF_MCUSTOP_nSDQM1	1046,44523
#define	PADINDEX_OF_GPIOC_GPIO_27_	1047,44602
#define	PADINDEX_OF_PDM_i_Data1	1048,44681
#define	PADINDEX_OF_MCUSTOP_nSCS_0_	1049,44757
#define	PADINDEX_OF_GPIOC_GPIO_28_	1050,44814
#define	PADINDEX_OF_MCUSTOP_nSCS_1_	1051,44893
#define	PADINDEX_OF_pl01115_Uart_modem_nUARTRI	1052,44973
#define	PADINDEX_OF_GPIOC_GPIO_29_	1053,45064
#define	PADINDEX_OF_SSP0_SSPCLK_IO	1054,45143
#define	PADINDEX_OF_GPIOC_GPIO_30_	1055,45222
#define	PADINDEX_OF_SSP0_SSPFSS	1056,45301
#define	PADINDEX_OF_GPIOC_GPIO_31_	1057,45377
#define	PADINDEX_OF_SSP0_SSPTXD	1058,45456
#define	PADINDEX_OF_GPIOD_GPIO_0_	1059,45532
#define	PADINDEX_OF_SSP0_SSPRXD	1060,45609
#define	PADINDEX_OF_PWM_TOUT3	1061,45684
#define	PADINDEX_OF_GPIOD_GPIO_1_	1062,45757
#define	PADINDEX_OF_PWM_TOUT0	1063,45834
#define	PADINDEX_OF_MCUSTOP_o_ADDR_25_	1064,45907
#define	PADINDEX_OF_GPIOD_GPIO_2_	1065,45989
#define	PADINDEX_OF_I2C0_SCL	1066,46066
#define	PADINDEX_OF_pl01115_Uart_nodma1_SMCAYEN	1067,46138
#define	PADINDEX_OF_GPIOD_GPIO_3_	1068,46229
#define	PADINDEX_OF_I2C0_SDA	1069,46306
#define	PADINDEX_OF_pl01115_Uart_nodma2_SMCAYEN	1070,46378
#define	PADINDEX_OF_GPIOD_GPIO_4_	1071,46469
#define	PADINDEX_OF_I2C1_SCL	1072,46546
#define	PADINDEX_OF_GPIOD_GPIO_5_	1073,46618
#define	PADINDEX_OF_I2C1_SDA	1074,46695
#define	PADINDEX_OF_GPIOD_GPIO_6_	1075,46767
#define	PADINDEX_OF_I2C2_SCL	1076,46844
#define	PADINDEX_OF_GPIOD_GPIO_7_	1077,46916
#define	PADINDEX_OF_I2C2_SDA	1078,46993
#define	PADINDEX_OF_GPIOD_GPIO_8_	1079,47065
#define	PADINDEX_OF_PPM_i_PPMIn	1080,47142
#define	PADINDEX_OF_GPIOD_GPIO_9_	1081,47217
#define	PADINDEX_OF_I2S0_I2SSDO	1082,47294
#define	PADINDEX_OF_AC97_ACSDATAOUT	1083,47369
#define	PADINDEX_OF_GPIOD_GPIO_10_	1084,47448
#define	PADINDEX_OF_I2S0_I2SBCLK	1085,47527
#define	PADINDEX_OF_AC97_ACBITCLK	1086,47604
#define	PADINDEX_OF_GPIOD_GPIO_11_	1087,47682
#define	PADINDEX_OF_I2S0_I2SSDI	1088,47761
#define	PADINDEX_OF_AC97_ACSDATAIN	1089,47837
#define	PADINDEX_OF_GPIOD_GPIO_12_	1090,47916
#define	PADINDEX_OF_I2S0_I2SLRCLK	1091,47995
#define	PADINDEX_OF_AC97_ACSYNC	1092,48073
#define	PADINDEX_OF_GPIOD_GPIO_13_	1093,48149
#define	PADINDEX_OF_I2S0_I2SCODCLK	1094,48228
#define	PADINDEX_OF_AC97_nACRESET	1095,48307
#define	PADINDEX_OF_GPIOD_GPIO_14_	1096,48385
#define	PADINDEX_OF_UART0_UARTRXD	1097,48464
#define	PADINDEX_OF_pl01115_Uart_modem_SMCAYEN	1098,48542
#define	PADINDEX_OF_GPIOD_GPIO_15_	1099,48633
#define	PADINDEX_OF_pl01115_Uart_modem_UARTRXD	1100,48712
#define	PADINDEX_OF_UART1_SMCAYEN	1101,48803
#define	PADINDEX_OF_GPIOD_GPIO_16_	1102,48881
#define	PADINDEX_OF_UART1_UARTRXD	1103,48960
#define	PADINDEX_OF_CAN0_i_RX	1104,49038
#define	PADINDEX_OF_GPIOD_GPIO_17_	1105,49112
#define	PADINDEX_OF_pl01115_Uart_nodma0_UARTRXD	1106,49191
#define	PADINDEX_OF_CAN1_i_RX	1107,49283
#define	PADINDEX_OF_USB20OTG_i_VBUS	1108,49357
#define	PADINDEX_OF_DISPLAYTOP_i_HDMI_hotplug_5V	1109,49414
#define	PADINDEX_OF_MCUSTOP_o_ADDR_14_	1110,49484
#define	PADINDEX_OF_GPIOC_GPIO_14_	1111,49567
#define	PADINDEX_OF_PWM_TOUT2	1112,49646
#define	PADINDEX_OF_VIP1_i_ExtCLK2	1113,49720
#define	PADINDEX_OF_MCUSTOP_o_ADDR_15_	1114,49799
#define	PADINDEX_OF_GPIOC_GPIO_15_	1115,49882
#define	PADINDEX_OF_MPEGTSI_TSCLK0	1116,49961
#define	PADINDEX_OF_VIP1_i_ExtHSYNC2	1117,50040
#define	PADINDEX_OF_MCUSTOP_o_ADDR_16_	1118,50121
#define	PADINDEX_OF_GPIOC_GPIO_16_	1119,50204
#define	PADINDEX_OF_MPEGTSI_TSYNC0	1120,50283
#define	PADINDEX_OF_VIP1_i_ExtVSYNC2	1121,50362
#define	PADINDEX_OF_MCUSTOP_o_ADDR_17_	1122,50443
#define	PADINDEX_OF_GPIOC_GPIO_17_	1123,50526
#define	PADINDEX_OF_MPEGTSI_TDP0	1124,50605
#define	PADINDEX_OF_VIP1_i_VD2_0_	1125,50682
#define	PADINDEX_OF_MCUSTOP_o_ADDR_18_	1126,50760
#define	PADINDEX_OF_GPIOC_GPIO_18_	1127,50843
#define	PADINDEX_OF_SDMMC2_SDMMC_CCLK	1128,50922
#define	PADINDEX_OF_VIP1_i_VD2_1_	1129,51004
#define	PADINDEX_OF_MCUSTOP_o_ADDR_19_	1130,51082
#define	PADINDEX_OF_GPIOC_GPIO_19_	1131,51165
#define	PADINDEX_OF_SDMMC2_SDMMC_CMD	1132,51244
#define	PADINDEX_OF_VIP1_i_VD2_2_	1133,51325
#define	PADINDEX_OF_MCUSTOP_o_ADDR_20_	1134,51403
#define	PADINDEX_OF_GPIOC_GPIO_20_	1135,51486
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_0_	1136,51565
#define	PADINDEX_OF_VIP1_i_VD2_3_	1137,51651
#define	PADINDEX_OF_MCUSTOP_o_ADDR_21_	1138,51729
#define	PADINDEX_OF_GPIOC_GPIO_21_	1139,51812
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_1_	1140,51891
#define	PADINDEX_OF_VIP1_i_VD2_4_	1141,51977
#define	PADINDEX_OF_MCUSTOP_o_ADDR_22_	1142,52055
#define	PADINDEX_OF_GPIOC_GPIO_22_	1143,52138
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_2_	1144,52217
#define	PADINDEX_OF_VIP1_i_VD2_5_	1145,52303
#define	PADINDEX_OF_MCUSTOP_o_ADDR_23_	1146,52381
#define	PADINDEX_OF_GPIOC_GPIO_23_	1147,52464
#define	PADINDEX_OF_SDMMC2_SDMMC_CDATA_3_	1148,52543
#define	PADINDEX_OF_VIP1_i_VD2_6_	1149,52629
#define	PADINDEX_OF_MCUSTOP_LATADDR	1150,52707
#define	PADINDEX_OF_GPIOC_GPIO_24_	1151,52787
#define	PADINDEX_OF_SPDIFRX_SPDIFIN	1152,52866
#define	PADINDEX_OF_VIP1_i_VD2_7_	1153,52946
#define	PADINDEX_OF_GPIOD_GPIO_28_	1154,53024
#define	PADINDEX_OF_VIP0_i_VD_0_	1155,53103
#define	PADINDEX_OF_MPEGTSI_TDATA1_0_	1156,53180
#define	PADINDEX_OF_MCUSTOP_o_ADDR_24_	1157,53262
#define	PADINDEX_OF_GPIOD_GPIO_29_	1158,53345
#define	PADINDEX_OF_VIP0_i_VD_1_	1159,53424
#define	PADINDEX_OF_MPEGTSI_TDATA1_1_	1160,53501
#define	PADINDEX_OF_GPIOD_GPIO_30_	1161,53583
#define	PADINDEX_OF_VIP0_i_VD_2_	1162,53662
#define	PADINDEX_OF_MPEGTSI_TDATA1_2_	1163,53739
#define	PADINDEX_OF_GPIOD_GPIO_31_	1164,53821
#define	PADINDEX_OF_VIP0_i_VD_3_	1165,53900
#define	PADINDEX_OF_MPEGTSI_TDATA1_3_	1166,53977
#define	PADINDEX_OF_GPIOE_GPIO_0_	1167,54059
#define	PADINDEX_OF_VIP0_i_VD_4_	1168,54136
#define	PADINDEX_OF_MPEGTSI_TDATA1_4_	1169,54212
#define	PADINDEX_OF_GPIOE_GPIO_1_	1170,54293
#define	PADINDEX_OF_VIP0_i_VD_5_	1171,54370
#define	PADINDEX_OF_MPEGTSI_TDATA1_5_	1172,54446
#define	PADINDEX_OF_GPIOE_GPIO_2_	1173,54527
#define	PADINDEX_OF_VIP0_i_VD_6_	1174,54604
#define	PADINDEX_OF_MPEGTSI_TDATA1_6_	1175,54680
#define	PADINDEX_OF_GPIOE_GPIO_3_	1176,54761
#define	PADINDEX_OF_VIP0_i_VD_7_	1177,54838
#define	PADINDEX_OF_MPEGTSI_TDATA1_7_	1178,54914
#define	PADINDEX_OF_GPIOE_GPIO_4_	1179,54995
#define	PADINDEX_OF_VIP0_i_ExtCLK	1180,55072
#define	PADINDEX_OF_MPEGTSI_TSCLK1	1181,55149
#define	PADINDEX_OF_GPIOE_GPIO_5_	1182,55227
#define	PADINDEX_OF_VIP0_i_ExtHSYNC	1183,55304
#define	PADINDEX_OF_MPEGTSI_TSYNC1	1184,55383
#define	PADINDEX_OF_GPIOE_GPIO_6_	1185,55461
#define	PADINDEX_OF_VIP0_i_ExtVSYNC	1186,55538
#define	PADINDEX_OF_MPEGTSI_TDP1	1187,55617
#define	PADINDEX_OF_ECID_PAD_EFUSE_FSOURCE	1188,55693
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_nTRST	1189,55757
#define	PADINDEX_OF_GPIOE_GPIO_25_	1190,55858
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TMS	1191,55937
#define	PADINDEX_OF_GPIOE_GPIO_26_	1192,56036
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TDI	1193,56115
#define	PADINDEX_OF_GPIOE_GPIO_27_	1194,56214
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TCLK	1195,56293
#define	PADINDEX_OF_GPIOE_GPIO_28_	1196,56393
#define	PADINDEX_OF_nx01301_CORTEXA9MP_TOP_QUADL2C_TDO	1197,56472
#define	PADINDEX_OF_GPIOE_GPIO_29_	1198,56571
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_0_	1199,56650
#define	PADINDEX_OF_ECID_PAD_BONDING_ID_1_	1200,56714
#define	PADINDEX_OF_CLKPWR_nGRESETOUT	1201,56778
#define	PADINDEX_OF_CLKPWR_AliveGPIO_0_	1202,56837
#define	PADINDEX_OF_CLKPWR_AliveGPIO_1_	1203,56898
#define	PADINDEX_OF_CLKPWR_AliveGPIO_2_	1204,56959
#define	PADINDEX_OF_CLKPWR_AliveGPIO_3_	1205,57020
#define	PADINDEX_OF_CLKPWR_AliveGPIO_4_	1206,57081
#define	PADINDEX_OF_CLKPWR_AliveGPIO_5_	1207,57142
#define	PADINDEX_OF_CLKPWR_nRESET	1208,57203
#define	PADINDEX_OF_CLKPWR_TEST_EN	1209,57258
#define	PADINDEX_OF_CLKPWR_nBATF	1210,57314
#define	PADINDEX_OF_CLKPWR_VDDPWRON	1211,57368
#define	PADINDEX_OF_CLKPWR_VDDPWRON_DDR	1212,57425
#define	PADINDEX_OF_CLKPWR_nVDDPWRTOGGLE	1213,57486
#define	PADINDEX_OF_CLKPWR_XTIRTC	1214,57548
#define	PADINDEX_OF_ADC_AIN_0_	1215,57603
#define	PADINDEX_OF_ADC_AIN_1_	1216,57655
#define	PADINDEX_OF_ADC_AIN_2_	1217,57707
#define	PADINDEX_OF_ADC_AIN_3_	1218,57759
#define	PADINDEX_OF_ADC_AIN_4_	1219,57811
#define	PADINDEX_OF_ADC_AIN_5_	1220,57863
#define	PADINDEX_OF_ADC_AIN_6_	1221,57915
#define	PADINDEX_OF_ADC_AIN_7_	1222,57967
#define	PADINDEX_OF_ADC_VREF	1223,58019
#define	PADINDEX_OF_ADC_AGND	1224,58069
#define	PADINDEX_OF_DREX_io_ZQ	1225,58119
#define	PADINDEX_OF_DREX_io_DQ_31_	1226,58171
#define	PADINDEX_OF_DREX_io_DQ_30_	1227,58227
#define	PADINDEX_OF_DREX_io_DQ_29_	1228,58283
#define	PADINDEX_OF_DREX_io_DQ_28_	1229,58339
#define	PADINDEX_OF_DREX_io_DQ_27_	1230,58395
#define	PADINDEX_OF_DREX_io_DQ_26_	1231,58451
#define	PADINDEX_OF_DREX_io_DQ_25_	1232,58507
#define	PADINDEX_OF_DREX_io_DQ_24_	1233,58563
#define	PADINDEX_OF_DREX_io_PDQS_3_	1234,58619
#define	PADINDEX_OF_DREX_io_NDQS_3_	1235,58676
#define	PADINDEX_OF_DREX_o_DM_3_	1236,58733
#define	PADINDEX_OF_DREX_io_VREF1	1237,58787
#define	PADINDEX_OF_DREX_io_DQ_15_	1238,58842
#define	PADINDEX_OF_DREX_io_DQ_14_	1239,58898
#define	PADINDEX_OF_DREX_io_DQ_13_	1240,58954
#define	PADINDEX_OF_DREX_io_DQ_12_	1241,59010
#define	PADINDEX_OF_DREX_io_DQ_11_	1242,59066
#define	PADINDEX_OF_DREX_io_DQ_10_	1243,59122
#define	PADINDEX_OF_DREX_io_DQ_9_	1244,59178
#define	PADINDEX_OF_DREX_io_DQ_8_	1245,59233
#define	PADINDEX_OF_DREX_io_PDQS_1_	1246,59288
#define	PADINDEX_OF_DREX_io_NDQS_1_	1247,59345
#define	PADINDEX_OF_DREX_o_DM_1_	1248,59402
#define	PADINDEX_OF_DREX_o_WE	1249,59456
#define	PADINDEX_OF_DREX_o_CAS	1250,59507
#define	PADINDEX_OF_DREX_o_RAS	1251,59559
#define	PADINDEX_OF_DREX_o_ODT_0_	1252,59611
#define	PADINDEX_OF_DREX_o_ODT_1_	1253,59666
#define	PADINDEX_OF_DREX_o_ADDR_14_	1254,59721
#define	PADINDEX_OF_DREX_o_ADDR_15_	1255,59778
#define	PADINDEX_OF_DREX_o_ADDR_0_	1256,59835
#define	PADINDEX_OF_DREX_o_ADDR_1_	1257,59891
#define	PADINDEX_OF_DREX_o_ADDR_2_	1258,59947
#define	PADINDEX_OF_DREX_o_ADDR_3_	1259,60003
#define	PADINDEX_OF_DREX_o_ADDR_4_	1260,60059
#define	PADINDEX_OF_DREX_o_CKE_0_	1261,60115
#define	PADINDEX_OF_DREX_o_RESET	1262,60170
#define	PADINDEX_OF_DREX_o_CKE_1_	1263,60224
#define	PADINDEX_OF_DREX_o_CK	1264,60279
#define	PADINDEX_OF_DREX_o_CKB	1265,60330
#define	PADINDEX_OF_DREX_o_CS_0_	1266,60382
#define	PADINDEX_OF_DREX_o_CS_1_	1267,60436
#define	PADINDEX_OF_DREX_o_ADDR_5_	1268,60490
#define	PADINDEX_OF_DREX_o_ADDR_6_	1269,60546
#define	PADINDEX_OF_DREX_o_ADDR_7_	1270,60602
#define	PADINDEX_OF_DREX_o_ADDR_8_	1271,60658
#define	PADINDEX_OF_DREX_o_ADDR_9_	1272,60714
#define	PADINDEX_OF_DREX_o_ADDR_10_	1273,60770
#define	PADINDEX_OF_DREX_o_ADDR_11_	1274,60827
#define	PADINDEX_OF_DREX_o_ADDR_12_	1275,60884
#define	PADINDEX_OF_DREX_o_ADDR_13_	1276,60941
#define	PADINDEX_OF_DREX_o_BADDR_0_	1277,60998
#define	PADINDEX_OF_DREX_o_BADDR_1_	1278,61055
#define	PADINDEX_OF_DREX_o_BADDR_2_	1279,61112
#define	PADINDEX_OF_DREX_o_DM_0_	1280,61169
#define	PADINDEX_OF_DREX_io_NDQS_0_	1281,61223
#define	PADINDEX_OF_DREX_io_PDQS_0_	1282,61280
#define	PADINDEX_OF_DREX_io_DQ_7_	1283,61337
#define	PADINDEX_OF_DREX_io_DQ_6_	1284,61392
#define	PADINDEX_OF_DREX_io_DQ_5_	1285,61447
#define	PADINDEX_OF_DREX_io_DQ_4_	1286,61502
#define	PADINDEX_OF_DREX_io_DQ_3_	1287,61557
#define	PADINDEX_OF_DREX_io_DQ_2_	1288,61612
#define	PADINDEX_OF_DREX_io_DQ_1_	1289,61667
#define	PADINDEX_OF_DREX_io_DQ_0_	1290,61722
#define	PADINDEX_OF_DREX_io_VREF3	1291,61777
#define	PADINDEX_OF_DREX_o_DM_2_	1292,61832
#define	PADINDEX_OF_DREX_io_NDQS_2_	1293,61886
#define	PADINDEX_OF_DREX_io_PDQS_2_	1294,61943
#define	PADINDEX_OF_DREX_io_DQ_23_	1295,62000
#define	PADINDEX_OF_DREX_io_DQ_22_	1296,62056
#define	PADINDEX_OF_DREX_io_DQ_21_	1297,62112
#define	PADINDEX_OF_DREX_io_DQ_20_	1298,62168
#define	PADINDEX_OF_DREX_io_DQ_19_	1299,62224
#define	PADINDEX_OF_DREX_io_DQ_18_	1300,62280
#define	PADINDEX_OF_DREX_io_DQ_17_	1301,62336
#define	PADINDEX_OF_DREX_io_DQ_16_	1302,62392
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA3	1303,62448
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA3	1304,62511
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA2	1305,62574
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA2	1306,62637
#define	PADINDEX_OF_MIPI_io_PHY_S_DPCLK	1307,62700
#define	PADINDEX_OF_MIPI_io_PHY_S_DNCLK	1308,62761
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA1	1309,62822
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA1	1310,62885
#define	PADINDEX_OF_MIPI_io_PHY_S_DPDATA0	1311,62948
#define	PADINDEX_OF_MIPI_io_PHY_S_DNDATA0	1312,63011
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA3	1313,63074
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA3	1314,63137
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA2	1315,63200
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA2	1316,63263
#define	PADINDEX_OF_MIPI_io_PHY_M_DPCLK	1317,63326
#define	PADINDEX_OF_MIPI_io_PHY_M_DNCLK	1318,63387
#define	PADINDEX_OF_MIPI_io_PHY_M_VREG_0P4V	1319,63448
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA1	1320,63513
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA1	1321,63576
#define	PADINDEX_OF_MIPI_io_PHY_M_DPDATA0	1322,63639
#define	PADINDEX_OF_MIPI_io_PHY_M_DNDATA0	1323,63702
#define	PADINDEX_OF_DISPLAYTOP_LVDS_ROUT	1324,63765
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_A	1325,63827
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_A	1326,63890
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_B	1327,63953
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_B	1328,64016
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_C	1329,64079
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_C	1330,64142
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_CLK	1331,64205
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_CLK	1332,64270
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_D	1333,64335
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_D	1334,64398
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXN_E	1335,64461
#define	PADINDEX_OF_DISPLAYTOP_LVDS_TXP_E	1336,64524
#define	PADINDEX_OF_CLKPWR_XTI	1337,64587
#define	PADINDEX_OF_CLKPWR_XTI_not_used	1338,64639
#define	PADINDEX_OF_GPIOE_GPIO_7_	1339,64700
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_0_	1340,64777
#define	PADINDEX_OF_VIP1_i_ExtVSYNC	1341,64860
#define	PADINDEX_OF_GPIOE_GPIO_8_	1342,64939
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_1_	1343,65016
#define	PADINDEX_OF_GPIOE_GPIO_9_	1344,65099
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_2_	1345,65176
#define	PADINDEX_OF_GPIOE_GPIO_10_	1346,65259
#define	PADINDEX_OF_DWC_GMAC_PHY_TXD_3_	1347,65338
#define	PADINDEX_OF_GPIOE_GPIO_11_	1348,65422
#define	PADINDEX_OF_DWC_GMAC_PHY_TXEN	1349,65501
#define	PADINDEX_OF_GPIOE_GPIO_12_	1350,65583
#define	PADINDEX_OF_DWC_GMAC_PHY_TXER	1351,65662
#define	PADINDEX_OF_GPIOE_GPIO_13_	1352,65744
#define	PADINDEX_OF_DWC_GMAC_PHY_COL	1353,65823
#define	PADINDEX_OF_VIP1_i_ExtHSYNC	1354,65904
#define	PADINDEX_OF_GPIOE_GPIO_14_	1355,65984
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_0_	1356,66063
#define	PADINDEX_OF_SSP1_SSPCLK_IO	1357,66147
#define	PADINDEX_OF_GPIOE_GPIO_15_	1358,66226
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_1_	1359,66305
#define	PADINDEX_OF_SSP1_SSPFSS	1360,66389
#define	PADINDEX_OF_GPIOE_GPIO_16_	1361,66465
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_2_	1362,66544
#define	PADINDEX_OF_GPIOE_GPIO_17_	1363,66628
#define	PADINDEX_OF_DWC_GMAC_PHY_RXD_3_	1364,66707
#define	PADINDEX_OF_GPIOE_GPIO_18_	1365,66791
#define	PADINDEX_OF_DWC_GMAC_CLK_RX	1366,66870
#define	PADINDEX_OF_SSP1_SSPRXD	1367,66950
#define	PADINDEX_OF_GPIOE_GPIO_19_	1368,67026
#define	PADINDEX_OF_DWC_GMAC_PHY_RXDV	1369,67105
#define	PADINDEX_OF_SSP1_SSPTXD	1370,67187
#define	PADINDEX_OF_GPIOE_GPIO_20_	1371,67263
#define	PADINDEX_OF_DWC_GMAC_GMII_MDC	1372,67342
#define	PADINDEX_OF_GPIOE_GPIO_21_	1373,67424
#define	PADINDEX_OF_DWC_GMAC_GMII_MDI	1374,67503
#define	PADINDEX_OF_GPIOE_GPIO_22_	1375,67585
#define	PADINDEX_OF_DWC_GMAC_PHY_RXER	1376,67664
#define	PADINDEX_OF_GPIOE_GPIO_23_	1377,67746
#define	PADINDEX_OF_DWC_GMAC_PHY_CRS	1378,67825
#define	PADINDEX_OF_GPIOE_GPIO_24_	1379,67906
#define	PADINDEX_OF_DWC_GMAC_GTX_CLK	1380,67985
#define	PADINDEX_OF_DISPLAYTOP_io_HDMI_REXT	1381,68066
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX0P	1382,68131
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX0N	1383,68195
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX1P	1384,68259
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX1N	1385,68323
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX2P	1386,68387
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TX2N	1387,68451
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TXCP	1388,68515
#define	PADINDEX_OF_DISPLAYTOP_o_HDMI_TXCN	1389,68579

test/usbread/device/prototype/base/nx_bit_accessor.c,256
U32 NX_BIT_SetBitRange32(20,613
U32 NX_BIT_SetBit32(38,1032
U16 NX_BIT_SetBitRange16(51,1315
U16 NX_BIT_SetBit16(57,1512
 U32 NX_BIT_GetBitRange32(62,1679
CBOOL NX_BIT_GetBit32(74,1964
U16 NX_BIT_GetBitRange16(80,2115
CBOOL NX_BIT_GetBit16(86,2282

test/usbread/device/prototype/base/nx_clockcontrol.h,422
#define __NX_CLOCKCONTROL_H__19,624
	NX_PCLKMODE_DYNAMIC 33,946
	NX_PCLKMODE_DYNAMIC = 0UL,UL33,946
	NX_PCLKMODE_ALWAYS	34,1051
	NX_PCLKMODE_ALWAYS	= 1UL	UL34,1051
} NX_PCLKMODE 35,1124
	NX_BCLKMODE_DISABLE	40,1194
	NX_BCLKMODE_DISABLE	= 0UL,UL40,1194
	NX_BCLKMODE_DYNAMIC	41,1245
	NX_BCLKMODE_DYNAMIC	= 2UL,UL41,1245
	NX_BCLKMODE_ALWAYS	42,1330
	NX_BCLKMODE_ALWAYS	= 3UL	UL42,1330
} NX_BCLKMODE 43,1403

test/usbread/device/prototype/base/nx_debug.h,884
#define	__NX_DEBUG_H__19,627
	#define _NX_PLATFORM_30,1005
		#define	NX_DEBUG_BREAK(34,1093
	#define _NX_PLATFORM_45,1389
	#define	NX_DEBUG_BREAK(49,1477
	#define _NX_PLATFORM_60,1794
		#define	NX_DEBUG_BREAK	66,1905
	#define _NX_PLATFORM_77,2229
	#define	NX_DEBUG_BREAK(81,2317
	#define _NX_PLATFORM_96,2718
	#define	NX_DEBUG_BREAK(103,2883
	#define _NX_COMPILE_MODE_120,3332
	#define _NX_COMPILE_MODE_128,3489
		#define	NX_TRACE(143,3923
		#define TEXT(146,3988
		#define NX_TRACE(147,4014
			#define NX_DBG_TRACE(151,4108
			#define NX_DBG_TRACE(161,4307
		#define NX_TRACE(175,4801
	#define NX_TRACE(178,4862
	#define TEXT197,5369
	#define NX_ASSERT(220,5870
	#define NX_ASSERT(230,6197
	#define NX_CHECK(247,6707
	#define NX_CHECK(257,7032
	#define NX_DEBUG_CODE(282,7612
	#define NX_DEBUG_CODE(284,7652
#define NX_DISABLE_UNUSED_VAR_WARNING(289,7789

test/usbread/device/prototype/base/nx_type.h,915
#define	__NX_TYPE_H__19,624
typedef char				S8;30,1074
typedef short				S16;31,1133
typedef int					S32;32,1195
typedef long long			S64;33,1256
typedef unsigned char		U8;34,1321
typedef unsigned short		U16;35,1384
typedef unsigned int		U32;36,1449
typedef unsigned long long	U64;37,1512
#define S8_MIN	40,1582
#define S8_MAX	41,1634
#define S16_MIN	42,1686
#define S16_MAX	43,1742
#define S32_MIN	44,1797
#define S32_MAX	45,1859
#define U8_MIN	47,1921
#define U8_MAX	48,1973
#define U16_MIN	49,2027
#define U16_MAX	50,2081
#define U32_MIN	51,2138
#define U32_MAX	52,2194
typedef S32	CBOOL;63,2619
#define CTRUE	64,2687
#define CFALSE	65,2740
#define CNULL	75,3132
#define NX_CASSERT(88,3583
#define NX_CASSERT_CONCAT_(90,3656
#define NX_CASSERT_CONCAT(91,3694
#define NX_CASSERT(92,3751
#define NX_CASSERT_CONCAT_(95,3859
#define NX_CASSERT_CONCAT(96,3893
#define NX_CASSERT(97,3926

test/usbread/device/prototype/base/nx_bit_accessor.h,35
#define _NX_BIT_ACCESSOR_H_18,610

test/usbread/device/src/buildinfo.c,23
CBOOL buildinfo(3,104

test/usbread/device/src/debug.c,506
#define UARTSRC 3,24
#define SOURCE_DIVID	4,44
#define BAUD_RATE 5,72
static struct NX_UART_RegisterSet *pReg_Uart;pReg_Uart11,227
const U32 UARTBASEADDR[UARTBASEADDR13,274
const U32 UARTCLKGENADDR[UARTCLKGENADDR20,488
const U8 RESETNUM[RESETNUM28,679
const U32 GPIOALTNUM[GPIOALTNUM36,937
const U32 UARTSMC[UARTSMC48,1331
CBOOL DebugInit(66,1882
void DebugPutch(115,3416
CBOOL DebugIsUartTxDone(122,3543
CBOOL DebugIsTXEmpty(130,3744
CBOOL DebugIsBusy(136,3859
S8 DebugGetch(142,3969

test/usbread/device/src/sysheader.h,810
#define __SYS_HEADER_H__2,25
#define SYSMSG 34,717
#define SYSMSG(36,745
#define MEMMSG 41,823
#define MEMMSG(43,852
#define DBGOUT 48,910
#define DBGOUT(50,939
struct NX_SecondBootInfo *const pSBI 59,1195
struct NX_SecondBootInfo *const pTBI 61,1287
struct NX_GPIO_RegisterSet (*const pReg_GPIO)63,1379
struct NX_ALIVE_RegisterSet *const pReg_Alive 65,1500
struct NX_TIEOFF_RegisterSet *const pReg_Tieoff 67,1616
struct NX_ECID_RegisterSet *const pReg_ECID 69,1736
struct NX_CLKPWR_RegisterSet *const pReg_ClkPwr 71,1848
struct NX_RSTCON_RegisterSet *const pReg_RstCon 73,1968
struct NX_DREXSDRAM_RegisterSet *const pReg_Drex 75,2088
struct NX_DDRPHY_RegisterSet *const pReg_DDRPHY 77,2218
struct NX_RTC_RegisterSet *const pReg_RTC 79,2344
struct NX_WDT_RegisterSet *const pReg_WDT 82,2453

test/usbread/device/src/debug.h,490
#define __DEBUG_H__20,762
#define LOG_LEVEL	24,805
#define LOG_LEVEL_NONE	26,829
#define LOG_LEVEL_ERROR	27,856
#define LOG_LEVEL_NOTICE	28,885
#define LOG_LEVEL_WARNING	29,914
#define LOG_LEVEL_INFO	30,944
#define LOG_LEVEL_VERBOSE	31,972
# define NOTICE(35,1064
# define NOTICE(37,1123
# define ERROR(41,1211
# define ERROR(43,1269
# define WARN(47,1358
# define WARN(49,1415
# define INFO(53,1500
# define INFO(55,1557
# define VERBOSE(59,1645
# define VERBOSE(61,1705

test/usbread/device/src/util_arm.S,565
.global	25,641
.type	26,666
.align	28,700
A_0	30,710
A_1	31,722
B_0	32,734
B_1	33,746
C_0	34,758
C_1	35,770
D_0	36,782
D_1	37,794
Q_0	38,806
Q_1	39,818
R_0	40,830
R_1	41,842
.globl	47,884
.align	48,908
__aeabi_uidivmod:__aeabi_uidivmod51,999
__aeabi_uldivmod:__aeabi_uldivmod59,1242
L_div_64_64:L_div_64_6473,1602
L_done_shift:L_done_shift101,2250
L_subtract:L_subtract105,2329
L_update:L_update116,2529
L_exit:L_exit130,2806
L_div_32_32:L_div_32_32137,2958
L_pow2:L_pow2146,3146
L_1:L_1161,3481
L_div_by_0:L_div_by_0169,3670

test/usbread/device/src/cfgBootDefine.h,353
#define __CFG_BOOT_DEFINE_H__19,771
#define CFG_NSIH_EN 24,991
#define ARCH_S5P441829,1203
#define MEM_TYPE_DDR337,1469
#define MEM_TYPE_LPDDR2340,1520
#define CONFIG_BUS_RECONFIG 46,1736
#define CONFIG_SUSPEND_RESUME 47,1784
#define CONFIG_SET_MEM_TRANING_FROM_NSIH 48,1832
#define CONFIG_MMU_ENABLE 49,1880
#define CONFIG_CACHE_L2X0 50,1928

test/usbread/device/src/nx_bootheader.h,4962
#define __NX_BOOTHEADER_H__18,541
#define HEADER_ID	21,576
enum	BOOT_FROM 28,709
	BOOT_FROM_USB 29,726
	BOOT_FROM_USB   = 0UL,UL29,726
	BOOT_FROM_SPI 30,750
	BOOT_FROM_SPI   = 1UL,UL30,750
	BOOT_FROM_NAND 31,774
	BOOT_FROM_NAND  = 2UL,UL31,774
	BOOT_FROM_SDMMC 32,798
	BOOT_FROM_SDMMC = 3UL,UL32,798
	BOOT_FROM_SDFS 33,822
	BOOT_FROM_SDFS  = 4UL,UL33,822
	BOOT_FROM_UART 34,846
	BOOT_FROM_UART  = 5ULUL34,846
struct nx_nandbootinfo 38,880
	uint64_t deviceaddr;39,905
	uint8_t addrstep;41,928
	uint8_t tCOS;42,947
	uint8_t tACC;43,962
	uint8_t tOCH;44,977
	uint8_t pagesize;46,993
	uint8_t tioffset;47,1032
	uint8_t copycount;48,1095
	uint8_t loaddevicenum;49,1147
	uint8_t cryptokey[cryptokey51,1204
struct nx_spibootinfo 54,1232
	uint64_t deviceaddr;55,1256
	uint8_t addrstep;57,1279
	uint8_t _reserved0[_reserved058,1298
	uint8_t portnumber;59,1322
	uint8_t _reserved1[_reserved161,1344
	uint8_t loaddevicenum;62,1368
	uint8_t cryptokey[cryptokey64,1393
struct nx_uartbootinfo 67,1421
	uint64_t __reserved;68,1446
	uint32_t _reserved0;70,1469
	uint8_t _reserved1[_reserved172,1492
	uint8_t loaddevicenum;73,1516
	uint8_t cryptokey[cryptokey75,1541
struct nx_sdmmcbootinfo 78,1569
	uint64_t deviceaddr;79,1595
	uint8_t _reserved0[_reserved081,1618
	uint8_t portnumber;82,1642
	uint8_t _reserved1[_reserved184,1664
	uint8_t loaddevicenum;85,1688
	uint8_t cryptokey[cryptokey87,1713
struct nx_sdfsbootinfo 90,1741
	char bootfileheadername[bootfileheadername91,1766
	uint8_t _reserved0[_reserved093,1829
	uint8_t portnumber;94,1853
	uint8_t _reserved1[_reserved196,1875
	uint8_t loaddevicenum;97,1899
	uint8_t cryptokey[cryptokey99,1924
struct nx_gmacbootinfo 102,1952
	uint8_t macaddr[macaddr103,1977
	uint8_t serverip[serverip104,1998
	uint8_t clientip[clientip105,2020
	uint8_t gateway[gateway106,2042
union nx_devicebootinfo 109,2067
	struct nx_nandbootinfo	nandbi;110,2093
	struct nx_spibootinfo	spibi;111,2125
	struct nx_sdmmcbootinfo sdmmcbi;112,2155
	struct nx_sdfsbootinfo	sdfsbi;113,2189
	struct nx_uartbootinfo	uartbi;114,2221
	struct nx_gmacbootinfo	gmaci;115,2253
struct nx_ddrinitinfo 118,2288
	uint8_t chipnum;119,2312
	uint8_t chiprow;120,2341
	uint8_t buswidth;121,2370
	uint8_t chipcol;122,2400
	uint16_t chipmask;124,2430
	uint16_t chipsize;125,2461
	uint8_t cwl;127,2493
	uint8_t cl;128,2519
	uint8_t mr1_al;129,2544
	uint8_t mr0_wr;130,2592
	uint32_t  _reserved0;132,2640
	uint32_t  readdelay;134,2675
	uint32_t  writedelay;135,2708
	uint32_t  timingpzq;137,2743
	uint32_t  timingaref;138,2776
	uint32_t  timingrow;139,2810
	uint32_t  timingdata;140,2843
	uint32_t  timingpower;141,2877
	uint32_t  _reserved1;142,2912
struct nx_ddr3dev_drvdsinfo 145,2950
	uint8_t mr2_rtt_wr;146,2980
	uint8_t mr1_ods;147,3001
	uint8_t mr1_rtt_nom;148,3019
	uint8_t _reserved0;149,3041
	uint32_t  _reserved1;151,3063
struct nx_lpddr3dev_drvdsinfo 154,3090
	uint8_t mr3_ds 155,3122
	uint8_t mr11_dq_odt 156,3148
	uint8_t mr11_pd_con 157,3174
	uint8_t _reserved0 158,3200
	uint8_t _reserved1[_reserved1160,3227
	uint32_t  _reserved2;161,3251
#define LVLTR_WR_LVL 164,3278
#define LVLTR_CA_CAL 165,3311
#define LVLTR_GT_LVL 166,3344
#define LVLTR_RD_CAL 167,3377
#define LVLTR_WR_CAL 168,3410
union nx_ddrdrvrsinfo 170,3444
	struct nx_ddr3dev_drvdsinfo ddr3drvr;171,3468
	struct nx_lpddr3dev_drvdsinfo lpddr3drvr;172,3507
struct nx_ddrphy_drvdsinfo 175,3554
	uint8_t drvds_byte0;176,3583
	uint8_t drvds_byte1;177,3624
	uint8_t drvds_byte2;178,3665
	uint8_t drvds_byte3;179,3706
	uint8_t drvds_ck;181,3748
	uint8_t drvds_cke;182,3776
	uint8_t drvds_cs;183,3806
	uint8_t drvds_ca;184,3834
	uint8_t zq_dds;186,3911
	uint8_t zq_odt;187,3970
	uint8_t _reserved0[_reserved0188,3987
	uint32_t  _reserved1;190,4012
struct nx_tbbinfo 193,4039
	uint32_t vector[vector194,4059
	uint32_t vector_rel[vector_rel195,4102
	uint32_t _reserved0[_reserved0197,4150
	uint32_t loadsize;199,4198
	uint32_t crc32;200,4232
	uint32_t loadaddr;202,4308
	uint32_t _reserved320;203,4328
	uint32_t startaddr;205,4397
	uint32_t _reserved321;206,4418
	uint8_t unified;208,4443
	uint8_t bootdev;209,4475
	uint8_t _reserved1[_reserved1210,4507
	uint8_t validslot[validslot212,4554
	uint8_t loadorder[loadorder213,4599
	uint32_t _reserved2[_reserved2215,4645
	union nx_devicebootinfo dbi[dbi217,4693
	uint32_t pll[pll219,4748
	uint32_t pllspread[pllspread220,4788
	uint32_t dvo[dvo222,4835
	struct nx_ddrinitinfo dii;224,4877
	union nx_ddrdrvrsinfo sdramdrvr;226,4927
	struct nx_ddrphy_drvdsinfo phy_dsinfo;228,4982
	uint16_t lvltr_mode;230,5043
	uint16_t flyby_mode;231,5087
	uint8_t _reserved3[_reserved3233,5132
	uint32_t buildinfo;235,5181
	uint32_t signature;238,5264
struct asymmetrickey 241,5341
struct nx_bootheader 246,5481
	struct nx_tbbinfo tbbi;247,5504
	struct asymmetrickey rsa_public;248,5529

test/usbread/device/src/type.h,716
#define __TYPE_H__19,765
#define IO_ADDRESS(21,785
#define mmio_read_32(23,822
#define mmio_read_16(24,894
#define mmio_read_8(25,966
#define mmio_write_32(27,1039
#define mmio_write_16(28,1140
#define mmio_write_8(29,1241
#define mmio_set_32(31,1343
#define mmio_set_16(32,1444
#define mmio_set_8(33,1545
#define mmio_clear_32(35,1647
#define mmio_clear_16(36,1748
#define mmio_clear_8(37,1849
#define readb(39,1951
#define readw(40,2001
#define readl(41,2052
#define writeb(43,2104
#define writew(44,2187
#define writel(45,2271
#define u8 47,2356
#define u16 48,2402
#define u32 49,2449
#define u64 50,2494
#define s8 52,2546
#define s16 53,2583
#define s32 54,2621
#define s64 55,2657

test/usbread/device/src/printf.c,230
static void printchar(5,62
#define PAD_RIGHT 16,210
#define PAD_ZERO 17,230
static int prints(19,250
#define PRINT_BUF_LEN 54,880
static int printi(55,905
static int print(97,1593
int printf(163,3033
int sprintf(176,3191

test/usbread/device/src/armv7_libs.S,1156
.global 9,299
__pllchange:__pllchange10,319
pllchangedelayloop:pllchangedelayloop12,489
.global 29,1259
Invalidate_entire_branch_predictor:Invalidate_entire_branch_predictor30,1302
.global 36,1571
InvalidateDataCache:InvalidateDataCache37,1599
loop1:loop147,2124
loop2:loop266,3429
loop3:loop369,3545
skip:skip78,4035
finished:finished83,4171
.global 95,4611
flushICache:flushICache96,4631
.global 103,4748
enableICache:enableICache104,4769
.global 114,4989
cache_delay_ms:cache_delay_ms115,5012
subs_repeat:subs_repeat117,5040
.global 131,5329
set_nonsecure_mode:set_nonsecure_mode132,5356
.global 138,5461
set_secure_mode:set_secure_mode139,5485
.global 145,5587
armv7_get_cpuid:armv7_get_cpuid146,5611
.global 151,5746
arm9_get_mpidr:arm9_get_mpidr152,5769
.global 156,5834
arm9_set_auxctrl:arm9_set_auxctrl157,5859
.global 161,5930
arm9_get_auxctrl:arm9_get_auxctrl162,5955
.global 166,6023
arm9_get_scr:arm9_get_scr167,6044
.global 171,6114
arm9_set_scr:arm9_set_scr172,6135
.global 176,6204
armv7_set_fiq_cpsr:armv7_set_fiq_cpsr177,6231
.global 181,6291
set_svc_mode:set_svc_mode182,6312

test/usbread/device/src/util.c,361
#define PLL_P 23,642
#define PLL_M 24,661
#define PLL_S 25,679
#define PLL_K 26,697
static volatile struct NX_CLKPWR_RegisterSet *const pReg_ClkPwr 28,717
u32 NX_CLKPWR_GetPLLFrequency(31,850
void *memcpy(memcpy50,1369
void *memset(memset61,1509
int memcmp(69,1617
void __div0(81,1801
uint32_t __udivmodsi4(87,1874
uint32_t __aeabi_uidiv(114,2232

test/usbread/device/src/GPIO.c,202
struct NXPYROPE_GPIO_RegSet 8,89
	struct NX_GPIO_RegisterSet NXGPIO;9,119
	U8 Reserved[Reserved10,155
static struct NXPYROPE_GPIO_RegSet (*const pBaseGPIOReg)14,233
void GPIOSetAltFunction(16,362

test/usbread/device/src/startup.S,171
.globl 24,836
.globl 25,857
.global 30,916
.global 35,1088
vectors:vectors36,1104
reset_handler:reset_handler47,1575
clearbss:clearbss54,1789
main:main60,1947

test/usbread/device/src/nx_pyrope.h,1849
#define NX_ARM_H2,17
#define Mode_USR	8,138
#define Mode_FIQ	9,160
#define Mode_IRQ	10,182
#define Mode_SVC	11,204
#define MODE_MON	12,226
#define Mode_ABT	13,248
#define Mode_UNDEF	14,270
#define Mode_SYS	15,294
#define A_Bit	17,317
#define I_Bit	18,380
#define F_Bit	19,441
#define BIT1_XP	24,714
#define BIT1_U	25,757
#define BIT1_L4	26,818
#define BIT1_RR	27,873
#define BIT1_V	28,946
#define BIT1_I	29,1007
#define BIT1_Z	30,1060
#define BIT1_R	31,1109
#define BIT1_S	32,1155
#define BIT1_B	33,1204
#define BIT1_C	34,1264
#define BIT1_A	35,1317
#define BIT1_M	36,1379
#define PRIMARY_CPU	38,1430
#define L2CC_PL310	42,1614
#define L1_COHERENT	44,1645
#define L1_NONCOHERENT	45,1752
#define L1_DEVICE	46,1843
#define CPU_CLKSRC	48,1924
#define BUS_CLKSRC	49,1945
#define DDR_CLKSRC	50,1966
#define G3D_CLKSRC	51,1987
#define MPG_CLKSRC	52,2008
#define USBD_VID	54,2030
#define USBD_PID	55,2054
#define GPIO_GROUP_A	57,2079
#define GPIO_GROUP_B	58,2102
#define GPIO_GROUP_C	59,2125
#define GPIO_GROUP_D	60,2148
#define GPIO_GROUP_E	61,2171
#define POLY 63,2195
#define SUSPEND_SIGNATURE 66,2261
#define USBREBOOT_SIGNATURE 67,2327
#define SDFSBOOT 70,2374
#define UARTBOOT 71,2408
#define SPIBOOT 72,2442
#define SDBOOT 73,2476
#define USBBOOT 74,2510
#define NANDEC 75,2544
#define BOOTMODE 78,2580
#define NANDTYPE 80,2616
#define NANDPAGE 81,2650
#define SELCS 82,2684
#define SELSDEX 83,2718
#define eMMCBOOTMODE 85,2754
#define SDXCPARTITION 86,2788
#define eMMCBOOT 87,2822
#define UARTBAUD 89,2858
#define SERIALFLASHADDR 91,2894
#define OTG_SESSION_CHECK 93,2929
#define DECRYPT 95,2964
#define ICACHE 96,2998
#define BASEADDR_SRAM 99,3034
#define INTERNAL_SRAM_SIZE 101,3080
#define SECONDBOOT_STACK 102,3136
#define BASEADDR_NFMEM 104,3176
#define DIRECT_IO 106,3222

test/usbread/device/src/secondboot.h,3733
#define __NX_SECONDBOOT_H__19,769
#define HEADER_ID 24,827
#define LVLTR_WR_LVL 26,928
#define LVLTR_CA_CAL 27,961
#define LVLTR_GT_LVL 28,994
#define LVLTR_RD_CAL 29,1027
#define LVLTR_WR_CAL 30,1060
	BOOT_FROM_USB 35,1102
	BOOT_FROM_USB   = 0UL,UL35,1102
	BOOT_FROM_SPI 36,1126
	BOOT_FROM_SPI   = 1UL,UL36,1126
	BOOT_FROM_NAND 37,1150
	BOOT_FROM_NAND  = 2UL,UL37,1150
	BOOT_FROM_SDMMC 38,1174
	BOOT_FROM_SDMMC = 3UL,UL38,1174
	BOOT_FROM_SDFS 39,1198
	BOOT_FROM_SDFS  = 4UL,UL39,1198
	BOOT_FROM_UART 40,1222
	BOOT_FROM_UART  = 5ULUL40,1222
struct NX_NANDBootInfo43,1249
	U8  AddrStep;45,1274
	U8  tCOS;46,1289
	U8  tACC;47,1300
	U8  tOCH;48,1311
	U32 PageSize 50,1328
	U32 LoadDevice 51,1368
	U8  PageSize;53,1395
	U8  TIOffset;54,1437
	U8  CopyCount;55,1503
	U8  LoadDevice;56,1557
	U32 CRC32;58,1618
struct NX_SPIBootInfo61,1634
	U8  AddrStep;63,1658
	U8  _Reserved0[_Reserved064,1673
	U8  PortNumber;65,1693
	U32 _Reserved1 67,1711
	U32 LoadDevice 68,1734
	U32 CRC32;70,1757
struct NX_UARTBootInfo73,1773
	U32 _Reserved0;75,1798
	U32 _Reserved1 77,1816
	U32 LoadDevice 78,1839
	U32 CRC32;80,1862
struct NX_SDMMCBootInfo83,1878
	U8  PortNumber;86,1910
	U8  _Reserved0[_Reserved087,1927
	U8  _Reserved0[_Reserved089,1953
	U8  PortNumber;90,1973
	U32 _Reserved1 93,1998
	U32 LoadDevice 94,2021
	U32 CRC32;96,2044
struct NX_DDR3DEV_DRVDSInfo99,2060
	U8  MR2_RTT_WR;101,2090
	U8  MR1_ODS;102,2107
	U8  MR1_RTT_Nom;103,2121
	U8  _Reserved0;104,2139
struct NX_LPDDR3DEV_DRVDSInfo107,2160
	U8  MR3_DS 109,2192
	U8  MR11_DQ_ODT 110,2214
	U8  MR11_PD_CON 111,2236
	U8  _Reserved0 112,2258
	U8  _Reserved1;114,2281
	U8  _Reserved2;115,2298
	U8  _Reserved3;116,2315
struct NX_DDRPHY_DRVDSInfo119,2336
	U8  DRVDS_Byte0;121,2365
	U8  DRVDS_Byte1;122,2402
	U8  DRVDS_Byte2;123,2439
	U8  DRVDS_Byte3;124,2476
	U8  DRVDS_CK;126,2514
	U8  DRVDS_CKE;127,2541
	U8  DRVDS_CS;128,2569
	U8  DRVDS_CA;129,2596
	U8  ZQ_DDS;131,2672
	U8  ZQ_ODT;132,2731
	U8  _Reserved0[_Reserved0133,2744
struct NX_SDFSBootInfo136,2768
	char BootFileName[BootFileName138,2793
union NX_DeviceBootInfo141,2856
	struct NX_NANDBootInfo  NANDBI;143,2882
	struct NX_SPIBootInfo   SPIBI;144,2915
	struct NX_SDMMCBootInfo SDMMCBI;145,2947
	struct NX_SDFSBootInfo  SDFSBI;146,2981
	struct NX_UARTBootInfo  UARTBI;147,3014
struct NX_DDRInitInfo150,3051
	U8  ChipNum;152,3075
	U8  ChipRow;153,3104
	U8  BusWidth;154,3133
	U8  ChipCol;155,3162
	U16 ChipMask;157,3192
	U16 ChipBase;158,3221
	U8  CWL;161,3257
	U8  WL;162,3286
	U8  RL;163,3315
	U8  DDRRL;164,3344
	U8  CWL;166,3379
	U8  CL;167,3408
	U8  MR1_AL;168,3437
	U8  MR0_WR;169,3485
	U32 READDELAY;172,3540
	U32 WRITEDELAY;173,3569
	U32 TIMINGPZQ;175,3599
	U32 TIMINGAREF;176,3628
	U32 TIMINGROW;177,3657
	U32 TIMINGDATA;178,3686
	U32 TIMINGPOWER;179,3715
struct NX_SecondBootInfo182,3748
	U32 VECTOR[VECTOR184,3775
	U32 VECTOR_Rel[VECTOR_Rel185,3825
	U32 DEVICEADDR;187,3876
	U32 LOADSIZE;189,3919
	U32 LOADADDR;190,3961
	U32 LAUNCHADDR;191,4003
	union NX_DeviceBootInfo DBI;192,4045
	U32 PLL[PLL194,4094
	U32 PLLSPREAD[PLLSPREAD195,4144
	U32 DVO[DVO198,4246
	struct NX_DDRInitInfo DII;200,4297
	struct NX_DDR3DEV_DRVDSInfo     DDR3_DSInfo;203,4375
	struct NX_LPDDR3DEV_DRVDSInfo   LPDDR3_DSInfo;206,4470
	struct NX_DDRPHY_DRVDSInfo      PHY_DSInfo;208,4535
	U16 LvlTr_Mode;210,4602
	U16 FlyBy_Mode;211,4652
	U32 BL2_START;213,4703
	U32 GateCycle;214,4730
	U32 GateCode;215,4757
	U32 RDvwmc;216,4783
	U32 WRvwmc;217,4807
	U32 EntryPoint;218,4831
	U32 MemTestAddr;223,4918
	U32 MemTestSize;224,4960
	U32 MemTestTryCount;225,5002
	U32 BuildInfo;227,5045
	U32 SIGNATURE;229,5088

test/usbread/device/src/iUSBBOOT.h,9220
#define __NX_OTG_HS_H__3,25
#define CTRUE	7,74
#define CFALSE	8,124
#define VENDORID	10,178
#define PRODUCTID	11,224
#define	HIGH_USB_VER	13,274
#define	HIGH_MAX_PKT_SIZE_EP0	14,311
#define	HIGH_MAX_PKT_SIZE_EP1	15,345
#define	HIGH_MAX_PKT_SIZE_EP2	16,388
#define	FULL_USB_VER	18,432
#define	FULL_MAX_PKT_SIZE_EP0	19,469
#define	FULL_MAX_PKT_SIZE_EP1	20,519
#define	FULL_MAX_PKT_SIZE_EP2	21,561
#define RX_FIFO_SIZE	23,604
#define NPTX_FIFO_START_ADDR	24,631
#define NPTX_FIFO_SIZE	25,674
#define PTX_FIFO_SIZE	26,703
#define	DEVICE_DESCRIPTOR_SIZE	28,732
#define	CONFIG_DESCRIPTOR_SIZE	29,769
enum CONFIG_ATTRIBUTES34,872
	CONF_ATTR_DEFAULT	36,897
	CONF_ATTR_DEFAULT		= 0x80,x8036,897
	CONF_ATTR_REMOTE_WAKEUP 37,925
	CONF_ATTR_REMOTE_WAKEUP 	= 0x20,x2037,925
	CONF_ATTR_SELFPOWERED	38,959
	CONF_ATTR_SELFPOWERED		= 0x40x4038,959
enum ENDPOINT_ATTRIBUTES42,1017
	EP_ADDR_IN	44,1044
	EP_ADDR_IN			= 0x80,x8044,1044
	EP_ADDR_OUT	45,1066
	EP_ADDR_OUT			= 0x00,x0045,1066
	EP_ATTR_CONTROL	47,1090
	EP_ATTR_CONTROL			= 0x00,x0047,1090
	EP_ATTR_ISOCHRONOUS	48,1117
	EP_ATTR_ISOCHRONOUS		= 0x01,x0148,1117
	EP_ATTR_BULK	49,1147
	EP_ATTR_BULK			= 0x02,x0249,1147
	EP_ATTR_INTERRUPT	50,1171
	EP_ATTR_INTERRUPT		= 0x03x0350,1171
enum STANDARD_REQUEST_CODE54,1229
	STANDARD_GET_STATUS	56,1258
	STANDARD_CLEAR_FEATURE	57,1285
	STANDARD_RESERVED_1	58,1315
	STANDARD_SET_FEATURE	59,1342
	STANDARD_RESERVED_2	60,1370
	STANDARD_SET_ADDRESS	61,1397
	STANDARD_GET_DESCRIPTOR	62,1425
	STANDARD_SET_DESCRIPTOR	63,1456
	STANDARD_GET_CONFIGURATION	64,1487
	STANDARD_SET_CONFIGURATION	65,1520
	STANDARD_GET_INTERFACE	66,1553
	STANDARD_SET_INTERFACE	67,1584
	STANDARD_SYNCH_FRAME	68,1615
enum DESCRIPTORTYPE71,1647
	DESCRIPTORTYPE_DEVICE	73,1669
	DESCRIPTORTYPE_CONFIGURATION	74,1698
	DESCRIPTORTYPE_STRING	75,1733
	DESCRIPTORTYPE_INTERFACE	76,1762
	DESCRIPTORTYPE_ENDPOINT	77,1793
#define CONTROL_EP	80,1827
#define BULK_IN_EP	81,1849
#define BULK_OUT_EP	82,1871
struct NX_USB_OTG_GCSR_RegisterSet 88,1920
	volatile U32 GOTGCTL;89,1957
	volatile U32 GOTGINT;90,2029
	volatile U32 GAHBCFG;91,2092
	volatile U32 GUSBCFG;92,2164
	volatile U32 GRSTCTL;93,2236
	volatile U32 GINTSTS;94,2296
	volatile U32 GINTMSK;95,2360
	volatile U32 GRXSTSR;96,2429
	volatile U32 GRXSTSP;97,2504
	volatile U32 GRXFSIZ;98,2578
	volatile U32 GNPTXFSIZ;99,2645
	volatile U32 GNPTXSTS;100,2728
	volatile U32 GReserved0;101,2818
	volatile U32 GReserved1;102,2869
	volatile U32 GReserved2;103,2920
	volatile U32 GUID;104,2971
	volatile U32 GSNPSID;105,3025
	volatile U32 GHWCFG1;106,3086
	volatile U32 GHWCFG2;107,3151
	volatile U32 GHWCFG3;108,3216
	volatile U32 GHWCFG4;109,3281
	volatile U32 GLPMCFG;110,3346
	volatile U32 HPTXFSIZ;112,3481
	volatile U32 DIEPTXF[DIEPTXF113,3564
struct NX_USB_OTG_Host_Channel_RegisterSet 117,3729
	volatile U32 HCCHAR;118,3774
	volatile U32 HCSPLT;119,3853
	volatile U32 HCINT;120,3930
	volatile U32 HCINTMSK;121,4002
	volatile U32 HCTSIZ;122,4082
	volatile U32 HCDMA;123,4159
	volatile U32 HCReserved[HCReserved124,4233
struct NX_USB_OTG_HMCSR_RegisterSet 126,4293
	volatile U32 HCFG;127,4331
	volatile U32 HFIR;128,4396
	volatile U32 HFNUM;129,4462
	volatile U32 HReserved0;130,4548
	volatile U32 HPTXSTS;131,4599
	volatile U32 HAINT;132,4689
	volatile U32 HAINTMSK;133,4764
	volatile U32 HPRT;135,4919
	struct NX_USB_OTG_Host_Channel_RegisterSet HCC[HCC137,5066
struct NX_USB_OTG_Device_EPI_RegisterSet 141,5206
	volatile U32 DIEPCTL;142,5249
	volatile U32 DReserved0;143,5335
	volatile U32 DIEPINT;144,5386
	volatile U32 DReserved1;145,5463
	volatile U32 DIEPTSIZ;146,5514
	volatile U32 DIEPDMA;147,5596
	volatile U32 DTXFSTS;148,5675
	volatile U32 DIEPDMAB;149,5764
struct NX_USB_OTG_Device_EPO_RegisterSet 151,5854
	volatile U32 DOEPCTL;152,5897
	volatile U32 DReserved0;153,5984
	volatile U32 DOEPINT;154,6035
	volatile U32 DReserved1;155,6112
	volatile U32 DOEPTSIZ;156,6163
	volatile U32 DOEPDMA;157,6245
	volatile U32 DReserved2;158,6324
	volatile U32 DOEPDMAB;159,6375
struct NX_USB_OTG_DMCSR_RegisterSet 161,6465
	volatile U32 DCFG;162,6503
	volatile U32 DCTL;163,6570
	volatile U32 DSTS;164,6631
	volatile U32 DReserved0;165,6691
	volatile U32 DIEPMSK;166,6742
	volatile U32 DOEPMSK;167,6832
	volatile U32 DAINT;168,6923
	volatile U32 DAINTMSK;169,7001
	volatile U32 DReserved1;170,7087
	volatile U32 DReserved2;171,7138
	volatile U32 DVBUSDIS;172,7189
	volatile U32 DVBUSPULSE;173,7266
	volatile U32 DTHRCTL;174,7342
	volatile U32 DIEPEMPMSK;175,7416
	volatile U32 DReserved3;176,7512
	volatile U32 DReserved4;177,7563
	volatile U32 DReserved5[DReserved5178,7614
	volatile U32 DReserved6[DReserved6179,7678
	volatile U32 DReserved7[DReserved7180,7742
	struct NX_USB_OTG_Device_EPI_RegisterSet DEPIR[DEPIR181,7806
	struct NX_USB_OTG_Device_EPO_RegisterSet DEPOR[DEPOR182,7879
struct NX_USB_OTG_PHYCTRL_RegisterSet185,7956
	volatile U32 PHYPOR;188,8058
	volatile U32 VBUSINTENB;189,8093
	volatile U32 VBUSPEND;190,8131
	volatile U32 TESTPARM3;191,8168
	volatile U32 TESTPARM4;192,8206
	volatile U32 LINKCTL;193,8244
	volatile U32 TESTPARM6;194,8280
	volatile U32 TESTPARM7;195,8318
	volatile U32 TESTPARM8;196,8356
	volatile U32 TESTPARM9;197,8394
struct NX_USB_OTG_IFCLK_RegisterSet200,8505
	volatile U32 IFCLK_MODE;203,8606
	volatile U32 IFCLKGEN;204,8645
struct NX_USB_OTG_RegisterSet207,8747
	struct NX_USB_OTG_GCSR_RegisterSet  GCSR;209,8779
	struct NX_USB_OTG_HMCSR_RegisterSet HCSR;210,8844
	struct NX_USB_OTG_DMCSR_RegisterSet DCSR;211,8909
	volatile U32 PCGCCTL;213,9048
	volatile U32 EPFifo[EPFifo215,9206
#define WkUpInt	223,9642
#define OEPInt	224,9672
#define IEPInt	225,9700
#define EnumDone	226,9728
#define USBRst	227,9757
#define USBSusp	228,9785
#define RXFLvl	229,9814
#define B_SESSION_VALID	232,9863
#define A_SESSION_VALID	233,9901
#define PTXFE_HALF	236,9960
#define PTXFE_ZERO	237,9990
#define NPTXFE_HALF	238,10020
#define NPTXFE_ZERO	239,10051
#define MODE_SLAVE	240,10082
#define MODE_DMA	241,10112
#define BURST_SINGLE	242,10140
#define BURST_INCR	243,10172
#define BURST_INCR4	244,10202
#define BURST_INCR8	245,10233
#define BURST_INCR16	246,10264
#define GBL_INT_UNMASK	247,10296
#define GBL_INT_MASK	248,10330
#define AHB_MASTER_IDLE	251,10383
#define CORE_SOFT_RESET	252,10420
#define INT_RESUME	255,10518
#define INT_DISCONN	256,10550
#define INT_CONN_ID_STS_CNG	257,10584
#define INT_OUT_EP	258,10625
#define INT_IN_EP	259,10658
#define INT_ENUMDONE	260,10690
#define INT_RESET	261,10725
#define INT_SUSPEND	262,10757
#define INT_TX_FIFO_EMPTY	263,10791
#define INT_RX_FIFO_NOT_EMPTY	264,10830
#define INT_SOF	265,10873
#define INT_DEV_MODE	266,10904
#define INT_HOST_MODE	267,10939
#define GLOBAL_OUT_NAK	270,11003
#define OUT_PKT_RECEIVED	271,11040
#define OUT_TRNASFER_COMPLETED	272,11078
#define SETUP_TRANSACTION_COMPLETED	273,11122
#define SETUP_PKT_RECEIVED	274,11170
#define NORMAL_OPERATION	277,11253
#define SOFT_DISCONNECT	278,11290
#define INT_IN_EP0	281,11386
#define INT_IN_EP1	282,11419
#define INT_IN_EP3	283,11452
#define INT_OUT_EP0	284,11485
#define INT_OUT_EP2	285,11519
#define INT_OUT_EP4	286,11553
#define DEPCTL_EPENA	289,11626
#define DEPCTL_EPDIS	290,11662
#define DEPCTL_SNAK	291,11697
#define DEPCTL_CNAK	292,11731
#define DEPCTL_STALL	293,11765
#define DEPCTL_ISO_TYPE	294,11800
#define DEPCTL_BULK_TYPE	295,11854
#define DEPCTL_INTR_TYPE	296,11901
#define DEPCTL_USBACTEP	297,11953
#define EPEN_CNAK_EP0_64 300,12041
#define EPEN_CNAK_EP0_8 303,12172
#define BACK2BACK_SETUP_RECEIVED	306,12282
#define INTKN_TXFEMP	307,12326
#define NON_ISO_IN_EP_TIMEOUT	308,12360
#define CTRL_OUT_EP_SETUP_PHASE_DONE	309,12402
#define AHB_ERROR	310,12450
#define TRANSFER_DONE	311,12481
	U8 bmRequestType;316,12535
	U8 bRequest;317,12554
	U16 wValue;318,12568
	U16 wIndex;319,12581
	U16 wLength;320,12594
} SetupPacket;321,12608
	USB_HIGH,325,12639
	USB_FULL,326,12650
	USB_LOW327,12661
} USB_SPEED;329,12687
	EP_TYPE_CONTROL,333,12716
	EP_TYPE_ISOCHRONOUS,334,12734
	EP_TYPE_BULK,335,12756
	EP_TYPE_INTERRUPT336,12771
} EP_TYPE;337,12790
enum EP0_STATE341,12871
	EP0_STATE_INIT	343,12888
	EP0_STATE_GET_DSCPT	344,12911
	EP0_STATE_GET_INTERFACE	345,12938
	EP0_STATE_GET_CONFIG	346,12969
	EP0_STATE_GET_STATUS	347,12997
typedef struct __attribute__((aligned(4))) tag_USBBOOTSTATUS350,13028
	volatile CBOOL	bDownLoading;352,13091
	CBOOL		bHeaderReceived;353,13121
	U8		*RxBuffAddr;RxBuffAddr354,13146
	S32		iRxSize;355,13164
	S32		iRxHeaderSize;356,13179
	U32		ep0_state;358,13201
	USB_SPEED	speed;359,13218
	U32		ctrl_max_pktsize;360,13236
	U32		bulkin_max_pktsize;361,13260
	U32		bulkout_max_pktsize;362,13286
	U8*		Current_ptr;364,13314
	U32		Current_Fifo_Size;365,13333
	U32		Remain_size;366,13358
	U32		up_addr;368,13378
	U32		up_size;369,13393
	U8*		up_ptr;370,13408
	U8		CurConfig;372,13423
	U8		CurInterface;373,13439
	U8		CurSetting;374,13458
	U8		__Reserved;375,13475
	U8* 		DeviceDescriptor;377,13493
	const U8*	ConfigDescriptor;378,13518
} USBBOOTSTATUS;379,13547

test/usbread/device/src/nx_type.h,1883
#define __NX_TYPE_H__2,22
typedef char            s8;11,461
typedef short           s16;12,538
typedef int             s32;13,617
typedef unsigned char   u8;14,696
typedef unsigned short  u16;15,770
typedef unsigned int    u32;16,845
typedef char            __int8_t;18,921
typedef __int8_t        int8_t;19,955
typedef short           __int16_t;20,987
typedef __int16_t       int16_t;21,1022
typedef int             __int32_t;22,1055
typedef __int32_t       int32_t;23,1090
typedef long            __int64_t;24,1123
typedef __int64_t       int64_t;25,1158
typedef char			S8;29,1203
typedef short			S16;30,1259
typedef int			S32;31,1319
typedef unsigned char		U8;32,1377
typedef unsigned short		U16;33,1438
typedef unsigned int		U32;34,1502
#define S8_MIN	36,1565
#define S8_MAX	37,1615
#define S16_MIN	38,1664
#define S16_MAX	39,1718
#define S32_MIN	40,1771
#define S32_MAX	41,1831
#define U8_MIN	43,1891
#define U8_MAX	44,1940
#define U16_MIN	45,1991
#define U16_MAX	46,2042
#define U32_MIN	47,2097
#define U32_MAX	48,2150
typedef S32	CBOOL;59,2573
#define CTRUE	60,2638
#define CFALSE	61,2688
#define CNULL	71,3077
typedef unsigned char	__uint8_t;77,3274
typedef __uint8_t	uint8_t;78,3307
typedef unsigned short	__uint16_t;79,3334
typedef __uint16_t	uint16_t;80,3369
typedef unsigned int	__uint32_t;81,3398
typedef __uint32_t	uint32_t;82,3431
typedef unsigned long long	__uint64_t;83,3460
typedef __uint64_t	uint64_t;84,3499
typedef __uint32_t	__size_t;85,3528
typedef __size_t	size_t;86,3557
#define NX_CASSERT(96,3953
#define NX_CASSERT(98,4026
#define RIO32(109,4283
#define RIO16(110,4341
#define RIO8(111,4399
#define WIO32(113,4458
#define WIO16(114,4534
#define WIO8(115,4610
#define SIO32(117,4687
#define SIO16(118,4763
#define SIO8(119,4839
#define CIO32(121,4916
#define CIO16(122,4992
#define CIO8(123,5068

test/usbread/device/src/printf.h,79
#define __K_PRINTF__19,762
#define putchar 23,823
#define UartPrintf 27,889

test/usbread/device/src/resetcon.c,107
static unsigned int RESET_IDX_LIST[RESET_IDX_LIST20,765
void ResetCon(26,882
void device_reset(36,1148

test/usbread/device/src/iUSBBOOT.c,1049
#define dprintf(7,83
#define dprintf(9,128
static struct NX_USB_OTG_RegisterSet *const pUOReg 14,201
static U8 __attribute__((aligned(4))) gs_DeviceDescriptorFS[gs_DeviceDescriptorFS17,325
static U8 __attribute__((aligned(4))) gs_DeviceDescriptorHS[gs_DeviceDescriptorHS39,1439
static const U8 __attribute__((aligned(4))) gs_ConfigDescriptorFS[gs_ConfigDescriptorFS62,2554
static const U8 __attribute__((aligned(4))) gs_ConfigDescriptorHS[gs_ConfigDescriptorHS109,5503
static void nx_usb_write_in_fifo(156,8452
static void nx_usb_read_out_fifo(164,8668
static void nx_usb_ep0_int_hndlr(174,8845
static void nx_usb_transfer_ep0(307,12786
static void nx_usb_int_bulkin(370,14834
static void nx_usb_int_bulkout(423,16449
static void nx_usb_reset(492,18497
static S32 nx_usb_set_init(521,19362
		U32 AID;525,19489
		U16 SID[SID526,19500
		U8 BID[BID527,19514
static void nx_usb_pkt_receive(630,23092
static void nx_usb_transfer(663,24162
static void nx_udc_int_hndlr(711,25422
void udelay(763,26680
CBOOL iUSBBOOT(770,26791

test/usbread/device/src/usbtest.c,55
#define __SET_GLOBAL_VARIABLES1,0
int BootMain(9,137

test/hexgen/hexgen.c,17
int main(25,728
