[INF:CM0023] Creating log file ../../../build/tests/Scr1SvTests/slpp_all/surelog.log.

[ERR:PP0101] src/tb/scr1_top_tb_axi.sv:310: Cannot open include file "scr1_top_tb_runtests.sv".

[WRN:PA0205] src/core/pipeline/scr1_pipe_hdu.sv:38: No timescale set for "scr1_pipe_hdu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_tdu.sv:37: No timescale set for "scr1_pipe_tdu".

[WRN:PA0205] src/core/pipeline/scr1_ipic.sv:40: No timescale set for "scr1_ipic".

[WRN:PA0205] src/core/pipeline/scr1_pipe_csr.sv:47: No timescale set for "scr1_pipe_csr".

[WRN:PA0205] src/core/pipeline/scr1_pipe_exu.sv:54: No timescale set for "scr1_pipe_exu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_ialu.sv:30: No timescale set for "scr1_pipe_ialu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_idu.sv:23: No timescale set for "scr1_pipe_idu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_ifu.sv:33: No timescale set for "scr1_pipe_ifu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_lsu.sv:30: No timescale set for "scr1_pipe_lsu".

[WRN:PA0205] src/core/pipeline/scr1_pipe_mprf.sv:9: No timescale set for "scr1_pipe_mprf".

[WRN:PA0205] src/core/pipeline/scr1_pipe_top.sv:23: No timescale set for "scr1_pipe_top".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:9: No timescale set for "scr1_reset_buf_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:49: No timescale set for "scr1_reset_sync_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:101: No timescale set for "scr1_data_sync_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:154: No timescale set for "scr1_reset_qlfy_adapter_cell_sync".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:197: No timescale set for "scr1_reset_and2_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:209: No timescale set for "scr1_reset_and3_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:221: No timescale set for "scr1_reset_mux2_cell".

[WRN:PA0205] src/core/primitives/scr1_cg.sv:9: No timescale set for "scr1_cg".

[WRN:PA0205] src/core/scr1_clk_ctrl.sv:9: No timescale set for "scr1_clk_ctrl".

[WRN:PA0205] src/core/scr1_tapc_shift_reg.sv:9: No timescale set for "scr1_tapc_shift_reg".

[WRN:PA0205] src/core/scr1_tapc.sv:32: No timescale set for "scr1_tapc".

[WRN:PA0205] src/core/scr1_tapc_synchronizer.sv:12: No timescale set for "scr1_tapc_synchronizer".

[WRN:PA0205] src/core/scr1_core_top.sv:20: No timescale set for "scr1_core_top".

[WRN:PA0205] src/core/scr1_dm.sv:46: No timescale set for "scr1_dm".

[WRN:PA0205] src/core/scr1_dmi.sv:22: No timescale set for "scr1_dmi".

[WRN:PA0205] src/core/scr1_scu.sv:34: No timescale set for "scr1_scu".

[WRN:PA0205] src/top/scr1_dmem_router.sv:8: No timescale set for "scr1_dmem_router".

[WRN:PA0205] src/top/scr1_imem_router.sv:8: No timescale set for "scr1_imem_router".

[WRN:PA0205] src/top/scr1_dp_memory.sv:9: No timescale set for "scr1_dp_memory".

[WRN:PA0205] src/top/scr1_tcm.sv:10: No timescale set for "scr1_tcm".

[WRN:PA0205] src/top/scr1_timer.sv:9: No timescale set for "scr1_timer".

[WRN:PA0205] src/top/scr1_mem_axi.sv:9: No timescale set for "scr1_mem_axi".

[WRN:PA0205] src/top/scr1_top_axi.sv:16: No timescale set for "scr1_top_axi".

[WRN:PA0205] src/tb/scr1_memory_tb_axi.sv:9: No timescale set for "scr1_memory_tb_axi".

[WRN:PA0205] src/tb/scr1_top_tb_axi.sv:11: No timescale set for "scr1_top_tb_axi".

[INF:CP0300] Compilation...

[INF:CP0303] src/core/primitives/scr1_cg.sv:9: Compile module "work@scr1_cg".

[INF:CP0303] src/core/scr1_clk_ctrl.sv:9: Compile module "work@scr1_clk_ctrl".

[INF:CP0303] src/core/scr1_core_top.sv:20: Compile module "work@scr1_core_top".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:101: Compile module "work@scr1_data_sync_cell".

[INF:CP0303] src/core/scr1_dm.sv:46: Compile module "work@scr1_dm".

[INF:CP0303] src/top/scr1_dmem_router.sv:8: Compile module "work@scr1_dmem_router".

[INF:CP0303] src/core/scr1_dmi.sv:22: Compile module "work@scr1_dmi".

[INF:CP0303] src/top/scr1_dp_memory.sv:9: Compile module "work@scr1_dp_memory".

[INF:CP0303] src/top/scr1_imem_router.sv:8: Compile module "work@scr1_imem_router".

[INF:CP0303] src/core/pipeline/scr1_ipic.sv:40: Compile module "work@scr1_ipic".

[INF:CP0303] src/top/scr1_mem_axi.sv:9: Compile module "work@scr1_mem_axi".

[INF:CP0303] src/tb/scr1_memory_tb_axi.sv:9: Compile module "work@scr1_memory_tb_axi".

[INF:CP0303] src/core/pipeline/scr1_pipe_csr.sv:47: Compile module "work@scr1_pipe_csr".

[INF:CP0303] src/core/pipeline/scr1_pipe_exu.sv:54: Compile module "work@scr1_pipe_exu".

[INF:CP0303] src/core/pipeline/scr1_pipe_hdu.sv:38: Compile module "work@scr1_pipe_hdu".

[INF:CP0303] src/core/pipeline/scr1_pipe_ialu.sv:30: Compile module "work@scr1_pipe_ialu".

[INF:CP0303] src/core/pipeline/scr1_pipe_idu.sv:23: Compile module "work@scr1_pipe_idu".

[INF:CP0303] src/core/pipeline/scr1_pipe_ifu.sv:33: Compile module "work@scr1_pipe_ifu".

[INF:CP0303] src/core/pipeline/scr1_pipe_lsu.sv:30: Compile module "work@scr1_pipe_lsu".

[INF:CP0303] src/core/pipeline/scr1_pipe_mprf.sv:9: Compile module "work@scr1_pipe_mprf".

[INF:CP0303] src/core/pipeline/scr1_pipe_tdu.sv:37: Compile module "work@scr1_pipe_tdu".

[INF:CP0303] src/core/pipeline/scr1_pipe_top.sv:23: Compile module "work@scr1_pipe_top".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:197: Compile module "work@scr1_reset_and2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:209: Compile module "work@scr1_reset_and3_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:9: Compile module "work@scr1_reset_buf_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:221: Compile module "work@scr1_reset_mux2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:154: Compile module "work@scr1_reset_qlfy_adapter_cell_sync".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:49: Compile module "work@scr1_reset_sync_cell".

[INF:CP0303] src/core/scr1_scu.sv:34: Compile module "work@scr1_scu".

[INF:CP0303] src/core/scr1_tapc.sv:32: Compile module "work@scr1_tapc".

[INF:CP0303] src/core/scr1_tapc_shift_reg.sv:9: Compile module "work@scr1_tapc_shift_reg".

[INF:CP0303] src/core/scr1_tapc_synchronizer.sv:12: Compile module "work@scr1_tapc_synchronizer".

[INF:CP0303] src/top/scr1_tcm.sv:10: Compile module "work@scr1_tcm".

[INF:CP0303] src/top/scr1_timer.sv:9: Compile module "work@scr1_timer".

[INF:CP0303] src/top/scr1_top_axi.sv:16: Compile module "work@scr1_top_axi".

[INF:CP0303] src/tb/scr1_top_tb_axi.sv:11: Compile module "work@scr1_top_tb_axi".

[ERR:EL0514] src/includes/scr1_scu.svh:53: Undefined variable: SCR1_SCU_DR_SYSCTRL_OP_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:54: Undefined variable: SCR1_SCU_DR_SYSCTRL_OP_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:55: Undefined variable: SCR1_SCU_DR_SYSCTRL_OP_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:56: Undefined variable: SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:57: Undefined variable: SCR1_SCU_DR_SYSCTRL_OP_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:58: Undefined variable: SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:59: Undefined variable: SCR1_SCU_DR_SYSCTRL_OP_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:60: Undefined variable: SCR1_SCU_DR_SYSCTRL_ADDR_WIDTH.

[ERR:EL0514] src/includes/scr1_scu.svh:61: Undefined variable: SCR1_SCU_DR_SYSCTRL_DATA_WIDTH.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../build/tests/Scr1SvTests/slpp_all//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 10
[WARNING] : 36
[   NOTE] : 0

