// Seed: 431677538
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5,
    output logic id_6
);
  uwire id_7;
  assign id_7[1] = 1;
  tri id_8, id_9;
  always @(1'b0 or posedge 1) id_8[1] <= id_4;
  logic id_10;
  logic id_11;
endmodule
