/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[132] | in_data[176];
  assign celloutsig_1_17z = celloutsig_1_9z | celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_0z | celloutsig_1_16z;
  reg [6:0] _03_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 7'h00;
    else _03_ <= celloutsig_0_1z[8:2];
  assign out_data[38:32] = _03_;
  assign celloutsig_1_5z = { in_data[126:124], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } & { in_data[119:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[42:37] > in_data[19:14];
  assign celloutsig_1_1z = in_data[118:111] <= in_data[180:173];
  assign celloutsig_1_16z = { celloutsig_1_3z[5:3], celloutsig_1_14z } || celloutsig_1_11z[5:2];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } < { celloutsig_1_8z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[38:27], celloutsig_0_4z } * { in_data[33:29], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_3z[3:2], celloutsig_1_1z, celloutsig_1_7z } * celloutsig_1_3z[5:2];
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[181:180] };
  assign celloutsig_1_7z = & { celloutsig_1_6z, celloutsig_1_3z[6:3] };
  assign celloutsig_1_14z = ~^ { celloutsig_1_3z[4:3], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_6z = ^ { in_data[170:166], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[38:13], celloutsig_0_3z } >> { out_data[35:34], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_5z[4:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z } >> { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[37:27] >> { in_data[28:19], celloutsig_0_0z };
  assign celloutsig_0_2z = ~((in_data[54] & celloutsig_0_1z[4]) | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_6z) | celloutsig_1_11z[5]);
  always_latch
    if (clkin_data[32]) celloutsig_1_3z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_3z = { in_data[154:149], celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z[3]) | (celloutsig_0_1z[2] & celloutsig_0_1z[5]));
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_3z) | (in_data[53] & celloutsig_0_3z));
  assign { out_data[128], out_data[96], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z };
endmodule
