#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  9 17:26:15 2023
# Process ID: 24144
# Current directory: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6576 C:\Users\jacob\Documents\GitHub\452_project\VivadoProject\audio_backup\audio_backup.xpr
# Log file: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/vivado.log
# Journal file: C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
set_property  ip_repo_paths  {c:/Zynq_Book/ip_repo C:/Users/jacob/Documents/GitHub/452_project/IP} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/jacob/Documents/GitHub/452_project/IP [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RNG:1.0 RNG_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RNG_0/S00_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins RNG_0/S00_AXI]
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
undo
ipx::edit_ip_in_project -upgrade true -name RNG_v1_0_project -directory C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.tmp/RNG_v1_0_project c:/Users/jacob/Documents/GitHub/452_project/IP/RNG_1.0/component.xml
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/jacob/documents/github/452_project/ip/rng_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/jacob/Documents/GitHub/452_project/IP
close_project
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_cells RNG_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RNG:1.0 RNG_0
endgroup
ipx::edit_ip_in_project -upgrade true -name RNG_v1_0_project -directory C:/Users/jacob/Documents/GitHub/452_project/VivadoProject/audio_backup/audio_backup.tmp/RNG_v1_0_project c:/Users/jacob/Documents/GitHub/452_project/IP/RNG_1.0/component.xml
update_compile_order -fileset sources_1
close_project
set_property location {4 1114 407} [get_bd_cells RNG_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/RNG_0/S00_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins RNG_0/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
