# FIFO_Project
Implementation of classic RTL module with the addition of SystemVerilog Assertions (SVA). 

![Block Diagram](docs/FIFO_BD.svg)