
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.4 Build EDK_O.87xd
# Thu Sep 08 08:59:12 2016
# Target Board:  digilent atlys Rev C
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT RS232_Uart_1_sout = RS232_Uart_1_sout, DIR = O
 PORT RS232_Uart_1_sin = RS232_Uart_1_sin, DIR = I
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT Push_Buttons_5Bits_TRI_I = Push_Buttons_5Bits_TRI_I, DIR = I, VEC = [0:4]
 PORT LEDs_8Bits_TRI_O = LEDs_8Bits_TRI_O, DIR = O, VEC = [7:0]
 PORT GCLK = GCLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT DIP_Switches_8Bits_TRI_I = DIP_Switches_8Bits_TRI_I, DIR = I, VEC = [7:0]
 PORT pitiful_0_S_AXI_ACLK_pin = pitiful_0_S_AXI_ACLK, DIR = I, SIGIS = CLK
 PORT pitiful_0_S_AXI_ARESETN_pin = pitiful_0_S_AXI_ARESETN, DIR = I, SIGIS = RST
 PORT pitiful_0_S_AXI_AWADDR_pin = pitiful_0_S_AXI_AWADDR, DIR = I, VEC = [31:0]
 PORT pitiful_0_S_AXI_AWVALID_pin = pitiful_0_S_AXI_AWVALID, DIR = I
 PORT pitiful_0_S_AXI_WDATA_pin = pitiful_0_S_AXI_WDATA, DIR = I, VEC = [31:0]
 PORT pitiful_0_S_AXI_WSTRB_pin = pitiful_0_S_AXI_WSTRB, DIR = I, VEC = [3:0]
 PORT pitiful_0_S_AXI_WVALID_pin = pitiful_0_S_AXI_WVALID, DIR = I
 PORT pitiful_0_S_AXI_BREADY_pin = pitiful_0_S_AXI_BREADY, DIR = I
 PORT pitiful_0_S_AXI_ARADDR_pin = pitiful_0_S_AXI_ARADDR, DIR = I, VEC = [31:0]
 PORT pitiful_0_S_AXI_ARVALID_pin = pitiful_0_S_AXI_ARVALID, DIR = I
 PORT pitiful_0_S_AXI_RREADY_pin = pitiful_0_S_AXI_RREADY, DIR = I
 PORT pitiful_0_S_AXI_ARREADY_pin = pitiful_0_S_AXI_ARREADY, DIR = O
 PORT pitiful_0_S_AXI_RDATA_pin = pitiful_0_S_AXI_RDATA, DIR = O, VEC = [31:0]
 PORT pitiful_0_S_AXI_RRESP_pin = pitiful_0_S_AXI_RRESP, DIR = O, VEC = [1:0]
 PORT pitiful_0_S_AXI_RVALID_pin = pitiful_0_S_AXI_RVALID, DIR = O
 PORT pitiful_0_S_AXI_WREADY_pin = pitiful_0_S_AXI_WREADY, DIR = O
 PORT pitiful_0_S_AXI_BRESP_pin = pitiful_0_S_AXI_BRESP, DIR = O, VEC = [1:0]
 PORT pitiful_0_S_AXI_BVALID_pin = pitiful_0_S_AXI_BVALID, DIR = O
 PORT pitiful_0_S_AXI_AWREADY_pin = pitiful_0_S_AXI_AWREADY, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT IRQ = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT INTR = DIP_Switches_8Bits_IP2INTC_Irpt & Push_Buttons_5Bits_IP2INTC_Irpt & fit_timer_0_Interrupt & pitiful_0_interrupt & RS232_Uart_1_Interrupt
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHz
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00007fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.20.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0X00000000
 PARAMETER C_ICACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_ICACHE = 0
 PARAMETER C_ICACHE_ALWAYS_USED = 0
 PARAMETER C_DCACHE_BASEADDR = 0X00000000
 PARAMETER C_DCACHE_HIGHADDR = 0X3FFFFFFF
 PARAMETER C_USE_DCACHE = 0
 PARAMETER C_DCACHE_ALWAYS_USED = 0
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHz
 PORT INTERRUPT = microblaze_0_interrupt
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHz
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_GROUP = NONE
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = RESET
 PORT CLKIN = GCLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = clk_100_0000MHz
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_Uart_1
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 9600
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT TX = RS232_Uart_1_sout
 PORT RX = RS232_Uart_1_sin
 PORT Interrupt = RS232_Uart_1_Interrupt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_I = Push_Buttons_5Bits_TRI_I
 PORT IP2INTC_Irpt = Push_Buttons_5Bits_IP2INTC_Irpt
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_O = LEDs_8Bits_TRI_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = DIP_Switches_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHz
 PORT GPIO_IO_I = DIP_Switches_8Bits_TRI_I
 PORT IP2INTC_Irpt = DIP_Switches_8Bits_IP2INTC_Irpt
END

BEGIN fit_timer
 PARAMETER INSTANCE = fit_timer_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_NO_CLOCKS = 1000000
 PORT Clk = clk_100_0000MHz
 PORT Interrupt = fit_timer_0_Interrupt
END

BEGIN pitiful
 PARAMETER INSTANCE = pitiful_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7C600000
 PARAMETER C_HIGHADDR = 0x7C60FFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = pitiful_0_S_AXI_ACLK
 PORT S_AXI_ARESETN = pitiful_0_S_AXI_ARESETN
 PORT S_AXI_AWADDR = pitiful_0_S_AXI_AWADDR
 PORT S_AXI_AWVALID = pitiful_0_S_AXI_AWVALID
 PORT S_AXI_WDATA = pitiful_0_S_AXI_WDATA
 PORT S_AXI_WSTRB = pitiful_0_S_AXI_WSTRB
 PORT S_AXI_WVALID = pitiful_0_S_AXI_WVALID
 PORT S_AXI_BREADY = pitiful_0_S_AXI_BREADY
 PORT S_AXI_ARADDR = pitiful_0_S_AXI_ARADDR
 PORT S_AXI_ARVALID = pitiful_0_S_AXI_ARVALID
 PORT S_AXI_RREADY = pitiful_0_S_AXI_RREADY
 PORT S_AXI_ARREADY = pitiful_0_S_AXI_ARREADY
 PORT S_AXI_RDATA = pitiful_0_S_AXI_RDATA
 PORT S_AXI_RRESP = pitiful_0_S_AXI_RRESP
 PORT S_AXI_RVALID = pitiful_0_S_AXI_RVALID
 PORT S_AXI_WREADY = pitiful_0_S_AXI_WREADY
 PORT S_AXI_BRESP = pitiful_0_S_AXI_BRESP
 PORT S_AXI_BVALID = pitiful_0_S_AXI_BVALID
 PORT S_AXI_AWREADY = pitiful_0_S_AXI_AWREADY
 PORT interrupt = pitiful_0_interrupt
END

