// Seed: 1709304380
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3
    , id_21,
    input wor id_4,
    input wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output tri0 id_11
    , id_22, id_23,
    output tri id_12,
    input tri id_13,
    output wire id_14,
    input wire id_15,
    output wand id_16,
    output wire id_17,
    input supply0 id_18,
    output supply0 id_19
);
  always @(1) #1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    output tri1 id_7
);
  supply0 id_9;
  module_0(
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5,
      id_7,
      id_0,
      id_6,
      id_2,
      id_7,
      id_0,
      id_7,
      id_1,
      id_3,
      id_1,
      id_7,
      id_0,
      id_1,
      id_3
  );
  wire id_10;
  initial id_9 = 1'b0 == 1;
endmodule
