Opening: validation/A_sim.mifFound colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Found colon - skip: 0Init done..
PC++
IR <- 8a
-------------------------------------------------------------------------
Tick: 1.DECODE(3).1, PC: 2, SP: 0, BP: 0 MAR: 0(8a), MDR: 0 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(17) ALUS(0) REGR1(0) OP0(0) MDRin(17) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0011
-------------------------------------------------------------------------
Tick: 2.DECODE(3).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: DECODING (8a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(17) loadneg: 0 
ALUS(0) ALUout(17) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 3.EXEC(7).1, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(34) ALUS(0) MDRin(34) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 4.EXEC(7).0, PC: 2, SP: 0, BP: 0 MAR: 0(fefe), MDR: 11 CR: 00001000
IR: ldi (8a) - (0000000010001010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:1, tgt:2
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 11
MAR <- 2
PC++
IR <- 399
-------------------------------------------------------------------------
Tick: 7.DECODE(3).1, PC: 4, SP: 0, BP: 0 MAR: 2(399), MDR: 11 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(115) ALUS(0) REGR1(0) OP0(17) MDRin(115) loadneg: 0 
ALUS(0) ALUout(17) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(11) 1:REGR0(0) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0073
-------------------------------------------------------------------------
Tick: 8.DECODE(3).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 73 CR: 00001000
IR: DECODING (399) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(115) loadneg: 0 
ALUS(0) ALUout(115) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 9.EXEC(7).1, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65510) ALUS(0) MDRin(65510) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 10.EXEC(7).0, PC: 4, SP: 0, BP: 0 MAR: 2(fefe), MDR: 73 CR: 00001000
IR: ldi (399) - (0000001110011001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:6, 1:3, tgt:1
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 73
MAR <- 4
PC++
IR <- b611
-------------------------------------------------------------------------
Tick: 13.DECODE(3).1, PC: 6, SP: 0, BP: 0 MAR: 4(b611), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 14.DECODE(3).0, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 73 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 15.READ(5).1, PC: 6, SP: 0, BP: 0 MAR: 4(fefe), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(17) OP1(17) loadneg: 0 
ALUS(0) ALUout(17) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 11
-------------------------------------------------------------------------
Tick: 16.READ(5).0, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(11) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 17.EXEC(7).1, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REGR0(115) REGR1(0) OP0(115) OP1(0) MDRin(17) loadneg: 0 
ALUS(0) ALUout(115) MDRin(115) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0073
-------------------------------------------------------------------------
Tick: 18.EXEC(7).0, PC: 6, SP: 0, BP: 0 MAR: 11(fefe), MDR: 73 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(73) 1:REGR1(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[10L] <- 73 (b673)
MAR <- 6
PC++
IR <- 9a
-------------------------------------------------------------------------
Tick: 21.DECODE(3).1, PC: 8, SP: 0, BP: 0 MAR: 6(9a), MDR: 73 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(19) ALUS(0) REGR1(0) OP0(115) MDRin(19) loadneg: 0 
ALUS(0) ALUout(115) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(73) 1:REGR0(0) func: out:73
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0013
-------------------------------------------------------------------------
Tick: 22.DECODE(3).0, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: DECODING (9a) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(19) loadneg: 0 
ALUS(0) ALUout(19) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 23.EXEC(7).1, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(38) ALUS(0) MDRin(38) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 24.EXEC(7).0, PC: 8, SP: 0, BP: 0 MAR: 6(fefe), MDR: 13 CR: 00001000
IR: ldi (9a) - (0000000010011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:3, tgt:2
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 13
MAR <- 8
PC++
IR <- 29
-------------------------------------------------------------------------
Tick: 27.DECODE(3).1, PC: a, SP: 0, BP: 0 MAR: 8(29), MDR: 13 CR: 00001000
IR: ldi (29) - (0000000000101001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(5) ALUS(0) REGR1(0) OP0(19) MDRin(5) loadneg: 0 
ALUS(0) ALUout(19) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(13) 1:REGR0(0) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0005
-------------------------------------------------------------------------
Tick: 28.DECODE(3).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 5 CR: 00001000
IR: DECODING (29) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(5) loadneg: 0 
ALUS(0) ALUout(5) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 29.EXEC(7).1, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 5 CR: 00001000
IR: ldi (29) - (0000000000101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(10) ALUS(0) MDRin(10) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 30.EXEC(7).0, PC: a, SP: 0, BP: 0 MAR: 8(fefe), MDR: 5 CR: 00001000
IR: ldi (29) - (0000000000101001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:5, tgt:1
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 5
MAR <- a
PC++
IR <- b611
-------------------------------------------------------------------------
Tick: 33.DECODE(3).1, PC: c, SP: 0, BP: 0 MAR: a(b611), MDR: 5 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 34.DECODE(3).0, PC: c, SP: 0, BP: 0 MAR: a(fefe), MDR: 5 CR: 00001000
IR: DECODING (b611) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 35.READ(5).1, PC: c, SP: 0, BP: 0 MAR: a(fefe), MDR: 5 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(19) OP1(19) loadneg: 0 
ALUS(0) ALUout(19) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 13
-------------------------------------------------------------------------
Tick: 36.READ(5).0, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 5 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(13) func: out:13
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 37.EXEC(7).1, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 5 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REGR0(5) REGR1(0) OP0(5) OP1(0) MDRin(19) loadneg: 0 
ALUS(0) ALUout(5) MDRin(5) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0005
-------------------------------------------------------------------------
Tick: 38.EXEC(7).0, PC: c, SP: 0, BP: 0 MAR: 13(fefe), MDR: 5 CR: 00001000
IR: stb.b (b611) - (1011011000010001), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:1
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[12L] <- 5 (9405)
MAR <- c
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 41.DECODE(3).1, PC: e, SP: 0, BP: 0 MAR: c(a2), MDR: 5 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REGR1(0) OP0(5) MDRin(20) loadneg: 0 
ALUS(0) ALUout(5) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(5) 1:REGR0(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 42.DECODE(3).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 43.EXEC(7).1, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) MDRin(40) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 44.EXEC(7).0, PC: e, SP: 0, BP: 0 MAR: c(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- e
PC++
IR <- c
-------------------------------------------------------------------------
Tick: 47.DECODE(3).1, PC: 10, SP: 0, BP: 0 MAR: e(c), MDR: 14 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(1) ALUS(0) REGR1(0) OP0(20) MDRin(1) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0001
-------------------------------------------------------------------------
Tick: 48.DECODE(3).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: DECODING (c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(1) loadneg: 0 
ALUS(0) ALUout(1) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 49.EXEC(7).1, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(3) ALUS(0) MDRin(3) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 50.EXEC(7).0, PC: 10, SP: 0, BP: 0 MAR: e(fefe), MDR: 1 CR: 00001000
IR: ldi (c) - (0000000000001100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:1, tgt:4
ALU: 0:MDRout(1) 1:REGR0(0) func: out:1
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 1
MAR <- 10
PC++
IR <- b673
-------------------------------------------------------------------------
Tick: 53.DECODE(3).1, PC: 12, SP: 0, BP: 0 MAR: 10(b673), MDR: 1 CR: 00001000
IR: stb.b (b673) - (1011011001110011), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 54.DECODE(3).0, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 1 CR: 00001000
IR: DECODING (b673) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 55.READ(5).1, PC: 12, SP: 0, BP: 0 MAR: 10(fefe), MDR: 1 CR: 00001000
IR: stb.b (b673) - (1011011001110011), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR0(5) OP0(5) loadneg: 0 
ALUS(0) ALUout(5) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 5
-------------------------------------------------------------------------
Tick: 56.READ(5).0, PC: 12, SP: 0, BP: 0 MAR: 5(fefe), MDR: 1 CR: 00001000
IR: stb.b (b673) - (1011011001110011), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(5) 1:REGR1(0) func: out:5
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 57.EXEC(7).1, PC: 12, SP: 0, BP: 0 MAR: 5(fefe), MDR: 1 CR: 00001000
IR: stb.b (b673) - (1011011001110011), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REGR0(0) OP0(0) MDRin(5) loadneg: 0 
ALUS(0) ALUout(0) MDRin(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0000
-------------------------------------------------------------------------
Tick: 58.EXEC(7).0, PC: 12, SP: 0, BP: 0 MAR: 5(fefe), MDR: 0 CR: 00001000
IR: stb.b (b673) - (1011011001110011), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:1, 1:6, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[4L] <- 0 (b600)
MAR <- 12
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 61.DECODE(3).1, PC: 14, SP: 0, BP: 0 MAR: 12(9405), MDR: 0 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 62.DECODE(3).0, PC: 14, SP: 0, BP: 0 MAR: 12(fefe), MDR: 0 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 14
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 65.DECODE(3).1, PC: 16, SP: 0, BP: 0 MAR: 14(9402), MDR: 0 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 66.DECODE(3).0, PC: 16, SP: 0, BP: 0 MAR: 14(fefe), MDR: 0 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 16
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 69.DECODE(3).1, PC: 18, SP: 0, BP: 0 MAR: 16(9403), MDR: 0 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 70.DECODE(3).0, PC: 18, SP: 0, BP: 0 MAR: 16(fefe), MDR: 0 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 18
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 73.DECODE(3).1, PC: 1a, SP: 0, BP: 0 MAR: 18(9405), MDR: 0 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 74.DECODE(3).0, PC: 1a, SP: 0, BP: 0 MAR: 18(fefe), MDR: 0 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 1a
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 77.DECODE(3).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(551), MDR: 0 CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(0) MDRin(170) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 78.DECODE(3).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 79.EXEC(7).1, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) ALUS(0) MDRin(65492) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 80.EXEC(7).0, PC: 1c, SP: 0, BP: 0 MAR: 1a(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 1c
PC++
IR <- 9c48
-------------------------------------------------------------------------
Tick: 83.DECODE(3).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(9c48), MDR: aa CR: 00001000
IR: skip.c (9c48) - (1001110001001000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 84.DECODE(3).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: aa CR: 00001000
IR: DECODING (9c48) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 85.EXEC(7).1, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c48) - (1001110001001000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) REGR0(170) REGR1(170) OP0(170) OP1(170) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:0
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 86.EXEC(7).0, PC: 1e, SP: 0, BP: 0 MAR: 1c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c48) - (1001110001001000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:0
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
MAR <- 20
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 89.DECODE(3).1, PC: 22, SP: 0, BP: 0 MAR: 20(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 90.DECODE(3).0, PC: 22, SP: 0, BP: 0 MAR: 20(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 91.EXEC(7).1, PC: 22, SP: 0, BP: 0 MAR: 20(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(34) OP0(2) OP1(34) MDRin(0) loadneg: 0 
ALUS(0) ALUout(36) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(22) func: out:24
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 92.EXEC(7).0, PC: 22, SP: 0, BP: 0 MAR: 20(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(22) func: out:24
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 24
MAR <- 24
PC++
IR <- 9c40
-------------------------------------------------------------------------
Tick: 95.DECODE(3).1, PC: 26, SP: 0, BP: 0 MAR: 24(9c40), MDR: 2 CR: 00001000
IR: skip.c (9c40) - (1001110001000000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 96.DECODE(3).0, PC: 26, SP: 0, BP: 0 MAR: 24(fefe), MDR: 2 CR: 00001000
IR: DECODING (9c40) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 97.EXEC(7).1, PC: 26, SP: 0, BP: 0 MAR: 24(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c40) - (1001110001000000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) REGR0(170) OP0(170) SKIP loadneg: 0 
ALUS(1) ALUout(170) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:0, tgt:0
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 98.EXEC(7).0, PC: 26, SP: 0, BP: 0 MAR: 24(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c40) - (1001110001000000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:0, tgt:0
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 26
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 101.DECODE(3).1, PC: 28, SP: 0, BP: 0 MAR: 26(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 102.DECODE(3).0, PC: 28, SP: 0, BP: 0 MAR: 26(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 103.EXEC(7).1, PC: 28, SP: 0, BP: 0 MAR: 26(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(40) OP0(2) OP1(40) MDRin(0) loadneg: 0 
ALUS(0) ALUout(42) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(28) func: out:2a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 104.EXEC(7).0, PC: 28, SP: 0, BP: 0 MAR: 26(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(28) func: out:2a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 2a
MAR <- 2a
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 107.DECODE(3).1, PC: 2c, SP: 0, BP: 0 MAR: 2a(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 108.DECODE(3).0, PC: 2c, SP: 0, BP: 0 MAR: 2a(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 109.EXEC(7).1, PC: 2c, SP: 0, BP: 0 MAR: 2a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) MDRin(40) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 110.EXEC(7).0, PC: 2c, SP: 0, BP: 0 MAR: 2a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 2c
PC++
IR <- 14
-------------------------------------------------------------------------
Tick: 113.DECODE(3).1, PC: 2e, SP: 0, BP: 0 MAR: 2c(14), MDR: 14 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(2) ALUS(0) REGR1(0) OP0(20) MDRin(2) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 114.DECODE(3).0, PC: 2e, SP: 0, BP: 0 MAR: 2c(fefe), MDR: 2 CR: 00001000
IR: DECODING (14) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(2) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 115.EXEC(7).1, PC: 2e, SP: 0, BP: 0 MAR: 2c(fefe), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(5) ALUS(0) MDRin(5) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 116.EXEC(7).0, PC: 2e, SP: 0, BP: 0 MAR: 2c(fefe), MDR: 2 CR: 00001000
IR: ldi (14) - (0000000000010100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:2, tgt:4
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 2
MAR <- 2e
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 119.DECODE(3).1, PC: 30, SP: 0, BP: 0 MAR: 2e(b614), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 120.DECODE(3).0, PC: 30, SP: 0, BP: 0 MAR: 2e(fefe), MDR: 2 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 121.READ(5).1, PC: 30, SP: 0, BP: 0 MAR: 2e(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(20) OP1(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 122.READ(5).0, PC: 30, SP: 0, BP: 0 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 123.EXEC(7).1, PC: 30, SP: 0, BP: 0 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 9402, RAMout: 94REGR0(2) REGR1(0) OP0(2) OP1(0) MDRin(20) loadneg: 0 
ALUS(0) ALUout(2) RAM 16b: 9402, RAMout: 94MDRin(2) loadneg: 0 
ALUS(0) RAM 16b: 9402, RAMout: 94loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 124.EXEC(7).0, PC: 30, SP: 0, BP: 0 MAR: 14(fefe), MDR: 2 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 9402, RAMout: 94loadneg: 0 
ALUS(0) RAM 16b: 9402, RAMout: 94loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(2) 1:REGR1(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 2 (202)
MAR <- 30
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 127.DECODE(3).1, PC: 32, SP: 0, BP: 0 MAR: 30(9401), MDR: 2 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 128.DECODE(3).0, PC: 32, SP: 0, BP: 0 MAR: 30(fefe), MDR: 2 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 32
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 131.DECODE(3).1, PC: 34, SP: 0, BP: 0 MAR: 32(9402), MDR: 2 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 132.DECODE(3).0, PC: 34, SP: 0, BP: 0 MAR: 32(fefe), MDR: 2 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 34
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 135.DECODE(3).1, PC: 36, SP: 0, BP: 0 MAR: 34(9403), MDR: 2 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 136.DECODE(3).0, PC: 36, SP: 0, BP: 0 MAR: 34(fefe), MDR: 2 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 36
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 139.DECODE(3).1, PC: 38, SP: 0, BP: 0 MAR: 36(9405), MDR: 2 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 140.DECODE(3).0, PC: 38, SP: 0, BP: 0 MAR: 36(fefe), MDR: 2 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 38
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 143.DECODE(3).1, PC: 3a, SP: 0, BP: 0 MAR: 38(551), MDR: 2 CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(2) MDRin(170) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 144.DECODE(3).0, PC: 3a, SP: 0, BP: 0 MAR: 38(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 145.EXEC(7).1, PC: 3a, SP: 0, BP: 0 MAR: 38(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) ALUS(0) MDRin(65492) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 146.EXEC(7).0, PC: 3a, SP: 0, BP: 0 MAR: 38(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 3a
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 149.DECODE(3).1, PC: 3c, SP: 0, BP: 0 MAR: 3a(9402), MDR: aa CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 150.DECODE(3).0, PC: 3c, SP: 0, BP: 0 MAR: 3a(fefe), MDR: aa CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 3c
PC++
IR <- 9c80
-------------------------------------------------------------------------
Tick: 153.DECODE(3).1, PC: 3e, SP: 0, BP: 0 MAR: 3c(9c80), MDR: aa CR: 00001000
IR: skip.c (9c80) - (1001110010000000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 154.DECODE(3).0, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: aa CR: 00001000
IR: DECODING (9c80) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 155.EXEC(7).1, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c80) - (1001110010000000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 156.EXEC(7).0, PC: 3e, SP: 0, BP: 0 MAR: 3c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c80) - (1001110010000000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:0, tgt:0
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
MAR <- 40
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 159.DECODE(3).1, PC: 42, SP: 0, BP: 0 MAR: 40(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 160.DECODE(3).0, PC: 42, SP: 0, BP: 0 MAR: 40(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 161.EXEC(7).1, PC: 42, SP: 0, BP: 0 MAR: 40(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(66) OP0(2) OP1(66) MDRin(0) loadneg: 0 
ALUS(0) ALUout(68) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(42) func: out:44
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 162.EXEC(7).0, PC: 42, SP: 0, BP: 0 MAR: 40(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(42) func: out:44
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 44
MAR <- 44
PC++
IR <- 9c88
-------------------------------------------------------------------------
Tick: 165.DECODE(3).1, PC: 46, SP: 0, BP: 0 MAR: 44(9c88), MDR: 2 CR: 00001000
IR: skip.c (9c88) - (1001110010001000), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 166.DECODE(3).0, PC: 46, SP: 0, BP: 0 MAR: 44(fefe), MDR: 2 CR: 00001000
IR: DECODING (9c88) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 167.EXEC(7).1, PC: 46, SP: 0, BP: 0 MAR: 44(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c88) - (1001110010001000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) REGR1(170) OP1(170) SKIP loadneg: 0 
ALUS(1) ALUout(65366) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR1(aa) func: out:ff56
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 168.EXEC(7).0, PC: 46, SP: 0, BP: 0 MAR: 44(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c88) - (1001110010001000), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) ALUS(1) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:0
ALU: 0:REGR0(0) 1:REGR1(aa) func: out:ff56
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
CR <- a
MAR <- 46
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 171.DECODE(3).1, PC: 48, SP: 0, BP: 0 MAR: 46(2002), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 172.DECODE(3).0, PC: 48, SP: 0, BP: 0 MAR: 46(fefe), MDR: 2 CR: 00001010
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 173.EXEC(7).1, PC: 48, SP: 0, BP: 0 MAR: 46(fefe), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(72) OP0(2) OP1(72) MDRin(0) loadneg: 0 
ALUS(0) ALUout(74) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(48) func: out:4a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 174.EXEC(7).0, PC: 48, SP: 0, BP: 0 MAR: 46(fefe), MDR: 2 CR: 00001010
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(48) func: out:4a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 4a
MAR <- 4a
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 177.DECODE(3).1, PC: 4c, SP: 0, BP: 0 MAR: 4a(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 178.DECODE(3).0, PC: 4c, SP: 0, BP: 0 MAR: 4a(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 179.EXEC(7).1, PC: 4c, SP: 0, BP: 0 MAR: 4a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) MDRin(40) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 180.EXEC(7).0, PC: 4c, SP: 0, BP: 0 MAR: 4a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 4c
PC++
IR <- 1c
-------------------------------------------------------------------------
Tick: 183.DECODE(3).1, PC: 4e, SP: 0, BP: 0 MAR: 4c(1c), MDR: 14 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(3) ALUS(0) REGR1(0) OP0(20) MDRin(3) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0003
-------------------------------------------------------------------------
Tick: 184.DECODE(3).0, PC: 4e, SP: 0, BP: 0 MAR: 4c(fefe), MDR: 3 CR: 00001000
IR: DECODING (1c) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(3) loadneg: 0 
ALUS(0) ALUout(3) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 185.EXEC(7).1, PC: 4e, SP: 0, BP: 0 MAR: 4c(fefe), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(7) ALUS(0) MDRin(7) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 186.EXEC(7).0, PC: 4e, SP: 0, BP: 0 MAR: 4c(fefe), MDR: 3 CR: 00001000
IR: ldi (1c) - (0000000000011100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:3, tgt:4
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 3
MAR <- 4e
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 189.DECODE(3).1, PC: 50, SP: 0, BP: 0 MAR: 4e(b614), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 190.DECODE(3).0, PC: 50, SP: 0, BP: 0 MAR: 4e(fefe), MDR: 3 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 191.READ(5).1, PC: 50, SP: 0, BP: 0 MAR: 4e(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(20) OP1(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 192.READ(5).0, PC: 50, SP: 0, BP: 0 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 193.EXEC(7).1, PC: 50, SP: 0, BP: 0 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 202, RAMout: 2REGR0(3) REGR1(0) OP0(3) OP1(0) MDRin(20) loadneg: 0 
ALUS(0) ALUout(3) RAM 16b: 202, RAMout: 2MDRin(3) loadneg: 0 
ALUS(0) RAM 16b: 202, RAMout: 2loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0003
-------------------------------------------------------------------------
Tick: 194.EXEC(7).0, PC: 50, SP: 0, BP: 0 MAR: 14(fefe), MDR: 3 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 202, RAMout: 2loadneg: 0 
ALUS(0) RAM 16b: 202, RAMout: 2loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(3) 1:REGR1(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 3 (302)
MAR <- 50
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 197.DECODE(3).1, PC: 52, SP: 0, BP: 0 MAR: 50(9401), MDR: 3 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 198.DECODE(3).0, PC: 52, SP: 0, BP: 0 MAR: 50(fefe), MDR: 3 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 52
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 201.DECODE(3).1, PC: 54, SP: 0, BP: 0 MAR: 52(9402), MDR: 3 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 202.DECODE(3).0, PC: 54, SP: 0, BP: 0 MAR: 52(fefe), MDR: 3 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 54
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 205.DECODE(3).1, PC: 56, SP: 0, BP: 0 MAR: 54(9403), MDR: 3 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 206.DECODE(3).0, PC: 56, SP: 0, BP: 0 MAR: 54(fefe), MDR: 3 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 56
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 209.DECODE(3).1, PC: 58, SP: 0, BP: 0 MAR: 56(9405), MDR: 3 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 210.DECODE(3).0, PC: 58, SP: 0, BP: 0 MAR: 56(fefe), MDR: 3 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 58
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 213.DECODE(3).1, PC: 5a, SP: 0, BP: 0 MAR: 58(551), MDR: 3 CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(3) MDRin(170) loadneg: 0 
ALUS(0) ALUout(3) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(3) 1:REGR0(0) func: out:3
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 214.DECODE(3).0, PC: 5a, SP: 0, BP: 0 MAR: 58(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 215.EXEC(7).1, PC: 5a, SP: 0, BP: 0 MAR: 58(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) ALUS(0) MDRin(65492) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 216.EXEC(7).0, PC: 5a, SP: 0, BP: 0 MAR: 58(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 5a
PC++
IR <- 5da
-------------------------------------------------------------------------
Tick: 219.DECODE(3).1, PC: 5c, SP: 0, BP: 0 MAR: 5a(5da), MDR: aa CR: 00001000
IR: ldi (5da) - (0000010111011010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(187) ALUS(0) REGR1(0) OP0(170) MDRin(187) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:3, tgt:2
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00bb
-------------------------------------------------------------------------
Tick: 220.DECODE(3).0, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: bb CR: 00001000
IR: DECODING (5da) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(187) loadneg: 0 
ALUS(0) ALUout(187) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:3, tgt:2
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 221.EXEC(7).1, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: bb CR: 00001000
IR: ldi (5da) - (0000010111011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65526) ALUS(0) MDRin(65526) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:3, tgt:2
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 222.EXEC(7).0, PC: 5c, SP: 0, BP: 0 MAR: 5a(fefe), MDR: bb CR: 00001000
IR: ldi (5da) - (0000010111011010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:7, 1:3, tgt:2
ALU: 0:MDRout(bb) 1:REGR0(0) func: out:bb
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- bb
MAR <- 5c
PC++
IR <- 9c89
-------------------------------------------------------------------------
Tick: 225.DECODE(3).1, PC: 5e, SP: 0, BP: 0 MAR: 5c(9c89), MDR: bb CR: 00001000
IR: skip.c (9c89) - (1001110010001001), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 226.DECODE(3).0, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: bb CR: 00001000
IR: DECODING (9c89) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 227.EXEC(7).1, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: bb CR: 00001000
IR: skip.c (9c89) - (1001110010001001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) REGR0(187) REGR1(170) OP0(187) OP1(170) loadneg: 0 
ALUS(1) ALUout(17) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:1
ALU: 0:REGR0(bb) 1:REGR1(aa) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 228.EXEC(7).0, PC: 5e, SP: 0, BP: 0 MAR: 5c(fefe), MDR: bb CR: 00001000
IR: skip.c (9c89) - (1001110010001001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:1, tgt:1
ALU: 0:REGR0(bb) 1:REGR1(aa) func: out:11
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
MAR <- 60
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 231.DECODE(3).1, PC: 62, SP: 0, BP: 0 MAR: 60(2002), MDR: bb CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 232.DECODE(3).0, PC: 62, SP: 0, BP: 0 MAR: 60(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 233.EXEC(7).1, PC: 62, SP: 0, BP: 0 MAR: 60(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(98) OP0(2) OP1(98) MDRin(0) loadneg: 0 
ALUS(0) ALUout(100) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(62) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 234.EXEC(7).0, PC: 62, SP: 0, BP: 0 MAR: 60(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(62) func: out:64
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 64
MAR <- 64
PC++
IR <- 9c49
-------------------------------------------------------------------------
Tick: 237.DECODE(3).1, PC: 66, SP: 0, BP: 0 MAR: 64(9c49), MDR: 2 CR: 00001000
IR: skip.c (9c49) - (1001110001001001), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 238.DECODE(3).0, PC: 66, SP: 0, BP: 0 MAR: 64(fefe), MDR: 2 CR: 00001000
IR: DECODING (9c49) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:1, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 239.EXEC(7).1, PC: 66, SP: 0, BP: 0 MAR: 64(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c49) - (1001110001001001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) REGR0(170) REGR1(170) OP0(170) OP1(170) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 240.EXEC(7).0, PC: 66, SP: 0, BP: 0 MAR: 64(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c49) - (1001110001001001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:1, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(aa) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 66
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 243.DECODE(3).1, PC: 68, SP: 0, BP: 0 MAR: 66(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 244.DECODE(3).0, PC: 68, SP: 0, BP: 0 MAR: 66(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 245.EXEC(7).1, PC: 68, SP: 0, BP: 0 MAR: 66(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(104) OP0(2) OP1(104) MDRin(0) loadneg: 0 
ALUS(0) ALUout(106) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(68) func: out:6a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 246.EXEC(7).0, PC: 68, SP: 0, BP: 0 MAR: 66(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(68) func: out:6a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 6a
MAR <- 6a
PC++
IR <- a2
-------------------------------------------------------------------------
Tick: 249.DECODE(3).1, PC: 6c, SP: 0, BP: 0 MAR: 6a(a2), MDR: 2 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(20) ALUS(0) REGR1(0) OP0(2) MDRin(20) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0014
-------------------------------------------------------------------------
Tick: 250.DECODE(3).0, PC: 6c, SP: 0, BP: 0 MAR: 6a(fefe), MDR: 14 CR: 00001000
IR: DECODING (a2) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 251.EXEC(7).1, PC: 6c, SP: 0, BP: 0 MAR: 6a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(40) ALUS(0) MDRin(40) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 252.EXEC(7).0, PC: 6c, SP: 0, BP: 0 MAR: 6a(fefe), MDR: 14 CR: 00001000
IR: ldi (a2) - (0000000010100010), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:2, 1:4, tgt:2
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 14
MAR <- 6c
PC++
IR <- 24
-------------------------------------------------------------------------
Tick: 255.DECODE(3).1, PC: 6e, SP: 0, BP: 0 MAR: 6c(24), MDR: 14 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(4) ALUS(0) REGR1(0) OP0(20) MDRin(4) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(14) 1:REGR0(0) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0004
-------------------------------------------------------------------------
Tick: 256.DECODE(3).0, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 4 CR: 00001000
IR: DECODING (24) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(4) loadneg: 0 
ALUS(0) ALUout(4) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 257.EXEC(7).1, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(9) ALUS(0) MDRin(9) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 258.EXEC(7).0, PC: 6e, SP: 0, BP: 0 MAR: 6c(fefe), MDR: 4 CR: 00001000
IR: ldi (24) - (0000000000100100), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:4, tgt:4
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG4 <- 4
MAR <- 6e
PC++
IR <- b614
-------------------------------------------------------------------------
Tick: 261.DECODE(3).1, PC: 70, SP: 0, BP: 0 MAR: 6e(b614), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 262.DECODE(3).0, PC: 70, SP: 0, BP: 0 MAR: 6e(fefe), MDR: 4 CR: 00001000
IR: DECODING (b614) Micro(27): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 263.READ(5).1, PC: 70, SP: 0, BP: 0 MAR: 6e(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(20) OP1(20) loadneg: 0 
ALUS(0) ALUout(20) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 14
-------------------------------------------------------------------------
Tick: 264.READ(5).0, PC: 70, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(91): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(0) 1:REGR1(14) func: out:14
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 265.EXEC(7).1, PC: 70, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 302, RAMout: 3REGR0(4) REGR1(0) OP0(4) OP1(0) MDRin(20) loadneg: 0 
ALUS(0) ALUout(4) RAM 16b: 302, RAMout: 3MDRin(4) loadneg: 0 
ALUS(0) RAM 16b: 302, RAMout: 3loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0004
-------------------------------------------------------------------------
Tick: 266.EXEC(7).0, PC: 70, SP: 0, BP: 0 MAR: 14(fefe), MDR: 4 CR: 00001000
IR: stb.b (b614) - (1011011000010100), Micro(155): 001010011010000000001000000010000000000000000000
MDR_LOAD BE REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) RAM 16b: 302, RAMout: 3loadneg: 0 
ALUS(0) RAM 16b: 302, RAMout: 3loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:2, tgt:4
ALU: 0:REGR0(4) 1:REGR1(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[14H] <- 4 (402)
MAR <- 70
PC++
IR <- 9401
-------------------------------------------------------------------------
Tick: 269.DECODE(3).1, PC: 72, SP: 0, BP: 0 MAR: 70(9401), MDR: 4 CR: 00001000
IR: add (9401) - (1001010000000001), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 270.DECODE(3).0, PC: 72, SP: 0, BP: 0 MAR: 70(fefe), MDR: 4 CR: 00001000
IR: DECODING (9401) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- 0
MAR <- 72
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 273.DECODE(3).1, PC: 74, SP: 0, BP: 0 MAR: 72(9402), MDR: 4 CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 274.DECODE(3).0, PC: 74, SP: 0, BP: 0 MAR: 72(fefe), MDR: 4 CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 74
PC++
IR <- 9403
-------------------------------------------------------------------------
Tick: 277.DECODE(3).1, PC: 76, SP: 0, BP: 0 MAR: 74(9403), MDR: 4 CR: 00001000
IR: add (9403) - (1001010000000011), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 278.DECODE(3).0, PC: 76, SP: 0, BP: 0 MAR: 74(fefe), MDR: 4 CR: 00001000
IR: DECODING (9403) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 0
MAR <- 76
PC++
IR <- 9405
-------------------------------------------------------------------------
Tick: 281.DECODE(3).1, PC: 78, SP: 0, BP: 0 MAR: 76(9405), MDR: 4 CR: 00001000
IR: add (9405) - (1001010000000101), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 282.DECODE(3).0, PC: 78, SP: 0, BP: 0 MAR: 76(fefe), MDR: 4 CR: 00001000
IR: DECODING (9405) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:5
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- 0
MAR <- 78
PC++
IR <- 551
-------------------------------------------------------------------------
Tick: 285.DECODE(3).1, PC: 7a, SP: 0, BP: 0 MAR: 78(551), MDR: 4 CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(4) MDRin(170) loadneg: 0 
ALUS(0) ALUout(4) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(4) 1:REGR0(0) func: out:4
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 286.DECODE(3).0, PC: 7a, SP: 0, BP: 0 MAR: 78(fefe), MDR: aa CR: 00001000
IR: DECODING (551) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 287.EXEC(7).1, PC: 7a, SP: 0, BP: 0 MAR: 78(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65492) ALUS(0) MDRin(65492) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 288.EXEC(7).0, PC: 7a, SP: 0, BP: 0 MAR: 78(fefe), MDR: aa CR: 00001000
IR: ldi (551) - (0000010101010001), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:1
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG1 <- aa
MAR <- 7a
PC++
IR <- 9402
-------------------------------------------------------------------------
Tick: 291.DECODE(3).1, PC: 7c, SP: 0, BP: 0 MAR: 7a(9402), MDR: aa CR: 00001000
IR: add (9402) - (1001010000000010), Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 292.DECODE(3).0, PC: 7c, SP: 0, BP: 0 MAR: 7a(fefe), MDR: aa CR: 00001000
IR: DECODING (9402) Micro(10): 000100001000100110100000000010000001000000000000
REGR0S(ARG0) REGR1S(ARG1) REGWS(TGT) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:TGT
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG2 <- 0
MAR <- 7c
PC++
IR <- 9c51
-------------------------------------------------------------------------
Tick: 295.DECODE(3).1, PC: 7e, SP: 0, BP: 0 MAR: 7c(9c51), MDR: aa CR: 00001000
IR: skip.c (9c51) - (1001110001010001), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 296.DECODE(3).0, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: aa CR: 00001000
IR: DECODING (9c51) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:1, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 297.EXEC(7).1, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c51) - (1001110001010001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) REGR0(170) OP0(170) loadneg: 0 
ALUS(1) ALUout(170) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 298.EXEC(7).0, PC: 7e, SP: 0, BP: 0 MAR: 7c(fefe), MDR: aa CR: 00001000
IR: skip.c (9c51) - (1001110001010001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) SKIP loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:1, 1:2, tgt:1
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC++
MAR <- 80
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 301.DECODE(3).1, PC: 82, SP: 0, BP: 0 MAR: 80(2002), MDR: aa CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 302.DECODE(3).0, PC: 82, SP: 0, BP: 0 MAR: 80(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 303.EXEC(7).1, PC: 82, SP: 0, BP: 0 MAR: 80(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(130) OP0(2) OP1(130) MDRin(0) loadneg: 0 
ALUS(0) ALUout(132) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(82) func: out:84
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 304.EXEC(7).0, PC: 82, SP: 0, BP: 0 MAR: 80(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(82) func: out:84
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 84
MAR <- 84
PC++
IR <- 9c91
-------------------------------------------------------------------------
Tick: 307.DECODE(3).1, PC: 86, SP: 0, BP: 0 MAR: 84(9c91), MDR: 2 CR: 00001000
IR: skip.c (9c91) - (1001110010010001), Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 308.DECODE(3).0, PC: 86, SP: 0, BP: 0 MAR: 84(fefe), MDR: 2 CR: 00001000
IR: DECODING (9c91) Micro(14): 000000000000000000000000000000000000100000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:2, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 309.EXEC(7).1, PC: 86, SP: 0, BP: 0 MAR: 84(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c91) - (1001110010010001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 310.EXEC(7).0, PC: 86, SP: 0, BP: 0 MAR: 84(fefe), MDR: 2 CR: 00001000
IR: skip.c (9c91) - (1001110010010001), Micro(142): 000000001000100100000000000011010010000000000000
COND_CHK REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(SUB) COND(NEQ) ALUS(1) loadneg: 0 
ALUS(1) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:2, 1:2, tgt:1
ALU: 0:REGR0(0) 1:REGR1(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- 86
PC++
IR <- 2002
-------------------------------------------------------------------------
Tick: 313.DECODE(3).1, PC: 88, SP: 0, BP: 0 MAR: 86(2002), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) IRimm(2) ALUS(0) REGR1(0) OP0(0) MDRin(2) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0002
-------------------------------------------------------------------------
Tick: 314.DECODE(3).0, PC: 88, SP: 0, BP: 0 MAR: 86(fefe), MDR: 2 CR: 00001000
IR: DECODING (2002) Micro(1): 001000000000000000000001000000000000100000000000
MDR_LOAD IMMS(IMM13) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:2
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 315.EXEC(7).1, PC: 88, SP: 0, BP: 0 MAR: 86(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) IRimm(0) ALUS(0) REGR0(136) OP0(2) OP1(136) MDRin(0) loadneg: 0 
ALUS(0) ALUout(138) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(88) func: out:8a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 316.EXEC(7).0, PC: 88, SP: 0, BP: 0 MAR: 86(fefe), MDR: 2 CR: 00001000
IR: br (2002) - (0010000000000010), Micro(129): 000100000111000001110000010000000000000000000000
REGR0S(PC) REGWS(PC) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:PC, r1:REG0, w:PC
args: 0:0, 1:0, tgt:2
ALU: 0:MDRout(2) 1:REGR0(88) func: out:8a
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
PC <- 8a
MAR <- 8a
PC++
IR <- c03
-------------------------------------------------------------------------
Tick: 319.DECODE(3).1, PC: 8c, SP: 0, BP: 0 MAR: 8a(c03), MDR: 2 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(384) ALUS(0) REGR1(0) OP0(2) MDRin(384) loadneg: 0 
ALUS(0) ALUout(2) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(2) 1:REGR0(0) func: out:2
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 0180
-------------------------------------------------------------------------
Tick: 320.DECODE(3).0, PC: 8c, SP: 0, BP: 0 MAR: 8a(fefe), MDR: 180 CR: 00001000
IR: DECODING (c03) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(384) loadneg: 0 
ALUS(0) ALUout(384) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 321.EXEC(7).1, PC: 8c, SP: 0, BP: 0 MAR: 8a(fefe), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(0) ALUS(0) MDRin(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 322.EXEC(7).0, PC: 8c, SP: 0, BP: 0 MAR: 8a(fefe), MDR: 180 CR: 00001000
IR: ldi (c03) - (0000110000000011), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:0, 1:0, tgt:3
ALU: 0:MDRout(180) 1:REGR0(0) func: out:180
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- 180
MAR <- 8c
PC++
IR <- bdfe
-------------------------------------------------------------------------
Tick: 325.DECODE(3).1, PC: 8e, SP: 0, BP: 0 MAR: 8c(bdfe), MDR: 180 CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) IRimm(127) ALUS(0) REGR1(0) OP0(0) MDRin(127) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 007f
-------------------------------------------------------------------------
Tick: 326.DECODE(3).0, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 7f CR: 00001000
IR: DECODING (bdfe) Micro(30): 001000000000000000000010000000000000100000000000
MDR_LOAD IMMS(IMM7u) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:7, 1:7, tgt:6
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 327.EXEC(7).1, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) IRimm(65535) ALUS(6) REGR1(384) OP0(127) OP1(384) MDRin(65535) loadneg: 0 
ALUS(6) ALUout(65408) loadneg: 0 
ALUS(6) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 328.EXEC(7).0, PC: 8e, SP: 0, BP: 0 MAR: 8c(fefe), MDR: 7f CR: 00001000
IR: addhi (bdfe) - (1011110111111110), Micro(158): 000100000000101110110000010010001100000000000000
REGR1S(TGT2) REGWS(TGT2) OP0S(MDRout) OP1S(REGR1) ALUS(LT) ALUS(6) loadneg: 0 
ALUS(6) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:TGT2, w:TGT2
args: 0:7, 1:7, tgt:6
ALU: 0:MDRout(7f) 1:REGR1(180) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
REG3 <- ff80
MAR <- 8e
PC++
IR <- 555
-------------------------------------------------------------------------
Tick: 331.DECODE(3).1, PC: 90, SP: 0, BP: 0 MAR: 8e(555), MDR: 7f CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) IRimm(170) ALUS(0) REGR1(0) OP0(127) MDRin(170) loadneg: 0 
ALUS(0) ALUout(127) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(7f) 1:REGR0(0) func: out:7f
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 332.DECODE(3).0, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: aa CR: 00001000
IR: DECODING (555) Micro(0): 001000000000000000000000110000000000100000000000
MDR_LOAD OP0S(MDRout) IMMS(IMM10) ALUS(0) OP0(170) loadneg: 0 
ALUS(0) ALUout(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 333.EXEC(7).1, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) IRimm(65493) ALUS(0) MDRin(65493) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 334.EXEC(7).0, PC: 90, SP: 0, BP: 0 MAR: 8e(fefe), MDR: aa CR: 00001000
IR: ldi (555) - (0000010101010101), Micro(128): 000100000000000010100000010000000000000000000000
REGWS(TGT) OP0S(MDRout) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:REG0, r1:REG0, w:TGT
args: 0:5, 1:2, tgt:5
ALU: 0:MDRout(aa) 1:REGR0(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
BP <- aa
MAR <- 90
PC++
IR <- b41d
-------------------------------------------------------------------------
Tick: 337.DECODE(3).1, PC: 92, SP: 0, BP: aa MAR: 90(b41d), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) REGR1(0) OP0(0) loadneg: 0 
ALUS(0) ALUout(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 338.DECODE(3).0, PC: 92, SP: 0, BP: aa MAR: 90(fefe), MDR: aa CR: 00001000
IR: DECODING (b41d) Micro(26): 000000000000000000000000000000000000000000000000
ALUS(0) loadneg: 0 
Stable after 1 vcycles.
regfile: r0:REG0, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR0(0) func: out:0
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 339.READ(5).1, PC: 92, SP: 0, BP: aa MAR: 90(fefe), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) REGR1(65408) OP1(65408) loadneg: 0 
ALUS(0) ALUout(65408) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MAR <- ff80
-------------------------------------------------------------------------
Tick: 340.READ(5).0, PC: 92, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(90): 100000001000100100000000000010000000000000000000
MAR_LOAD REGR0S(ARG0) REGR1S(ARG1) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:ARG0, r1:ARG1, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(0) 1:REGR1(ff80) func: out:ff80
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
-------------------------------------------------------------------------
Tick: 341.EXEC(7).1, PC: 92, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) REGR0(170) REGR1(0) OP0(170) OP1(0) MDRin(65408) loadneg: 0 
ALUS(0) ALUout(170) MDRin(170) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 3 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
MDR <- 00aa
-------------------------------------------------------------------------
Tick: 342.EXEC(7).0, PC: 92, SP: 0, BP: aa MAR: ff80(fefe), MDR: aa CR: 00001000
IR: stw.b (b41d) - (1011010000011101), Micro(154): 001010001010000000001000000010000000000000000000
MDR_LOAD REGR0S(TGT) MDRS(ALUout) OP1S(REGR1) ALUS(0) loadneg: 0 
ALUS(0) loadneg: 0 
Stable after 2 vcycles.
regfile: r0:TGT, r1:REG0, w:REG0
args: 0:0, 1:3, tgt:5
ALU: 0:REGR0(aa) 1:REGR1(0) func: out:aa
STACK:
1ffe 1ffc 1ffa 1ff8 1ff6 1ff4 1ff2 1ff0 1fee 1fec 1fea 1fe8 1fe6 1fe4 1fe2 
0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 
RAM[ff80] <- aa
MAR <- 92
PC++
IR <- fe00
HALT: encountered halt instruction.

-------DSECTION--------
----------------------------REGISTERS-----------------------
R0: 0000
R1: 00aa
R2: 0000
R3: ff80
R4: 0004
R5: 00aa
R6: 0000
R7: 0094
CR: 0000000000001000 (8)
----------------------------SYSREGS-----------------------
MAR: 0092
MDR: 00aa
IR: fe00
