<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>Sin Lookup Table</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    .sourceCode { overflow: visible; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
  </style>
  <link rel="stylesheet" href="../../../3700.css" />
  <!--[if lt IE 9]>
    <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.7.3/html5shiv-printshiv.min.js"></script>
  <![endif]-->
</head>
<body>
<header id="title-block-header">
<h1 class="title">Sin Lookup Table</h1>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#ram-based-look-up-table-lut">RAM-Based Look-Up Table (LUT)</a>
<ul>
<li><a href="#obtaining-lut-samples">Obtaining LUT Samples</a></li>
<li><a href="#creating-the-lut-in-verilog">Creating the LUT in Verilog</a></li>
<li><a href="#verifying-the-design">Verifying the Design</a></li>
</ul></li>
<li><a href="#assigned-tasks">Assigned Tasks</a></li>
</ul>
</nav>
<h1 id="ram-based-look-up-table-lut">RAM-Based Look-Up Table (LUT)</h1>
<p>In this assignment you will use a RAM to implement a trigonemetric LUT function. The RAM will be initialized from a data file containing values of <code class="sourceCode verilog">y<span class="op">=</span><span class="dv">255</span>*sin<span class="op">(</span>pi*x<span class="op">/</span><span class="dv">512</span><span class="op">)</span></code>. The values of <code class="sourceCode verilog">x</code> shall be 8-bit unsigned integers in the range 0 to 255, and the values of <code class="sourceCode verilog">y</code> shall be rounded off to 8-bit unsigned integers in the range 0 to 255.</p>
<p>The 8-bit input/output values can be interpreted as unsigned integers or as fixed-point non-negative fractional values 0, 1/255, 2/255, and so on up to 255/255. Under the fixed-point interpretation, the function becomes <code class="sourceCode verilog">y <span class="op">=</span> sin<span class="op">(</span>pi*x<span class="op">/</span><span class="dv">2</span><span class="op">)</span></code>. The function is written differently since we changed the numerical interpretation, but the binary values are unchanged.</p>
<h2 id="obtaining-lut-samples">Obtaining LUT Samples</h2>
<p>The LUT data can be generated using Matlab or another high-level programming language. In this exercise we will use Octave (a free clone of Matlab), and the commands should work precisely the same in Matlab.</p>
<p>First, use Octave/Matlab to create and verify a sample vector:</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode matlab"><code class="sourceCode matlab"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="va">x</span> <span class="op">=</span> <span class="fl">0</span><span class="op">:</span><span class="fl">255</span><span class="op">;</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a><span class="va">y</span> <span class="op">=</span> <span class="va">round</span>(<span class="fl">255</span><span class="op">*</span><span class="va">sin</span>(<span class="va">pi</span><span class="op">*</span><span class="va">x</span><span class="op">/</span><span class="fl">512</span>))<span class="op">;</span></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a><span class="va">plot</span>(<span class="va">x</span><span class="op">,</span><span class="va">y</span>)</span></code></pre></div>
<p>These lines should produce a plot showing one quarter-wave of a sin function. It should rise from a minimum of 0 at <code class="sourceCode verilog">x<span class="op">=</span><span class="dv">0</span></code> up to a maximum of 255 where <code class="sourceCode verilog">x<span class="op">=</span><span class="dv">255</span></code>.</p>
<p>Next, you should convert the samples to hexadecimal form and save them to a data file:</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode matlab"><code class="sourceCode matlab"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="va">fid</span><span class="op">=</span><span class="va">fopen</span>(<span class="ss">&#39;sin_table.dat&#39;</span><span class="op">,</span><span class="ss">&#39;w&#39;</span>)<span class="op">;</span>  <span class="co">% Open file for writing</span></span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a><span class="kw">for</span> <span class="va">idx</span><span class="op">=</span><span class="fl">1</span><span class="op">:</span><span class="fl">256</span></span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a>   <span class="va">fprintf</span>(<span class="va">fid</span><span class="op">,</span><span class="ss">&#39;%02x\n&#39;</span><span class="op">,</span><span class="va">y</span>(<span class="va">idx</span>))<span class="op">;</span>  <span class="co">% Write hex data, one byte per line</span></span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a><span class="kw">end</span></span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a><span class="va">fclose</span>(<span class="va">fid</span>)<span class="op">;</span> <span class="co">% close file</span></span></code></pre></div>
<p>In a terminal, verify the contents of <code class="sourceCode verilog">sin_table.dat</code>:</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode bash"><code class="sourceCode bash"><span id="cb3-1"><a href="#cb3-1" aria-hidden="true" tabindex="-1"></a><span class="fu">less</span> sin_table.dat</span></code></pre></div>
<p>You should see a column of hexadecimal bytes like this:</p>
<pre class="text"><code>00
02
03
05
06
08
09
0b
0d
0e
10
11
13
14
16
17
19
1b
1c
1e
1f</code></pre>
<h2 id="creating-the-lut-in-verilog">Creating the LUT in Verilog</h2>
<p>Create a RAM module based on the previous assignment. Name the module <code class="sourceCode verilog">sin_table</code>. The <code class="sourceCode verilog">WIDTH</code> should be 8, the <code class="sourceCode verilog">DEPTH</code> should be 256, and the <code class="sourceCode verilog">ADR_WIDTH</code> should be 8. In the module, add an <code class="sourceCode verilog"><span class="kw">initial</span></code> assignment like this:</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="kw">initial</span> <span class="kw">begin</span></span>
<span id="cb5-2"><a href="#cb5-2" aria-hidden="true" tabindex="-1"></a>   <span class="dt">$readmemh</span><span class="op">(</span><span class="st">&quot;sin_table.dat&quot;</span><span class="op">,</span> ram<span class="op">,</span> <span class="dv">0</span><span class="op">,</span> <span class="dv">255</span><span class="op">);</span></span>
<span id="cb5-3"><a href="#cb5-3" aria-hidden="true" tabindex="-1"></a><span class="kw">end</span></span></code></pre></div>
<p>This will initialize the ram with data from <code class="sourceCode verilog">sin_table.dat</code>.</p>
<p>For this application, we do not need to mofidy the RAM contents. Comment out or delete lines pertaining to write operations. With no write operations, this RAM becomes a ROM.</p>
<h2 id="verifying-the-design">Verifying the Design</h2>
<p>We can verify the sin table in Verilog using variables of type <code class="sourceCode verilog"><span class="dt">real</span></code> and mathematical system tasks. A <code class="sourceCode verilog"><span class="dt">real</span></code> variable is not synthesizeable but is very useful to confirm signal calculations. Create an <code class="sourceCode verilog"><span class="kw">always</span></code> scope for stimulus and reporting:</p>
<div class="sourceCode" id="cb6"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a><span class="dt">reg</span> <span class="op">[</span><span class="dv">8</span><span class="op">:</span><span class="dv">0</span><span class="op">]</span> adr<span class="op">;</span></span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a><span class="dt">real</span>      sin_x<span class="op">,</span> sin_y<span class="op">;</span></span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true" tabindex="-1"></a><span class="co">// Get a new random adr every clk cycle:</span></span>
<span id="cb6-5"><a href="#cb6-5" aria-hidden="true" tabindex="-1"></a><span class="kw">always</span> <span class="op">@(</span><span class="kw">posedge</span> clk<span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb6-6"><a href="#cb6-6" aria-hidden="true" tabindex="-1"></a>   adr <span class="op">=</span> <span class="dt">$random</span><span class="op">();</span></span>
<span id="cb6-7"><a href="#cb6-7" aria-hidden="true" tabindex="-1"></a><span class="kw">end</span></span>
<span id="cb6-8"><a href="#cb6-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb6-9"><a href="#cb6-9" aria-hidden="true" tabindex="-1"></a><span class="co">// When dout changes, display it:</span></span>
<span id="cb6-10"><a href="#cb6-10" aria-hidden="true" tabindex="-1"></a><span class="kw">always</span> <span class="op">@(</span>dout<span class="op">)</span> <span class="kw">begin</span></span>
<span id="cb6-11"><a href="#cb6-11" aria-hidden="true" tabindex="-1"></a>   sin_x <span class="op">=</span> adr<span class="op">/</span><span class="fl">255.0</span><span class="op">;</span></span>
<span id="cb6-12"><a href="#cb6-12" aria-hidden="true" tabindex="-1"></a>   sin_y <span class="op">=</span> dout<span class="op">/</span><span class="fl">255.0</span><span class="op">;</span></span>
<span id="cb6-13"><a href="#cb6-13" aria-hidden="true" tabindex="-1"></a>   <span class="dt">$write</span><span class="op">(</span><span class="st">&quot;adr %3d  dout %3d: sin(%1.3f)=%1.3f, should be %1.3f&quot;</span><span class="op">,</span>adr<span class="op">,</span>dout<span class="op">,</span>sin_x<span class="op">,</span> sin_y<span class="op">,</span> <span class="dt">$sin</span><span class="op">(</span><span class="fl">3.14159</span>*sin_x<span class="op">/</span><span class="dv">2</span><span class="op">));</span></span>
<span id="cb6-13"><a href="#cb6-13" aria-hidden="true" tabindex="-1"></a>   <span class="dt">$fwrite</span><span class="op">(</span>fid<span class="op">,</span><span class="st">&quot;adr %3d  dout %3d: sin(%1.3f)=%1.3f, should be %1.3f&quot;</span><span class="op">,</span>adr<span class="op">,</span>dout<span class="op">,</span>sin_x<span class="op">,</span> sin_y<span class="op">,</span> <span class="dt">$sin</span><span class="op">(</span><span class="fl">3.14159</span>*sin_x<span class="op">/</span><span class="dv">2</span><span class="op">));</span></span>
<span id="cb6-14"><a href="#cb6-14" aria-hidden="true" tabindex="-1"></a><span class="kw">end</span></span></code></pre></div>
<h1 id="assigned-tasks">Assigned Tasks</h1>
<p>This is a simulation-only assignment, no build.</p>
<ol type="1">
<li>Using Octave or Matlab, create the sample file <code class="sourceCode verilog">sin_table.dat</code> and save it in the assignment directory (not in <code class="sourceCode verilog">src</code>).</li>
<li>Complete the <code class="sourceCode verilog">sin_table</code> module and <code class="sourceCode verilog">testbench</code>.</li>
<li>Verify the function in simulation. You may see a slight difference between the <code class="sourceCode verilog">sin_table</code> output and the <code class="sourceCode verilog"><span class="dt">$sin</span><span class="op">()</span></code> result. This difference is due to round-off error. The first two significant figures should match.</li>
</ol>
<p>Turn in your work using <code class="sourceCode verilog">git</code>:</p>
<div class="sourceCode" id="cb7"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a>git add src/*.v *.txt sin_table.dat Makefile</span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a>git commit . -m &quot;Complete&quot;</span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a>git push origin master</span></code></pre></div>
<p>Indicate on Canvas that your assignment is done.</p>
</body>
</html>
