ARM GAS  /tmp/ccK4QB28.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_rx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi2_tx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccK4QB28.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 73 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 73 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 73 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
ARM GAS  /tmp/ccK4QB28.s 			page 3


  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 73 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 73 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 74 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 74 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 74 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 74 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 74 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 81 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_SPI_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_SPI_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccK4QB28.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 90 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 90 1 is_stmt 0 view .LVU15
  97 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  98              		.cfi_def_cfa_offset 28
  99              		.cfi_offset 4, -28
 100              		.cfi_offset 5, -24
 101              		.cfi_offset 6, -20
 102              		.cfi_offset 7, -16
 103              		.cfi_offset 8, -12
 104              		.cfi_offset 9, -8
 105              		.cfi_offset 14, -4
 106 0004 89B0     		sub	sp, sp, #36
 107              		.cfi_def_cfa_offset 64
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 91 3 is_stmt 1 view .LVU16
 109              		.loc 1 91 20 is_stmt 0 view .LVU17
 110 0006 0023     		movs	r3, #0
 111 0008 0393     		str	r3, [sp, #12]
 112 000a 0493     		str	r3, [sp, #16]
 113 000c 0593     		str	r3, [sp, #20]
 114 000e 0693     		str	r3, [sp, #24]
 115 0010 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 116              		.loc 1 92 3 is_stmt 1 view .LVU18
 117              		.loc 1 92 10 is_stmt 0 view .LVU19
 118 0012 0268     		ldr	r2, [r0]
 119              		.loc 1 92 5 view .LVU20
 120 0014 3C4B     		ldr	r3, .L13
 121 0016 9A42     		cmp	r2, r3
 122 0018 02D0     		beq	.L10
 123              	.LVL1:
 124              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 102:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 103:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 104:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 105:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
ARM GAS  /tmp/ccK4QB28.s 			page 5


 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 121:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA Init */
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_RX Init */
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Instance = DMA1_Stream3;
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 132:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 133:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 134:Core/Src/stm32f4xx_hal_msp.c ****     {
 135:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 136:Core/Src/stm32f4xx_hal_msp.c ****     }
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2_TX Init */
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Instance = DMA1_Stream4;
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 153:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 154:Core/Src/stm32f4xx_hal_msp.c ****     }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c ****   }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c **** }
 125              		.loc 1 163 1 view .LVU21
ARM GAS  /tmp/ccK4QB28.s 			page 6


 126 001a 09B0     		add	sp, sp, #36
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 28
 129              		@ sp needed
 130 001c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 131              	.LVL2:
 132              	.L10:
 133              		.cfi_restore_state
 134              		.loc 1 163 1 view .LVU22
 135 0020 0446     		mov	r4, r0
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 98 5 is_stmt 1 view .LVU23
 137              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 138              		.loc 1 98 5 view .LVU24
 139 0022 0025     		movs	r5, #0
 140 0024 0095     		str	r5, [sp]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 141              		.loc 1 98 5 view .LVU25
 142 0026 03F50033 		add	r3, r3, #131072
 143 002a 1A6C     		ldr	r2, [r3, #64]
 144 002c 42F48042 		orr	r2, r2, #16384
 145 0030 1A64     		str	r2, [r3, #64]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 146              		.loc 1 98 5 view .LVU26
 147 0032 1A6C     		ldr	r2, [r3, #64]
 148 0034 02F48042 		and	r2, r2, #16384
 149 0038 0092     		str	r2, [sp]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 98 5 view .LVU27
 151 003a 009A     		ldr	r2, [sp]
 152              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 98 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 154              		.loc 1 100 5 view .LVU29
 155              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 156              		.loc 1 100 5 view .LVU30
 157 003c 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 158              		.loc 1 100 5 view .LVU31
 159 003e 1A6B     		ldr	r2, [r3, #48]
 160 0040 42F00402 		orr	r2, r2, #4
 161 0044 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 100 5 view .LVU32
 163 0046 1A6B     		ldr	r2, [r3, #48]
 164 0048 02F00402 		and	r2, r2, #4
 165 004c 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 100 5 view .LVU33
 167 004e 019A     		ldr	r2, [sp, #4]
 168              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 169              		.loc 1 100 5 view .LVU34
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
ARM GAS  /tmp/ccK4QB28.s 			page 7


 170              		.loc 1 101 5 view .LVU35
 171              	.LBB6:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 172              		.loc 1 101 5 view .LVU36
 173 0050 0295     		str	r5, [sp, #8]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 174              		.loc 1 101 5 view .LVU37
 175 0052 1A6B     		ldr	r2, [r3, #48]
 176 0054 42F00202 		orr	r2, r2, #2
 177 0058 1A63     		str	r2, [r3, #48]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 178              		.loc 1 101 5 view .LVU38
 179 005a 1B6B     		ldr	r3, [r3, #48]
 180 005c 03F00203 		and	r3, r3, #2
 181 0060 0293     		str	r3, [sp, #8]
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 182              		.loc 1 101 5 view .LVU39
 183 0062 029B     		ldr	r3, [sp, #8]
 184              	.LBE6:
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 185              		.loc 1 101 5 view .LVU40
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 186              		.loc 1 107 5 view .LVU41
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 107 25 is_stmt 0 view .LVU42
 188 0064 0C23     		movs	r3, #12
 189 0066 0393     		str	r3, [sp, #12]
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 108 5 is_stmt 1 view .LVU43
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 108 26 is_stmt 0 view .LVU44
 192 0068 4FF00209 		mov	r9, #2
 193 006c CDF81090 		str	r9, [sp, #16]
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194              		.loc 1 109 5 is_stmt 1 view .LVU45
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 195              		.loc 1 110 5 view .LVU46
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 196              		.loc 1 110 27 is_stmt 0 view .LVU47
 197 0070 4FF00308 		mov	r8, #3
 198 0074 CDF81880 		str	r8, [sp, #24]
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 199              		.loc 1 111 5 is_stmt 1 view .LVU48
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 200              		.loc 1 111 31 is_stmt 0 view .LVU49
 201 0078 0527     		movs	r7, #5
 202 007a 0797     		str	r7, [sp, #28]
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 203              		.loc 1 112 5 is_stmt 1 view .LVU50
 204 007c 0DEB0301 		add	r1, sp, r3
 205 0080 2248     		ldr	r0, .L13+4
 206              	.LVL3:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 207              		.loc 1 112 5 is_stmt 0 view .LVU51
 208 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL4:
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccK4QB28.s 			page 8


 210              		.loc 1 114 5 is_stmt 1 view .LVU52
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 211              		.loc 1 114 25 is_stmt 0 view .LVU53
 212 0086 4FF48066 		mov	r6, #1024
 213 008a 0396     		str	r6, [sp, #12]
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 115 5 is_stmt 1 view .LVU54
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 215              		.loc 1 115 26 is_stmt 0 view .LVU55
 216 008c CDF81090 		str	r9, [sp, #16]
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 217              		.loc 1 116 5 is_stmt 1 view .LVU56
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218              		.loc 1 116 26 is_stmt 0 view .LVU57
 219 0090 0595     		str	r5, [sp, #20]
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 220              		.loc 1 117 5 is_stmt 1 view .LVU58
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 221              		.loc 1 117 27 is_stmt 0 view .LVU59
 222 0092 CDF81880 		str	r8, [sp, #24]
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 223              		.loc 1 118 5 is_stmt 1 view .LVU60
 118:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 224              		.loc 1 118 31 is_stmt 0 view .LVU61
 225 0096 0797     		str	r7, [sp, #28]
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 119 5 is_stmt 1 view .LVU62
 227 0098 03A9     		add	r1, sp, #12
 228 009a 1D48     		ldr	r0, .L13+8
 229 009c FFF7FEFF 		bl	HAL_GPIO_Init
 230              	.LVL5:
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 231              		.loc 1 123 5 view .LVU63
 123:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 232              		.loc 1 123 27 is_stmt 0 view .LVU64
 233 00a0 1C48     		ldr	r0, .L13+12
 234 00a2 1D4B     		ldr	r3, .L13+16
 235 00a4 0360     		str	r3, [r0]
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 236              		.loc 1 124 5 is_stmt 1 view .LVU65
 124:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 237              		.loc 1 124 31 is_stmt 0 view .LVU66
 238 00a6 4560     		str	r5, [r0, #4]
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 239              		.loc 1 125 5 is_stmt 1 view .LVU67
 125:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 240              		.loc 1 125 33 is_stmt 0 view .LVU68
 241 00a8 8560     		str	r5, [r0, #8]
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 242              		.loc 1 126 5 is_stmt 1 view .LVU69
 126:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 243              		.loc 1 126 33 is_stmt 0 view .LVU70
 244 00aa C560     		str	r5, [r0, #12]
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 245              		.loc 1 127 5 is_stmt 1 view .LVU71
 127:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 246              		.loc 1 127 30 is_stmt 0 view .LVU72
ARM GAS  /tmp/ccK4QB28.s 			page 9


 247 00ac 0661     		str	r6, [r0, #16]
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 248              		.loc 1 128 5 is_stmt 1 view .LVU73
 128:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 249              		.loc 1 128 43 is_stmt 0 view .LVU74
 250 00ae 4561     		str	r5, [r0, #20]
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 251              		.loc 1 129 5 is_stmt 1 view .LVU75
 129:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 252              		.loc 1 129 40 is_stmt 0 view .LVU76
 253 00b0 8561     		str	r5, [r0, #24]
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 254              		.loc 1 130 5 is_stmt 1 view .LVU77
 130:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 255              		.loc 1 130 28 is_stmt 0 view .LVU78
 256 00b2 C561     		str	r5, [r0, #28]
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 257              		.loc 1 131 5 is_stmt 1 view .LVU79
 131:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 258              		.loc 1 131 32 is_stmt 0 view .LVU80
 259 00b4 4FF40033 		mov	r3, #131072
 260 00b8 0362     		str	r3, [r0, #32]
 132:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 261              		.loc 1 132 5 is_stmt 1 view .LVU81
 132:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 262              		.loc 1 132 32 is_stmt 0 view .LVU82
 263 00ba 4562     		str	r5, [r0, #36]
 133:Core/Src/stm32f4xx_hal_msp.c ****     {
 264              		.loc 1 133 5 is_stmt 1 view .LVU83
 133:Core/Src/stm32f4xx_hal_msp.c ****     {
 265              		.loc 1 133 9 is_stmt 0 view .LVU84
 266 00bc FFF7FEFF 		bl	HAL_DMA_Init
 267              	.LVL6:
 133:Core/Src/stm32f4xx_hal_msp.c ****     {
 268              		.loc 1 133 8 view .LVU85
 269 00c0 D8B9     		cbnz	r0, .L11
 270              	.L7:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 271              		.loc 1 138 5 is_stmt 1 view .LVU86
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 138 5 view .LVU87
 273 00c2 144B     		ldr	r3, .L13+12
 274 00c4 E364     		str	r3, [r4, #76]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 275              		.loc 1 138 5 view .LVU88
 276 00c6 9C63     		str	r4, [r3, #56]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 277              		.loc 1 138 5 view .LVU89
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 278              		.loc 1 141 5 view .LVU90
 141:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 279              		.loc 1 141 27 is_stmt 0 view .LVU91
 280 00c8 1448     		ldr	r0, .L13+20
 281 00ca 154B     		ldr	r3, .L13+24
 282 00cc 0360     		str	r3, [r0]
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 283              		.loc 1 142 5 is_stmt 1 view .LVU92
ARM GAS  /tmp/ccK4QB28.s 			page 10


 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 284              		.loc 1 142 31 is_stmt 0 view .LVU93
 285 00ce 0023     		movs	r3, #0
 286 00d0 4360     		str	r3, [r0, #4]
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 287              		.loc 1 143 5 is_stmt 1 view .LVU94
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 288              		.loc 1 143 33 is_stmt 0 view .LVU95
 289 00d2 4022     		movs	r2, #64
 290 00d4 8260     		str	r2, [r0, #8]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 291              		.loc 1 144 5 is_stmt 1 view .LVU96
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 292              		.loc 1 144 33 is_stmt 0 view .LVU97
 293 00d6 C360     		str	r3, [r0, #12]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 294              		.loc 1 145 5 is_stmt 1 view .LVU98
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 295              		.loc 1 145 30 is_stmt 0 view .LVU99
 296 00d8 4FF48062 		mov	r2, #1024
 297 00dc 0261     		str	r2, [r0, #16]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 298              		.loc 1 146 5 is_stmt 1 view .LVU100
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 299              		.loc 1 146 43 is_stmt 0 view .LVU101
 300 00de 4361     		str	r3, [r0, #20]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 301              		.loc 1 147 5 is_stmt 1 view .LVU102
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 302              		.loc 1 147 40 is_stmt 0 view .LVU103
 303 00e0 8361     		str	r3, [r0, #24]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 304              		.loc 1 148 5 is_stmt 1 view .LVU104
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 305              		.loc 1 148 28 is_stmt 0 view .LVU105
 306 00e2 C361     		str	r3, [r0, #28]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 307              		.loc 1 149 5 is_stmt 1 view .LVU106
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 308              		.loc 1 149 32 is_stmt 0 view .LVU107
 309 00e4 4FF40032 		mov	r2, #131072
 310 00e8 0262     		str	r2, [r0, #32]
 150:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 311              		.loc 1 150 5 is_stmt 1 view .LVU108
 150:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 312              		.loc 1 150 32 is_stmt 0 view .LVU109
 313 00ea 4362     		str	r3, [r0, #36]
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 314              		.loc 1 151 5 is_stmt 1 view .LVU110
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 315              		.loc 1 151 9 is_stmt 0 view .LVU111
 316 00ec FFF7FEFF 		bl	HAL_DMA_Init
 317              	.LVL7:
 151:Core/Src/stm32f4xx_hal_msp.c ****     {
 318              		.loc 1 151 8 view .LVU112
 319 00f0 30B9     		cbnz	r0, .L12
 320              	.L8:
ARM GAS  /tmp/ccK4QB28.s 			page 11


 156:Core/Src/stm32f4xx_hal_msp.c **** 
 321              		.loc 1 156 5 is_stmt 1 view .LVU113
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 156 5 view .LVU114
 323 00f2 0A4B     		ldr	r3, .L13+20
 324 00f4 A364     		str	r3, [r4, #72]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 325              		.loc 1 156 5 view .LVU115
 326 00f6 9C63     		str	r4, [r3, #56]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 327              		.loc 1 156 5 view .LVU116
 328              		.loc 1 163 1 is_stmt 0 view .LVU117
 329 00f8 8FE7     		b	.L5
 330              	.L11:
 135:Core/Src/stm32f4xx_hal_msp.c ****     }
 331              		.loc 1 135 7 is_stmt 1 view .LVU118
 332 00fa FFF7FEFF 		bl	Error_Handler
 333              	.LVL8:
 334 00fe E0E7     		b	.L7
 335              	.L12:
 153:Core/Src/stm32f4xx_hal_msp.c ****     }
 336              		.loc 1 153 7 view .LVU119
 337 0100 FFF7FEFF 		bl	Error_Handler
 338              	.LVL9:
 339 0104 F5E7     		b	.L8
 340              	.L14:
 341 0106 00BF     		.align	2
 342              	.L13:
 343 0108 00380040 		.word	1073756160
 344 010c 00080240 		.word	1073874944
 345 0110 00040240 		.word	1073873920
 346 0114 00000000 		.word	hdma_spi2_rx
 347 0118 58600240 		.word	1073897560
 348 011c 00000000 		.word	hdma_spi2_tx
 349 0120 70600240 		.word	1073897584
 350              		.cfi_endproc
 351              	.LFE131:
 353              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_SPI_MspDeInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	HAL_SPI_MspDeInit:
 361              	.LVL10:
 362              	.LFB132:
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c **** /**
 166:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 167:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 168:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 169:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 170:Core/Src/stm32f4xx_hal_msp.c **** */
 171:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 172:Core/Src/stm32f4xx_hal_msp.c **** {
 363              		.loc 1 172 1 view -0
 364              		.cfi_startproc
ARM GAS  /tmp/ccK4QB28.s 			page 12


 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 367              		.loc 1 173 3 view .LVU121
 368              		.loc 1 173 10 is_stmt 0 view .LVU122
 369 0000 0268     		ldr	r2, [r0]
 370              		.loc 1 173 5 view .LVU123
 371 0002 0D4B     		ldr	r3, .L22
 372 0004 9A42     		cmp	r2, r3
 373 0006 00D0     		beq	.L21
 374 0008 7047     		bx	lr
 375              	.L21:
 172:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 376              		.loc 1 172 1 view .LVU124
 377 000a 10B5     		push	{r4, lr}
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 4, -8
 380              		.cfi_offset 14, -4
 381 000c 0446     		mov	r4, r0
 174:Core/Src/stm32f4xx_hal_msp.c ****   {
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 178:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 179:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 382              		.loc 1 179 5 is_stmt 1 view .LVU125
 383 000e 0B4A     		ldr	r2, .L22+4
 384 0010 136C     		ldr	r3, [r2, #64]
 385 0012 23F48043 		bic	r3, r3, #16384
 386 0016 1364     		str	r3, [r2, #64]
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 182:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 184:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 185:Core/Src/stm32f4xx_hal_msp.c ****     */
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, SPI2_MISO_Pin|SPI2_MOSI_Pin);
 387              		.loc 1 186 5 view .LVU126
 388 0018 0C21     		movs	r1, #12
 389 001a 0948     		ldr	r0, .L22+8
 390              	.LVL11:
 391              		.loc 1 186 5 is_stmt 0 view .LVU127
 392 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 393              	.LVL12:
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(SPI2_SCK_GPIO_Port, SPI2_SCK_Pin);
 394              		.loc 1 188 5 is_stmt 1 view .LVU128
 395 0020 4FF48061 		mov	r1, #1024
 396 0024 0748     		ldr	r0, .L22+12
 397 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 398              	.LVL13:
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI2 DMA DeInit */
 191:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 399              		.loc 1 191 5 view .LVU129
 400 002a E06C     		ldr	r0, [r4, #76]
 401 002c FFF7FEFF 		bl	HAL_DMA_DeInit
ARM GAS  /tmp/ccK4QB28.s 			page 13


 402              	.LVL14:
 192:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 403              		.loc 1 192 5 view .LVU130
 404 0030 A06C     		ldr	r0, [r4, #72]
 405 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 406              	.LVL15:
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c ****   }
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c **** }
 407              		.loc 1 198 1 is_stmt 0 view .LVU131
 408 0036 10BD     		pop	{r4, pc}
 409              	.LVL16:
 410              	.L23:
 411              		.loc 1 198 1 view .LVU132
 412              		.align	2
 413              	.L22:
 414 0038 00380040 		.word	1073756160
 415 003c 00380240 		.word	1073887232
 416 0040 00080240 		.word	1073874944
 417 0044 00040240 		.word	1073873920
 418              		.cfi_endproc
 419              	.LFE132:
 421              		.section	.bss.pdi_dma_transmission,"aw",%nobits
 424              	pdi_dma_transmission:
 425 0000 00       		.space	1
 426              		.text
 427              	.Letext0:
 428              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 429              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 430              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 431              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 432              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 433              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 434              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 435              		.file 9 "Core/Inc/pdo_override.h"
 436              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccK4QB28.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccK4QB28.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccK4QB28.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccK4QB28.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccK4QB28.s:83     .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccK4QB28.s:89     .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccK4QB28.s:343    .text.HAL_SPI_MspInit:0000000000000108 $d
     /tmp/ccK4QB28.s:354    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccK4QB28.s:360    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccK4QB28.s:414    .text.HAL_SPI_MspDeInit:0000000000000038 $d
     /tmp/ccK4QB28.s:424    .bss.pdi_dma_transmission:0000000000000000 pdi_dma_transmission
     /tmp/ccK4QB28.s:425    .bss.pdi_dma_transmission:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_spi2_rx
hdma_spi2_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
