module test_portbranch(p, n);
  electrical p, n;
  real i;

  analog begin
    V(n, p) <+ 0.;
    i = flow(<p>);
  end

endmodule



