// Seed: 109978289
module module_0 ();
endmodule
module module_1 ();
  wire id_2;
  always_latch @(posedge 1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1
);
endmodule
module module_3 (
    input  tri0  id_0,
    output wand  id_1
    , id_9, id_10,
    input  uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  wire  id_6,
    input  wor   id_7
);
  assign id_9 = 1 ? id_9 : 1'b0 ? 1 : 1 ? id_2 : 1'b0;
  xnor primCall (id_5, id_10, id_0, id_7, id_2, id_6, id_9, id_4, id_3);
  module_2 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.type_3 = 0;
endmodule
