;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 194, <-60
	MOV -7, <-20
	CMP 0, 21
	JMP -9, @-20
	MOV -9, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 0, 21
	CMP @124, -6
	MOV @0, 0
	MOV @0, 0
	SLT 0, 1
	SLT 0, 1
	CMP 10, 211
	SLT @0, 0
	SUB @124, -6
	CMP 1, 21
	SUB #12, @200
	SUB @121, 106
	JMP -9, @-20
	SUB 12, @10
	SLT @0, 0
	SUB 194, <-60
	SUB 194, <-60
	MOV 0, 2
	CMP -1, 21
	ADD @130, 9
	SUB -1, 21
	SUB @0, 0
	SLT @1, 300
	CMP -7, <-420
	SUB @124, -6
	MOV -7, <-20
	SUB @0, 0
	JMZ -7, @-20
	SPL 0, <-22
	SUB @0, 0
	SPL 0, <-22
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <-22
	CMP -7, <-420
	SPL 0, <-22
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	MOV -7, <-20
