#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000185009474c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000185009486f0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0000018500949fd0 .functor NOT 1, L_00000185009bea00, C4<0>, C4<0>, C4<0>;
L_0000018500949b70 .functor XOR 1, L_00000185009bef00, L_00000185009bee60, C4<0>, C4<0>;
L_0000018500949be0 .functor XOR 1, L_0000018500949b70, L_00000185009bf220, C4<0>, C4<0>;
v000001850094c3a0_0 .net "Q_dut", 0 0, v000001850094c6c0_0;  1 drivers
v000001850094c300_0 .net "Q_ref", 0 0, v000001850094cee0_0;  1 drivers
v000001850094c580_0 .net *"_ivl_10", 0 0, L_00000185009bf220;  1 drivers
v000001850094c4e0_0 .net *"_ivl_12", 0 0, L_0000018500949be0;  1 drivers
v000001850094c620_0 .net *"_ivl_2", 0 0, L_00000185009bf5e0;  1 drivers
v000001850094c940_0 .net *"_ivl_4", 0 0, L_00000185009bef00;  1 drivers
v000001850094c9e0_0 .net *"_ivl_6", 0 0, L_00000185009bee60;  1 drivers
v00000185009bdc40_0 .net *"_ivl_8", 0 0, L_0000018500949b70;  1 drivers
v00000185009be1e0_0 .var "clk", 0 0;
v00000185009be5a0_0 .net "j", 0 0, v000001850094c260_0;  1 drivers
v00000185009bf040_0 .net "k", 0 0, v000001850094cc60_0;  1 drivers
v00000185009bdd80_0 .var/2u "stats1", 159 0;
v00000185009bd920_0 .var/2u "strobe", 0 0;
v00000185009be0a0_0 .net "tb_match", 0 0, L_00000185009bea00;  1 drivers
v00000185009bd9c0_0 .net "tb_mismatch", 0 0, L_0000018500949fd0;  1 drivers
v00000185009bf720_0 .net "wavedrom_enable", 0 0, v000001850094c440_0;  1 drivers
v00000185009bde20_0 .net "wavedrom_title", 511 0, v000001850094ca80_0;  1 drivers
L_00000185009bf5e0 .concat [ 1 0 0 0], v000001850094cee0_0;
L_00000185009bef00 .concat [ 1 0 0 0], v000001850094cee0_0;
L_00000185009bee60 .concat [ 1 0 0 0], v000001850094c6c0_0;
L_00000185009bf220 .concat [ 1 0 0 0], v000001850094cee0_0;
L_00000185009bea00 .cmp/eeq 1, L_00000185009bf5e0, L_0000018500949be0;
S_0000018500948d80 .scope module, "good1" "RefModule" 3 89, 4 2 0, S_00000185009486f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v000001850094cee0_0 .var "Q", 0 0;
v000001850094cda0_0 .net "clk", 0 0, v00000185009be1e0_0;  1 drivers
v000001850094d020_0 .net "j", 0 0, v000001850094c260_0;  alias, 1 drivers
v000001850094cd00_0 .net "k", 0 0, v000001850094cc60_0;  alias, 1 drivers
E_0000018500953e70 .event posedge, v000001850094cda0_0;
S_0000018500956100 .scope module, "stim1" "stimulus_gen" 3 84, 3 6 0, S_00000185009486f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "j";
    .port_info 2 /OUTPUT 1 "k";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v000001850094cbc0_0 .net "clk", 0 0, v00000185009be1e0_0;  alias, 1 drivers
v000001850094c260_0 .var "j", 0 0;
v000001850094cc60_0 .var "k", 0 0;
v000001850094c440_0 .var "wavedrom_enable", 0 0;
v000001850094ca80_0 .var "wavedrom_title", 511 0;
E_0000018500953db0/0 .event negedge, v000001850094cda0_0;
E_0000018500953db0/1 .event posedge, v000001850094cda0_0;
E_0000018500953db0 .event/or E_0000018500953db0/0, E_0000018500953db0/1;
E_00000185009534b0 .event negedge, v000001850094cda0_0;
S_0000018500956290 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_0000018500956100;
 .timescale -12 -12;
v000001850094d0c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000018500956420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_0000018500956100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000018500967330 .scope module, "top_module1" "TopModule" 3 95, 5 3 0, S_00000185009486f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "j";
    .port_info 2 /INPUT 1 "k";
    .port_info 3 /OUTPUT 1 "Q";
v000001850094c6c0_0 .var "Q", 0 0;
v000001850094c8a0_0 .net "clk", 0 0, v00000185009be1e0_0;  alias, 1 drivers
v000001850094cb20_0 .net "j", 0 0, v000001850094c260_0;  alias, 1 drivers
v000001850094c1c0_0 .net "k", 0 0, v000001850094cc60_0;  alias, 1 drivers
S_00000185009674c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 103, 3 103 0, S_00000185009486f0;
 .timescale -12 -12;
E_0000018500953870 .event edge, v00000185009bd920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000185009bd920_0;
    %nor/r;
    %assign/vec4 v00000185009bd920_0, 0;
    %wait E_0000018500953870;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000018500956100;
T_3 ;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_00000185009534b0;
    %wait E_0000018500953e70;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_0000018500953e70;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %wait E_00000185009534b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0000018500956420;
    %join;
    %pushi/vec4 400, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018500953db0;
    %vpi_func 3 42 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v000001850094cc60_0, 0;
    %assign/vec4 v000001850094c260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000018500948d80;
T_4 ;
    %wait E_0000018500953e70;
    %load/vec4 v000001850094d020_0;
    %load/vec4 v000001850094cee0_0;
    %inv;
    %and;
    %load/vec4 v000001850094cd00_0;
    %inv;
    %load/vec4 v000001850094cee0_0;
    %and;
    %or;
    %assign/vec4 v000001850094cee0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018500967330;
T_5 ;
    %wait E_0000018500953e70;
    %load/vec4 v000001850094cb20_0;
    %load/vec4 v000001850094c1c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001850094c6c0_0;
    %assign/vec4 v000001850094c6c0_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001850094c6c0_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001850094c6c0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001850094c6c0_0;
    %inv;
    %assign/vec4 v000001850094c6c0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000185009486f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185009be1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000185009bd920_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_00000185009486f0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v00000185009be1e0_0;
    %inv;
    %store/vec4 v00000185009be1e0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000185009486f0;
T_8 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v000001850094cbc0_0, v00000185009bd9c0_0, v00000185009be1e0_0, v00000185009be5a0_0, v00000185009bf040_0, v000001850094c300_0, v000001850094c3a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000185009486f0;
T_9 ;
    %load/vec4 v00000185009bdd80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", &PV<v00000185009bdd80_0, 64, 32>, &PV<v00000185009bdd80_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 115 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000185009bdd80_0, 128, 32>, &PV<v00000185009bdd80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 116 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 117 "$display", "Mismatches: %1d in %1d samples", &PV<v00000185009bdd80_0, 128, 32>, &PV<v00000185009bdd80_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_00000185009486f0;
T_10 ;
    %wait E_0000018500953db0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000185009bdd80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185009bdd80_0, 4, 32;
    %load/vec4 v00000185009be0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000185009bdd80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185009bdd80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000185009bdd80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185009bdd80_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001850094c300_0;
    %load/vec4 v000001850094c300_0;
    %load/vec4 v000001850094c3a0_0;
    %xor;
    %load/vec4 v000001850094c300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000185009bdd80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185009bdd80_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000185009bdd80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000185009bdd80_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000185009486f0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 140 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob056_ece241_2013_q7_test.sv";
    "dataset_code-complete-iccad2023/Prob056_ece241_2013_q7_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob056_ece241_2013_q7/Prob056_ece241_2013_q7_sample01.sv";
