// Seed: 3794496574
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2
    , id_4
);
  uwire id_5 = id_5;
  assign module_1.type_0 = 0;
  tri1 id_6 = id_0 - 1;
  assign id_5 = 1'd0;
  assign id_6 = 1;
  wire id_8;
  wire id_9;
endmodule
macromodule module_1 (
    input wand id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri0 id_11
);
  assign id_2 = 1;
  nor primCall (id_8, id_9, id_4, id_3, id_5, id_6, id_10, id_0, id_11, id_7, id_1);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8
  );
endmodule
