Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documents\shared_documents\git_projects\MicArrayProject\tse_tutorial_restored\combined_filter.qsys --synthesis=VERILOG --output-directory=D:\Documents\shared_documents\git_projects\MicArrayProject\tse_tutorial_restored\combined_filter\synthesis --family="Arria V" --part=5AGXFB3H4F35C4
Progress: Loading tse_tutorial_restored/combined_filter.qsys
Progress: Reading input file
Progress: Adding cic_ii_0 [altera_cic_ii 18.1]
Progress: Parameterizing module cic_ii_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding fir_compiler_ii_0 [altera_fir_compiler_ii 18.1]
Progress: Parameterizing module fir_compiler_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: combined_filter.fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 31, Bankcount 1, CoefBitWidth 10
Info: combined_filter.cic_ii_0.av_st_out/fir_compiler_ii_0.avalon_streaming_sink: The source has a ready signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: combined_filter: Generating combined_filter "combined_filter" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: cic_ii_0: "combined_filter" instantiated altera_cic_ii "cic_ii_0"
Info: fir_compiler_ii_0: PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 31, Bankcount 1, Latency 16, CoefBitWidth 10
Info: fir_compiler_ii_0: "combined_filter" instantiated altera_fir_compiler_ii "fir_compiler_ii_0"
Info: avalon_st_adapter: "combined_filter" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "combined_filter" instantiated altera_reset_controller "rst_controller"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: combined_filter: Done "combined_filter" with 6 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
