coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched_1   60
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   NONE   25.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   bank   16.375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   232.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_0   5.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   53.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   51.5
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   75.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_1   12
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_1   34.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_0   0.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_1   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_1   2.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_0   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_1   0.9375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_0   6.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_0   31.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_1   4.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_1   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_1   1.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_1   3.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_0   4.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_1_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   NONE   25.5625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   bank   16.4375
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   196.625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_0   5.5625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   62
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   58.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   69.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_1   12
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_1   34.1875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_0   1.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_0_1_1   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_1   2.6875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_0   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core1_0_0_1_0_1_1   1.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_0   7
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_0   31.875
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_1   4.0625
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_0_0_0_1   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_1   2.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_0_1_0_1   4.25
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_0   4.125
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   tile_prci_domain_core2_1_1_1_1_1   2
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   4
coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   16
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   NONE   0.3125
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   193
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_0_0_0_0   22.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   (root)_glue_logic||cbus_wrapped_error_device_error||coh_wrapper_l2_ctrls||serial_tl_domain_phy_in_phits_in_async_4_sink||serial_tl_domain_phy_out_phits_out_async_1_source||uartClockDomainWrapper_uart_0_rxm||serial_tl_domain_phy_out_phits_out_async_1_sink   95.25
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   248.25
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   9
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_1   6.25
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_1   141.875
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_1_0_0   22.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_0_1_0   4.0625
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_0_1_1   13.125
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_1_1   13.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_1_0_1_0   7.5
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core1_0_0_1_0_1_1   12.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_1_0   27.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_1_0_0   134.75
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_0_1   6.875
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_0_0_0_1   11.25
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_1_1   34.625
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_0_1_0_1   29.625
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_1_1_0   10
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_1_1_1_1_0   6.25
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   tile_prci_domain_core2_1_1_1_1_1   2.5
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   23
coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   23
coh_wrapper_l2_inclusive_cache_bank_sched_1   NONE   22.0625
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_0   402.062
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_1   280.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched_0_0_1   6
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core1_1   54.75
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core1_0_1   35.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core1_0_0_0_0_1   2.125
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core1_0_0_1_1   2.125
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_1_0   20.375
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_0_1_0_0   2.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_0_0_1   13.125
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_0_1_0_1   4.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_1_1_0   9.25
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_1_1_1_0_1   2
coh_wrapper_l2_inclusive_cache_bank_sched_1   tile_prci_domain_core2_1_1_1_1_1   2.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   bank/ram_mem_mem_ext_mem_0_0||bank/ram_mem_mem_ext_mem_0_1||bank/ram_mem_mem_ext_mem_1_0||bank/ram_mem_mem_ext_mem_1_1||bank/ram_mem_mem_ext_mem_2_0||bank/ram_mem_mem_ext_mem_2_1||bank/ram_mem_mem_ext_mem_3_0||bank/ram_mem_mem_ext_mem_3_1||bank/ram_mem_mem_ext_mem_4_0||bank/ram_mem_mem_ext_mem_4_1||bank/ram_mem_mem_ext_mem_5_0||bank/ram_mem_mem_ext_mem_5_1||bank/ram_mem_mem_ext_mem_6_0||bank/ram_mem_mem_ext_mem_6_1||bank/ram_mem_mem_ext_mem_7_0||bank/ram_mem_mem_ext_mem_7_1   41
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_1_cc_banks_0_ext_mem_0_0   75.125
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched/bankedStore_cc_banks_2_cc_banks_0_ext_mem_0_0   112.625
coh_wrapper_l2_inclusive_cache_bank_sched_1   coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_0||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_1||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_2||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_3||coh_wrapper_l2_inclusive_cache_bank_sched/directory_cc_dir_cc_dir_ext_mem_0_4   903.25
