// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vjz_core_min_sopc.h for the primary calling header

#include "Vjz_core_min_sopc___024root.h"
#include "Vjz_core_min_sopc__Syms.h"

void Vjz_core_min_sopc___024root___initial__TOP__2(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___initial__TOP__2\n"); );
    // Variables
    VlWide<6>/*191:0*/ __Vtemp1;
    // Body
    __Vtemp1[0U] = 0x64617461U;
    __Vtemp1[1U] = 0x6573742eU;
    __Vtemp1[2U] = 0x74612f74U;
    __Vtemp1[3U] = 0x652f6461U;
    __Vtemp1[4U] = 0x7a436f72U;
    __Vtemp1[5U] = 0x2e2f4aU;
    VL_READMEM_N(true, 32, 255, 0, VL_CVT_PACK_STR_NW(6, __Vtemp1)
                 ,  &(vlSelf->jz_core_min_sopc__DOT__inst_rom0__DOT__inst_mem)
                 , 0, ~0ULL);
    ++(vlSymsp->__Vcoverage[1323]);
}

void Vjz_core_min_sopc___024root___settle__TOP__5(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___settle__TOP__5\n"); );
    // Body
    vlSelf->jz_core_min_sopc__DOT__inst = ((IData)(vlSelf->jz_core_min_sopc__DOT__rom_ce)
                                            ? ((0xfeU 
                                                >= 
                                                (0xffU 
                                                 & (vlSelf->jz_core_min_sopc__DOT__core0__DOT__pc 
                                                    >> 2U)))
                                                ? vlSelf->jz_core_min_sopc__DOT__inst_rom0__DOT__inst_mem
                                               [(0xffU 
                                                 & (vlSelf->jz_core_min_sopc__DOT__core0__DOT__pc 
                                                    >> 2U))]
                                                : 0U)
                                            : 0U);
    if ((1U & (vlSelf->jz_core_min_sopc__DOT__inst 
               ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[58]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffffeU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (1U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((2U & (vlSelf->jz_core_min_sopc__DOT__inst 
               ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[59]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffffdU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (2U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((4U & (vlSelf->jz_core_min_sopc__DOT__inst 
               ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[60]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffffbU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (4U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((8U & (vlSelf->jz_core_min_sopc__DOT__inst 
               ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[61]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffff7U & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (8U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x10U & (vlSelf->jz_core_min_sopc__DOT__inst 
                  ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[62]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffffefU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x10U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x20U & (vlSelf->jz_core_min_sopc__DOT__inst 
                  ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[63]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffffdfU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x20U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x40U & (vlSelf->jz_core_min_sopc__DOT__inst 
                  ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[64]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffffbfU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x40U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x80U & (vlSelf->jz_core_min_sopc__DOT__inst 
                  ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[65]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffff7fU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x80U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x100U & (vlSelf->jz_core_min_sopc__DOT__inst 
                   ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[66]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffeffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x100U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x200U & (vlSelf->jz_core_min_sopc__DOT__inst 
                   ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[67]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffdffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x200U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x400U & (vlSelf->jz_core_min_sopc__DOT__inst 
                   ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[68]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffffbffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x400U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x800U & (vlSelf->jz_core_min_sopc__DOT__inst 
                   ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[69]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffff7ffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x800U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x1000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                    ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[70]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffefffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x1000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x2000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                    ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[71]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffdfffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x2000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x4000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                    ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[72]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffffbfffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x4000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x8000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                    ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[73]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffff7fffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x8000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x10000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                     ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[74]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffeffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x10000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x20000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                     ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[75]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffdffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x20000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x40000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                     ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[76]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfffbffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x40000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x80000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                     ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[77]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfff7ffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x80000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x100000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                      ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[78]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffefffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x100000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x200000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                      ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[79]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffdfffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x200000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x400000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                      ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[80]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xffbfffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x400000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x800000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                      ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[81]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xff7fffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x800000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x1000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                       ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[82]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfeffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x1000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x2000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                       ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[83]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfdffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x2000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x4000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                       ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[84]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xfbffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x4000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x8000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                       ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[85]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xf7ffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x8000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x10000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                        ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[86]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xefffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x10000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x20000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                        ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[87]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xdfffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x20000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if ((0x40000000U & (vlSelf->jz_core_min_sopc__DOT__inst 
                        ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst))) {
        ++(vlSymsp->__Vcoverage[88]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0xbfffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x40000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
    if (((vlSelf->jz_core_min_sopc__DOT__inst ^ vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
         >> 0x1fU)) {
        ++(vlSymsp->__Vcoverage[89]);
        vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst 
            = ((0x7fffffffU & vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst) 
               | (0x80000000U & vlSelf->jz_core_min_sopc__DOT__inst));
    }
}

void Vjz_core_min_sopc___024root___eval_initial(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___eval_initial\n"); );
    // Body
    Vjz_core_min_sopc___024root___initial__TOP__2(vlSelf);
    vlSelf->__Vclklast__TOP__clk = vlSelf->clk;
    vlSelf->__Vclklast__TOP____VinpClk__TOP__jz_core_min_sopc__DOT__clk_o 
        = vlSelf->__VinpClk__TOP__jz_core_min_sopc__DOT__clk_o;
}

void Vjz_core_min_sopc___024root___settle__TOP__1(Vjz_core_min_sopc___024root* vlSelf) VL_ATTR_COLD;

void Vjz_core_min_sopc___024root___eval_settle(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___eval_settle\n"); );
    // Body
    Vjz_core_min_sopc___024root___settle__TOP__1(vlSelf);
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
    Vjz_core_min_sopc___024root___settle__TOP__5(vlSelf);
}

void Vjz_core_min_sopc___024root___final(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___final\n"); );
}

void Vjz_core_min_sopc___024root___ctor_var_reset(Vjz_core_min_sopc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->switch_on = VL_RAND_RESET_I(12);
    vlSelf->led_out = VL_RAND_RESET_I(12);
    vlSelf->clk = VL_RAND_RESET_I(1);
    vlSelf->rst = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__inst = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__rom_ce = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__mem_addr_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__mem_data_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__mem_data_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__mem_ce_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__clk_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__switch_on = VL_RAND_RESET_I(12);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__led_out = VL_RAND_RESET_I(12);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__clk = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__rst = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst_addr = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__inst = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__rom_ce = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__mem_we_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__mem_addr_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__mem_data_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__mem_data_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__mem_ce_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT____Vtogcov__clk_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__fp0__DOT__count = VL_RAND_RESET_I(31);
    vlSelf->jz_core_min_sopc__DOT__fp0__DOT____Vtogcov__count = VL_RAND_RESET_I(31);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__pc = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_pc_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_inst_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_aluop_o = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_alusel_o = VL_RAND_RESET_I(3);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_reg1_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_reg2_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_wd_o = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_aluop_i = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_alusel_i = VL_RAND_RESET_I(3);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_reg1_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_reg2_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_inst_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_mem_addr_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex_reg1_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_aluop_i = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_mem_addr_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_reg1_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_reg2_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wd_o = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__wb_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__wb_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__wb_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg1_read = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg2_read = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg1_data = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg2_data = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg1_addr = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__reg2_addr = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id_branch_flag_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__branch_target_address = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__stall = VL_RAND_RESET_I(6);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__stallreq_from_id = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_pc_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_inst_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_aluop_o = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_alusel_o = VL_RAND_RESET_I(3);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_reg1_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_reg2_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_wd_o = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_aluop_i = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_alusel_i = VL_RAND_RESET_I(3);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_reg1_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_reg2_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_inst_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_mem_addr_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__ex_reg1_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_aluop_i = VL_RAND_RESET_I(8);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_mem_addr_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_reg1_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_reg2_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wreg_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wd_o = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__mem_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__wb_wreg_i = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__wb_wd_i = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__wb_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg1_read = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg2_read = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg1_data = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg2_data = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg1_addr = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__reg2_addr = VL_RAND_RESET_I(5);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__id_branch_flag_o = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__branch_target_address = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__stall = VL_RAND_RESET_I(6);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT____Vtogcov__stallreq_from_id = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT__imm = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT__imm_sll2_signedext = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT__stallreq_for_reg1_loadrelate = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT__stallreq_for_reg2_loadrelate = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__imm = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__pc_plus_8 = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__pc_plus_4 = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__imm_sll2_signedext = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__stallreq_for_reg1_loadrelate = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__stallreq_for_reg2_loadrelate = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__id0__DOT____Vtogcov__pre_inst_is_load = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        vlSelf->jz_core_min_sopc__DOT__core0__DOT__regfile1__DOT__regs[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__logicout = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__arithmeticres = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__reg2_i_mux = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__result_sum = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__ov_sum = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__reg1_eq_reg2 = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT__reg1_lt_reg2 = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__logicout = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__arithmeticres = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__reg2_i_mux = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__reg1_i_not = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__result_sum = VL_RAND_RESET_I(32);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__ov_sum = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__reg1_eq_reg2 = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__ex0__DOT____Vtogcov__reg1_lt_reg2 = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem0__DOT__mem_we = VL_RAND_RESET_I(1);
    vlSelf->jz_core_min_sopc__DOT__core0__DOT__mem0__DOT____Vtogcov__zero32 = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<255; ++__Vi0) {
        vlSelf->jz_core_min_sopc__DOT__data_ram0__DOT__data_mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->jz_core_min_sopc__DOT__data_ram0__DOT____Vlvbound1 = VL_RAND_RESET_I(32);
    for (int __Vi0=0; __Vi0<255; ++__Vi0) {
        vlSelf->jz_core_min_sopc__DOT__inst_rom0__DOT__inst_mem[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__VinpClk__TOP__jz_core_min_sopc__DOT__clk_o = VL_RAND_RESET_I(1);
    vlSelf->__Vchglast__TOP__jz_core_min_sopc__DOT__clk_o = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}

void Vjz_core_min_sopc___024root___configure_coverage(Vjz_core_min_sopc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vjz_core_min_sopc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vjz_core_min_sopc___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 7, 21, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "switch_on[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 8, 22, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "led_out[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 10, 18, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 11, 18, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 14, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 15, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 16, 7, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "rom_ce", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 17, 7, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_we_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 18, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_addr_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 19, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 20, 13, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_data_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 21, 7, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "mem_ce_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/jz_core_min_sopc.v", 22, 7, ".jz_core_min_sopc", "v_toggle/jz_core_min_sopc", "clk_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "/home/hjz/mipscpu/JzCore/fp.v", 5, 17, ".jz_core_min_sopc.fp0", "v_toggle/fp", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/fp.v", 6, 17, ".jz_core_min_sopc.fp0", "v_toggle/fp", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/fp.v", 7, 17, ".jz_core_min_sopc.fp0", "v_toggle/fp", "fp_clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "/home/hjz/mipscpu/JzCore/fp.v", 10, 15, ".jz_core_min_sopc.fp0", "v_toggle/fp", "count[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "/home/hjz/mipscpu/JzCore/fp.v", 17, 14, ".jz_core_min_sopc.fp0", "v_line/fp", "if", "17-19");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "/home/hjz/mipscpu/JzCore/fp.v", 17, 15, ".jz_core_min_sopc.fp0", "v_line/fp", "else", "21-22");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "/home/hjz/mipscpu/JzCore/fp.v", 13, 9, ".jz_core_min_sopc.fp0", "v_line/fp", "elsif", "13-15");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "/home/hjz/mipscpu/JzCore/fp.v", 12, 5, ".jz_core_min_sopc.fp0", "v_line/fp", "block", "12");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 6, 18, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 7, 18, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 9, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 10, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_addr_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 11, 19, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "rom_ce_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 14, 21, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "switch_on[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 15, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "led_out[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 19, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 20, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_addr_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 21, 22, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_data_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 22, 19, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_we_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 23, 19, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ram_ce_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 26, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 27, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_pc_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 28, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 30, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_aluop_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 31, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_alusel_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 31, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_alusel_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 31, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_alusel_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 32, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg1_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 33, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_reg2_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 34, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 35, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 35, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 35, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 35, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 35, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 36, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_inst_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 38, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 39, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_alusel_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 39, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_alusel_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 39, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_alusel_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 40, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 41, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 42, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 43, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 43, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 43, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 43, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 43, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 44, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_inst_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 46, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 47, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 47, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 47, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 47, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 47, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 48, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_wdata_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 49, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_aluop_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 50, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_mem_addr_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 51, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg1_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 52, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "ex_reg2_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 54, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 55, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 55, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 55, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 55, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 55, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 56, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 57, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_aluop_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 58, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_mem_addr_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 59, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg1_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 60, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_reg2_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 62, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 63, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 63, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 63, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 63, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 63, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 64, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "mem_wdata_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 66, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 67, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 67, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 67, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 67, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 67, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 68, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "wb_wdata_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 70, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_read", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 71, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_read", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 72, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 73, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 74, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 74, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 74, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 74, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 74, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 75, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 75, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 75, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 75, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 75, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "reg2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 78, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "id_branch_flag_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 79, 13, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "branch_target_address[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 81, 12, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "/home/hjz/mipscpu/JzCore/jz_core.v", 82, 7, ".jz_core_min_sopc.core0", "v_toggle/jz_core", "stallreq_from_id", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 6, 18, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 7, 18, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 9, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 11, 18, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_flag_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 12, 22, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "branch_target_address_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 14, 20, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 15, 18, ".jz_core_min_sopc.core0.pc_reg0", "v_toggle/pc_reg", "ce", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 24, 6, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "if", "24-25");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 24, 7, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "else", "27-28");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 23, 8, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "if", "23");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 23, 9, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 20, 3, ".jz_core_min_sopc.core0.pc_reg0", "v_line/pc_reg", "elsif", "20-21");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 19, 2, ".jz_core_min_sopc.core0.pc_reg0", "v_line/pc_reg", "block", "19");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 34, 3, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "if", "34-35");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 34, 4, ".jz_core_min_sopc.core0.pc_reg0", "v_branch/pc_reg", "else", "37-38");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "/home/hjz/mipscpu/JzCore/pc_reg.v", 33, 2, ".jz_core_min_sopc.core0.pc_reg0", "v_line/pc_reg", "block", "33");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 5, 18, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 6, 18, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 8, 22, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 10, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 11, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "if_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 12, 20, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 13, 21, ".jz_core_min_sopc.core0.if_id0", "v_toggle/if_id", "id_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 26, 8, ".jz_core_min_sopc.core0.if_id0", "v_branch/if_id", "if", "26-28");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 26, 9, ".jz_core_min_sopc.core0.if_id0", "v_branch/if_id", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 22, 8, ".jz_core_min_sopc.core0.if_id0", "v_line/if_id", "elsif", "22-24");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 18, 3, ".jz_core_min_sopc.core0.if_id0", "v_line/if_id", "elsif", "18-20");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "/home/hjz/mipscpu/JzCore/if_id.v", 17, 2, ".jz_core_min_sopc.core0.if_id0", "v_line/if_id", "block", "17");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/id.v", 6, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "/home/hjz/mipscpu/JzCore/id.v", 7, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/id.v", 8, 21, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/id.v", 11, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_aluop_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "/home/hjz/mipscpu/JzCore/id.v", 14, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/hjz/mipscpu/JzCore/id.v", 15, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wdata_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/id.v", 16, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/id.v", 16, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/id.v", 16, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/id.v", 16, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/id.v", 16, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "ex_wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "/home/hjz/mipscpu/JzCore/id.v", 19, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "/home/hjz/mipscpu/JzCore/id.v", 20, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wdata_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "/home/hjz/mipscpu/JzCore/id.v", 21, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "/home/hjz/mipscpu/JzCore/id.v", 21, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "/home/hjz/mipscpu/JzCore/id.v", 21, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "/home/hjz/mipscpu/JzCore/id.v", 21, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "/home/hjz/mipscpu/JzCore/id.v", 21, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "mem_wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "/home/hjz/mipscpu/JzCore/id.v", 24, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "/home/hjz/mipscpu/JzCore/id.v", 25, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "/home/hjz/mipscpu/JzCore/id.v", 28, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_read_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "/home/hjz/mipscpu/JzCore/id.v", 29, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_read_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "/home/hjz/mipscpu/JzCore/id.v", 30, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "/home/hjz/mipscpu/JzCore/id.v", 30, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "/home/hjz/mipscpu/JzCore/id.v", 30, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "/home/hjz/mipscpu/JzCore/id.v", 30, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "/home/hjz/mipscpu/JzCore/id.v", 30, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "/home/hjz/mipscpu/JzCore/id.v", 31, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "/home/hjz/mipscpu/JzCore/id.v", 31, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "/home/hjz/mipscpu/JzCore/id.v", 31, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "/home/hjz/mipscpu/JzCore/id.v", 31, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "/home/hjz/mipscpu/JzCore/id.v", 31, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "/home/hjz/mipscpu/JzCore/id.v", 34, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "aluop_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "/home/hjz/mipscpu/JzCore/id.v", 35, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "alusel_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "/home/hjz/mipscpu/JzCore/id.v", 35, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "alusel_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "/home/hjz/mipscpu/JzCore/id.v", 35, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "alusel_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "/home/hjz/mipscpu/JzCore/id.v", 36, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg1_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "/home/hjz/mipscpu/JzCore/id.v", 37, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "reg2_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "/home/hjz/mipscpu/JzCore/id.v", 38, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "/home/hjz/mipscpu/JzCore/id.v", 38, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "/home/hjz/mipscpu/JzCore/id.v", 38, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "/home/hjz/mipscpu/JzCore/id.v", 38, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "/home/hjz/mipscpu/JzCore/id.v", 38, 20, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "/home/hjz/mipscpu/JzCore/id.v", 39, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/id.v", 40, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "inst_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "/home/hjz/mipscpu/JzCore/id.v", 42, 18, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_flag_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "/home/hjz/mipscpu/JzCore/id.v", 43, 22, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "branch_target_address_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "/home/hjz/mipscpu/JzCore/id.v", 45, 19, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "stallreq", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/id.v", 48, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/id.v", 49, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/id.v", 49, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/id.v", 49, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/id.v", 49, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/id.v", 49, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/id.v", 50, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op3[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/id.v", 51, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/id.v", 51, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/id.v", 51, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op4[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/id.v", 51, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op4[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/id.v", 51, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "op4[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[934]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[935]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[936]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[937]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[938]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[939]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[940]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[941]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[942]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[943]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[944]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[945]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[946]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[947]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[948]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[949]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[950]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[951]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[952]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[953]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[954]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[955]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[956]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[957]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[958]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[959]), first, "/home/hjz/mipscpu/JzCore/id.v", 52, 12, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[960]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[961]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[962]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[963]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[964]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[965]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[966]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[967]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[968]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[969]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[970]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[971]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[972]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[973]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[974]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[975]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[976]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[977]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[978]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[979]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[980]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[981]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[982]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[983]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[984]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[985]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[986]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[987]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[988]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[989]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[990]), first, "/home/hjz/mipscpu/JzCore/id.v", 53, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_8[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[991]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[992]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[993]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[994]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[995]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[996]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[997]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[998]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[999]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1000]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1001]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1002]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1003]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1004]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1005]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1006]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1007]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1008]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1009]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1010]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1011]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1012]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1013]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1014]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1015]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1016]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1017]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1018]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1019]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1020]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1021]), first, "/home/hjz/mipscpu/JzCore/id.v", 54, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pc_plus_4[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1022]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1023]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1024]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1025]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1026]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1027]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1028]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1029]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1030]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1031]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1032]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1033]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1034]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1035]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1036]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1037]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1038]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1039]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1040]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1041]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1042]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1043]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1044]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1045]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1046]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1047]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1048]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1049]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1050]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1051]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1052]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1053]), first, "/home/hjz/mipscpu/JzCore/id.v", 55, 13, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "imm_sll2_signedext[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1054]), first, "/home/hjz/mipscpu/JzCore/id.v", 57, 6, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "stallreq_for_reg1_loadrelate", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1055]), first, "/home/hjz/mipscpu/JzCore/id.v", 58, 6, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "stallreq_for_reg2_loadrelate", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1056]), first, "/home/hjz/mipscpu/JzCore/id.v", 59, 7, ".jz_core_min_sopc.core0.id0", "v_toggle/id", "pre_inst_is_load", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1057]), first, "/home/hjz/mipscpu/JzCore/id.v", 107, 18, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "107-112");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1058]), first, "/home/hjz/mipscpu/JzCore/id.v", 114, 18, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "114-119");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1059]), first, "/home/hjz/mipscpu/JzCore/id.v", 121, 18, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "121-126");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1060]), first, "/home/hjz/mipscpu/JzCore/id.v", 128, 18, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "128-133");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1061]), first, "/home/hjz/mipscpu/JzCore/id.v", 135, 18, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "135-140");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1062]), first, "/home/hjz/mipscpu/JzCore/id.v", 142, 9, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "142");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1063]), first, "/home/hjz/mipscpu/JzCore/id.v", 105, 15, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "105-106");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1064]), first, "/home/hjz/mipscpu/JzCore/id.v", 146, 7, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "146");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1065]), first, "/home/hjz/mipscpu/JzCore/id.v", 103, 14, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "103-104");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1066]), first, "/home/hjz/mipscpu/JzCore/id.v", 150, 14, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "150-157");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1067]), first, "/home/hjz/mipscpu/JzCore/id.v", 165, 6, ".jz_core_min_sopc.core0.id0", "v_branch/id", "if", "165-167");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1068]), first, "/home/hjz/mipscpu/JzCore/id.v", 165, 7, ".jz_core_min_sopc.core0.id0", "v_branch/id", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1069]), first, "/home/hjz/mipscpu/JzCore/id.v", 159, 14, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "159-164");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1070]), first, "/home/hjz/mipscpu/JzCore/id.v", 170, 14, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "170-176");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1071]), first, "/home/hjz/mipscpu/JzCore/id.v", 178, 14, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "178-183");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1072]), first, "/home/hjz/mipscpu/JzCore/id.v", 185, 4, ".jz_core_min_sopc.core0.id0", "v_line/id", "case", "185");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1073]), first, "/home/hjz/mipscpu/JzCore/id.v", 77, 3, ".jz_core_min_sopc.core0.id0", "v_branch/id", "if", "77-88");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1074]), first, "/home/hjz/mipscpu/JzCore/id.v", 77, 4, ".jz_core_min_sopc.core0.id0", "v_branch/id", "else", "90-102");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1075]), first, "/home/hjz/mipscpu/JzCore/id.v", 76, 2, ".jz_core_min_sopc.core0.id0", "v_line/id", "block", "76");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1076]), first, "/home/hjz/mipscpu/JzCore/id.v", 214, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "if", "214-215");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1077]), first, "/home/hjz/mipscpu/JzCore/id.v", 214, 9, ".jz_core_min_sopc.core0.id0", "v_line/id", "else", "217-218");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1078]), first, "/home/hjz/mipscpu/JzCore/id.v", 211, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "211-212");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1079]), first, "/home/hjz/mipscpu/JzCore/id.v", 207, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "207-209");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1080]), first, "/home/hjz/mipscpu/JzCore/id.v", 203, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "203-205");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1081]), first, "/home/hjz/mipscpu/JzCore/id.v", 198, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "198-201");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1082]), first, "/home/hjz/mipscpu/JzCore/id.v", 195, 3, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "195-196");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1083]), first, "/home/hjz/mipscpu/JzCore/id.v", 193, 2, ".jz_core_min_sopc.core0.id0", "v_line/id", "block", "193-194");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1084]), first, "/home/hjz/mipscpu/JzCore/id.v", 244, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "if", "244-245");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1085]), first, "/home/hjz/mipscpu/JzCore/id.v", 244, 9, ".jz_core_min_sopc.core0.id0", "v_line/id", "else", "247-248");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1086]), first, "/home/hjz/mipscpu/JzCore/id.v", 241, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "241-242");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1087]), first, "/home/hjz/mipscpu/JzCore/id.v", 237, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "237-239");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1088]), first, "/home/hjz/mipscpu/JzCore/id.v", 233, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "233-235");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1089]), first, "/home/hjz/mipscpu/JzCore/id.v", 228, 8, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "228-231");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1090]), first, "/home/hjz/mipscpu/JzCore/id.v", 225, 3, ".jz_core_min_sopc.core0.id0", "v_line/id", "elsif", "225-226");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1091]), first, "/home/hjz/mipscpu/JzCore/id.v", 223, 2, ".jz_core_min_sopc.core0.id0", "v_line/id", "block", "223-224");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 6, 21, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 7, 21, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 9, 21, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "we", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 10, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 10, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 10, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 10, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 10, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 11, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 13, 21, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "re1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 14, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 14, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 14, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 14, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 14, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 15, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 17, 21, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "re2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 18, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 18, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 18, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 18, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 18, 23, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "raddr2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 19, 25, ".jz_core_min_sopc.core0.regfile1", "v_toggle/regfile", "rdata2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1092]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 27, 4, ".jz_core_min_sopc.core0.regfile1", "v_branch/regfile", "if", "27-28");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1093]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 27, 5, ".jz_core_min_sopc.core0.regfile1", "v_branch/regfile", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1094]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 26, 3, ".jz_core_min_sopc.core0.regfile1", "v_branch/regfile", "if", "26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1095]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 26, 4, ".jz_core_min_sopc.core0.regfile1", "v_branch/regfile", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1096]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 25, 2, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "block", "25");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1097]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 45, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "if", "45-46");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1098]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 45, 9, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "else", "48-49");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1099]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 41, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "41-43");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1100]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 38, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "38-39");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1101]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 35, 3, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "35-36");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1102]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 34, 2, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "block", "34");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1103]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 64, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "if", "64-65");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1104]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 64, 9, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "else", "67-68");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1105]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 60, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "60-62");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1106]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 57, 8, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "57-58");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1107]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 54, 3, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "elsif", "54-55");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1108]), first, "/home/hjz/mipscpu/JzCore/regfile.v", 53, 2, ".jz_core_min_sopc.core0.regfile1", "v_line/regfile", "block", "53");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 5, 18, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 6, 18, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 8, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 10, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_aluop[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 11, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_alusel[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 11, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_alusel[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 11, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_alusel[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 12, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 13, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_reg2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 14, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 14, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 14, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 14, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 14, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 15, 18, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 16, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "id_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 18, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_aluop[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 19, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_alusel[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 19, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_alusel[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 19, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_alusel[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 20, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg1[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 21, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_reg2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 22, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 22, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 22, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 22, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 22, 20, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 23, 18, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 24, 22, ".jz_core_min_sopc.core0.id_ex0", "v_toggle/id_ex", "ex_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1109]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 47, 8, ".jz_core_min_sopc.core0.id_ex0", "v_branch/id_ex", "if", "47-54");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1110]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 47, 9, ".jz_core_min_sopc.core0.id_ex0", "v_branch/id_ex", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1111]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 38, 8, ".jz_core_min_sopc.core0.id_ex0", "v_line/id_ex", "elsif", "38-45");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1112]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 29, 3, ".jz_core_min_sopc.core0.id_ex0", "v_line/id_ex", "elsif", "29-36");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1113]), first, "/home/hjz/mipscpu/JzCore/id_ex.v", 28, 2, ".jz_core_min_sopc.core0.id_ex0", "v_line/id_ex", "block", "28");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/ex.v", 6, 17, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/ex.v", 8, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "/home/hjz/mipscpu/JzCore/ex.v", 9, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "alusel_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "/home/hjz/mipscpu/JzCore/ex.v", 9, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "alusel_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "/home/hjz/mipscpu/JzCore/ex.v", 9, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "alusel_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "/home/hjz/mipscpu/JzCore/ex.v", 10, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/ex.v", 11, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/ex.v", 12, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/ex.v", 12, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/ex.v", 12, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/ex.v", 12, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/ex.v", 12, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "/home/hjz/mipscpu/JzCore/ex.v", 13, 17, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "/home/hjz/mipscpu/JzCore/ex.v", 14, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "inst_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/ex.v", 17, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/ex.v", 17, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/ex.v", 17, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/ex.v", 17, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/ex.v", 17, 19, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "/home/hjz/mipscpu/JzCore/ex.v", 18, 17, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/hjz/mipscpu/JzCore/ex.v", 19, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "wdata_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/ex.v", 21, 20, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "aluop_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/hjz/mipscpu/JzCore/ex.v", 22, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "mem_addr_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/ex.v", 23, 21, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1114]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1115]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1116]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1117]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1118]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1119]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1120]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1121]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1122]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1123]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1124]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1125]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1126]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1127]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1128]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1129]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1130]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1131]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1132]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1133]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1134]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1135]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1136]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1137]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1138]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1139]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1140]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1141]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1142]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1143]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1144]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1145]), first, "/home/hjz/mipscpu/JzCore/ex.v", 27, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "logicout[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1146]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1147]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1148]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1149]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1150]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1151]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1152]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1153]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1154]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1155]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1156]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1157]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1158]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1159]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1160]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1161]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1162]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1163]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1164]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1165]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1166]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1167]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1168]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1169]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1170]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1171]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1172]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1173]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1174]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1175]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1176]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1177]), first, "/home/hjz/mipscpu/JzCore/ex.v", 28, 12, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "arithmeticres[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1178]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1179]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1180]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1181]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1182]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1183]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1184]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1185]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1186]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1187]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1188]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1189]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1190]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1191]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1192]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1193]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1194]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1195]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1196]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1197]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1198]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1199]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1200]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1201]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1202]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1203]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1204]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1205]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1206]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1207]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1208]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1209]), first, "/home/hjz/mipscpu/JzCore/ex.v", 29, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg2_i_mux[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1210]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1211]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1212]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1213]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1214]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1215]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1216]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1217]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1218]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1219]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1220]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1221]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1222]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1223]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1224]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1225]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1226]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1227]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1228]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1229]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1230]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1231]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1232]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1233]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1234]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1235]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1236]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1237]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1238]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1239]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1240]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1241]), first, "/home/hjz/mipscpu/JzCore/ex.v", 30, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_i_not[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1242]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1243]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1244]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1245]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1246]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1247]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1248]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1249]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1250]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1251]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1252]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1253]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1254]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1255]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1256]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1257]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1258]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1259]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1260]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1261]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1262]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1263]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1264]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1265]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1266]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1267]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1268]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1269]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1270]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1271]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1272]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1273]), first, "/home/hjz/mipscpu/JzCore/ex.v", 31, 13, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "result_sum[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1274]), first, "/home/hjz/mipscpu/JzCore/ex.v", 32, 7, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "ov_sum", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1275]), first, "/home/hjz/mipscpu/JzCore/ex.v", 33, 7, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_eq_reg2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1276]), first, "/home/hjz/mipscpu/JzCore/ex.v", 34, 7, ".jz_core_min_sopc.core0.ex0", "v_toggle/ex", "reg1_lt_reg2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1277]), first, "/home/hjz/mipscpu/JzCore/ex.v", 50, 16, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "50-51");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1278]), first, "/home/hjz/mipscpu/JzCore/ex.v", 53, 16, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "53-54");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1279]), first, "/home/hjz/mipscpu/JzCore/ex.v", 56, 5, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "56-57");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1280]), first, "/home/hjz/mipscpu/JzCore/ex.v", 45, 3, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "if", "45-46");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1281]), first, "/home/hjz/mipscpu/JzCore/ex.v", 45, 4, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "else", "48-49");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1282]), first, "/home/hjz/mipscpu/JzCore/ex.v", 44, 2, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "block", "44");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1283]), first, "/home/hjz/mipscpu/JzCore/ex.v", 89, 16, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "89-90");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1284]), first, "/home/hjz/mipscpu/JzCore/ex.v", 92, 16, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "92-93");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1285]), first, "/home/hjz/mipscpu/JzCore/ex.v", 95, 16, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "95-96");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1286]), first, "/home/hjz/mipscpu/JzCore/ex.v", 98, 5, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "98-99");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1287]), first, "/home/hjz/mipscpu/JzCore/ex.v", 84, 3, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "if", "84-85");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1288]), first, "/home/hjz/mipscpu/JzCore/ex.v", 84, 4, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "else", "87-88");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1289]), first, "/home/hjz/mipscpu/JzCore/ex.v", 83, 2, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "block", "83");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1290]), first, "/home/hjz/mipscpu/JzCore/ex.v", 109, 3, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "if", "109-111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1291]), first, "/home/hjz/mipscpu/JzCore/ex.v", 109, 4, ".jz_core_min_sopc.core0.ex0", "v_branch/ex", "else", "113-114");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1292]), first, "/home/hjz/mipscpu/JzCore/ex.v", 118, 10, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "118-119");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1293]), first, "/home/hjz/mipscpu/JzCore/ex.v", 121, 10, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "121-122");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1294]), first, "/home/hjz/mipscpu/JzCore/ex.v", 124, 4, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "case", "124-125");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1295]), first, "/home/hjz/mipscpu/JzCore/ex.v", 106, 2, ".jz_core_min_sopc.core0.ex0", "v_line/ex", "block", "106-107,117");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 5, 17, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 6, 17, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 8, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 10, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 10, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 10, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 10, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 10, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 11, 17, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 12, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 14, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_aluop[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 15, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 16, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "ex_reg2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 18, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 18, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 18, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 18, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 18, 19, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 19, 17, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 20, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 22, 20, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_aluop[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 23, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 24, 21, ".jz_core_min_sopc.core0.ex_mem0", "v_toggle/ex_mem", "mem_reg2[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1296]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 38, 8, ".jz_core_min_sopc.core0.ex_mem0", "v_branch/ex_mem", "if", "38-44");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1297]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 38, 9, ".jz_core_min_sopc.core0.ex_mem0", "v_branch/ex_mem", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1298]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 30, 3, ".jz_core_min_sopc.core0.ex_mem0", "v_line/ex_mem", "elsif", "30-36");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1299]), first, "/home/hjz/mipscpu/JzCore/ex_mem.v", 29, 2, ".jz_core_min_sopc.core0.ex_mem0", "v_line/ex_mem", "block", "29");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/mem.v", 6, 18, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "/home/hjz/mipscpu/JzCore/mem.v", 8, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "/home/hjz/mipscpu/JzCore/mem.v", 8, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "/home/hjz/mipscpu/JzCore/mem.v", 8, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "/home/hjz/mipscpu/JzCore/mem.v", 8, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "/home/hjz/mipscpu/JzCore/mem.v", 8, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "/home/hjz/mipscpu/JzCore/mem.v", 9, 18, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wreg_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "/home/hjz/mipscpu/JzCore/mem.v", 10, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "/home/hjz/mipscpu/JzCore/mem.v", 12, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "aluop_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "/home/hjz/mipscpu/JzCore/mem.v", 13, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "/home/hjz/mipscpu/JzCore/mem.v", 14, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "reg2_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/hjz/mipscpu/JzCore/mem.v", 16, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "/home/hjz/mipscpu/JzCore/mem.v", 19, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "switch_on[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "/home/hjz/mipscpu/JzCore/mem.v", 20, 21, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "led_out[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "/home/hjz/mipscpu/JzCore/mem.v", 23, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "/home/hjz/mipscpu/JzCore/mem.v", 23, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "/home/hjz/mipscpu/JzCore/mem.v", 23, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "/home/hjz/mipscpu/JzCore/mem.v", 23, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "/home/hjz/mipscpu/JzCore/mem.v", 23, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wd_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "/home/hjz/mipscpu/JzCore/mem.v", 24, 18, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wreg_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "/home/hjz/mipscpu/JzCore/mem.v", 25, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "wdata_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/hjz/mipscpu/JzCore/mem.v", 28, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_addr_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/hjz/mipscpu/JzCore/mem.v", 29, 20, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_we_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/hjz/mipscpu/JzCore/mem.v", 30, 22, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_data_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/hjz/mipscpu/JzCore/mem.v", 31, 18, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_ce_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1300]), first, "/home/hjz/mipscpu/JzCore/mem.v", 34, 13, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "zero32[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/hjz/mipscpu/JzCore/mem.v", 35, 6, ".jz_core_min_sopc.core0.mem0", "v_toggle/mem", "mem_we", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1301]), first, "/home/hjz/mipscpu/JzCore/mem.v", 59, 16, ".jz_core_min_sopc.core0.mem0", "v_line/mem", "case", "59-61,65,69");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1302]), first, "/home/hjz/mipscpu/JzCore/mem.v", 71, 16, ".jz_core_min_sopc.core0.mem0", "v_line/mem", "case", "71-73,77-78,82");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1303]), first, "/home/hjz/mipscpu/JzCore/mem.v", 84, 5, ".jz_core_min_sopc.core0.mem0", "v_line/mem", "case", "84");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1304]), first, "/home/hjz/mipscpu/JzCore/mem.v", 42, 3, ".jz_core_min_sopc.core0.mem0", "v_branch/mem", "if", "42-49");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1305]), first, "/home/hjz/mipscpu/JzCore/mem.v", 42, 4, ".jz_core_min_sopc.core0.mem0", "v_branch/mem", "else", "51-58");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1306]), first, "/home/hjz/mipscpu/JzCore/mem.v", 41, 2, ".jz_core_min_sopc.core0.mem0", "v_line/mem", "block", "41");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 5, 17, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 6, 17, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 8, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 10, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 10, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 10, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 10, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 10, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 11, 17, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 12, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 14, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wd[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 14, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wd[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 14, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wd[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 14, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wd[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 14, 19, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wd[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 15, 17, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wreg", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 16, 21, ".jz_core_min_sopc.core0.mem_wb0", "v_toggle/mem_wb", "wb_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1307]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 27, 8, ".jz_core_min_sopc.core0.mem_wb0", "v_branch/mem_wb", "if", "27-30");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1308]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 27, 9, ".jz_core_min_sopc.core0.mem_wb0", "v_branch/mem_wb", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1309]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 22, 3, ".jz_core_min_sopc.core0.mem_wb0", "v_line/mem_wb", "elsif", "22-25");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1310]), first, "/home/hjz/mipscpu/JzCore/mem_wb.v", 21, 2, ".jz_core_min_sopc.core0.mem_wb0", "v_line/mem_wb", "block", "21");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 6, 15, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "rst", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 8, 15, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stallreq_from_id", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 10, 19, ".jz_core_min_sopc.core0.ctrl0", "v_toggle/ctrl", "stall[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1311]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 19, 8, ".jz_core_min_sopc.core0.ctrl0", "v_line/ctrl", "if", "19-20");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1312]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 19, 9, ".jz_core_min_sopc.core0.ctrl0", "v_line/ctrl", "else", "22-23");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1313]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 16, 3, ".jz_core_min_sopc.core0.ctrl0", "v_line/ctrl", "elsif", "16-17");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1314]), first, "/home/hjz/mipscpu/JzCore/ctrl.v", 15, 2, ".jz_core_min_sopc.core0.ctrl0", "v_line/ctrl", "block", "15");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 6, 17, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "clk", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 7, 17, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "ce", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 8, 17, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "we", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 9, 19, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 10, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 11, 20, ".jz_core_min_sopc.data_ram0", "v_toggle/data_ram", "data_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1315]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 21, 8, ".jz_core_min_sopc.data_ram0", "v_branch/data_ram", "if", "21-22");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1316]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 21, 9, ".jz_core_min_sopc.data_ram0", "v_branch/data_ram", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1317]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 18, 3, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "elsif", "18");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1318]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 17, 2, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "block", "17");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1319]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 30, 8, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "if", "30-31");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1320]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 30, 9, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "else", "33-34");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1321]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 27, 3, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "elsif", "27-28");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1322]), first, "/home/hjz/mipscpu/JzCore/data_ram.v", 26, 2, ".jz_core_min_sopc.data_ram0", "v_line/data_ram", "block", "26");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 6, 18, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "ce", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 7, 20, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 8, 21, ".jz_core_min_sopc.inst_rom0", "v_toggle/inst_rom", "inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1323]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 14, 2, ".jz_core_min_sopc.inst_rom0", "v_line/inst_rom", "block", "14");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1324]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 17, 3, ".jz_core_min_sopc.inst_rom0", "v_branch/inst_rom", "if", "17-18");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1325]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 17, 4, ".jz_core_min_sopc.inst_rom0", "v_branch/inst_rom", "else", "20-21");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1326]), first, "/home/hjz/mipscpu/JzCore/inst_rom.v", 16, 2, ".jz_core_min_sopc.inst_rom0", "v_line/inst_rom", "block", "16");
}
