	component final_project_soc is
		port (
			audio_config_wire_SDAT                : inout std_logic                     := 'X';             -- SDAT
			audio_config_wire_SCLK                : out   std_logic;                                        -- SCLK
			audio_wire_ADCDAT                     : in    std_logic                     := 'X';             -- ADCDAT
			audio_wire_ADCLRCK                    : in    std_logic                     := 'X';             -- ADCLRCK
			audio_wire_BCLK                       : in    std_logic                     := 'X';             -- BCLK
			audio_wire_DACDAT                     : out   std_logic;                                        -- DACDAT
			audio_wire_DACLRCK                    : in    std_logic                     := 'X';             -- DACLRCK
			clk_clk                               : in    std_logic                     := 'X';             -- clk
			ledg_wire_export                      : out   std_logic_vector(7 downto 0);                     -- export
			ledr_wire_export                      : out   std_logic_vector(17 downto 0);                    -- export
			reset_reset_n                         : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                         : out   std_logic;                                        -- clk
			sdram_wire_addr                       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                      : out   std_logic;                                        -- cas_n
			sdram_wire_cke                        : out   std_logic;                                        -- cke
			sdram_wire_cs_n                       : out   std_logic;                                        -- cs_n
			sdram_wire_dq                         : inout std_logic_vector(31 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                        : out   std_logic_vector(3 downto 0);                     -- dqm
			sdram_wire_ras_n                      : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                       : out   std_logic;                                        -- we_n
			unused_sdram_areset_conduit_export    : in    std_logic                     := 'X';             -- export
			unused_sdram_locked_conduit_export    : out   std_logic;                                        -- export
			unused_sdram_phasedone_conduit_export : out   std_logic                                         -- export
		);
	end component final_project_soc;

