// Seed: 2506769454
module module_0 (
    input wire id_0,
    input wire id_1,
    output wor id_2,
    output wire id_3,
    output wor id_4,
    input tri0 id_5
    , id_9,
    input wire module_0,
    output supply0 id_7
);
  assign id_7 = -1;
  genvar id_10;
  wand id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  assign id_16 = 1'h0;
  supply1 id_20 = -1;
  wire id_21;
  assign module_1.id_0 = 0;
  assign id_19 = 1;
  static logic id_22;
  ;
  initial $unsigned(86);
  ;
  assign id_22 = -1 + id_20;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    output supply1 id_3,
    output uwire id_4,
    output uwire id_5,
    input tri id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5,
      id_1,
      id_3,
      id_6,
      id_6,
      id_5
  );
endmodule
