{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1367351172821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1367351172825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 15:46:12 2013 " "Processing started: Tue Apr 30 15:46:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1367351172825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1367351172825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Int_Test -c Int_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1367351172826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1367351173743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inc_Logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inc_Logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Increase_Logic-rtl " "Found design unit 1: Increase_Logic-rtl" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Inc_Logic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Increase_Logic " "Found entity 1: Increase_Logic" {  } { { "Inc_Logic.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Inc_Logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file FlipFlop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_TB-TB " "Found design unit 1: dff_TB-TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/FlipFlop_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CFG_TB " "Found design unit 2: CFG_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/FlipFlop_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175040 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_TB " "Found entity 1: dff_TB" {  } { { "FlipFlop_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/FlipFlop_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG_tb-tb " "Found design unit 1: TG_tb-tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/TG_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175047 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG_tb " "Found entity 1: TG_tb" {  } { { "TG_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/TG_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TG-rtl " "Found design unit 1: TG-rtl" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/TG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175054 ""} { "Info" "ISGN_ENTITY_NAME" "1 TG " "Found entity 1: TG" {  } { { "TG.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/TG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175060 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8-rtl " "Found design unit 1: mux8-rtl" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux8.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175067 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175074 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175080 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175080 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/FlipFlop.vhd" 5 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 -1 1367351175088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-behav " "Found design unit 1: dff-behav" {  } { { "FlipFlop.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/FlipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Int_Test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Int_Test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Int_Test-imp " "Found design unit 1: Int_Test-imp" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Int_Test " "Found entity 1: Int_Test" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PreDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PreDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 predecode-rtl " "Found design unit 1: predecode-rtl" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/PreDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175104 ""} { "Info" "ISGN_ENTITY_NAME" "1 predecode " "Found entity 1: predecode" {  } { { "PreDecoder.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/PreDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RCL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RCL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Logic-rtl " "Found design unit 1: Control_Logic-rtl" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/RCL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Logic " "Found entity 1: Control_Logic" {  } { { "RCL.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/RCL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Inv8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Inv8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inverter8b-rtl " "Found design unit 1: Inverter8b-rtl" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Inv8b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inverter8b " "Found entity 1: Inverter8b" {  } { { "Inv8b.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Inv8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-rtl " "Found design unit 1: mux3-rtl" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175204 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5-rtl " "Found design unit 1: mux5-rtl" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175211 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star1-rtl " "Found design unit 1: star1-rtl" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175217 ""} { "Info" "ISGN_ENTITY_NAME" "1 star1 " "Found entity 1: star1" {  } { { "Star1.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star2-rtl " "Found design unit 1: star2-rtl" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175278 ""} { "Info" "ISGN_ENTITY_NAME" "1 star2 " "Found entity 1: star2" {  } { { "Star2.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Star3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Star3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star3-rtl " "Found design unit 1: star3-rtl" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175285 ""} { "Info" "ISGN_ENTITY_NAME" "1 star3 " "Found entity 1: star3" {  } { { "Star3.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Star3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux7-rtl " "Found design unit 1: mux7-rtl" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175293 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Found entity 1: mux7" {  } { { "mux7.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/mux7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "star4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file star4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 star4-rtl " "Found design unit 1: star4-rtl" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/star4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175302 ""} { "Info" "ISGN_ENTITY_NAME" "1 star4 " "Found entity 1: star4" {  } { { "star4.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/star4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Int_Test_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Int_Test_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDA_tb-tb " "Found design unit 1: LDA_tb-tb" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1367351175308 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDA_tb " "Found entity 1: LDA_tb" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1367351175308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1367351175308 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk Int_Test_tb.vhd(47) " "VHDL Association List error at Int_Test_tb.vhd(47): formal \"clk\" does not exist" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 47 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "" 0 -1 1367351175380 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "Databus Int_Test_tb.vhd(45) " "VHDL error at Int_Test_tb.vhd(45): formal port or parameter \"Databus\" must have actual or default value" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 45 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Databus Int_Test.vhd(7) " "HDL error at Int_Test.vhd(7): see declaration for object \"Databus\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset Int_Test_tb.vhd(45) " "VHDL error at Int_Test_tb.vhd(45): formal port or parameter \"reset\" must have actual or default value" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 45 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset Int_Test.vhd(9) " "HDL error at Int_Test.vhd(9): see declaration for object \"reset\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock Int_Test_tb.vhd(45) " "VHDL error at Int_Test_tb.vhd(45): formal port or parameter \"clock\" must have actual or default value" {  } { { "Int_Test_tb.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test_tb.vhd" 45 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock Int_Test.vhd(9) " "HDL error at Int_Test.vhd(9): see declaration for object \"clock\"" {  } { { "Int_Test.vhd" "" { Text "/home/user6/spring13/yc2615/Embedded_System_Design/6502/Integration_Test_2/Int_Test.vhd" 9 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1367351175381 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1367351175808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 15:46:15 2013 " "Processing ended: Tue Apr 30 15:46:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1367351175808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1367351175808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1367351175808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367351175808 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus II Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1367351176271 ""}
