module Multiplicand(
	input logic [31:0] data,
	input logic load,
	input logic reset,
	input logic shiftLeft,
	output logic [31:0] out
);

	always_ff @(posedge clk or negedge reset) begin
		
	end

endmodule 