// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtestharness.h for the primary calling header

#include "Vtestharness__pch.h"
#include "Vtestharness___024root.h"

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__69(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__69\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
        = ((0x1ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]) 
           | (0xe0000U & (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_ready_o) 
                           << 0x13U) | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_ready_o) 
                                         << 0x12U) 
                                        | (0x20000U 
                                           & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__lite_resp[0x10U] 
                                              << 0xaU))))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
                      >> 0xfU)) | (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                                         >> 0x10U))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__lock_q)
            ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_lock__DOT__req_q)
            : ((2U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
                      >> 7U)) | (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U] 
                                       >> 8U))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[1U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[1U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[2U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[2U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[3U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[3U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[4U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[4U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[5U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[5U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[6U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[6U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[7U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[7U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[8U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[8U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[9U] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[9U];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xaU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xaU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xbU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xbU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xcU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xcU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xdU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xdU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xeU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xeU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0xfU] 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0xfU];
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x10U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            << 0x14U) | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__act_resp[0x10U]);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x11U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x12U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[1U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x13U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[2U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[3U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x14U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[3U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[4U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x15U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[4U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[5U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x16U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[5U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[6U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x17U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[6U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[7U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x18U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[7U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[8U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x19U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[8U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[9U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1aU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[9U] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xaU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1bU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xaU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xbU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1cU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xbU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xcU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1dU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xcU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xdU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1eU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xdU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xeU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x1fU] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xeU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xfU] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x20U] 
        = ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0xfU] 
            >> 0xcU) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
                        << 0x14U));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x21U] 
        = (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_err_slv__DOT__err_resp[0x10U] 
           >> 0xcU);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__b_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__r_idx 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)) 
                 | (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d) 
                     >> 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask 
        = ((0xfffffffeU & (((1U <= (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                            << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d))) 
           | (1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask 
        = (0xfffffffeU & (((1U > (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)) 
                           << 1U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes 
        = (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_d)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down = 0U;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x1200000U == (0x1200000U 
                                             & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x10U] 
                                >> 0x11U))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
        = (0xdffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select)))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
            = ((0xdffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]) 
               | (0x20000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x10U]));
    }
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select_valid) 
         & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down 
            = (1U & (IData)(((0x1200000U == (0x1200000U 
                                             & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U])) 
                             & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x21U] 
                                >> 5U))));
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
            = ((0xdffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]) 
               | (0x20000U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[0x21U] 
                              << 0xcU)));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_valid) 
           & ((0x427U >= ((IData)(0x212U) + (0x7ffU 
                                             & ((IData)(0x214U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x212U) + (0x7ffU 
                                             & ((IData)(0x214U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x212U) 
                                              + (0x7ffU 
                                                 & ((IData)(0x214U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported)))))))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_valid) 
           & ((0x427U >= ((IData)(0x213U) + (0x7ffU 
                                             & ((IData)(0x214U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported))))) 
              && (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT____Vcellinp__i_demux_simple__mst_resps_i[
                        (((IData)(0x213U) + (0x7ffU 
                                             & ((IData)(0x214U) 
                                                * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
                         >> 5U)] >> (0x1fU & ((IData)(0x213U) 
                                              + (0x7ffU 
                                                 & ((IData)(0x214U) 
                                                    * (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))))))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
        = ((0xeffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]) 
           | (0xfffffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes) 
                          << 0x10U)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__lower_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)) 
           | (1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((2U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__upper_mask))));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
        = ((0xffeffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]) 
           | (0xfffffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes) 
                          << 8U)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q;
    if (((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down) 
         ^ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_up))) {
        vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_d 
            = (0xffU & ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_cnt_down)
                         ? ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q) 
                            - (IData)(1U)) : ((IData)(1U) 
                                              + (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))));
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
        = (0xbffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 0U;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                = (0x40000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
        }
    } else if ((1U & (~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full)))))) {
        if ((1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                    >> 1U) & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_select_occupied)) 
                              | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_ar_unsupported) 
                                 == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lookup_ar_select)))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_ar_valid_d = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_ar_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_ready) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                    = (0x40000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d 
        = vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject = 0U;
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
        = (0x7ffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
    if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_q) {
        if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 0U;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                = (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U] 
                         >> 1U));
            vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                = (0x80000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
        }
    } else if ((((~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_aw_id_counter__DOT__i_aw_id_counter__DOT__cnt_full)))) 
                 & (0x7fU != (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q)))) 
                & (~ ((0U != (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__cnt_full)) 
                      & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U] 
                         >> 1U))))) {
        if ((((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x14U] 
               >> 0x19U) & ((0U == (0x7fU & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_counter_open_w__DOT__i_counter__DOT__counter_q))) 
                            | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__w_select) 
                               == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported)))) 
             & ((~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_select_occupied)) 
                | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__sel_aw_unsupported) 
                   == (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lookup_aw_select))))) {
            if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready)))) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__lock_aw_valid_d = 1U;
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__load_aw_lock = 1U;
            }
            if (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__aw_ready) {
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject 
                    = (1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x15U] 
                             >> 1U));
                vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U] 
                    = (0x80000U | vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__slv_resp_cut[0x10U]);
            }
        }
    }
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & (((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                   >> 0x14U) & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_b_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__rr_d 
        = (1U & ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0U] 
                  & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__req_nodes))
                  ? ((1U & (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                      ? (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes)
                      : (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes))
                  : (IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__i_r_mux__DOT__gen_arbiter__DOT__rr_q)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__push_en 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__ar_push)
            ? (0xffU & ((IData)(1U) << (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[2U] 
                                              >> 0x11U))))
            : 0U);
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__gen_ar_id_counter__DOT__i_ar_id_counter__DOT__inject_en 
        = ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT__i_demux_supported_vs_unsupported__DOT__i_demux_simple__DOT__genblk1__DOT__atop_inject)
            ? (0xffU & ((IData)(1U) << (7U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__filtered_req[0x17U] 
                                              >> 0xfU))))
            : 0U);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__70(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__70\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0x14U] 
        = ((0x1ffffffU & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0x14U]) 
           | ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
               << 0x1aU) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o) 
                            << 0x19U)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0x15U] 
        = (((0x1ffffffU & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
                           >> 6U)) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o) 
                                      >> 7U)) | ((0x2000000U 
                                                  & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
                                                     >> 6U)) 
                                                 | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                                                    << 0x1aU)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0x16U] 
        = ((0x1ffffffU & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                          >> 6U)) | ((0x2000000U & 
                                      (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                                       >> 6U)) | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[2U] 
                                                  << 0x1aU)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0x17U] 
        = (0x3ffffU & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[2U] 
                       >> 6U));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__71(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__71\n"); );
    // Body
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U] 
        = ((1U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U]) 
           | ((vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
               << 2U) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o) 
                         << 1U)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[1U] 
        = (((1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
                   >> 0x1eU)) | ((IData)(vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o) 
                                 >> 0x1fU)) | ((2U 
                                                & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
                                                   >> 0x1eU)) 
                                               | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                                                  << 2U)));
    vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
        = ((0xfff00000U & vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]) 
           | ((1U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                     >> 0x1eU)) | ((2U & (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                                          >> 0x1eU)) 
                                   | (vlSelf->testharness__DOT__i_dma__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[2U] 
                                      << 2U))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__73(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__73\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[5U] 
        = ((3U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[5U]) 
           | ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
               << 3U) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o) 
                         << 2U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[6U] 
        = (((3U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
                   >> 0x1dU)) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_valid_o) 
                                 >> 0x1eU)) | ((4U 
                                                & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[0U] 
                                                   >> 0x1dU)) 
                                               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                                                  << 3U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[7U] 
        = (0xfffffffU & ((3U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                                >> 0x1dU)) | ((4U & 
                                               (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[1U] 
                                                >> 0x1dU)) 
                                              | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_aw_chan__ax_o[2U] 
                                                 << 3U))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__74(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__74\n"); );
    // Body
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U] 
        = ((1U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[0U]) 
           | ((vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
               << 2U) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o) 
                         << 1U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[1U] 
        = (((1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
                   >> 0x1eU)) | ((IData)(vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_valid_o) 
                                 >> 0x1fU)) | ((2U 
                                                & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[0U] 
                                                   >> 0x1eU)) 
                                               | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                                                  << 2U)));
    vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U] 
        = ((0xffe00000U & vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__splitted_req[2U]) 
           | ((1U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                     >> 0x1eU)) | ((2U & (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[1U] 
                                          >> 0x1eU)) 
                                   | (vlSelf->testharness__DOT__i_mem__DOT__i_axi_to_reg__DOT__i_axi_to_axi_lite__DOT__i_axi_to_axi_lite__DOT__i_axi_burst_splitter__DOT____Vcellout__i_axi_burst_splitter_ar_chan__ax_o[2U] 
                                      << 2U))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__75(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__75\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
            << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
                       << 4U) | (((IData)((0U != (3U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
                                  << 3U) | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0x60U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))) 
                                             << 2U) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x18U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))) 
                                                << 1U) 
                                               | (IData)(
                                                         (0U 
                                                          != 
                                                          (6U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__76(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__76\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes 
        = (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
            << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
                       << 4U) | (((IData)((0U != (3U 
                                                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_d)))) 
                                  << 3U) | (((IData)(
                                                     (0U 
                                                      != 
                                                      (0x60U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))) 
                                             << 2U) 
                                            | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x18U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))) 
                                                << 1U) 
                                               | (IData)(
                                                         (0U 
                                                          != 
                                                          (6U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__req_nodes)))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__77(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__77\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
           + (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_branch) 
               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result)
               ? VL_EXTENDS_II(32,13, ((0x1000U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                   << 0xbU)) 
                                       | ((0x800U & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                            << 2U)) 
                                          | ((0x7e0U 
                                              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                  << 0xaU) 
                                                 | (0x3e0U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                       >> 0x16U)))) 
                                             | (0x1eU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 9U))))))
               : 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 0U;
    if ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result)) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else if ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((0U != (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else if ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((0U != (7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__access_allowed 
        = (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store)) 
            | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                        >> 1U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))) 
           & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load)) 
              & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                          >> 4U)) & (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store)) 
                                      | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                  >> 5U)) 
                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))) 
                                     & ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                   >> 3U)) 
                                          & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                         | (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                        & (((~ (IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                        >> 3U))) 
                                            & (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                           | (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__inst_addr_misaligned 
        = (((0x6fU == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                >> 2U))) | ((0x67U 
                                             == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U))) 
                                            | ((0x63U 
                                                == 
                                                (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U))) 
                                               | ((0x1063U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                       >> 2U))) 
                                                  | ((0x4063U 
                                                      == 
                                                      (0x707fU 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                          >> 2U))) 
                                                     | ((0x6063U 
                                                         == 
                                                         (0x707fU 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                             >> 2U))) 
                                                        | ((0x5063U 
                                                            == 
                                                            (0x707fU 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                                >> 2U))) 
                                                           | (0x7063U 
                                                              == 
                                                              (0x707fU 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                                  >> 2U)))))))))) 
           & (0U != (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
           & ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned) 
                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned))) 
              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_trans_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__hit)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__78(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__78\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q 
           + (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_branch) 
               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result)
               ? VL_EXTENDS_II(32,13, ((0x1000U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                   << 8U)) 
                                       | ((0x800U & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                            >> 1U)) 
                                          | ((0x7e0U 
                                              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                  << 7U) 
                                                 | (0x60U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                       >> 0x19U)))) 
                                             | (0x1eU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 0xcU))))))
               : 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 0U;
    if ((1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result)) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else if ((2U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((0U != (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else if ((3U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_size))) {
        if ((0U != (7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 1U;
        }
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__access_allowed 
        = (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store)) 
            | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                        >> 1U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))) 
           & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte) 
               | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load)) 
              & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                          >> 4U)) & (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store)) 
                                      | ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                  >> 5U)) 
                                         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))) 
                                     & ((((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                   >> 3U)) 
                                          & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                         | (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                        & (((~ (IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__pte 
                                                        >> 3U))) 
                                            & (1U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))) 
                                           | (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__inst_addr_misaligned 
        = (((0x6fU == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                >> 5U))) | ((0x67U 
                                             == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U))) 
                                            | ((0x63U 
                                                == 
                                                (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U))) 
                                               | ((0x1063U 
                                                   == 
                                                   (0x707fU 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                       >> 5U))) 
                                                  | ((0x4063U 
                                                      == 
                                                      (0x707fU 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                          >> 5U))) 
                                                     | ((0x6063U 
                                                         == 
                                                         (0x707fU 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                             >> 5U))) 
                                                        | ((0x5063U 
                                                            == 
                                                            (0x707fU 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                                >> 5U))) 
                                                           | (0x7063U 
                                                              == 
                                                              (0x707fU 
                                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                                  >> 5U)))))))))) 
           & (0U != (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__consec_pc)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ls_misaligned) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
           & ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ld_addr_misaligned) 
                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__st_addr_misaligned))) 
              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_load) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__is_store))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__lsu_tlb_qvalid) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_trans_valid 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__trans_active) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dtlb_valid) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__hit)));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__79(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__79\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
            << 0xfU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                         << 0xcU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                      << 9U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  (2U 
                                                   | (1U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                         >> 0x12U)))
                                                   : 
                                                  (1U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                      >> 0xfU))) 
                                                 << 6U) 
                                                | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                      ? 
                                                     (2U 
                                                      | (1U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                            >> 0xcU)))
                                                      : 
                                                     (1U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                         >> 9U))) 
                                                    << 3U) 
                                                   | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                       ? 
                                                      (4U 
                                                       | (3U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                             >> 6U)))
                                                       : 
                                                      (3U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                          >> 3U))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__80(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__80\n"); );
    // Init
    VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0;
    VL_ZERO_W(70, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0);
    VlWide<16>/*511:0*/ __Vtemp_1;
    // Body
    __Vtemp_1[1U] = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                      ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                          << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                       >> 0xcU)) : 
                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                       << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                    >> 6U)));
    __Vtemp_1[2U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                      >> 0x18U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                         << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                     >> 0x12U))) << 6U) 
                     | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                  ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                      << 0x14U) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                   >> 0xcU))
                                  : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                      << 0x1aU) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                   >> 6U)))));
    __Vtemp_1[3U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                      >> 0x18U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                         << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                     >> 0x12U))) >> 0x1aU) 
                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                              << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x18U)) : 
                         ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                           << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                       >> 0x12U))) 
                        << 6U));
    __Vtemp_1[4U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                         >> 4U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                   >> 0x1eU))) << 0xcU) 
                     | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                           ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                               << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                         >> 0x18U))
                           : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                               << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                           >> 0x12U))) 
                         >> 0x1aU) | (0xfc0U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                                   << 8U) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                     >> 0x18U))
                                                  : 
                                                 ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                                   << 0xeU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                     >> 0x12U))) 
                                                << 6U))));
    __Vtemp_1[5U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                         >> 4U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                   >> 0x1eU))) >> 0x14U) 
                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                              << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                           >> 4U)) : 
                         ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                           << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     >> 0x1eU))) << 0xcU));
    __Vtemp_1[6U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                            << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U] 
                                         >> 6U)) : 
                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0U]) 
                      << 0x12U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                      ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                          << 0x1cU) 
                                         | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                            >> 4U))
                                      : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                          << 2U) | 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                          >> 0x1eU))) 
                                    >> 0x14U) | (0x3f000U 
                                                 & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                      ? 
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                      >> 4U)
                                                      : 
                                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                                       << 2U) 
                                                      | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                                         >> 0x1eU))) 
                                                    << 0xcU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xcU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                           << 0x1aU) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                             >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp_1[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = __Vtemp_1[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = __Vtemp_1[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = __Vtemp_1[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = __Vtemp_1[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = __Vtemp_1[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                  << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U] 
                               >> 6U)) : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0U]) 
            >> 0xeU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                              << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                                           >> 6U)) : 
                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[1U]) 
                        << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                  << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                              >> 0x12U)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             << 0x14U) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                               >> 0xcU))) 
            << 0x18U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                                             >> 6U))
                            : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[1U]) 
                          >> 0xeU) | (0xfc0000U & (
                                                   ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                     ? 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                                      << 0x1aU) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                                        >> 6U))
                                                     : 
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U]) 
                                                   << 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                  << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                              >> 0x12U)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             << 0x14U) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                               >> 0xcU))) 
            >> 8U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                            << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                        >> 0x12U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                         << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                      >> 0xcU))) << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                           >> 0x18U))) 
            << 0x1eU) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                            >> 0x12U))
                            : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                                << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             >> 0xcU))) 
                          >> 8U) | (0x3f000000U & (
                                                   ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                     ? 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                                      << 0xeU) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                                        >> 0x12U))
                                                     : 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                                      << 0x14U) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                                                        >> 0xcU))) 
                                                   << 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                           >> 0x18U))) 
            >> 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                            << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                                      >> 0x1eU)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                         << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                   >> 0x18U))) << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           >> 0x18U))) 
            >> 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xdU] 
                            << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                                      >> 0x1eU)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                         << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                   >> 0x18U))) << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = (0xfU & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                     ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xdU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                                   >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                                                  << 8U) 
                                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                                    >> 0x18U))) 
                   >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[4U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[2U] 
        = (0x3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U]);
    if ((0x8bU >= (0xffU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))))) {
        VL_ASSIGNSEL_WW(140,70,(0xffU & ((IData)(0x46U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0);
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__81(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__81\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o 
        = ((0xffffffe0U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
                              << 5U))) | ((0x10U & 
                                           (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
                                             << 4U) 
                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                               >> 1U))) 
                                          | ((0x7ffffff8U 
                                              & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                  >> 1U) 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                                    << 3U))) 
                                             | ((4U 
                                                 & (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                                                     << 2U) 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                       >> 2U))) 
                                                | ((0x3ffffffeU 
                                                    & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                        >> 2U) 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                                          << 1U))) 
                                                   | (1U 
                                                      & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                            >> 3U))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__82(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__82\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
            << 0xfU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                         << 0xcU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                      << 9U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                   ? 
                                                  (2U 
                                                   | (1U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                         >> 0x12U)))
                                                   : 
                                                  (1U 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                      >> 0xfU))) 
                                                 << 6U) 
                                                | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                      ? 
                                                     (2U 
                                                      | (1U 
                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                            >> 0xcU)))
                                                      : 
                                                     (1U 
                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                         >> 9U))) 
                                                    << 3U) 
                                                   | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                       ? 
                                                      (4U 
                                                       | (3U 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                             >> 6U)))
                                                       : 
                                                      (3U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__index_nodes 
                                                          >> 3U))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__83(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__83\n"); );
    // Init
    VlWide<3>/*69:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0;
    VL_ZERO_W(70, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0);
    VlWide<16>/*511:0*/ __Vtemp_1;
    // Body
    __Vtemp_1[1U] = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                      ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                          << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                       >> 0xcU)) : 
                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                       << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                    >> 6U)));
    __Vtemp_1[2U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                      >> 0x18U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                         << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                     >> 0x12U))) << 6U) 
                     | (0x3fU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                  ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                      << 0x14U) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                                   >> 0xcU))
                                  : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                                      << 0x1aU) | (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                                                   >> 6U)))));
    __Vtemp_1[3U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                            << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                      >> 0x18U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                         << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
                                     >> 0x12U))) >> 0x1aU) 
                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                              << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                        >> 0x18U)) : 
                         ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                           << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                       >> 0x12U))) 
                        << 6U));
    __Vtemp_1[4U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                         >> 4U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                   >> 0x1eU))) << 0xcU) 
                     | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                           ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                               << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                         >> 0x18U))
                           : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                               << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
                                           >> 0x12U))) 
                         >> 0x1aU) | (0xfc0U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                  ? 
                                                 ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                                   << 8U) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                                     >> 0x18U))
                                                  : 
                                                 ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
                                                   << 0xeU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
                                                     >> 0x12U))) 
                                                << 6U))));
    __Vtemp_1[5U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                            << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                         >> 4U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
                                   >> 0x1eU))) >> 0x14U) 
                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                              << 0x1cU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                           >> 4U)) : 
                         ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                           << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                     >> 0x1eU))) << 0xcU));
    __Vtemp_1[6U] = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                            << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U] 
                                         >> 6U)) : 
                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0U]) 
                      << 0x12U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                      ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                          << 0x1cU) 
                                         | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] 
                                            >> 4U))
                                      : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                          << 2U) | 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
                                          >> 0x1eU))) 
                                    >> 0x14U) | (0x3f000U 
                                                 & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__1__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                      ? 
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] 
                                                      >> 4U)
                                                      : 
                                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
                                                       << 2U) 
                                                      | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
                                                         >> 0x1eU))) 
                                                    << 0xcU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U] 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__0__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
                << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
                             >> 0xcU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
                                           << 0x1aU) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
                                             >> 6U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U] 
        = __Vtemp_1[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U] 
        = __Vtemp_1[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[3U] 
        = __Vtemp_1[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[4U] 
        = __Vtemp_1[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[5U] 
        = __Vtemp_1[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[6U] 
        = __Vtemp_1[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[7U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                  << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U] 
                               >> 6U)) : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0U]) 
            >> 0xeU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                          ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                              << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                                           >> 6U)) : 
                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[1U]) 
                        << 0x12U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[8U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                  << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                              >> 0x12U)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             << 0x14U) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                               >> 0xcU))) 
            << 0x18U) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                << 0x1aU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[3U] 
                                             >> 6U))
                            : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[1U]) 
                          >> 0xeU) | (0xfc0000U & (
                                                   ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)
                                                     ? 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                                      << 0x1aU) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                                        >> 6U))
                                                     : 
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[2U]) 
                                                   << 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[9U] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                  << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                              >> 0x12U)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             << 0x14U) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[4U] 
                                               >> 0xcU))) 
            >> 8U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                            << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                        >> 0x12U)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                         << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                      >> 0xcU))) << 0x18U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xaU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                           >> 0x18U))) 
            << 0x1eU) | ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                            ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                << 0xeU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                            >> 0x12U))
                            : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                                << 0x14U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[5U] 
                                             >> 0xcU))) 
                          >> 8U) | (0x3f000000U & (
                                                   ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)
                                                     ? 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                                      << 0xeU) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                                        >> 0x12U))
                                                     : 
                                                    ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[7U] 
                                                      << 0x14U) 
                                                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[6U] 
                                                        >> 0xcU))) 
                                                   << 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xbU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[8U] 
                                           >> 0x18U))) 
            >> 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                            << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                                      >> 0x1eU)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                         << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                   >> 0x18U))) << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xcU] 
        = ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
              ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                            >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                           << 8U) | 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[9U] 
                                           >> 0x18U))) 
            >> 2U) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                        ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xdU] 
                            << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                                      >> 0x1eU)) : 
                       ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                         << 8U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                   >> 0x18U))) << 0x1eU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xdU] 
        = (0xfU & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)
                     ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xdU] 
                         << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xcU] 
                                   >> 0x1eU)) : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xbU] 
                                                  << 8U) 
                                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT____Vcellinp__gen_rr_arb__DOT__i_arbiter__data_i[0xaU] 
                                                    >> 0x18U))) 
                   >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xeU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0xfU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_q[4U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[0U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[1U];
    testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0[2U] 
        = (0x3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__data_nodes[2U]);
    if ((0x8bU >= (0xffU & ((IData)(0x46U) * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))))) {
        VL_ASSIGNSEL_WW(140,70,(0xffU & ((IData)(0x46U) 
                                         * (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__wr_pointer_q)))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT__gen_isochronous_spill_register__DOT__mem_d, testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_spill_register_acc_demux_resp__DOT____Vlvbound_hd95a69bb__0);
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__84(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__84\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o 
        = ((0xffffffe0U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel) 
                              << 5U))) | ((0x10U & 
                                           (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__2__KET____DOT__sel)) 
                                             << 4U) 
                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                               >> 1U))) 
                                          | ((0x7ffffff8U 
                                              & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                  >> 1U) 
                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel) 
                                                    << 3U))) 
                                             | ((4U 
                                                 & (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__1__KET____DOT__sel)) 
                                                     << 2U) 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                       >> 2U))) 
                                                | ((0x3ffffffeU 
                                                    & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                        >> 2U) 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel) 
                                                          << 1U))) 
                                                   | (1U 
                                                      & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_levels__BRA__2__KET____DOT__gen_level__BRA__0__KET____DOT__sel)) 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gnt_nodes) 
                                                            >> 3U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_fill 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o) 
               >> 2U)) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__a_drain));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_drain 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__gen_dma__DOT__i_axi_dma_tc_snitch_fe__DOT__i_spill_register_dma_resp__DOT__spill_register_flushable_i__DOT__gen_spill_reg__DOT__b_full_q) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_stream_arbiter_offload__inp_ready_o) 
              >> 2U));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__85(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__85\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0x80U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
               << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
                          << 4U) | (((IData)((0U != 
                                              (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
                                     << 3U) | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x60U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                << 2U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0x18U 
                                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                   << 1U) 
                                                  | (IData)(
                                                            (0U 
                                                             != 
                                                             (6U 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__86(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__86\n"); );
    // Init
    IData/*31:0*/ __Vtemp_1;
    // Body
    __Vtemp_1 = ((((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                    ? 4U : 5U) << 0xfU) | ((((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                                              ? 2U : 3U) 
                                            << 0xcU) 
                                           | ((((1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                                                 ? 0U
                                                 : 1U) 
                                               << 9U) 
                                              | ((0x1c0U 
                                                  & (((0x20U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                       ? 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0xfU)
                                                       : 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0x12U)) 
                                                     << 6U)) 
                                                 | ((0x38U 
                                                     & (((8U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                          ? 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 9U)
                                                          : 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 0xcU)) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((2U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                           ? 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 3U)
                                                           : 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 6U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xe00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | __Vtemp_1);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__87(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__87\n"); );
    // Init
    IData/*31:0*/ __Vtemp_1;
    // Body
    __Vtemp_1 = ((((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                    ? 4U : 5U) << 0xfU) | ((((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                                              ? 2U : 3U) 
                                            << 0xcU) 
                                           | ((((1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                                                 ? 0U
                                                 : 1U) 
                                               << 9U) 
                                              | ((0x1c0U 
                                                  & (((0x20U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                       ? 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0xfU)
                                                       : 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0x12U)) 
                                                     << 6U)) 
                                                 | ((0x38U 
                                                     & (((8U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                          ? 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 9U)
                                                          : 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 0xcU)) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((2U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                           ? 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 3U)
                                                           : 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 6U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xe00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | __Vtemp_1);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__88(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__88\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0x80U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
               << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
                          << 4U) | (((IData)((0U != 
                                              (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
                                     << 3U) | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x60U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                << 2U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0x18U 
                                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                   << 1U) 
                                                  | (IData)(
                                                            (0U 
                                                             != 
                                                             (6U 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__89(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__89\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes 
        = ((0x80U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)) 
           | (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
               << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
                          << 4U) | (((IData)((0U != 
                                              (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp)))) 
                                     << 3U) | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x60U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                << 2U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0x18U 
                                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                   << 1U) 
                                                  | (IData)(
                                                            (0U 
                                                             != 
                                                             (6U 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__90(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__90\n"); );
    // Init
    IData/*31:0*/ __Vtemp_1;
    // Body
    __Vtemp_1 = ((((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                    ? 4U : 5U) << 0xfU) | ((((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                                              ? 2U : 3U) 
                                            << 0xcU) 
                                           | ((((1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__in_tmp))
                                                 ? 0U
                                                 : 1U) 
                                               << 9U) 
                                              | ((0x1c0U 
                                                  & (((0x20U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                       ? 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0xfU)
                                                       : 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0x12U)) 
                                                     << 6U)) 
                                                 | ((0x38U 
                                                     & (((8U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                          ? 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 9U)
                                                          : 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 0xcU)) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((2U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__sel_nodes))
                                                           ? 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 3U)
                                                           : 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 6U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes 
        = ((0xe00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_lower__DOT__gen_lzc__DOT__index_nodes) 
           | __Vtemp_1);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__91(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__91\n"); );
    // Init
    IData/*31:0*/ __Vtemp_1;
    // Body
    __Vtemp_1 = ((((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                    ? 4U : 5U) << 0xfU) | ((((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                                              ? 2U : 3U) 
                                            << 0xcU) 
                                           | ((((1U 
                                                 & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp))
                                                 ? 0U
                                                 : 1U) 
                                               << 9U) 
                                              | ((0x1c0U 
                                                  & (((0x20U 
                                                       & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                       ? 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0xfU)
                                                       : 
                                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                       >> 0x12U)) 
                                                     << 6U)) 
                                                 | ((0x38U 
                                                     & (((8U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                          ? 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 9U)
                                                          : 
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                          >> 0xcU)) 
                                                        << 3U)) 
                                                    | (7U 
                                                       & ((2U 
                                                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))
                                                           ? 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 3U)
                                                           : 
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
                                                           >> 6U))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes 
        = ((0xe00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__index_nodes) 
           | __Vtemp_1);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__92(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__92\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes 
        = ((0x80U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)) 
           | (((IData)((0U != (0x30U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
               << 5U) | (((IData)((0U != (0xcU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
                          << 4U) | (((IData)((0U != 
                                              (3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__in_tmp)))) 
                                     << 3U) | (((IData)(
                                                        (0U 
                                                         != 
                                                         (0x60U 
                                                          & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                << 2U) 
                                               | (((IData)(
                                                           (0U 
                                                            != 
                                                            (0x18U 
                                                             & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes)))) 
                                                   << 1U) 
                                                  | (IData)(
                                                            (0U 
                                                             != 
                                                             (6U 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_stream_arbiter_offload__DOT__i_arb__DOT__gen_rr_arb__DOT__i_arbiter__DOT__gen_arbiter__DOT__gen_int_rr__DOT__gen_fair_arb__DOT__i_lzc_upper__DOT__gen_lzc__DOT__sel_nodes))))))))));
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__93(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__93\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en) {
        if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q) 
              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                            >> 0x1eU))) == (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                            >> 0x1eU))) {
            if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U])) {
                if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                            >> 0x1fU)) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                            ? ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                ? ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                    ? ((0x8000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                        ? 0U : ((0x4000000U 
                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                 ? 0U
                                                 : 
                                                ((0x2000000U 
                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                  ? 0U
                                                  : 
                                                 ((0x1000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                   ? 0U
                                                   : 
                                                  ((0x800000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                    ? 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0x20000U
                                                     : 0U)
                                                    : 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0x10000000U
                                                     : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q)))))))
                                    : ((0x8000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                        ? 0U : ((0x4000000U 
                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                 ? 0U
                                                 : 
                                                ((0x2000000U 
                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                  ? 0U
                                                  : 
                                                 ((0x1000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                   ? 0U
                                                   : 
                                                  ((0x800000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                    ? 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0U
                                                     : (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q 
                                                                >> 0x20U)))
                                                    : 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0U
                                                     : (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q 
                                                                >> 0x20U)))))))))
                                : ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                    ? 0U : ((0x8000000U 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                             ? 0U : 
                                            ((0x4000000U 
                                              & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                              ? 0U : 
                                             ((0x2000000U 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                               ? 0U
                                               : ((0x1000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                   ? 0U
                                                   : 
                                                  ((0x800000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                    ? 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0U
                                                     : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q))
                                                    : 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0U
                                                     : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q)))))))))
                            : 0U);
                } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U])) {
                if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                     >> 0x1fU)) {
                    if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x4000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x2000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x1000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    if ((0x800000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                    } else if ((0x400000U 
                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                    }
                                } else if ((0x800000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    if ((0x400000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
                                    }
                                } else {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                }
                            } else {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0x8000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                        ? ((0x4000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                            ? ((0x2000000U 
                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                ? 0U
                                                : (
                                                   (0x1000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                    ? 0U
                                                    : 
                                                   ((0x800000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 
                                                    ((0x400000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                      ? 0U
                                                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q)
                                                     : 
                                                    ((0x400000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                      ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_q
                                                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q))))
                                            : 0U) : 0U);
                            }
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    }
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                        >> 0x1fU)) {
                if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                            } else if ((0x400000U & 
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                            } else {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffff7ffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x800U & 
                                          ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq) 
                                           << 8U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xffffff7fU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x80U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq) 
                                                   << 5U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffff7U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq) 
                                                << 2U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfff7ffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x80000U 
                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq) 
                                             << 0x13U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffdffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q) 
                                          << 9U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xffffffdfU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q) 
                                          << 5U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffffdU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q) 
                                          << 1U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffdffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q) 
                                          << 0x11U));
                            }
                        } else if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 0x16U)))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q;
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0x7fffffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q) 
                                          << 0x1fU));
                            }
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q)
                                    : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q));
                        }
                    } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_q 
                                   << 2U);
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x800U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
                                                << 0xbU)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x80U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
                                               << 7U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q) 
                                            << 3U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x80000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
                                                  << 0x13U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x200U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
                                                << 8U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
                                               << 4U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x20000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
                                                  << 0x10U)));
                        }
                    } else if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0x40001101U;
                    } else {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus = 0U;
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception)))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
                                = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 0xbU));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 8U));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 3U));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 7U));
                        }
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xffffe7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q) 
                                  << 0xbU));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q) 
                                  << 8U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q) 
                                  << 3U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q) 
                                  << 7U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus;
                    }
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                            ? 0U : ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                     ? 0U : ((0x4000000U 
                                              & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                              ? 0U : 
                                             ((0x2000000U 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                               ? 0U
                                               : ((0x1000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                   ? 0U
                                                   : 
                                                  ((0x800000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                    ? 0U
                                                    : 
                                                   ((0x400000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                                     ? 0U
                                                     : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q)))))));
                } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                         >> 0x17U)))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                            = ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])
                                ? (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q 
                                           >> 0x20U))
                                : (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q 
                                           >> 0x20U)));
                    }
                } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    }
                } else if ((0x800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x400000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus = 0U;
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus 
                        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus) 
                           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q) 
                              << 8U));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus;
                    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception)))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
                            = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus 
                                     >> 8U));
                    }
                }
            } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x1000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                 >> 0x17U)))) {
                if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                              >> 0x16U)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d = 0U;
        }
        if ((0x10200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                              << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d = 0U;
        }
        if ((0x30200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                              << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d = 0U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass = 0U;
    if ((1U & (~ ((((((((0x33U == (0xfe00707fU & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                     >> 2U)))) 
                        | (0x13U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U)))) 
                       | (0x40000033U == (0xfe00707fU 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                              << 0x1eU) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U))))) 
                      | (0x4033U == (0xfe00707fU & 
                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                       << 0x1eU) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                       >> 2U))))) | 
                     (0x4013U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                             >> 2U)))) 
                    | (0x6033U == (0xfe00707fU & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                   << 0x1eU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                     >> 2U))))) 
                   | (0x6013U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                             >> 2U)))) 
                  | (0x7033U == (0xfe00707fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                 << 0x1eU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))))))) {
        if ((1U & (~ ((((((((0x7013U == (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U))) 
                            | (0x2033U == (0xfe00707fU 
                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                               << 0x1eU) 
                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                 >> 2U))))) 
                           | (0x2013U == (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) 
                          | (0x3033U == (0xfe00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                             << 0x1eU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U))))) 
                         | (0x3013U == (0x707fU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                        | (0x1033U == (0xfe00707fU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                           << 0x1eU) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                             >> 2U))))) 
                       | (0x5033U == (0xfe00707fU & 
                                      ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                        << 0x1eU) | 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                        >> 2U))))) 
                      | (0x40005033U == (0xfe00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                             << 0x1eU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U)))))))) {
            if (((((((((0x1013U == (0xfc00707fU & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                      >> 2U)))) 
                       | (0x5013U == (0xfc00707fU & 
                                      ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                        << 0x1eU) | 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                        >> 2U))))) 
                      | (0x40005013U == (0xfc00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                             << 0x1eU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U))))) 
                     | (0x37U == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) 
                    | (0x17U == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U)))) 
                   | (0x6fU == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                         >> 2U)))) 
                  | (0x67U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U)))) 
                 | (0x63U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                         >> 2U))))) {
                if ((0x1013U != (0xfc00707fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                 << 0x1eU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U))))) {
                    if ((0x5013U != (0xfc00707fU & 
                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                       << 0x1eU) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                       >> 2U))))) {
                        if ((0x40005013U != (0xfc00707fU 
                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                 << 0x1eU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U))))) {
                            if ((0x37U == (0x7fU & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                            >> 2U)))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = (0xfffff000U 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                           << 0x1eU) 
                                          | (0x3ffff000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U))));
                            }
                        }
                    }
                }
            } else if ((1U & (~ ((((((((0x1063U == 
                                        (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U))) 
                                       | (0x4063U == 
                                          (0x707fU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                              >> 2U)))) 
                                      | (0x6063U == 
                                         (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) 
                                     | (0x5063U == 
                                        (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U)))) 
                                    | (0x7063U == (0x707fU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                      >> 2U)))) 
                                   | (0x23U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                                  | (0x1023U == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U)))) 
                                 | (0x2023U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U))))))) {
                if (((((((((3U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                              >> 2U))) 
                           | (0x1003U == (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) 
                          | (0x2003U == (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U)))) 
                         | (0x4003U == (0x707fU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                        | (0x5003U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 2U)))) 
                       | (0x1073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                 >> 2U)))) 
                      | (0x5073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U)))) 
                     | (0x2073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U))))) {
                    if ((3U != (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) {
                        if ((0x1003U != (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                          >> 2U)))) {
                            if ((0x2003U != (0x707fU 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U)))) {
                                if ((0x4003U != (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U)))) {
                                    if ((0x5003U != 
                                         (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                           >> 2U)))) {
                                        if ((0x1073U 
                                             == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                            }
                                        } else if (
                                                   (0x5073U 
                                                    == 
                                                    (0x707fU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                        >> 2U)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                            }
                                        } else if (
                                                   (1U 
                                                    & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if (((((((((0x6073U == (0x707fU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 2U))) 
                                  | (0x3073U == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U)))) 
                                 | (0x7073U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                                | (0x73U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                              << 0x1eU) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U)))) 
                               | (0x100073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                 << 0x1eU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                              | (0x10200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                  << 0x1eU) 
                                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 2U)))) 
                             | (0x30200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                 << 0x1eU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                   >> 2U)))) 
                            | (0x7b200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                << 0x1eU) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 2U))))) {
                    if ((0x6073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                >> 2U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                            if ((0x7c0U != (0xfffU 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                << 0xaU) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 0x16U))))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                            }
                        }
                    } else if ((0x3073U == (0x707fU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                        }
                    } else if ((0x7073U == (0x707fU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                               >> 2U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__0)))) {
                            if ((0x7c0U != (0xfffU 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                << 0xaU) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 0x16U))))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb 
        = ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
            ? ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                ? 0U : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                         ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                             ? 0U : VL_SHIFTR_III(32,32,32, 
                                                  ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                    << 0x1eU) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                      >> 2U)), 0x14U))
                         : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                             ? 0U : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue)))
            : ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                ? ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q
                        : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm)
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm
                        : 0U)) : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                   ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                       ? 0U : VL_EXTENDS_II(32,12, 
                                                            (0xfffU 
                                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                                 << 0xaU) 
                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                                   >> 0x16U)))))
                                   : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                       ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1105a463__0
                                       : 0U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
        = (0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, 
                                           (((QData)((IData)(
                                                             ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa 
                                                               >> 0x1fU) 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_arithmetic)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa))), 
                                           (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                        = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
                }
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                    = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                                          ? (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))
                                          : (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
            }
        } else if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                    = (0x1ffffffffULL & (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
            }
        }
    } else if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op) 
                         >> 2U)))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                                      ? (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)))
                                      : (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                = (0x1ffffffffULL & (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
        = (0x1ffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opa 
                             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext) 
            << 0x1fU) | ((0x40000000U & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                  >> 1U)) 
                                         << 0x1eU)) 
                         | ((0x20000000U & ((IData)(
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                     >> 2U)) 
                                            << 0x1dU)) 
                            | ((0x10000000U & ((IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                        >> 3U)) 
                                               << 0x1cU)) 
                               | ((0x8000000U & ((IData)(
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                          >> 4U)) 
                                                 << 0x1bU)) 
                                  | ((0x4000000U & 
                                      ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                >> 5U)) 
                                       << 0x1aU)) | 
                                     ((0x2000000U & 
                                       ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                 >> 6U)) 
                                        << 0x19U)) 
                                      | ((0x1000000U 
                                          & ((IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                      >> 7U)) 
                                             << 0x18U)) 
                                         | ((0x800000U 
                                             & ((IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                         >> 8U)) 
                                                << 0x17U)) 
                                            | ((0x400000U 
                                                & ((IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                            >> 9U)) 
                                                   << 0x16U)) 
                                               | ((0x200000U 
                                                   & ((IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                               >> 0xaU)) 
                                                      << 0x15U)) 
                                                  | ((0x100000U 
                                                      & ((IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                  >> 0xbU)) 
                                                         << 0x14U)) 
                                                     | ((0x80000U 
                                                         & ((IData)(
                                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                     >> 0xcU)) 
                                                            << 0x13U)) 
                                                        | ((0x40000U 
                                                            & ((IData)(
                                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                        >> 0xdU)) 
                                                               << 0x12U)) 
                                                           | ((0x20000U 
                                                               & ((IData)(
                                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                           >> 0xeU)) 
                                                                  << 0x11U)) 
                                                              | ((0x10000U 
                                                                  & ((IData)(
                                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                              >> 0xfU)) 
                                                                     << 0x10U)) 
                                                                 | ((0x8000U 
                                                                     & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x10U)) 
                                                                        << 0xfU)) 
                                                                    | ((0x4000U 
                                                                        & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x11U)) 
                                                                           << 0xeU)) 
                                                                       | ((0x2000U 
                                                                           & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x12U)) 
                                                                              << 0xdU)) 
                                                                          | ((0x1000U 
                                                                              & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x13U)) 
                                                                                << 0xcU)) 
                                                                             | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x14U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x15U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x16U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x17U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x18U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x19U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1aU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1bU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1cU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1dU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1eU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1fU))))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result);
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa
                        : (1U & (~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                            >> 0x20U)))))
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (1U & (~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                            >> 0x20U))))
                        : (0U != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result)))
                : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (1U & (~ (IData)((0U != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result))))
                        : ((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa) 
                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)
                        : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                           | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
    } else if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                       ^ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)
                    : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext))
                : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext)
                    : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result));
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? (1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                 >> 0x20U))) : (1U 
                                                & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                                           >> 0x20U))));
    } else if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o) 
         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[2U] 
            >> 0x17U))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d 
            = ((0x1ffffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
                             >> 0xbU)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0U] 
                                                >> 1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q)))) {
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
             & (0x100073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                               << 0x1eU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                            >> 2U))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0x40U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        } else if ((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__irq))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0xc0U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q 
                       >> 2U))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0x100U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en) {
        if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q) 
              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                  << 2U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                            >> 0x1eU))) == (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                            >> 0x1eU))) {
            if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                          >> 1U)))) {
                if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U])) {
                    if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                         >> 0x1fU)) {
                        if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                            if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                if ((0x10000000U & 
                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                    if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                  >> 0x1bU)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                    >> 0x1aU)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                     >> 0x19U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                         >> 0x18U)))) {
                                                    if (
                                                        (0x800000U 
                                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                                        if (
                                                            (0x400000U 
                                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d 
                                                                = 
                                                                (1U 
                                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result);
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                              >> 0x1cU)))) {
                                    if ((0x8000000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                        if ((0x4000000U 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                     >> 0x19U)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                         >> 0x18U)))) {
                                                    if (
                                                        (0x800000U 
                                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U])) {
                                                        if (
                                                            (1U 
                                                             & (~ 
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                                 >> 0x16U)))) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d 
                                                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
                                                        }
                                                    }
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                             >> 0x17U)))) {
                                                        if (
                                                            (1U 
                                                             & (~ 
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[5U] 
                                                                 >> 0x16U)))) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                                                                = 
                                                                ((0xffff7fffU 
                                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d) 
                                                                 | (0x8000U 
                                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result));
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                                                                = 
                                                                ((0xfffffffbU 
                                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d) 
                                                                 | (4U 
                                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result));
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0x40000000U | (0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffc1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffffe7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (3U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__94(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__94\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en) {
        if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q) 
              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                  << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                               >> 1U))) == (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                  >> 1U)))) {
            if ((0x10U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                if ((8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])
                            ? ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])
                                ? ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])
                                    ? 0U : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                             >> 0x1fU)
                                             ? 0U : 
                                            ((0x40000000U 
                                              & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                              ? 0U : 
                                             ((0x20000000U 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                               ? ((0x10000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                   ? 0U
                                                   : 
                                                  ((0x8000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 
                                                   ((0x4000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : 
                                                    ((0x2000000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                      ? 0U
                                                      : 1U))
                                                    : 0U))
                                               : 0U))))
                                : 0U) : 0U);
                } else if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])
                            ? ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])
                                ? ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                    >> 0x1fU) ? ((0x40000000U 
                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                  ? 0U
                                                  : 
                                                 ((0x20000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                   ? 0U
                                                   : 
                                                  ((0x10000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 0U
                                                    : 
                                                   ((0x8000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : 
                                                    ((0x4000000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                      ? 
                                                     ((0x2000000U 
                                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                       ? 0x20001U
                                                       : 0U)
                                                      : 
                                                     ((0x2000000U 
                                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                       ? 0x10000000U
                                                       : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mseg_q)))))))
                                    : ((0x40000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                        ? 0U : ((0x20000000U 
                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                 ? 0U
                                                 : 
                                                ((0x10000000U 
                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                  ? 0U
                                                  : 
                                                 ((0x8000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                   ? 0U
                                                   : 
                                                  ((0x4000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 
                                                   ((0x2000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q 
                                                                >> 0x20U)))
                                                    : 
                                                   ((0x2000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : (IData)(
                                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q 
                                                                >> 0x20U)))))))))
                                : ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                    >> 0x1fU) ? 0U : 
                                   ((0x40000000U & 
                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                     ? 0U : ((0x20000000U 
                                              & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                              ? 0U : 
                                             ((0x10000000U 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                               ? 0U
                                               : ((0x8000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                   ? 0U
                                                   : 
                                                  ((0x4000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 
                                                   ((0x2000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__instret_q))
                                                    : 
                                                   ((0x2000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cycle_q)))))))))
                            : 0U);
                } else if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                            >> 0x1fU)) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                        if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                            if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                 >> 0x1fU)) {
                                if ((0x40000000U & 
                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x20000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x10000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                } else if ((0x8000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                    if ((0x4000000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                    } else if ((0x2000000U 
                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                    }
                                } else if ((0x4000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                    if ((0x2000000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
                                    }
                                } else {
                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                                }
                            } else {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0x40000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                        ? ((0x20000000U 
                                            & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                            ? ((0x10000000U 
                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                ? 0U
                                                : (
                                                   (0x8000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 0U
                                                    : 
                                                   ((0x4000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 
                                                    ((0x2000000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                      ? 0U
                                                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q)
                                                     : 
                                                    ((0x2000000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                      ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dpc_q
                                                      : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q))))
                                            : 0U) : 0U);
                            }
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    }
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                >> 0x1fU)) {
                        if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                            } else if ((0x2000000U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                            } else {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffff7ffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x800U & 
                                          ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq) 
                                           << 8U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xffffff7fU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x80U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq) 
                                                   << 5U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffff7U 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq) 
                                                << 2U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfff7ffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | (0x80000U 
                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq) 
                                             << 0x13U)));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffdffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__seip_q) 
                                          << 9U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xffffffdfU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__stip_q) 
                                          << 5U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffffffdU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ssip_q) 
                                          << 1U));
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0xfffdffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scip_q) 
                                          << 0x11U));
                            }
                        } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 0x19U)))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_q;
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                    = ((0x7fffffffU 
                                        & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                       | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cause_irq_q) 
                                          << 0x1fU));
                            }
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q)
                                    : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q));
                        }
                    } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tvec_q 
                                   << 2U);
                        } else {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x800U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
                                                << 0xbU)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x80U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
                                               << 7U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q) 
                                            << 3U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfff7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x80000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
                                                  << 0x13U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x200U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__eie_q) 
                                                << 8U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__tie_q) 
                                               << 4U)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__sie_q)));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                                = ((0xfffdffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue) 
                                   | (0x20000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__cie_q) 
                                                  << 0x10U)));
                        }
                    } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0x40801101U;
                    } else {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus = 0U;
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception)))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
                                = (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 0xbU));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 8U));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 3U));
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
                                = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus_d 
                                         >> 7U));
                        }
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xffffe7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_q) 
                                  << 0xbU));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q) 
                                  << 8U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q) 
                                  << 3U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus 
                            = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus) 
                               | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q) 
                                  << 7U));
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk1__DOT__mstatus;
                    }
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            } else if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                            >> 0x1fU) ? 0U : ((0x40000000U 
                                               & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                               ? 0U
                                               : ((0x20000000U 
                                                   & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                   ? 0U
                                                   : 
                                                  ((0x10000000U 
                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                    ? 0U
                                                    : 
                                                   ((0x8000000U 
                                                     & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                     ? 0U
                                                     : 
                                                    ((0x4000000U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                      ? 0U
                                                      : 
                                                     ((0x2000000U 
                                                       & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                                       ? 0U
                                                       : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__satp_q)))))));
                } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                            >> 0x1fU)) {
                    if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                        }
                    } else if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                         >> 0x1aU)))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                            = ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])
                                ? (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__epc_q 
                                           >> 0x20U))
                                : (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__scratch_q 
                                           >> 0x20U)));
                    }
                } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                    }
                } else if ((0x4000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else if ((0x2000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                } else {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus = 0U;
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus 
                        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus) 
                           | ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_q) 
                              << 8U));
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue 
                        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus;
                    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception)))) {
                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d 
                            = (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__unnamedblk2__DOT__mstatus 
                                     >> 8U));
                    }
                }
            } else if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                        >> 0x1fU)) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x40000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x20000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x10000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((0x8000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
            } else if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                 >> 0x1aU)))) {
                if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                              >> 0x19U)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue = 0U;
                }
            }
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) {
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__exception) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d = 0U;
        }
        if ((0x10200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                              << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__spp_d = 0U;
        }
        if ((0x30200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                              << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__ie_d 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pie_d = 1U;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__mpp_d = 0U;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass = 0U;
    if ((1U & (~ ((((((((0x33U == (0xfe00707fU & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                   << 0x1bU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                     >> 5U)))) 
                        | (0x13U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U)))) 
                       | (0x40000033U == (0xfe00707fU 
                                          & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                              << 0x1bU) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U))))) 
                      | (0x4033U == (0xfe00707fU & 
                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                       << 0x1bU) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                       >> 5U))))) | 
                     (0x4013U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                             >> 5U)))) 
                    | (0x6033U == (0xfe00707fU & ((
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                   << 0x1bU) 
                                                  | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                     >> 5U))))) 
                   | (0x6013U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                             >> 5U)))) 
                  | (0x7033U == (0xfe00707fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                 << 0x1bU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))))))) {
        if ((1U & (~ ((((((((0x7013U == (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U))) 
                            | (0x2033U == (0xfe00707fU 
                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                               << 0x1bU) 
                                              | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                 >> 5U))))) 
                           | (0x2013U == (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) 
                          | (0x3033U == (0xfe00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                             << 0x1bU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U))))) 
                         | (0x3013U == (0x707fU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                        | (0x1033U == (0xfe00707fU 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                           << 0x1bU) 
                                          | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                             >> 5U))))) 
                       | (0x5033U == (0xfe00707fU & 
                                      ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                        << 0x1bU) | 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                        >> 5U))))) 
                      | (0x40005033U == (0xfe00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                             << 0x1bU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U)))))))) {
            if (((((((((0x1013U == (0xfc00707fU & (
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                    << 0x1bU) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                      >> 5U)))) 
                       | (0x5013U == (0xfc00707fU & 
                                      ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                        << 0x1bU) | 
                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                        >> 5U))))) 
                      | (0x40005013U == (0xfc00707fU 
                                         & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                             << 0x1bU) 
                                            | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U))))) 
                     | (0x37U == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) 
                    | (0x17U == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U)))) 
                   | (0x6fU == (0x7fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                         >> 5U)))) 
                  | (0x67U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U)))) 
                 | (0x63U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                         >> 5U))))) {
                if ((0x1013U != (0xfc00707fU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                 << 0x1bU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U))))) {
                    if ((0x5013U != (0xfc00707fU & 
                                     ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                       << 0x1bU) | 
                                      (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                       >> 5U))))) {
                        if ((0x40005013U != (0xfc00707fU 
                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                 << 0x1bU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U))))) {
                            if ((0x37U == (0x7fU & 
                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                            >> 5U)))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = (0xfffff000U 
                                       & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                           << 0x1bU) 
                                          | (0x7fff000U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U))));
                            }
                        }
                    }
                }
            } else if ((1U & (~ ((((((((0x1063U == 
                                        (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U))) 
                                       | (0x4063U == 
                                          (0x707fU 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                              >> 5U)))) 
                                      | (0x6063U == 
                                         (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) 
                                     | (0x5063U == 
                                        (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U)))) 
                                    | (0x7063U == (0x707fU 
                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                      >> 5U)))) 
                                   | (0x23U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                                  | (0x1023U == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U)))) 
                                 | (0x2023U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U))))))) {
                if (((((((((3U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                              >> 5U))) 
                           | (0x1003U == (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) 
                          | (0x2003U == (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U)))) 
                         | (0x4003U == (0x707fU & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                        | (0x5003U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 5U)))) 
                       | (0x1073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                 >> 5U)))) 
                      | (0x5073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U)))) 
                     | (0x2073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U))))) {
                    if ((3U != (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) {
                        if ((0x1003U != (0x707fU & 
                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                          >> 5U)))) {
                            if ((0x2003U != (0x707fU 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U)))) {
                                if ((0x4003U != (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U)))) {
                                    if ((0x5003U != 
                                         (0x707fU & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                           >> 5U)))) {
                                        if ((0x1073U 
                                             == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                            }
                                        } else if (
                                                   (0x5073U 
                                                    == 
                                                    (0x707fU 
                                                     & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                        >> 5U)))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                            }
                                        } else if (
                                                   (1U 
                                                    & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if (((((((((0x6073U == (0x707fU 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 5U))) 
                                  | (0x3073U == (0x707fU 
                                                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U)))) 
                                 | (0x7073U == (0x707fU 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                                | (0x73U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                              << 0x1bU) 
                                             | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U)))) 
                               | (0x100073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                 << 0x1bU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                              | (0x10200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                  << 0x1bU) 
                                                 | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 5U)))) 
                             | (0x30200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                 << 0x1bU) 
                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                   >> 5U)))) 
                            | (0x7b200073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                << 0x1bU) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 5U))))) {
                    if ((0x6073U == (0x707fU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                >> 5U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                            if ((0x7c0U != (0xfffU 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                << 7U) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 0x19U))))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                            }
                        }
                    } else if ((0x3073U == (0x707fU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                        }
                    } else if ((0x7073U == (0x707fU 
                                            & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                               >> 5U)))) {
                        if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1fc24551__6)))) {
                            if ((0x7c0U != (0xfffU 
                                            & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                << 7U) 
                                               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 0x19U))))) {
                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__rd_bypass 
                                    = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue;
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb 
        = ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
            ? ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                ? 0U : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                         ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                             ? 0U : VL_SHIFTR_III(32,32,32, 
                                                  ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                    << 0x1bU) 
                                                   | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                      >> 5U)), 0x14U))
                         : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                             ? 0U : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_rvalue)))
            : ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                ? ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__pc_q
                        : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm)
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__simm
                        : 0U)) : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                   ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                       ? 0U : VL_EXTENDS_II(32,12, 
                                                            (0xfffU 
                                                             & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                                 << 7U) 
                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                                   >> 0x19U)))))
                                   : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb_select))
                                       ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____VdfgExtracted_h1105a463__1
                                       : 0U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
        = (0x1ffffffffULL & VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
        = (0x1ffffffffULL & VL_SHIFTRS_QQI(33,33,5, 
                                           (((QData)((IData)(
                                                             ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa 
                                                               >> 0x1fU) 
                                                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_arithmetic)))) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_opa))), 
                                           (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
                if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op)))) {
                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                        = (0x1ffffffffULL & (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
                }
            } else {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                    = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                                          ? (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))
                                          : (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
            }
        } else if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                    = (0x1ffffffffULL & (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
            }
        }
    } else if ((1U & (~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op) 
                         >> 2U)))) {
        if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                = (0x1ffffffffULL & ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                                      ? (- (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)))
                                      : (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
        } else if ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb 
                = (0x1ffffffffULL & (- VL_EXTENDS_QI(33,32, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)));
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
        = (0x1ffffffffULL & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opa 
                             + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_opb));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext) 
            << 0x1fU) | ((0x40000000U & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                  >> 1U)) 
                                         << 0x1eU)) 
                         | ((0x20000000U & ((IData)(
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                     >> 2U)) 
                                            << 0x1dU)) 
                            | ((0x10000000U & ((IData)(
                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                        >> 3U)) 
                                               << 0x1cU)) 
                               | ((0x8000000U & ((IData)(
                                                         (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                          >> 4U)) 
                                                 << 0x1bU)) 
                                  | ((0x4000000U & 
                                      ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                >> 5U)) 
                                       << 0x1aU)) | 
                                     ((0x2000000U & 
                                       ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                 >> 6U)) 
                                        << 0x19U)) 
                                      | ((0x1000000U 
                                          & ((IData)(
                                                     (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                      >> 7U)) 
                                             << 0x18U)) 
                                         | ((0x800000U 
                                             & ((IData)(
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                         >> 8U)) 
                                                << 0x17U)) 
                                            | ((0x400000U 
                                                & ((IData)(
                                                           (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                            >> 9U)) 
                                                   << 0x16U)) 
                                               | ((0x200000U 
                                                   & ((IData)(
                                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                               >> 0xaU)) 
                                                      << 0x15U)) 
                                                  | ((0x100000U 
                                                      & ((IData)(
                                                                 (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                  >> 0xbU)) 
                                                         << 0x14U)) 
                                                     | ((0x80000U 
                                                         & ((IData)(
                                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                     >> 0xcU)) 
                                                            << 0x13U)) 
                                                        | ((0x40000U 
                                                            & ((IData)(
                                                                       (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                        >> 0xdU)) 
                                                               << 0x12U)) 
                                                           | ((0x20000U 
                                                               & ((IData)(
                                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                           >> 0xeU)) 
                                                                  << 0x11U)) 
                                                              | ((0x10000U 
                                                                  & ((IData)(
                                                                             (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                              >> 0xfU)) 
                                                                     << 0x10U)) 
                                                                 | ((0x8000U 
                                                                     & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x10U)) 
                                                                        << 0xfU)) 
                                                                    | ((0x4000U 
                                                                        & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x11U)) 
                                                                           << 0xeU)) 
                                                                       | ((0x2000U 
                                                                           & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x12U)) 
                                                                              << 0xdU)) 
                                                                          | ((0x1000U 
                                                                              & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x13U)) 
                                                                                << 0xcU)) 
                                                                             | ((0x800U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x14U)) 
                                                                                << 0xbU)) 
                                                                                | ((0x400U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x15U)) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x16U)) 
                                                                                << 9U)) 
                                                                                | ((0x100U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x17U)) 
                                                                                << 8U)) 
                                                                                | ((0x80U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x18U)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x19U)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1aU)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1bU)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1cU)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1dU)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1eU)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (IData)(
                                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext 
                                                                                >> 0x1fU))))))))))))))))))))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
        = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result);
    if ((8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa
                        : (1U & (~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                            >> 0x20U)))))
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (1U & (~ (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                            >> 0x20U))))
                        : (0U != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result)))
                : ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (1U & (~ (IData)((0U != vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result))))
                        : ((~ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa) 
                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))
                    : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                        ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                           & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)
                        : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                           | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb))));
    } else if ((4U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opa 
                       ^ vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__opb)
                    : (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext))
                : ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                    ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_right_result_ext)
                    : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__shift_left_result));
    } else if ((2U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = ((1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op))
                ? (1U & (IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                 >> 0x20U))) : (1U 
                                                & (IData)(
                                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result 
                                                           >> 0x20U))));
    } else if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_op)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
            = (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__adder_result);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT____Vcellout__gen_dtlb__DOT__i_snitch_l0_tlb_data__valid_o) 
         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[8U] 
            >> 0x1aU))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__gen_dtlb__DOT__i_snitch_l0_tlb_data__DOT__tag_d 
            = ((0x1ffffeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result 
                             >> 0xbU)) | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[6U] 
                                                >> 4U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_q;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q;
    if ((1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__debug_q)))) {
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
             & (0x100073U == ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                               << 0x1bU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                            >> 5U))))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0x40U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        } else if ((0x10U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__irq))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0xc0U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        } else if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__valid_instr) 
                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_q 
                       >> 2U))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                = (0x100U | (0xfffffe3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
        }
    }
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__csr_en) {
        if ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__priv_lvl_q) 
              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                  << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                               >> 1U))) == (3U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                                                  >> 1U)))) {
            if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU] 
                          >> 4U)))) {
                if ((8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                    if ((4U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                        if ((2U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                            if ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xcU])) {
                                if ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                     >> 0x1fU)) {
                                    if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                  >> 0x1eU)))) {
                                        if ((1U & (~ 
                                                   (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                    >> 0x1dU)))) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                     >> 0x1cU)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                         >> 0x1bU)))) {
                                                    if (
                                                        (0x4000000U 
                                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                                        if (
                                                            (0x2000000U 
                                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__snax_csr_barr_en_d 
                                                                = 
                                                                (1U 
                                                                 & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result);
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                                if ((1U & (~ (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                              >> 0x1fU)))) {
                                    if ((0x40000000U 
                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                        if ((0x20000000U 
                                             & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                            if ((1U 
                                                 & (~ 
                                                    (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                     >> 0x1cU)))) {
                                                if (
                                                    (1U 
                                                     & (~ 
                                                        (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                         >> 0x1bU)))) {
                                                    if (
                                                        (0x4000000U 
                                                         & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU])) {
                                                        if (
                                                            (1U 
                                                             & (~ 
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                                 >> 0x19U)))) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dscratch_d 
                                                                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result;
                                                        }
                                                    }
                                                    if (
                                                        (1U 
                                                         & (~ 
                                                            (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                             >> 0x1aU)))) {
                                                        if (
                                                            (1U 
                                                             & (~ 
                                                                (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_hive__BRA__0__KET____DOT__i_snitch_hive__hive_rsp_o[0xbU] 
                                                                 >> 0x19U)))) {
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                                                                = 
                                                                ((0xffff7fffU 
                                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d) 
                                                                 | (0x8000U 
                                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result));
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
                                                                = 
                                                                ((0xfffffffbU 
                                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d) 
                                                                 | (4U 
                                                                    & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__alu_result));
                                                        }
                                                    }
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0x40000000U | (0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffc1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (0xffffffe7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d 
        = (3U | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_snitch__DOT__dcsr_d);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__95(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__95\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
        = (((QData)((IData)((((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q) 
                                & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit))) 
                               & (~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch))))) 
                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot)) 
                             & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q))))) 
            << 0x30U) | (0xffffffffffe0ULL & (((1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes))
                                                ? (
                                                   (0x1fffffffffffe0ULL 
                                                    & (VL_SHIFTR_QQI(48,48,32, 
                                                                     (0xffffffffffffULL 
                                                                      & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[1U])) 
                                                                          << 0x20U) 
                                                                         | (QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[0U])))), 5U) 
                                                       << 5U)) 
                                                   | (QData)((IData)(
                                                                     (0x1fU 
                                                                      & VL_SHIFTL_III(5,5,32, 
                                                                                (7U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes), 2U)))))
                                                : (0xffffffffffffULL 
                                                   & (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[1U])) 
                                                       << 0x20U) 
                                                      | (QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[0U]))))) 
                                              + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__offset)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch 
        = ((0x7ff80U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[9U] 
                         >> 0xdU) & (((0x7ffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[0xaU])) 
                                           << 0xbU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[9U])) 
                                             >> 0x15U))) 
                                      == (0x7ffffffffffULL 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                             >> 5U))) 
                                     << 7U))) | ((0x3fffffc0U 
                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[8U] 
                                                      >> 2U) 
                                                     & (((0x7ffffffffffULL 
                                                          & (((QData)((IData)(
                                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[9U])) 
                                                              << 0x17U) 
                                                             | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[8U])) 
                                                                >> 9U))) 
                                                         == 
                                                         (0x7ffffffffffULL 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                             >> 5U))) 
                                                        << 6U))) 
                                                 | ((0x1e0U 
                                                     & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[6U] 
                                                         >> 0x17U) 
                                                        & (((0x7ffffffffffULL 
                                                             & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[8U])) 
                                                                 << 0x23U) 
                                                                | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[7U])) 
                                                                    << 3U) 
                                                                   | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[6U])) 
                                                                      >> 0x1dU)))) 
                                                            == 
                                                            (0x7ffffffffffULL 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                >> 5U))) 
                                                           << 5U))) 
                                                    | ((0xffff0U 
                                                        & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[5U] 
                                                            >> 0xcU) 
                                                           & (((0x7ffffffffffULL 
                                                                & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[6U])) 
                                                                    << 0xfU) 
                                                                   | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[5U])) 
                                                                      >> 0x11U))) 
                                                               == 
                                                               (0x7ffffffffffULL 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                   >> 5U))) 
                                                              << 4U))) 
                                                       | ((0x7ffffff8U 
                                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[4U] 
                                                               >> 1U) 
                                                              & (((0x7ffffffffffULL 
                                                                   & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[5U])) 
                                                                       << 0x1bU) 
                                                                      | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[4U])) 
                                                                         >> 5U))) 
                                                                  == 
                                                                  (0x7ffffffffffULL 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                      >> 5U))) 
                                                                 << 3U))) 
                                                          | ((0x3fcU 
                                                              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[2U] 
                                                                  >> 0x16U) 
                                                                 & (((0x7ffffffffffULL 
                                                                      & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[4U])) 
                                                                          << 0x27U) 
                                                                         | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[3U])) 
                                                                             << 7U) 
                                                                            | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[2U])) 
                                                                               >> 0x19U)))) 
                                                                     == 
                                                                     (0x7ffffffffffULL 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                         >> 5U))) 
                                                                    << 2U))) 
                                                             | ((0x1ffffeU 
                                                                 & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[1U] 
                                                                     >> 0xbU) 
                                                                    & (((0x7ffffffffffULL 
                                                                         & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[2U])) 
                                                                             << 0x13U) 
                                                                            | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[1U])) 
                                                                               >> 0xdU))) 
                                                                        == 
                                                                        (0x7ffffffffffULL 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                            >> 5U))) 
                                                                       << 1U))) 
                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[0U] 
                                                                   & ((0x7ffffffffffULL 
                                                                       & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[1U])) 
                                                                           << 0x1fU) 
                                                                          | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__tag[0U])) 
                                                                             >> 1U))) 
                                                                      == 
                                                                      (0x7ffffffffffULL 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                          >> 5U)))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss) 
               << 4U) | ((((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit)) 
                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__in_valid_i)) 
                          << 3U) | (4U & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                   >> 0x30U)) 
                                          << 2U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((0x1dU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | ((((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit)) 
                & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot))) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__in_valid_i)) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((0x1eU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | ((~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit)))) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__in_valid_i)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
              >> 0x30U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d 
            = (0xffffffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch 
            = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_req 
        = (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q)) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__miss)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_strb = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_req) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_strb 
            = (0xffU & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_strb) 
             == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__hit_early))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__evict_strb 
                = (0xffU & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
                = (7U & ((IData)(2U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__0__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__96(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__96\n"); );
    // Body
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
        = (((QData)((IData)((((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_snitch_cluster_peripheral__DOT__i_snitch_cluster_peripheral_reg_top__DOT____Vcellout__u_icache_prefetch_enable__q) 
                                & (0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit))) 
                               & (~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch))))) 
                              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot)) 
                             & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__pending_refill_q))))) 
            << 0x30U) | (0xffffffffffe0ULL & (((1U 
                                                & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__sel_nodes))
                                                ? (
                                                   (0x1fffffffffffe0ULL 
                                                    & (VL_SHIFTR_QQI(48,48,32, 
                                                                     (0xffffffffffffULL 
                                                                      & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[2U])) 
                                                                          << 0x10U) 
                                                                         | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[1U])) 
                                                                            >> 0x10U))), 5U) 
                                                       << 5U)) 
                                                   | (QData)((IData)(
                                                                     (0x1fU 
                                                                      & VL_SHIFTL_III(5,5,32, 
                                                                                (7U 
                                                                                & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__i_lzc_branch__DOT__gen_lzc__DOT__index_nodes), 2U)))))
                                                : (0xffffffffffffULL 
                                                   & (((QData)((IData)(
                                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[2U])) 
                                                       << 0x10U) 
                                                      | ((QData)((IData)(
                                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__inst_addr[1U])) 
                                                         >> 0x10U)))) 
                                              + vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__offset)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_prefetch 
        = ((0x7ff80U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[9U] 
                         >> 0xdU) & (((0x7ffffffffffULL 
                                       & (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[0xaU])) 
                                           << 0xbU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[9U])) 
                                             >> 0x15U))) 
                                      == (0x7ffffffffffULL 
                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                             >> 5U))) 
                                     << 7U))) | ((0x3fffffc0U 
                                                  & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[8U] 
                                                      >> 2U) 
                                                     & (((0x7ffffffffffULL 
                                                          & (((QData)((IData)(
                                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[9U])) 
                                                              << 0x17U) 
                                                             | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[8U])) 
                                                                >> 9U))) 
                                                         == 
                                                         (0x7ffffffffffULL 
                                                          & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                             >> 5U))) 
                                                        << 6U))) 
                                                 | ((0x1e0U 
                                                     & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[6U] 
                                                         >> 0x17U) 
                                                        & (((0x7ffffffffffULL 
                                                             & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[8U])) 
                                                                 << 0x23U) 
                                                                | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[7U])) 
                                                                    << 3U) 
                                                                   | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[6U])) 
                                                                      >> 0x1dU)))) 
                                                            == 
                                                            (0x7ffffffffffULL 
                                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                >> 5U))) 
                                                           << 5U))) 
                                                    | ((0xffff0U 
                                                        & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[5U] 
                                                            >> 0xcU) 
                                                           & (((0x7ffffffffffULL 
                                                                & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[6U])) 
                                                                    << 0xfU) 
                                                                   | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[5U])) 
                                                                      >> 0x11U))) 
                                                               == 
                                                               (0x7ffffffffffULL 
                                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                   >> 5U))) 
                                                              << 4U))) 
                                                       | ((0x7ffffff8U 
                                                           & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[4U] 
                                                               >> 1U) 
                                                              & (((0x7ffffffffffULL 
                                                                   & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[5U])) 
                                                                       << 0x1bU) 
                                                                      | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[4U])) 
                                                                         >> 5U))) 
                                                                  == 
                                                                  (0x7ffffffffffULL 
                                                                   & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                      >> 5U))) 
                                                                 << 3U))) 
                                                          | ((0x3fcU 
                                                              & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[2U] 
                                                                  >> 0x16U) 
                                                                 & (((0x7ffffffffffULL 
                                                                      & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[4U])) 
                                                                          << 0x27U) 
                                                                         | (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[3U])) 
                                                                             << 7U) 
                                                                            | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[2U])) 
                                                                               >> 0x19U)))) 
                                                                     == 
                                                                     (0x7ffffffffffULL 
                                                                      & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                         >> 5U))) 
                                                                    << 2U))) 
                                                             | ((0x1ffffeU 
                                                                 & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[1U] 
                                                                     >> 0xbU) 
                                                                    & (((0x7ffffffffffULL 
                                                                         & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[2U])) 
                                                                             << 0x13U) 
                                                                            | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[1U])) 
                                                                               >> 0xdU))) 
                                                                        == 
                                                                        (0x7ffffffffffULL 
                                                                         & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                            >> 5U))) 
                                                                       << 1U))) 
                                                                | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[0U] 
                                                                   & ((0x7ffffffffffULL 
                                                                       & (((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[1U])) 
                                                                           << 0x1fU) 
                                                                          | ((QData)((IData)(
                                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__tag[0U])) 
                                                                             >> 1U))) 
                                                                      == 
                                                                      (0x7ffffffffffULL 
                                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                                          >> 5U)))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((3U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss) 
               << 4U) | ((((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit)) 
                           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__in_valid_i)) 
                          << 3U) | (4U & ((IData)((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
                                                   >> 0x30U)) 
                                          << 2U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((0x1dU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | ((((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit)) 
                & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_early_is_onehot))) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__in_valid_i)) 
              << 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o 
        = ((0x1eU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellout__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__icache_events_o)) 
           | ((~ (IData)((0U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit)))) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT____Vcellinp__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__in_valid_i)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_vld_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out 
              >> 0x30U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__latch_prefetch) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetch_req_addr_d 
            = (0xffffffffffffULL & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__prefetcher_out);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch 
            = (1U & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_prefetch_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_req 
        = (((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__last_cycle_was_miss_q)) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__miss)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_because_prefetch));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_strb = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q;
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_req) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_strb 
            = (0xffU & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_strb) 
             == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__hit_early))) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__evict_strb 
                = (0xffU & ((IData)(1U) << (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d)));
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_d 
                = (7U & ((IData)(2U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_icache__DOT__gen_prefetcher__BRA__1__KET____DOT__i_snitch_icache_l0__DOT__cnt_q)));
        }
    }
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__97(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__97\n"); );
    // Body
    if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__load_en) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_d 
            = (0x3fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_shift));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_res_zero_d 
            = VL_GTS_III(32, 0U, VL_EXTENDS_II(32,7, (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_shift)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_d 
            = (0x3fU & ((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_q))
                         ? (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_q)
                         : ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__cnt_q) 
                            - (IData)(1U))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_res_zero_d 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_res_zero_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_d 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__b_reg_en)
            ? ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__load_en)
                ? VL_SHIFTL_III(32,32,7, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__acc_req_sfu[2U], (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__div_shift))
                : (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__comp_inv_q) 
                    << 0x1fU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_q 
                                 >> 1U))) : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_hive__BRA__0__KET____DOT__i_snitch_hive__DOT__i_snitch_shared_muldiv__DOT__i_div__DOT__op_b_q);
}

VL_INLINE_OPT void Vtestharness___024root___act_comb__TOP__100(Vtestharness___024root* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vtestharness__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestharness___024root___act_comb__TOP__100\n"); );
    // Init
    IData/*16:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 = 0;
    QData/*63:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 = 0;
    CData/*0:0*/ testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0;
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0 = 0;
    VlWide<3>/*95:0*/ __Vtemp_1;
    VlWide<5>/*159:0*/ __Vtemp_4;
    VlWide<7>/*223:0*/ __Vtemp_7;
    VlWide<9>/*287:0*/ __Vtemp_10;
    VlWide<11>/*351:0*/ __Vtemp_13;
    VlWide<13>/*415:0*/ __Vtemp_16;
    VlWide<15>/*479:0*/ __Vtemp_19;
    VlWide<17>/*543:0*/ __Vtemp_22;
    VlWide<19>/*607:0*/ __Vtemp_25;
    VlWide<21>/*671:0*/ __Vtemp_28;
    VlWide<23>/*735:0*/ __Vtemp_31;
    VlWide<25>/*799:0*/ __Vtemp_34;
    VlWide<27>/*863:0*/ __Vtemp_37;
    VlWide<29>/*927:0*/ __Vtemp_40;
    VlWide<31>/*991:0*/ __Vtemp_43;
    VlWide<33>/*1055:0*/ __Vtemp_46;
    VlWide<36>/*1151:0*/ __Vtemp_49;
    VlWide<38>/*1215:0*/ __Vtemp_52;
    // Body
    __Vtemp_1[0U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) << 2U) | (
                                                   (2U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       << 1U)) 
                                                   | (1U 
                                                      & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat)));
    __Vtemp_1[1U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) >> 0x1eU) 
                     | ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        << 2U));
    __Vtemp_1[2U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__0__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL) >> 0x20U)) 
                     >> 0x1eU);
    __Vtemp_4[2U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) << 4U) | (
                                                   (8U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       << 3U)) 
                                                   | ((4U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                          << 1U)) 
                                                      | __Vtemp_1[2U])));
    __Vtemp_4[3U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) >> 0x1cU) 
                     | ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        << 4U));
    __Vtemp_4[4U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__1__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL) >> 0x20U)) 
                     >> 0x1cU);
    __Vtemp_7[4U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) << 6U) | (
                                                   (0x20U 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       << 5U)) 
                                                   | ((0x10U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                          << 2U)) 
                                                      | __Vtemp_4[4U])));
    __Vtemp_7[5U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL)) >> 0x1aU) 
                     | ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        << 6U));
    __Vtemp_7[6U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                           + (0xfffU 
                                              & ((IData)(0x41U) 
                                                 * 
                                                 (0x1fU 
                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                     >> 1U))))))
                                ? (((QData)((IData)(
                                                    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                    (((IData)(0x40U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))) 
                                                     >> 5U)])) 
                                    << ((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0x20U : 
                                        ((IData)(0x40U) 
                                         - (0x1fU & 
                                            ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))))) 
                                   | (((0U == (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                        ? 0ULL : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                      | ((QData)((IData)(
                                                         vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                         (((IData)(1U) 
                                                           + 
                                                           (0xfffU 
                                                            & ((IData)(0x41U) 
                                                               * 
                                                               (0x1fU 
                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                   >> 1U))))) 
                                                          >> 5U)])) 
                                         >> (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__2__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                : 0ULL) >> 0x20U)) 
                     >> 0x1aU);
    __Vtemp_10[6U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))))
                                 ? (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                     (((IData)(0x40U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                   (((IData)(0x20U) 
                                                                     + 
                                                                     (0xfffU 
                                                                      & ((IData)(0x41U) 
                                                                         * 
                                                                         (0x1fU 
                                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                             >> 1U))))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(1U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))))
                                 : 0ULL)) << 8U) | 
                      ((0x80U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                 << 7U)) | ((0x40U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                << 3U)) 
                                            | __Vtemp_7[6U])));
    __Vtemp_10[7U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))))
                                 ? (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                     (((IData)(0x40U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                   (((IData)(0x20U) 
                                                                     + 
                                                                     (0xfffU 
                                                                      & ((IData)(0x41U) 
                                                                         * 
                                                                         (0x1fU 
                                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                             >> 1U))))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(1U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))))
                                 : 0ULL)) >> 0x18U) 
                      | ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         << 8U));
    __Vtemp_10[8U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))))
                                 ? (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                     (((IData)(0x40U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                   (((IData)(0x20U) 
                                                                     + 
                                                                     (0xfffU 
                                                                      & ((IData)(0x41U) 
                                                                         * 
                                                                         (0x1fU 
                                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                             >> 1U))))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(1U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__3__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))))
                                 : 0ULL) >> 0x20U)) 
                      >> 0x18U);
    __Vtemp_13[8U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))))
                                 ? (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                     (((IData)(0x40U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                   (((IData)(0x20U) 
                                                                     + 
                                                                     (0xfffU 
                                                                      & ((IData)(0x41U) 
                                                                         * 
                                                                         (0x1fU 
                                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                             >> 1U))))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(1U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))))
                                 : 0ULL)) << 0xaU) 
                      | ((0x200U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                    << 9U)) | ((0x100U 
                                                & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                   << 4U)) 
                                               | __Vtemp_10[8U])));
    __Vtemp_13[9U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))))
                                 ? (((QData)((IData)(
                                                     vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                     (((IData)(0x40U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))) 
                                                      >> 5U)])) 
                                     << ((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0x20U : 
                                         ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                                    | (((0U == (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                         ? 0ULL : ((QData)((IData)(
                                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                   (((IData)(0x20U) 
                                                                     + 
                                                                     (0xfffU 
                                                                      & ((IData)(0x41U) 
                                                                         * 
                                                                         (0x1fU 
                                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                             >> 1U))))) 
                                                                    >> 5U)])) 
                                                   << 
                                                   ((IData)(0x20U) 
                                                    - 
                                                    (0x1fU 
                                                     & ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))))) 
                                       | ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(1U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          >> (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))))
                                 : 0ULL)) >> 0x16U) 
                      | ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         << 0xaU));
    __Vtemp_13[0xaU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__4__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        >> 0x16U);
    __Vtemp_16[0xaU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) << 0xcU) 
                        | ((0x800U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                      << 0xbU)) | (
                                                   (0x400U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                       << 5U)) 
                                                   | __Vtemp_13[0xaU])));
    __Vtemp_16[0xbU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) >> 0x14U) 
                        | ((IData)((((0x81fU >= ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                      ? (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(0x40U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          << ((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0x20U
                                               : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                         | (((0U == 
                                              (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                 (((IData)(0x20U) 
                                                                   + 
                                                                   (0xfffU 
                                                                    & ((IData)(0x41U) 
                                                                       * 
                                                                       (0x1fU 
                                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                           >> 1U))))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                               (((IData)(1U) 
                                                                 + 
                                                                 (0xfffU 
                                                                  & ((IData)(0x41U) 
                                                                     * 
                                                                     (0x1fU 
                                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                         >> 1U))))) 
                                                                >> 5U)])) 
                                               >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))))
                                      : 0ULL) >> 0x20U)) 
                           << 0xcU));
    __Vtemp_16[0xcU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__5__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        >> 0x14U);
    __Vtemp_19[0xcU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) << 0xeU) 
                        | ((0x2000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                       << 0xdU)) | 
                           ((0x1000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                        << 6U)) | __Vtemp_16[0xcU])));
    __Vtemp_19[0xdU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) >> 0x12U) 
                        | ((IData)((((0x81fU >= ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                      ? (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(0x40U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          << ((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0x20U
                                               : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                         | (((0U == 
                                              (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                 (((IData)(0x20U) 
                                                                   + 
                                                                   (0xfffU 
                                                                    & ((IData)(0x41U) 
                                                                       * 
                                                                       (0x1fU 
                                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                           >> 1U))))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                               (((IData)(1U) 
                                                                 + 
                                                                 (0xfffU 
                                                                  & ((IData)(0x41U) 
                                                                     * 
                                                                     (0x1fU 
                                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                         >> 1U))))) 
                                                                >> 5U)])) 
                                               >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))))
                                      : 0ULL) >> 0x20U)) 
                           << 0xeU));
    __Vtemp_19[0xeU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__6__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U)) 
                        >> 0x12U);
    __Vtemp_22[0xeU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) << 0x10U) 
                        | ((0x8000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                       << 0xfU)) | 
                           ((0x4000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                        << 7U)) | __Vtemp_19[0xeU])));
    __Vtemp_22[0xfU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL)) >> 0x10U) 
                        | ((IData)((((0x81fU >= ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                      ? (((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(0x40U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          << ((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0x20U
                                               : ((IData)(0x40U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                         | (((0U == 
                                              (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))
                                              ? 0ULL
                                              : ((QData)((IData)(
                                                                 vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                 (((IData)(0x20U) 
                                                                   + 
                                                                   (0xfffU 
                                                                    & ((IData)(0x41U) 
                                                                       * 
                                                                       (0x1fU 
                                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                           >> 1U))))) 
                                                                  >> 5U)])) 
                                                 << 
                                                 ((IData)(0x20U) 
                                                  - 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                            | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                               (((IData)(1U) 
                                                                 + 
                                                                 (0xfffU 
                                                                  & ((IData)(0x41U) 
                                                                     * 
                                                                     (0x1fU 
                                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                         >> 1U))))) 
                                                                >> 5U)])) 
                                               >> (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))))
                                      : 0ULL) >> 0x20U)) 
                           << 0x10U));
    __Vtemp_22[0x10U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__7__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0x10U);
    __Vtemp_25[0x10U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x12U) 
                         | ((0x20000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                         << 0x11U)) 
                            | ((0x10000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                            << 8U)) 
                               | __Vtemp_22[0x10U])));
    __Vtemp_25[0x11U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 0xeU) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x12U));
    __Vtemp_25[0x12U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__8__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0xeU);
    __Vtemp_28[0x12U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x14U) 
                         | ((0x80000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                         << 0x13U)) 
                            | ((0x40000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                            << 9U)) 
                               | __Vtemp_25[0x12U])));
    __Vtemp_28[0x13U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 0xcU) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x14U));
    __Vtemp_28[0x14U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__9__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0xcU);
    __Vtemp_31[0x14U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x16U) 
                         | ((0x200000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                          << 0x15U)) 
                            | ((0x100000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                             << 0xaU)) 
                               | __Vtemp_28[0x14U])));
    __Vtemp_31[0x15U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 0xaU) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x16U));
    __Vtemp_31[0x16U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__10__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0xaU);
    __Vtemp_34[0x16U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x18U) 
                         | ((0x800000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                          << 0x17U)) 
                            | ((0x400000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                             << 0xbU)) 
                               | __Vtemp_31[0x16U])));
    __Vtemp_34[0x17U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 8U) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x18U));
    __Vtemp_34[0x18U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__11__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 8U);
    __Vtemp_37[0x18U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x1aU) 
                         | ((0x2000000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                           << 0x19U)) 
                            | ((0x1000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                              << 0xcU)) 
                               | __Vtemp_34[0x18U])));
    __Vtemp_37[0x19U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 6U) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x1aU));
    __Vtemp_37[0x1aU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__12__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 6U);
    __Vtemp_40[0x1aU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x1cU) 
                         | ((0x8000000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                           << 0x1bU)) 
                            | ((0x4000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                              << 0xdU)) 
                               | __Vtemp_37[0x1aU])));
    __Vtemp_40[0x1bU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 4U) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x1cU));
    __Vtemp_40[0x1cU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__13__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 4U);
    __Vtemp_43[0x1cU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 0x1eU) 
                         | ((0x20000000U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                            << 0x1dU)) 
                            | ((0x10000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                               << 0xeU)) 
                               | __Vtemp_40[0x1cU])));
    __Vtemp_43[0x1dU] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 2U) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 0x1eU));
    __Vtemp_43[0x1eU] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__14__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 2U);
    __Vtemp_46[0x1fU] = (IData)(((0x81fU >= ((IData)(1U) 
                                             + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))
                                  ? (((QData)((IData)(
                                                      vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                      (((IData)(0x40U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))) 
                                                       >> 5U)])) 
                                      << ((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0x20U : 
                                          ((IData)(0x40U) 
                                           - (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))))) 
                                     | (((0U == (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                          ? 0ULL : 
                                         ((QData)((IData)(
                                                          vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                          (((IData)(0x20U) 
                                                            + 
                                                            (0xfffU 
                                                             & ((IData)(0x41U) 
                                                                * 
                                                                (0x1fU 
                                                                 & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                    >> 1U))))) 
                                                           >> 5U)])) 
                                          << ((IData)(0x20U) 
                                              - (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U))))))))) 
                                        | ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(1U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           >> (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U)))))))))
                                  : 0ULL));
    __Vtemp_46[0x20U] = (IData)((((0x81fU >= ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U))))))
                                   ? (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                       (((IData)(0x40U) 
                                                         + 
                                                         (0xfffU 
                                                          & ((IData)(0x41U) 
                                                             * 
                                                             (0x1fU 
                                                              & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                 >> 1U))))) 
                                                        >> 5U)])) 
                                       << ((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0x20U
                                            : ((IData)(0x40U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                      | (((0U == (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U)))))))
                                           ? 0ULL : 
                                          ((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x20U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((IData)(0x20U) 
                                               - (0x1fU 
                                                  & ((IData)(1U) 
                                                     + 
                                                     (0xfffU 
                                                      & ((IData)(0x41U) 
                                                         * 
                                                         (0x1fU 
                                                          & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                             >> 1U))))))))) 
                                         | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            >> (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))))
                                   : 0ULL) >> 0x20U));
    __Vtemp_49[0x21U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 2U) 
                         | ((2U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                   << 1U)) | (1U & 
                                              (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                               >> 0x10U))));
    __Vtemp_49[0x22U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 0x1eU) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 2U));
    __Vtemp_49[0x23U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__16__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0x1eU);
    __Vtemp_52[0x23U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) << 4U) 
                         | ((8U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                   << 3U)) | ((4U & 
                                               (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                >> 0xfU)) 
                                              | __Vtemp_49[0x23U])));
    __Vtemp_52[0x24U] = (((IData)(((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL)) >> 0x1cU) 
                         | ((IData)((((0x81fU >= ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))
                                       ? (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                           (((IData)(0x40U) 
                                                             + 
                                                             (0xfffU 
                                                              & ((IData)(0x41U) 
                                                                 * 
                                                                 (0x1fU 
                                                                  & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                     >> 1U))))) 
                                                            >> 5U)])) 
                                           << ((0U 
                                                == 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))
                                                ? 0x20U
                                                : ((IData)(0x40U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                          | (((0U == 
                                               (0x1fU 
                                                & ((IData)(1U) 
                                                   + 
                                                   (0xfffU 
                                                    & ((IData)(0x41U) 
                                                       * 
                                                       (0x1fU 
                                                        & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                           >> 1U)))))))
                                               ? 0ULL
                                               : ((QData)((IData)(
                                                                  vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                  (((IData)(0x20U) 
                                                                    + 
                                                                    (0xfffU 
                                                                     & ((IData)(0x41U) 
                                                                        * 
                                                                        (0x1fU 
                                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                            >> 1U))))) 
                                                                   >> 5U)])) 
                                                  << 
                                                  ((IData)(0x20U) 
                                                   - 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       + 
                                                       (0xfffU 
                                                        & ((IData)(0x41U) 
                                                           * 
                                                           (0x1fU 
                                                            & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                               >> 1U))))))))) 
                                             | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                (((IData)(1U) 
                                                                  + 
                                                                  (0xfffU 
                                                                   & ((IData)(0x41U) 
                                                                      * 
                                                                      (0x1fU 
                                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                          >> 1U))))) 
                                                                 >> 5U)])) 
                                                >> 
                                                (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                       : 0ULL) >> 0x20U)) 
                            << 4U));
    __Vtemp_52[0x25U] = ((IData)((((0x81fU >= ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))))
                                    ? (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x40U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((0U == 
                                             (0x1fU 
                                              & ((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                                             ? 0x20U
                                             : ((IData)(0x40U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                       | (((0U == (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U)))))))
                                            ? 0ULL : 
                                           ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                            (((IData)(0x20U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))) 
                                                             >> 5U)])) 
                                            << ((IData)(0x20U) 
                                                - (0x1fU 
                                                   & ((IData)(1U) 
                                                      + 
                                                      (0xfffU 
                                                       & ((IData)(0x41U) 
                                                          * 
                                                          (0x1fU 
                                                           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                              >> 1U))))))))) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                             (((IData)(1U) 
                                                               + 
                                                               (0xfffU 
                                                                & ((IData)(0x41U) 
                                                                   * 
                                                                   (0x1fU 
                                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                       >> 1U))))) 
                                                              >> 5U)])) 
                                             >> (0x1fU 
                                                 & ((IData)(1U) 
                                                    + 
                                                    (0xfffU 
                                                     & ((IData)(0x41U) 
                                                        * 
                                                        (0x1fU 
                                                         & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__17__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                            >> 1U)))))))))
                                    : 0ULL) >> 0x20U)) 
                         >> 0x1cU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0U] 
        = __Vtemp_1[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[1U] 
        = __Vtemp_1[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U] 
        = __Vtemp_4[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[3U] 
        = __Vtemp_4[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U] 
        = __Vtemp_7[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[5U] 
        = __Vtemp_7[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U] 
        = __Vtemp_10[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[7U] 
        = __Vtemp_10[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U] 
        = __Vtemp_13[8U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[9U] 
        = __Vtemp_13[9U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU] 
        = __Vtemp_16[0xaU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xbU] 
        = __Vtemp_16[0xbU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU] 
        = __Vtemp_19[0xcU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xdU] 
        = __Vtemp_19[0xdU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU] 
        = __Vtemp_22[0xeU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xfU] 
        = __Vtemp_22[0xfU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U] 
        = __Vtemp_25[0x10U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x11U] 
        = __Vtemp_25[0x11U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U] 
        = __Vtemp_28[0x12U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x13U] 
        = __Vtemp_28[0x13U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U] 
        = __Vtemp_31[0x14U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x15U] 
        = __Vtemp_31[0x15U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U] 
        = __Vtemp_34[0x16U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x17U] 
        = __Vtemp_34[0x17U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U] 
        = __Vtemp_37[0x18U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x19U] 
        = __Vtemp_37[0x19U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU] 
        = __Vtemp_40[0x1aU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1bU] 
        = __Vtemp_40[0x1bU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU] 
        = __Vtemp_43[0x1cU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1dU] 
        = __Vtemp_43[0x1dU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1eU] 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__15__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
            << 0x1fU) | ((0x40000000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                         << 0xfU)) 
                         | __Vtemp_43[0x1eU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1fU] 
        = __Vtemp_46[0x1fU];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x20U] 
        = __Vtemp_46[0x20U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U] 
        = __Vtemp_49[0x21U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U] 
        = __Vtemp_49[0x22U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U] 
        = __Vtemp_52[0x23U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U] 
        = __Vtemp_52[0x24U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U] 
        = (((IData)(((0x81fU >= ((IData)(1U) + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))
                      ? (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                          (((IData)(0x40U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))) 
                                           >> 5U)])) 
                          << ((0U == (0x1fU & ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                               ? 0x20U : ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                         | (((0U == (0x1fU & ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U)))))))
                              ? 0ULL : ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x20U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                            | ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                               (((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))) 
                                                >> 5U)])) 
                               >> (0x1fU & ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))))
                      : 0ULL)) << 6U) | ((0x20U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                   << 5U)) 
                                         | ((0x10U 
                                             & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__rsp_q_ready_flat 
                                                >> 0xeU)) 
                                            | __Vtemp_52[0x25U])));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U] 
        = (((IData)(((0x81fU >= ((IData)(1U) + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))
                      ? (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                          (((IData)(0x40U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))) 
                                           >> 5U)])) 
                          << ((0U == (0x1fU & ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                               ? 0x20U : ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                         | (((0U == (0x1fU & ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U)))))))
                              ? 0ULL : ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x20U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                            | ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                               (((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))) 
                                                >> 5U)])) 
                               >> (0x1fU & ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))))
                      : 0ULL)) >> 0x1aU) | ((IData)(
                                                    (((0x81fU 
                                                       >= 
                                                       ((IData)(1U) 
                                                        + 
                                                        (0xfffU 
                                                         & ((IData)(0x41U) 
                                                            * 
                                                            (0x1fU 
                                                             & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                >> 1U))))))
                                                       ? 
                                                      (((QData)((IData)(
                                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                        (((IData)(0x40U) 
                                                                          + 
                                                                          (0xfffU 
                                                                           & ((IData)(0x41U) 
                                                                              * 
                                                                              (0x1fU 
                                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                                >> 1U))))) 
                                                                         >> 5U)])) 
                                                        << 
                                                        ((0U 
                                                          == 
                                                          (0x1fU 
                                                           & ((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U)))))))
                                                          ? 0x20U
                                                          : 
                                                         ((IData)(0x40U) 
                                                          - 
                                                          (0x1fU 
                                                           & ((IData)(1U) 
                                                              + 
                                                              (0xfffU 
                                                               & ((IData)(0x41U) 
                                                                  * 
                                                                  (0x1fU 
                                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                      >> 1U))))))))) 
                                                       | (((0U 
                                                            == 
                                                            (0x1fU 
                                                             & ((IData)(1U) 
                                                                + 
                                                                (0xfffU 
                                                                 & ((IData)(0x41U) 
                                                                    * 
                                                                    (0x1fU 
                                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                        >> 1U)))))))
                                                            ? 0ULL
                                                            : 
                                                           ((QData)((IData)(
                                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                            (((IData)(0x20U) 
                                                                              + 
                                                                              (0xfffU 
                                                                               & ((IData)(0x41U) 
                                                                                * 
                                                                                (0x1fU 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                                >> 1U))))) 
                                                                             >> 5U)])) 
                                                            << 
                                                            ((IData)(0x20U) 
                                                             - 
                                                             (0x1fU 
                                                              & ((IData)(1U) 
                                                                 + 
                                                                 (0xfffU 
                                                                  & ((IData)(0x41U) 
                                                                     * 
                                                                     (0x1fU 
                                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                         >> 1U))))))))) 
                                                          | ((QData)((IData)(
                                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                                             (((IData)(1U) 
                                                                               + 
                                                                               (0xfffU 
                                                                                & ((IData)(0x41U) 
                                                                                * 
                                                                                (0x1fU 
                                                                                & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                                >> 1U))))) 
                                                                              >> 5U)])) 
                                                             >> 
                                                             (0x1fU 
                                                              & ((IData)(1U) 
                                                                 + 
                                                                 (0xfffU 
                                                                  & ((IData)(0x41U) 
                                                                     * 
                                                                     (0x1fU 
                                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                         >> 1U)))))))))
                                                       : 0ULL) 
                                                     >> 0x20U)) 
                                            << 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U] 
        = ((IData)((((0x81fU >= ((IData)(1U) + (0xfffU 
                                                & ((IData)(0x41U) 
                                                   * 
                                                   (0x1fU 
                                                    & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                       >> 1U))))))
                      ? (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                          (((IData)(0x40U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U))))) 
                                           >> 5U)])) 
                          << ((0U == (0x1fU & ((IData)(1U) 
                                               + (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U)))))))
                               ? 0x20U : ((IData)(0x40U) 
                                          - (0x1fU 
                                             & ((IData)(1U) 
                                                + (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                         | (((0U == (0x1fU & ((IData)(1U) 
                                              + (0xfffU 
                                                 & ((IData)(0x41U) 
                                                    * 
                                                    (0x1fU 
                                                     & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                        >> 1U)))))))
                              ? 0ULL : ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                                        (((IData)(0x20U) 
                                                          + 
                                                          (0xfffU 
                                                           & ((IData)(0x41U) 
                                                              * 
                                                              (0x1fU 
                                                               & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                                  >> 1U))))) 
                                                         >> 5U)])) 
                                        << ((IData)(0x20U) 
                                            - (0x1fU 
                                               & ((IData)(1U) 
                                                  + 
                                                  (0xfffU 
                                                   & ((IData)(0x41U) 
                                                      * 
                                                      (0x1fU 
                                                       & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                          >> 1U))))))))) 
                            | ((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellinp__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__mem_rsp_i[
                                               (((IData)(1U) 
                                                 + 
                                                 (0xfffU 
                                                  & ((IData)(0x41U) 
                                                     * 
                                                     (0x1fU 
                                                      & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                         >> 1U))))) 
                                                >> 5U)])) 
                               >> (0x1fU & ((IData)(1U) 
                                            + (0xfffU 
                                               & ((IData)(0x41U) 
                                                  * 
                                                  (0x1fU 
                                                   & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__DOT__gen_rsp_mux__BRA__18__KET____DOT__i_shift_reg__DOT__i_shift_reg_gated__DOT__gen_shift_reg__DOT__data_q) 
                                                      >> 1U)))))))))
                      : 0ULL) >> 0x20U)) >> 0x1aU);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U])) 
                    << 0x3eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[1U])) 
                                  << 0x1eU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0U])) 
                                               >> 2U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[1U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U])) 
                     << 0x3eU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[1U])) 
                                   << 0x1eU) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0U])) 
                                                >> 2U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[2U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U])) 
                    << 0x3cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[3U])) 
                                  << 0x1cU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U])) 
                                               >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[3U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U])) 
                     << 0x3cU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[3U])) 
                                   << 0x1cU) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U])) 
                                                >> 4U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[4U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U])) 
                    << 0x3aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[5U])) 
                                  << 0x1aU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U])) 
                                               >> 6U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[5U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U])) 
                     << 0x3aU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[5U])) 
                                   << 0x1aU) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U])) 
                                                >> 6U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[6U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U])) 
                    << 0x38U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[7U])) 
                                  << 0x18U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U])) 
                                               >> 8U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[7U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U])) 
                     << 0x38U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[7U])) 
                                   << 0x18U) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U])) 
                                                >> 8U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[8U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU])) 
                    << 0x36U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[9U])) 
                                  << 0x16U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U])) 
                                               >> 0xaU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[9U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU])) 
                     << 0x36U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[9U])) 
                                   << 0x16U) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U])) 
                                                >> 0xaU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xaU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU])) 
                    << 0x34U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xbU])) 
                                  << 0x14U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU])) 
                                               >> 0xcU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xbU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU])) 
                     << 0x34U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xbU])) 
                                   << 0x14U) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU])) 
                                                >> 0xcU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xcU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU])) 
                    << 0x32U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xdU])) 
                                  << 0x12U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU])) 
                                               >> 0xeU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xdU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU])) 
                     << 0x32U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xdU])) 
                                   << 0x12U) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU])) 
                                                >> 0xeU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xeU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U])) 
                    << 0x30U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xfU])) 
                                  << 0x10U) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU])) 
                                               >> 0x10U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0xfU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U])) 
                     << 0x30U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xfU])) 
                                   << 0x10U) | ((QData)((IData)(
                                                                vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU])) 
                                                >> 0x10U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x10U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U])) 
                    << 0x2eU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x11U])) 
                                  << 0xeU) | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U])) 
                                              >> 0x12U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x11U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U])) 
                     << 0x2eU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x11U])) 
                                   << 0xeU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U])) 
                                               >> 0x12U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x12U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U])) 
                    << 0x2cU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x13U])) 
                                  << 0xcU) | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U])) 
                                              >> 0x14U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x13U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U])) 
                     << 0x2cU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x13U])) 
                                   << 0xcU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U])) 
                                               >> 0x14U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x14U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U])) 
                    << 0x2aU) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x15U])) 
                                  << 0xaU) | ((QData)((IData)(
                                                              vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U])) 
                                              >> 0x16U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x15U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U])) 
                     << 0x2aU) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x15U])) 
                                   << 0xaU) | ((QData)((IData)(
                                                               vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U])) 
                                               >> 0x16U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x16U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U])) 
                    << 0x28U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x17U])) 
                                  << 8U) | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U])) 
                                            >> 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x17U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U])) 
                     << 0x28U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x17U])) 
                                   << 8U) | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U])) 
                                             >> 0x18U))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x18U] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU])) 
                    << 0x26U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x19U])) 
                                  << 6U) | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U])) 
                                            >> 0x1aU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x19U] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU])) 
                     << 0x26U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x19U])) 
                                   << 6U) | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U])) 
                                             >> 0x1aU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1aU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU])) 
                    << 0x24U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1bU])) 
                                  << 4U) | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU])) 
                                            >> 0x1cU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1bU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU])) 
                     << 0x24U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1bU])) 
                                   << 4U) | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU])) 
                                             >> 0x1cU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1cU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1eU])) 
                    << 0x22U) | (((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1dU])) 
                                  << 2U) | ((QData)((IData)(
                                                            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU])) 
                                            >> 0x1eU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1dU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1eU])) 
                     << 0x22U) | (((QData)((IData)(
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1dU])) 
                                   << 2U) | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU])) 
                                             >> 0x1eU))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1eU] 
        = (IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x20U])) 
                    << 0x20U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1fU]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_data[0x1fU] 
        = (IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x20U])) 
                     << 0x20U) | (QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1fU]))) 
                   >> 0x20U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0xfff8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | ((4U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U] 
                     >> 2U)) | ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U] 
                                       >> 1U)) | (1U 
                                                  & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0xffc7U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | ((0x20U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU] 
                        >> 5U)) | ((0x10U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U] 
                                             >> 4U)) 
                                   | (8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U] 
                                            >> 3U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0xfe3fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | ((0x100U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U] 
                         >> 8U)) | ((0x80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU] 
                                              >> 7U)) 
                                    | (0x40U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU] 
                                                >> 6U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0xf1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | ((0x800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U] 
                         >> 0xbU)) | ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U] 
                                                 >> 0xaU)) 
                                      | (0x200U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U] 
                                                   >> 9U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0x8fffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | ((0x4000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU] 
                          >> 0xeU)) | ((0x2000U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU] 
                                                   >> 0xdU)) 
                                       | (0x1000U & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U] 
                                           >> 0xcU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready 
        = ((0x7fffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready)) 
           | (0x8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1eU] 
                         >> 0xfU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U] 
              >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push 
        = ((4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U] 
              >> 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0xfff8U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | ((4U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[4U] 
                     >> 3U)) | ((2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[2U] 
                                       >> 2U)) | (1U 
                                                  & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0U] 
                                                     >> 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0xffc7U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | ((0x20U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xaU] 
                        >> 6U)) | ((0x10U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[8U] 
                                             >> 5U)) 
                                   | (8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[6U] 
                                            >> 4U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0xfe3fU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | ((0x100U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x10U] 
                         >> 9U)) | ((0x80U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xeU] 
                                              >> 8U)) 
                                    | (0x40U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0xcU] 
                                                >> 7U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0xf1ffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | ((0x800U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x16U] 
                         >> 0xcU)) | ((0x400U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x14U] 
                                                 >> 0xbU)) 
                                      | (0x200U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x12U] 
                                                   >> 0xaU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0x8fffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | ((0x4000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1cU] 
                          >> 0xfU)) | ((0x2000U & (
                                                   vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1aU] 
                                                   >> 0xeU)) 
                                       | (0x1000U & 
                                          (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x18U] 
                                           >> 0xdU)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid 
        = ((0x7fffU & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid)) 
           | (0x8000U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x1eU] 
                         >> 0x10U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push 
        = ((2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U] 
              >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready 
        = (1U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0)) 
                 & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                      >> 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1)) 
                    & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                         >> 2U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2)) 
                       & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                            >> 3U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3)) 
                          & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                               >> 4U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4)) 
                             & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                  >> 5U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5)) 
                                & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                     >> 6U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6)) 
                                   & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                       >> 7U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready 
        = (1U & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                   >> 8U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_0)) 
                 & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                      >> 9U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_1)) 
                    & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                         >> 0xaU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_2)) 
                       & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                            >> 0xbU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_3)) 
                          & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                               >> 0xcU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_4)) 
                             & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                  >> 0xdU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_5)) 
                                & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                     >> 0xeU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_6)) 
                                   & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_q_ready) 
                                       >> 0xfU) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready_reg_7))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U];
    if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  (0xfU & (((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(2U) + (0xfU & (((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                               ((IData)(3U) + (0xfU 
                                               & (((IData)(0x41U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                        ((IData)(2U) + (0xfU & (((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[5U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[5U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[6U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[6U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[7U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[7U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[8U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[8U];
    if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  (0xfU & (((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                           >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(2U) + (0xfU & (((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                 >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(1U) + (0xfU & (((IData)(0x41U) 
                                           * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                          >> 5U)))] 
                  >> (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                               ((IData)(3U) + (0xfU 
                                               & (((IData)(0x41U) 
                                                   * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                  >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                        ((IData)(2U) + (0xfU & (((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] = 0U;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid 
        = (1U & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                  | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_0)) 
                 & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                      >> 1U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_1)) 
                    & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                         >> 2U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_2)) 
                       & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                            >> 3U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_3)) 
                          & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                               >> 4U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_4)) 
                             & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                                  >> 5U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_5)) 
                                & ((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                                     >> 6U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_6)) 
                                   & (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_rsp_p_valid) 
                                       >> 7U) | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid_reg_7))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 1U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[0U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[0U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[1U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[1U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[2U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[2U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[3U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[3U];
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n[4U] 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[4U];
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (2U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h1b9ada70__0[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                         << 0x3aU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                       << 0x1aU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                       >> 6U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h1b9ada70__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                          << 0x3aU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                        << 0x1aU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                        >> 6U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                             << 0x3aU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                           << 0x1aU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                             >> 6U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h1b9ada70__0[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                          << 0x3aU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                        << 0x1aU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                        >> 6U))) >> 0x20U)) 
               >> 0x1fU);
        if ((0x81U >= (0xffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(130,65,(0xffU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h1b9ada70__0);
        }
    }
    if ((0x81U >= (0xffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(1U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  (7U & (((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                         >> 5U))] >> (0x1fU & ((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((0U == (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                 ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                         ((IData)(2U) + (7U & (((IData)(0x41U) 
                                                * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                               >> 5U)))] 
                         << ((IData)(0x20U) - (0x1fU 
                                               & ((IData)(0x41U) 
                                                  * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
               | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                  ((IData)(1U) + (7U & (((IData)(0x41U) 
                                         * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                        >> 5U)))] >> 
                  (0x1fU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = (1U & (((0U == (0x1fU & ((IData)(0x41U) 
                                       * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))
                       ? 0U : (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                               ((IData)(3U) + (7U & 
                                               (((IData)(0x41U) 
                                                 * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                                >> 5U)))] 
                               << ((IData)(0x20U) - 
                                   (0x1fU & ((IData)(0x41U) 
                                             * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)))))) 
                     | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_q[
                        ((IData)(2U) + (7U & (((IData)(0x41U) 
                                               * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)) 
                                              >> 5U)))] 
                        >> (0x1fU & ((IData)(0x41U) 
                                     * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q))))));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] = 0U;
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                         << 0x3aU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                       << 0x1aU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                       >> 6U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                          << 0x3aU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                        << 0x1aU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                        >> 6U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                             << 0x3aU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                           << 0x1aU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                             >> 6U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x27U])) 
                          << 0x3aU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x26U])) 
                                        << 0x1aU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                                        >> 6U))) >> 0x20U)) 
               >> 0x1fU);
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push)) 
           & (0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__i_axi_to_tcdm__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_ptr_agu_i_ready_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__cstate) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full)) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__cstate) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                    >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
                 & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                    >> 2U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_deq 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__empty)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__stream2acc_0_ready) 
              & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__empty)) 
                 | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__do_enq 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__empty) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__stream2acc_0_ready))) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full)) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0 
        = (1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_rsp_valid)) 
                 | (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__ReaderFifo_0__DOT__fifo__DOT__full))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_ptr_agu_i_ready_0) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_deq 
        = ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)) 
           & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___WriterFifo_0_io_out_valid)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__do_enq 
        = ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty) 
               & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0))) 
           & ((~ ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ptr_match) 
                  & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__maybe_full))) 
              & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_valid)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_ptr_agu_i_ready_0) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_ptr_o_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                         << 0x3eU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                       << 0x1eU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                       >> 2U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                        >> 2U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                        >> 2U))) >> 0x20U)) 
               >> 0x1fU);
        if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(260,65,(0x1ffU & ((IData)(0x41U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                         << 0x3eU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                       << 0x1eU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                       >> 2U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                        >> 2U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                             << 0x3eU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                           << 0x1eU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                             >> 2U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                          << 0x3eU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x22U])) 
                                        << 0x1eU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U])) 
                                        >> 2U))) >> 0x20U)) 
               >> 0x1fU);
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready 
        = ((4U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
         & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__gate_clock = 0U;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                         << 0x3cU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                       << 0x1cU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                       >> 4U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                          << 0x3cU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                        >> 4U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                             << 0x3cU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                           << 0x1cU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                             >> 4U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                          << 0x3cU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                        >> 4U))) >> 0x20U)) 
               >> 0x1fU);
        if ((0x103U >= (0x1ffU & ((IData)(0x41U) * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))))) {
            VL_ASSIGNSEL_WW(260,65,(0x1ffU & ((IData)(0x41U) 
                                              * (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q))), vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__mem_n, vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT____Vlvbound_h28b547a6__0);
        }
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q)));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)));
    } else {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = (7U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q) 
                     - (IData)(1U)));
    }
    if (((((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push) 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop)) 
          & (4U != (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q))) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
            = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
    if (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) 
         & (~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
            = (3U & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q)));
    }
    if (((0U == (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q)) 
         & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__push))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[0U] 
            = ((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                         << 0x3cU) | (((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                       << 0x1cU) | 
                                      ((QData)((IData)(
                                                       vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                       >> 4U)))) << 1U);
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[1U] 
            = (((IData)((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                          << 0x3cU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                        >> 4U)))) >> 0x1fU) 
               | ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                             << 0x3cU) | (((QData)((IData)(
                                                           vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                           << 0x1cU) 
                                          | ((QData)((IData)(
                                                             vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                             >> 4U))) 
                           >> 0x20U)) << 1U));
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__resp_o[2U] 
            = ((IData)(((((QData)((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x25U])) 
                          << 0x3cU) | (((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x24U])) 
                                        << 0x1cU) | 
                                       ((QData)((IData)(
                                                        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U])) 
                                        >> 4U))) >> 0x20U)) 
               >> 0x1fU);
        if (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop) {
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__write_pointer_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__status_cnt_q;
            vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_n 
                = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__fifo_i__DOT__read_pointer_q;
        }
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready 
        = ((4U > (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__pop));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_0_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_0)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_1_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_1)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_2_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_2)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_3_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_3)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_4_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_4)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_5_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_5)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_6_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_6)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_7_valid_0 
        = ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_ptr_o_valid) 
           & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready_reg_7)) 
              & (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT____VdfgRegularize_h1fcf617a_0_0)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__addr_gen_finish 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_last_0) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__loop_counters_valid_0)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_zeroLoopBoundCase));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__addr_gen_finish 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_last_0) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__loop_counters_valid_0)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_zeroLoopBoundCase));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o 
        = (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x21U] 
           & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[0U] 
        = (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
             << 0x1cU) | (0xffffff8U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                                        >> 4U))) | 
           ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
             >> 3U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[1U] 
        = ((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                  >> 4U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                              << 0x1cU) | (0xffffff8U 
                                           & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                                              >> 4U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[2U] 
        = ((7U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                  >> 4U)) | (0xfffffff8U & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
                                             << 0x1cU) 
                                            | (0xffffff8U 
                                               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                                                  >> 4U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U]) 
           | (1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
                    >> 4U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[0U] 
        = (2U | (0xfffffff9U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o 
        = ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT____Vcellout__gen_yes_snax_tcdm_interconnect__DOT__i_tcdm_interconnect__rsp_o[0x23U] 
            >> 2U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U] 
        = ((1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U]) 
           | (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                << 0x1dU) | (0x1ffffff0U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                                            >> 3U))) 
              | (0x3ffffffeU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                                 >> 2U) & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__req_ready) 
                                           << 1U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[4U] 
        = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                  >> 3U)) | ((0xeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                                      >> 3U)) | ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                                                  << 0x1dU) 
                                                 | (0x1ffffff0U 
                                                    & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[5U] 
                                                       >> 3U)))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[5U] 
        = ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                  >> 3U)) | ((0xeU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                                      >> 3U)) | (0xfffffff0U 
                                                 & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
                                                     << 0x1dU) 
                                                    | (0x1ffffff0U 
                                                       & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[6U] 
                                                          >> 3U))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[6U] 
        = (3U & ((1U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
                        >> 3U)) | (2U & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[7U] 
                                         >> 3U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U] 
        = (0xcU | vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__tcdm_req[3U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_7_valid_0) 
            << 0xfU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_6_valid_0) 
                         << 0xeU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_5_valid_0) 
                                      << 0xdU) | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_4_valid_0) 
                                                   << 0xcU) 
                                                  | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_3_valid_0) 
                                                      << 0xbU) 
                                                     | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_2_valid_0) 
                                                         << 0xaU) 
                                                        | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_1_valid_0) 
                                                            << 9U) 
                                                           | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__io_tcdm_req_0_valid_0) 
                                                               << 8U) 
                                                              | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_7_valid_0) 
                                                                  << 7U) 
                                                                 | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_6_valid_0) 
                                                                     << 6U) 
                                                                    | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_5_valid_0) 
                                                                        << 5U) 
                                                                       | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_4_valid_0) 
                                                                           << 4U) 
                                                                          | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_3_valid_0) 
                                                                              << 3U) 
                                                                             | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_2_valid_0) 
                                                                                << 2U) 
                                                                                | (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_1_valid_0) 
                                                                                << 1U) 
                                                                                | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__io_tcdm_req_0_valid_0))))))))))))))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__data_movement_done 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_0__DOT__addr_gen_finish) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_reader_0__DOT__tcdm_req_ready)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_0_io_zeroLoopBoundCase));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__data_movement_done 
        = (((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__address_gen_unit_1__DOT__addr_gen_finish) 
            & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__data_writer_0__DOT__tcdm_req_ready)) 
           | (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT___address_gen_unit_1_io_zeroLoopBoundCase));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
    if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
          >> 3U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d)));
    }
    if ((1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                  >> 2U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__0__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d) 
                       - (IData)(1U)));
    }
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
        = vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_q;
    if (((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
          >> 3U) & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT____Vcellout__i_stream_to_mem__req_ready_o))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (0xfU & ((IData)(1U) + (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d)));
    }
    if ((1U & ((~ (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__gen_buf__DOT__i_resp_buf__DOT__empty)) 
               & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT____Vcellout__i_reqrsp_demux__mst_req_o[4U] 
                  >> 2U)))) {
        vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d 
            = (0xfU & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_cluster__DOT__gen_core__BRA__1__KET____DOT__i_snitch_cc__DOT__i_reqrsp_to_tcdm__DOT__i_stream_to_mem__DOT__cnt_d) 
                       - (IData)(1U)));
    }
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[0U]);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0U] 
        = (0x7f8U | (1U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[1U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[2U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x10U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U]) 
           | (1U & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                    >> 0x10U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & (IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0U] 
        = ((0xfffffffeU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0U]) 
           | (IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[1U] 
                        << 0xfU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[0U] 
                                    >> 0x11U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U] 
        = (0xff0U | (3U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[4U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[5U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x11U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U] 
        = ((0xfffffffcU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U]) 
           | (3U & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                    >> 0xfU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 1U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U] 
        = ((0xfffffffdU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[3U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 1U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[1U] 
                       >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U] 
        = (0x1fe0U | (7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[7U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[8U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x12U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U] 
        = ((0xfffffff8U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U]) 
           | (7U & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                    >> 0xeU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 2U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U] 
        = ((0xfffffffbU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[6U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 2U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[2U] 
                        << 0xdU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[1U] 
                                    >> 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U] 
        = (0x3fc0U | (0xfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xaU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xbU] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x13U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU] 
        = ((0xfffffff0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU]) 
           | (0xfU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                      >> 0xdU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 3U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U] 
        = ((0xfffffff7U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[9U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 3U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[2U] 
                       >> 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU] 
        = (0x7f80U | (0x1fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xdU] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xeU] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x14U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU] 
        = ((0xffffffe0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU]) 
           | (0x1fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                       >> 0xcU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 4U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU] 
        = ((0xffffffefU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xcU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 4U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[3U] 
                        << 0xbU) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[2U] 
                                    >> 0x15U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU] 
        = (0xff00U | (0x3fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x10U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x11U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x15U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U] 
        = ((0xffffffc0U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U]) 
           | (0x3fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                       >> 0xbU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 5U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU] 
        = ((0xffffffdfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0xfU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 5U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[3U] 
                       >> 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U] 
        = (0x1fe00U | (0x7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x13U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x14U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x16U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U] 
        = ((0xffffff80U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U]) 
           | (0x7fU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                       >> 0xaU)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 6U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U] 
        = ((0xffffffbfU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x12U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 6U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[4U] 
                        << 9U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[3U] 
                                  >> 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U] 
        = (0x3fc00U | (0xffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U]));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x16U] = 0U;
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x17U] 
        = (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
           << 0x17U);
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U] 
        = ((0xffffff00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U]) 
           | (0xffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                       >> 9U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 7U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U] 
        = ((0xffffff7fU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x15U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 7U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[4U] 
                       >> 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1aU] 
        = ((0x7ffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1aU]) 
           | (0xfff80000U & (0x800000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                          << 0x18U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU] 
        = ((0xfffffe00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU]) 
           | (0x7ffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                          >> 8U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[1U]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][1U]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0U]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U] 
        = (0x7f800U | ((0x1ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U]) 
                       | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                          << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x19U] 
        = ((0x1ffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                      >> 0xdU)) | ((0x7fe00U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                >> 0xdU)) 
                                   | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                               >> 0x20U)) 
                                      << 0x13U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1aU] 
        = ((0xfff80000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1aU]) 
           | ((0x1ffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                  >> 0x20U)) >> 0xdU)) 
              | (0x7fe00U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                      >> 0x20U)) >> 0xdU))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 8U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U] 
        = ((0xfffffeffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x18U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 8U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[5U] 
                        << 7U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[4U] 
                                  >> 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1dU] 
        = ((0xfffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1dU]) 
           | (0xfff00000U & (0x1000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                           << 0x19U))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU] 
        = ((0xfffffc00U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU]) 
           | (0xfffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                          >> 7U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[3U]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][3U]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[2U]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][2U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU] 
        = (0xff000U | ((0x3ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU]) 
                       | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                          << 0x14U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1cU] 
        = ((0x3ffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                      >> 0xcU)) | ((0xffc00U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                >> 0xcU)) 
                                   | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                               >> 0x20U)) 
                                      << 0x14U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1dU] 
        = ((0xfff00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1dU]) 
           | ((0x3ffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                  >> 0x20U)) >> 0xcU)) 
              | (0xffc00U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                      >> 0x20U)) >> 0xcU))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 9U));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU] 
        = ((0xfffffdffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1bU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 9U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[5U] 
                       >> 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x20U] 
        = ((0x1fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x20U]) 
           | (0xffe00000U & (0x2000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                           << 0x1aU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U] 
        = ((0xfffff800U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U]) 
           | (0x1fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                           >> 6U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[5U]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][5U]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[4U]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][4U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU] 
        = (0x1fe000U | ((0x7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU]) 
                        | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                           << 0x15U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1fU] 
        = ((0x7ffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                      >> 0xbU)) | ((0x1ff800U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                 >> 0xbU)) 
                                   | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                               >> 0x20U)) 
                                      << 0x15U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x20U] 
        = ((0xffe00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x20U]) 
           | ((0x7ffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                  >> 0x20U)) >> 0xbU)) 
              | (0x1ff800U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                       >> 0x20U)) >> 0xbU))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xaU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU] 
        = ((0xfffffbffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x1eU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xaU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[6U] 
                        << 5U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[5U] 
                                  >> 0x1bU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x23U] 
        = ((0x3fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x23U]) 
           | (0xffc00000U & (0x4000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                           << 0x1bU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U] 
        = ((0xfffff000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U]) 
           | (0x3fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                           >> 5U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[7U]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][7U]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[6U]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][6U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U] 
        = (0x3fc000U | ((0xfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U]) 
                        | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                           << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x22U] 
        = ((0xfffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                      >> 0xaU)) | ((0x3ff000U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                 >> 0xaU)) 
                                   | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                               >> 0x20U)) 
                                      << 0x16U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x23U] 
        = ((0xffc00000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x23U]) 
           | ((0xfffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                  >> 0x20U)) >> 0xaU)) 
              | (0x3ff000U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                       >> 0x20U)) >> 0xaU))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xbU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U] 
        = ((0xfffff7ffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x21U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xbU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[6U] 
                       >> 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x26U] 
        = ((0x7fffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x26U]) 
           | (0xff800000U & (0x8000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                           << 0x1cU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U] 
        = ((0xffffe000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U]) 
           | (0x7fffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                           >> 4U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[9U]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][9U]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[8U]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][8U]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U] 
        = (0x7f8000U | ((0x1fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U]) 
                        | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                           << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x25U] 
        = ((0x1fffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                       >> 9U)) | ((0x7fe000U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                >> 9U)) 
                                  | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                              >> 0x20U)) 
                                     << 0x17U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x26U] 
        = ((0xff800000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x26U]) 
           | ((0x1fffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                   >> 0x20U)) >> 9U)) 
              | (0x7fe000U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                       >> 0x20U)) >> 9U))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xcU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U] 
        = ((0xffffefffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x24U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xcU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[7U] 
                        << 3U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[6U] 
                                  >> 0x1dU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x29U] 
        = ((0xffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x29U]) 
           | (0xff000000U & (0x10000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                            << 0x1dU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU] 
        = ((0xffffc000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU]) 
           | (0xffffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                           >> 3U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xbU]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xbU]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xaU]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xaU]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U] 
        = (0xff0000U | ((0x3fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U]) 
                        | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                           << 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x28U] 
        = ((0x3fffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                       >> 8U)) | ((0xffc000U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                >> 8U)) 
                                  | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                              >> 0x20U)) 
                                     << 0x18U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x29U] 
        = ((0xff000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x29U]) 
           | ((0x3fffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                   >> 0x20U)) >> 8U)) 
              | (0xffc000U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                       >> 0x20U)) >> 8U))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xdU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U] 
        = ((0xffffdfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x27U]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xdU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[7U] 
                       >> 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2cU] 
        = ((0x1ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2cU]) 
           | (0xfe000000U & (0x20000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                            << 0x1eU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU] 
        = ((0xffff8000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU]) 
           | (0x1ffffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                            >> 2U)));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xdU]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xdU]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xcU]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xcU]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU] 
        = (0x1fe0000U | ((0x7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU]) 
                         | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                            << 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2bU] 
        = ((0x7fffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                       >> 7U)) | ((0x1ff8000U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                 >> 7U)) 
                                  | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                              >> 0x20U)) 
                                     << 0x19U)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2cU] 
        = ((0xfe000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2cU]) 
           | ((0x7fffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                   >> 0x20U)) >> 7U)) 
              | (0x1ff8000U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                        >> 0x20U)) 
                               >> 7U))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xeU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU] 
        = ((0xffffbfffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2aU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xeU));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
        = (0x1ffffU & ((vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[8U] 
                        << 1U) | (vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_addr[7U] 
                                  >> 0x1fU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2fU] 
        = ((0x3ffffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2fU]) 
           | (0xfc000000U & (0x40000000U | (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                                            << 0x1fU))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x30U] 
        = (0xffffU & (testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_hd64def83__0 
                      >> 1U));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
        = (((QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                              ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xfU]
                              : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                             [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xfU]))) 
            << 0x20U) | (QData)((IData)(((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__empty)
                                          ? vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__acc2stream_0_data[0xeU]
                                          : vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__ram_ext__DOT__Memory
                                         [vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__i_snax_dream_streamer_top__DOT__streamer__DOT__WriterFifo_0__DOT__fifo__DOT__deq_ptr_value][0xeU]))));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU] 
        = (0x3fc0000U | ((0xffffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU]) 
                         | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                            << 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2eU] 
        = ((0xffffU & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                       >> 6U)) | ((0x3ff0000U & ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0) 
                                                 >> 6U)) 
                                  | ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                              >> 0x20U)) 
                                     << 0x1aU)));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2fU] 
        = ((0xfc000000U & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2fU]) 
           | ((0xffffU & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                   >> 0x20U)) >> 6U)) 
              | (0x3ff0000U & ((IData)((testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h24bde648__0 
                                        >> 0x20U)) 
                               >> 6U))));
    testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0 
        = (1U & ((IData)(vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT__tcdm_req_q_valid) 
                 >> 0xfU));
    vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU] 
        = ((0xffff7fffU & vlSelf->testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT____Vcellout__i_snax_dream_streamer_wrapper__tcdm_req_o[0x2dU]) 
           | ((IData)(testharness__DOT__i_snax_dream_cluster__DOT__i_snax_core_0_acc_0_snax_dream__DOT__i_snax_dream_streamer_wrapper__DOT____Vlvbound_h4f27c258__0) 
              << 0xfU));
}
