Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  9 14:22:05 2025
| Host         : DESKTOP-VKHET3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Full_system_timing_summary_routed.rpt -pb Full_system_timing_summary_routed.pb -rpx Full_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Full_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.793        0.000                      0                  159        0.119        0.000                      0                  159        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.793        0.000                      0                  159        0.119        0.000                      0                  159        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 1.402ns (28.748%)  route 3.475ns (71.252%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           1.078     9.311    coms/instruction_reg0
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.355     9.666 r  coms/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.517    10.183    coms/instruction_reg[0]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y113         FDRE (Setup_fdre_C_D)       -0.269    14.976    coms/instruction_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.374ns (30.356%)  route 3.152ns (69.644%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     9.118    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     9.445 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     9.833    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[2]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/instruction_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.374ns (30.356%)  route 3.152ns (69.644%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     9.118    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     9.445 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     9.833    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[4]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/instruction_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.374ns (30.356%)  route 3.152ns (69.644%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     9.118    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     9.445 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     9.833    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[5]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/instruction_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.374ns (30.356%)  route 3.152ns (69.644%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     9.118    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     9.445 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     9.833    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[6]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/instruction_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.374ns (30.356%)  route 3.152ns (69.644%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.377     8.233 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     9.118    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     9.445 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     9.833    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y113         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/address_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.142ns (28.639%)  route 2.846ns (71.361%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.348     8.204 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     8.592    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     8.716 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.577     9.294    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.583    15.005    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.817    coms/address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/address_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.142ns (28.639%)  route 2.846ns (71.361%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.348     8.204 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     8.592    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     8.716 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.577     9.294    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.583    15.005    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[3]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.817    coms/address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/address_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.142ns (28.639%)  route 2.846ns (71.361%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.348     8.204 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     8.592    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     8.716 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.577     9.294    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.583    15.005    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[4]/C
                         clock pessimism              0.276    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X5Y112         FDRE (Setup_fdre_C_R)       -0.429    14.817    coms/address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 coms/cr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/address_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.142ns (28.997%)  route 2.796ns (71.003%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  coms/cr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  coms/cr_reg_reg[1]/Q
                         net (fo=5, routed)           1.263     7.087    coms/cr_reg[1]
    SLICE_X6Y112         LUT4 (Prop_lut4_I1_O)        0.152     7.239 r  coms/FSM_onehot_state_reg[5]_i_2/O
                         net (fo=12, routed)          0.617     7.856    coms/p_0_in[4]
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.348     8.204 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     8.592    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     8.716 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.528     9.245    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y114         FDRE                                         r  coms/address_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582    15.004    coms/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  coms/address_reg_reg[6]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y114         FDRE (Setup_fdre_C_R)       -0.429    14.816    coms/address_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 coms/instruction_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  coms/instruction_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.709    coms/in12[7]
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y113         FDRE (Hold_fdre_C_D)         0.078     1.590    coms/instruction_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 coms/data_down_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_down_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.128%)  route 0.113ns (37.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.596     1.515    coms/clk_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  coms/data_down_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  coms/data_down_reg_reg[4]/Q
                         net (fo=1, routed)           0.113     1.770    coms/in10[5]
    SLICE_X3Y109         LUT4 (Prop_lut4_I2_O)        0.045     1.815 r  coms/data_down_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    coms/data_down_reg[5]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    coms/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[5]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.091     1.646    coms/data_down_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 coms/instruction_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/instruction_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.114%)  route 0.123ns (39.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y113         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  coms/instruction_reg_reg[2]/Q
                         net (fo=1, routed)           0.123     1.777    coms/in12[3]
    SLICE_X6Y113         LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  coms/instruction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    coms/instruction_reg[3]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  coms/instruction_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  coms/instruction_reg_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y113         FDRE (Hold_fdre_C_D)         0.121     1.648    coms/instruction_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 coms/address_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/address_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  coms/address_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/address_reg_reg[1]/Q
                         net (fo=2, routed)           0.121     1.777    coms/in14[2]
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.863     2.029    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/C
                         clock pessimism             -0.500     1.528    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.070     1.598    coms/address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 coms/data_up_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_up_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[2]/Q
                         net (fo=2, routed)           0.115     1.770    coms/data_up_reg_reg[7]_0[2]
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[3]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.071     1.585    coms/data_up_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 coms/data_up_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_up_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[6]/Q
                         net (fo=1, routed)           0.116     1.772    coms/data_up_reg_reg[7]_0[6]
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[7]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.071     1.585    coms/data_up_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 coms/data_up_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_up_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[5]/Q
                         net (fo=2, routed)           0.124     1.779    coms/data_up_reg_reg[7]_0[5]
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[6]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.072     1.586    coms/data_up_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 coms/data_up_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_up_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[4]/Q
                         net (fo=2, routed)           0.113     1.768    coms/data_up_reg_reg[7]_0[4]
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[5]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.047     1.561    coms/data_up_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 coms/dr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/dr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    coms/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  coms/dr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_fdre_C_Q)         0.164     1.676 r  coms/dr_reg_reg[1]/Q
                         net (fo=5, routed)           0.137     1.814    coms/dr_reg[1]
    SLICE_X6Y114         LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  coms/dr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.859    coms/dr_reg[1]_i_1_n_0
    SLICE_X6Y114         FDRE                                         r  coms/dr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X6Y114         FDRE                                         r  coms/dr_reg_reg[1]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X6Y114         FDRE (Hold_fdre_C_D)         0.121     1.633    coms/dr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 coms/data_down_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coms/data_down_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.596     1.515    coms/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  coms/data_down_reg_reg[0]/Q
                         net (fo=1, routed)           0.156     1.813    coms/in10[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I2_O)        0.042     1.855 r  coms/data_down_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.855    coms/data_down_reg[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.866     2.032    coms/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.107     1.622    coms/data_down_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y112    coms/FSM_onehot_state_reg_reg[4]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y114    coms/FSM_onehot_state_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y110    coms/address_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    coms/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    coms/FSM_onehot_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coms/address_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 4.482ns (51.148%)  route 4.281ns (48.852%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.703     5.305    coms/clk_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  coms/address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDRE (Prop_fdre_C_Q)         0.456     5.761 r  coms/address_reg_reg[7]/Q
                         net (fo=1, routed)           0.817     6.578    coms/p_1_in
    SLICE_X5Y113         LUT4 (Prop_lut4_I2_O)        0.152     6.730 r  coms/mosi_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.977     7.707    coms/mosi_OBUF_inst_i_2_n_0
    SLICE_X2Y115         LUT5 (Prop_lut5_I3_O)        0.332     8.039 r  coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.487    10.526    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.542    14.069 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000    14.069    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.190ns (50.174%)  route 4.161ns (49.826%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  coms/FSM_onehot_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  coms/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=7, routed)           0.993     6.818    coms/FSM_onehot_state_reg_reg_n_0_[6]
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124     6.942 r  coms/busy_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.167    10.109    busy_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.656 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000    13.656    busy
    V16                                                               r  busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.600ns  (logic 4.508ns (59.316%)  route 3.092ns (40.684%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  coms/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  coms/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=4, routed)           0.995     6.721    coms/Q[1]
    SLICE_X2Y114         LUT3 (Prop_lut3_I0_O)        0.327     7.048 r  coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.097     9.145    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.762    12.907 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    12.907    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 4.008ns (53.313%)  route 3.510ns (46.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  coms/data_up_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.510     9.273    lopt_4
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.825 r  data_up_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.825    data_up[5]
    V17                                                               r  data_up[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 4.146ns (55.349%)  route 3.345ns (44.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  coms/data_up_reg_reg[7]/Q
                         net (fo=1, routed)           3.345     9.071    data_up_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.727    12.798 r  data_up_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.798    data_up[7]
    U16                                                               r  data_up[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.333ns  (logic 4.149ns (56.579%)  route 3.184ns (43.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  coms/data_up_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.184     8.910    lopt_5
    U17                  OBUF (Prop_obuf_I_O)         3.730    12.640 r  data_up_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.640    data_up[6]
    U17                                                               r  data_up[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_up
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.072ns (56.706%)  route 3.109ns (43.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  coms/FSM_onehot_state_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.518     5.825 r  coms/FSM_onehot_state_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.109     8.934    lopt_6
    T15                  OBUF (Prop_obuf_I_O)         3.554    12.489 r  enable_up_OBUF_inst/O
                         net (fo=0)                   0.000    12.489    enable_up
    T15                                                               r  enable_up (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 4.108ns (58.296%)  route 2.939ns (41.704%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.704     5.306    coms/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  coms/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  coms/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=12, routed)          1.039     6.801    coms/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X5Y114         LUT5 (Prop_lut5_I2_O)        0.124     6.925 r  coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.900     8.825    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.528    12.353 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.353    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 4.143ns (60.613%)  route 2.692ns (39.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  coms/data_up_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.692     8.418    lopt_2
    N14                  OBUF (Prop_obuf_I_O)         3.724    12.142 r  data_up_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.142    data_up[3]
    N14                                                               r  data_up[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 4.146ns (62.541%)  route 2.483ns (37.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.705     5.307    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  coms/data_up_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.483     8.209    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         3.727    11.936 r  data_up_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.936    data_up[4]
    R18                                                               r  data_up[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 coms/data_up_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 1.362ns (79.079%)  route 0.360ns (20.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[0]/Q
                         net (fo=3, routed)           0.360     2.016    data_up_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.237 r  data_up_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.237    data_up[0]
    H17                                                               r  data_up[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.435ns (80.090%)  route 0.357ns (19.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  coms/data_up_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.357     1.999    lopt_1
    J13                  OBUF (Prop_obuf_I_O)         1.307     3.306 r  data_up_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.306    data_up[2]
    J13                                                               r  data_up[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.377ns (75.621%)  route 0.444ns (24.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  coms/data_up_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.444     2.099    lopt
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.336 r  data_up_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.336    data_up[1]
    K15                                                               r  data_up[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.415ns (67.335%)  route 0.686ns (32.665%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    coms/clk_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  coms/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  coms/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=14, routed)          0.257     1.911    coms/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X5Y114         LUT5 (Prop_lut5_I1_O)        0.045     1.956 r  coms/sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.429     2.385    sclk_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.613 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.613    sclk
    F15                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.433ns (67.534%)  route 0.689ns (32.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  coms/data_up_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.689     2.332    lopt_3
    R18                  OBUF (Prop_obuf_I_O)         1.305     3.637 r  data_up_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.637    data_up[4]
    R18                                                               r  data_up[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.432ns (65.455%)  route 0.756ns (34.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  coms/data_up_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.756     2.398    lopt_2
    N14                  OBUF (Prop_obuf_I_O)         1.304     3.703 r  data_up_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.703    data_up[3]
    N14                                                               r  data_up[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.519ns (67.593%)  route 0.728ns (32.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.594     1.513    coms/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  coms/FSM_onehot_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y114         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  coms/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=7, routed)           0.199     1.876    coms/FSM_onehot_state_reg_reg_n_0_[6]
    SLICE_X2Y114         LUT3 (Prop_lut3_I2_O)        0.043     1.919 r  coms/cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.530     2.449    cs_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.312     3.761 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.761    cs
    D15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_up
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.419ns (59.895%)  route 0.950ns (40.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  coms/FSM_onehot_state_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  coms/FSM_onehot_state_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.950     2.629    lopt_6
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.883 r  enable_up_OBUF_inst/O
                         net (fo=0)                   0.000     3.883    enable_up
    T15                                                               r  enable_up (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.429ns (59.326%)  route 0.980ns (40.674%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.593     1.512    coms/clk_IBUF_BUFG
    SLICE_X4Y113         FDPE                                         r  coms/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDPE (Prop_fdpe_C_Q)         0.141     1.653 r  coms/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=21, routed)          0.273     1.927    coms/Q[0]
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.045     1.972 r  coms/mosi_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.706     2.678    mosi_OBUF
    F14                  OBUF (Prop_obuf_I_O)         1.243     3.921 r  mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    mosi
    F14                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coms/data_up_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_up[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.438ns (59.022%)  route 0.998ns (40.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.595     1.514    coms/clk_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  coms/data_up_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  coms/data_up_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.998     2.641    lopt_5
    U17                  OBUF (Prop_obuf_I_O)         1.310     3.950 r  data_up_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.950    data_up[6]
    U17                                                               r  data_up[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.581ns  (logic 2.092ns (31.780%)  route 4.490ns (68.220%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           1.078     5.709    coms/instruction_reg0
    SLICE_X5Y113         LUT5 (Prop_lut5_I3_O)        0.355     6.064 r  coms/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.517     6.581    coms/instruction_reg[0]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/C

Slack:                    inf
  Source:                 data_down[1]
                            (input port)
  Destination:            coms/data_down_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.556ns  (logic 1.119ns (17.068%)  route 5.437ns (82.932%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  data_down[1] (IN)
                         net (fo=0)                   0.000     0.000    data_down[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  data_down_IBUF[1]_inst/O
                         net (fo=1, routed)           5.437     6.404    coms/data_down_IBUF[1]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.152     6.556 r  coms/data_down_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.556    coms/data_down_reg[1]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.585     5.007    coms/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[1]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 2.064ns (33.119%)  route 4.167ns (66.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     5.517    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     5.844 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     6.231    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[2]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 2.064ns (33.119%)  route 4.167ns (66.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     5.517    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     5.844 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     6.231    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[4]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 2.064ns (33.119%)  route 4.167ns (66.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     5.517    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     5.844 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     6.231    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[5]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 2.064ns (33.119%)  route 4.167ns (66.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     5.517    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     5.844 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     6.231    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[6]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/instruction_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.231ns  (logic 2.064ns (33.119%)  route 4.167ns (66.881%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.120     4.631 r  coms/instruction_reg[7]_i_2/O
                         net (fo=9, routed)           0.885     5.517    coms/instruction_reg0
    SLICE_X5Y113         LUT2 (Prop_lut2_I0_O)        0.327     5.844 r  coms/instruction_reg[7]_i_1/O
                         net (fo=5, routed)           0.387     6.231    coms/instruction_reg[7]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.582     5.004    coms/clk_IBUF_BUFG
    SLICE_X5Y113         FDRE                                         r  coms/instruction_reg_reg[7]/C

Slack:                    inf
  Source:                 data_down[0]
                            (input port)
  Destination:            coms/data_down_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.111ns  (logic 1.106ns (18.099%)  route 5.005ns (81.901%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  data_down[0] (IN)
                         net (fo=0)                   0.000     0.000    data_down[0]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  data_down_IBUF[0]_inst/O
                         net (fo=1, routed)           5.005     5.987    coms/data_down_IBUF[0]
    SLICE_X5Y109         LUT2 (Prop_lut2_I1_O)        0.124     6.111 r  coms/data_down_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.111    coms/data_down_reg[0]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.585     5.007    coms/clk_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  coms/data_down_reg_reg[0]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/address_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.725ns  (logic 1.865ns (32.569%)  route 3.860ns (67.431%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.124     4.635 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     5.024    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.577     5.725    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.583     5.005    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[2]/C

Slack:                    inf
  Source:                 read
                            (input port)
  Destination:            coms/address_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.725ns  (logic 1.865ns (32.569%)  route 3.860ns (67.431%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  read (IN)
                         net (fo=0)                   0.000     0.000    read
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 r  read_IBUF_inst/O
                         net (fo=8, routed)           2.437     3.930    db_enable_down/read_IBUF
    SLICE_X2Y114         LUT6 (Prop_lut6_I2_O)        0.124     4.054 r  db_enable_down/FSM_onehot_state_reg[1]_i_2/O
                         net (fo=8, routed)           0.457     4.511    coms/br_reg_reg[0]_0
    SLICE_X5Y113         LUT4 (Prop_lut4_I3_O)        0.124     4.635 r  coms/address_reg[7]_i_2/O
                         net (fo=9, routed)           0.388     5.024    coms/address_reg0
    SLICE_X4Y113         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  coms/address_reg[7]_i_1/O
                         net (fo=5, routed)           0.577     5.725    coms/address_reg[7]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.583     5.005    coms/clk_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  coms/address_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            coms/data_up_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.247ns (29.654%)  route 0.587ns (70.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.587     0.835    coms/D[0]
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    coms/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  coms/data_up_reg_reg[0]/C

Slack:                    inf
  Source:                 zero
                            (input port)
  Destination:            coms/address_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.290ns (31.880%)  route 0.621ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  zero (IN)
                         net (fo=0)                   0.000     0.000    zero
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  zero_IBUF_inst/O
                         net (fo=3, routed)           0.621     0.866    coms/zero_IBUF
    SLICE_X2Y110         LUT6 (Prop_lut6_I1_O)        0.045     0.911 r  coms/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    coms/address_reg[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  coms/address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.869     2.034    coms/clk_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  coms/address_reg_reg[0]/C

Slack:                    inf
  Source:                 data_down[6]
                            (input port)
  Destination:            coms/data_down_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.322ns (29.465%)  route 0.772ns (70.535%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  data_down[6] (IN)
                         net (fo=0)                   0.000     0.000    data_down[6]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  data_down_IBUF[6]_inst/O
                         net (fo=1, routed)           0.772     1.049    coms/data_down_IBUF[6]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.094 r  coms/data_down_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.094    coms/data_down_reg[6]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    coms/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[6]/C

Slack:                    inf
  Source:                 zero
                            (input port)
  Destination:            coms/address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.335ns (30.447%)  route 0.766ns (69.553%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  zero (IN)
                         net (fo=0)                   0.000     0.000    zero
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  zero_IBUF_inst/O
                         net (fo=3, routed)           0.626     0.871    coms/zero_IBUF
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.045     0.916 r  coms/address_reg[5]_i_2/O
                         net (fo=1, routed)           0.141     1.057    coms/address_reg[5]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.045     1.102 r  coms/address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.102    coms/address_reg[5]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  coms/address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.866     2.031    coms/clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  coms/address_reg_reg[5]/C

Slack:                    inf
  Source:                 data_down[5]
                            (input port)
  Destination:            coms/data_down_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.336ns (29.429%)  route 0.805ns (70.571%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  data_down[5] (IN)
                         net (fo=0)                   0.000     0.000    data_down[5]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  data_down_IBUF[5]_inst/O
                         net (fo=1, routed)           0.805     1.096    coms/data_down_IBUF[5]
    SLICE_X3Y109         LUT4 (Prop_lut4_I0_O)        0.045     1.141 r  coms/data_down_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.141    coms/data_down_reg[5]_i_1_n_0
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    coms/clk_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  coms/data_down_reg_reg[5]/C

Slack:                    inf
  Source:                 enable_down
                            (input port)
  Destination:            db_enable_down/sync_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.244ns (21.010%)  route 0.919ns (78.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  enable_down (IN)
                         net (fo=0)                   0.000     0.000    enable_down
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  enable_down_IBUF_inst/O
                         net (fo=1, routed)           0.919     1.164    db_enable_down/enable_down_IBUF
    SLICE_X2Y112         FDCE                                         r  db_enable_down/sync_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.867     2.032    db_enable_down/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  db_enable_down/sync_reg1_reg/C

Slack:                    inf
  Source:                 write
                            (input port)
  Destination:            coms/fr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.218ns  (logic 0.310ns (25.459%)  route 0.908ns (74.541%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  write (IN)
                         net (fo=0)                   0.000     0.000    write
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  write_IBUF_inst/O
                         net (fo=8, routed)           0.908     1.173    coms/write_IBUF
    SLICE_X4Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.218 r  coms/fr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.218    coms/fr_reg[1]_i_1_n_0
    SLICE_X4Y114         FDRE                                         r  coms/fr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X4Y114         FDRE                                         r  coms/fr_reg_reg[1]/C

Slack:                    inf
  Source:                 write
                            (input port)
  Destination:            coms/instruction_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.313ns (25.312%)  route 0.924ns (74.688%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  write (IN)
                         net (fo=0)                   0.000     0.000    write
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  write_IBUF_inst/O
                         net (fo=8, routed)           0.759     1.024    coms/write_IBUF
    SLICE_X5Y113         LUT5 (Prop_lut5_I1_O)        0.048     1.072 r  coms/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.165     1.237    coms/instruction_reg[0]_i_1_n_0
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X7Y113         FDRE                                         r  coms/instruction_reg_reg[0]/C

Slack:                    inf
  Source:                 zero
                            (input port)
  Destination:            coms/address_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.400ns (31.346%)  route 0.877ns (68.654%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  zero (IN)
                         net (fo=0)                   0.000     0.000    zero
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  zero_IBUF_inst/O
                         net (fo=3, routed)           0.626     0.871    coms/zero_IBUF
    SLICE_X2Y110         LUT5 (Prop_lut5_I3_O)        0.044     0.915 r  coms/address_reg[1]_i_2/O
                         net (fo=1, routed)           0.251     1.167    coms/address_reg[1]_i_2_n_0
    SLICE_X5Y111         LUT5 (Prop_lut5_I0_O)        0.111     1.278 r  coms/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.278    coms/address_reg[1]_i_1_n_0
    SLICE_X5Y111         FDRE                                         r  coms/address_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.866     2.031    coms/clk_IBUF_BUFG
    SLICE_X5Y111         FDRE                                         r  coms/address_reg_reg[1]/C

Slack:                    inf
  Source:                 write
                            (input port)
  Destination:            coms/instruction_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.355ns (27.060%)  route 0.957ns (72.940%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  write (IN)
                         net (fo=0)                   0.000     0.000    write
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  write_IBUF_inst/O
                         net (fo=8, routed)           0.759     1.024    coms/write_IBUF
    SLICE_X5Y113         LUT3 (Prop_lut3_I1_O)        0.045     1.069 r  coms/instruction_reg[3]_i_2/O
                         net (fo=2, routed)           0.198     1.267    coms/instruction_reg[3]_i_2_n_0
    SLICE_X6Y113         LUT5 (Prop_lut5_I0_O)        0.045     1.312 r  coms/instruction_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.312    coms/instruction_reg[1]_i_1_n_0
    SLICE_X6Y113         FDRE                                         r  coms/instruction_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.862     2.028    coms/clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  coms/instruction_reg_reg[1]/C





