<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'mylog2' consists of the following:&#xD;&#xA;&#x9;'mul' operation ('mul_ln35', log2.c:35) [78]  (6.86 ns)&#xD;&#xA;&#x9;'icmp' operation ('icmp_ln36', log2.c:36) [80]  (2.38 ns)" projectName="log2" solutionName="solution1" date="2020-11-03T00:11:13.130+0300" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (9.24362ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="log2" solutionName="solution1" date="2020-11-03T00:11:13.074+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_mylog2_top/AESL_inst_mylog2/mylog2_fadd_32ns_bkb_U1/mylog2_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 600 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 600 [11.11%] @ &quot;1205000&quot;&#xD;&#xA;// RTL Simulation : 2 / 600 [0.00%] @ &quot;2335000&quot;&#xD;&#xA;// RTL Simulation : 3 / 600 [0.00%] @ &quot;3485000&quot;&#xD;&#xA;// RTL Simulation : 4 / 600 [0.00%] @ &quot;4635000&quot;&#xD;&#xA;// RTL Simulation : 5 / 600 [0.00%] @ &quot;5785000&quot;&#xD;&#xA;// RTL Simulation : 6 / 600 [0.00%] @ &quot;6935000&quot;&#xD;&#xA;// RTL Simulation : 7 / 600 [0.00%] @ &quot;8085000&quot;&#xD;&#xA;// RTL Simulation : 8 / 600 [0.00%] @ &quot;9235000&quot;&#xD;&#xA;// RTL Simulation : 9 / 600 [0.00%] @ &quot;10385000&quot;&#xD;&#xA;// RTL Simulation : 10 / 600 [0.00%] @ &quot;11535000&quot;&#xD;&#xA;// RTL Simulation : 11 / 600 [0.00%] @ &quot;12685000&quot;&#xD;&#xA;// RTL Simulation : 12 / 600 [0.00%] @ &quot;13835000&quot;&#xD;&#xA;// RTL Simulation : 13 / 600 [0.00%] @ &quot;14985000&quot;&#xD;&#xA;// RTL Simulation : 14 / 600 [0.00%] @ &quot;16135000&quot;&#xD;&#xA;// RTL Simulation : 15 / 600 [0.00%] @ &quot;17285000&quot;&#xD;&#xA;// RTL Simulation : 16 / 600 [0.00%] @ &quot;18435000&quot;&#xD;&#xA;// RTL Simulation : 17 / 600 [0.00%] @ &quot;19585000&quot;&#xD;&#xA;// RTL Simulation : 18 / 600 [0.00%] @ &quot;20735000&quot;&#xD;&#xA;// RTL Simulation : 19 / 600 [0.00%] @ &quot;21885000&quot;&#xD;&#xA;// RTL Simulation : 20 / 600 [0.00%] @ &quot;23035000&quot;&#xD;&#xA;// RTL Simulation : 21 / 600 [0.00%] @ &quot;24185000&quot;&#xD;&#xA;// RTL Simulation : 22 / 600 [0.00%] @ &quot;25335000&quot;&#xD;&#xA;// RTL Simulation : 23 / 600 [0.00%] @ &quot;26485000&quot;&#xD;&#xA;// RTL Simulation : 24 / 600 [11.11%] @ &quot;27575000&quot;&#xD;&#xA;// RTL Simulation : 25 / 600 [0.00%] @ &quot;28705000&quot;&#xD;&#xA;// RTL Simulation : 26 / 600 [0.00%] @ &quot;29855000&quot;&#xD;&#xA;// RTL Simulation : 27 / 600 [0.00%] @ &quot;31005000&quot;&#xD;&#xA;// RTL Simulation : 28 / 600 [0.00%] @ &quot;32155000&quot;&#xD;&#xA;// RTL Simulation : 29 / 600 [0.00%] @ &quot;33305000&quot;&#xD;&#xA;// RTL Simulation : 30 / 600 [0.00%] @ &quot;34455000&quot;&#xD;&#xA;// RTL Simulation : 31 / 600 [0.00%] @ &quot;35605000&quot;&#xD;&#xA;// RTL Simulation : 32 / 600 [0.00%] @ &quot;36755000&quot;&#xD;&#xA;// RTL Simulation : 33 / 600 [0.00%] @ &quot;37905000&quot;&#xD;&#xA;// RTL Simulation : 34 / 600 [0.00%] @ &quot;39055000&quot;&#xD;&#xA;// RTL Simulation : 35 / 600 [0.00%] @ &quot;40205000&quot;&#xD;&#xA;// RTL Simulation : 36 / 600 [0.00%] @ &quot;41355000&quot;&#xD;&#xA;// RTL Simulation : 37 / 600 [0.00%] @ &quot;42505000&quot;&#xD;&#xA;// RTL Simulation : 38 / 600 [0.00%] @ &quot;43655000&quot;&#xD;&#xA;// RTL Simulation : 39 / 600 [0.00%] @ &quot;44805000&quot;&#xD;&#xA;// RTL Simulation : 40 / 600 [0.00%] @ &quot;45955000&quot;&#xD;&#xA;// RTL Simulation : 41 / 600 [0.00%] @ &quot;47105000&quot;&#xD;&#xA;// RTL Simulation : 42 / 600 [0.00%] @ &quot;48255000&quot;&#xD;&#xA;// RTL Simulation : 43 / 600 [0.00%] @ &quot;49405000&quot;&#xD;&#xA;// RTL Simulation : 44 / 600 [0.00%] @ &quot;50555000&quot;&#xD;&#xA;// RTL Simulation : 45 / 600 [0.00%] @ &quot;51705000&quot;&#xD;&#xA;// RTL Simulation : 46 / 600 [0.00%] @ &quot;52855000&quot;&#xD;&#xA;// RTL Simulation : 47 / 600 [0.00%] @ &quot;54005000&quot;&#xD;&#xA;// RTL Simulation : 48 / 600 [0.00%] @ &quot;55155000&quot;&#xD;&#xA;// RTL Simulation : 49 / 600 [0.00%] @ &quot;56305000&quot;&#xD;&#xA;// RTL Simulation : 50 / 600 [0.00%] @ &quot;57455000&quot;&#xD;&#xA;// RTL Simulation : 51 / 600 [0.00%] @ &quot;58605000&quot;&#xD;&#xA;// RTL Simulation : 52 / 600 [0.00%] @ &quot;59755000&quot;&#xD;&#xA;// RTL Simulation : 53 / 600 [0.00%] @ &quot;60905000&quot;&#xD;&#xA;// RTL Simulation : 54 / 600 [0.00%] @ &quot;62055000&quot;&#xD;&#xA;// RTL Simulation : 55 / 600 [0.00%] @ &quot;63205000&quot;&#xD;&#xA;// RTL Simulation : 56 / 600 [0.00%] @ &quot;64355000&quot;&#xD;&#xA;// RTL Simulation : 57 / 600 [0.00%] @ &quot;65505000&quot;&#xD;&#xA;// RTL Simulation : 58 / 600 [0.00%] @ &quot;66655000&quot;&#xD;&#xA;// RTL Simulation : 59 / 600 [0.00%] @ &quot;67805000&quot;&#xD;&#xA;// RTL Simulation : 60 / 600 [0.00%] @ &quot;68955000&quot;&#xD;&#xA;// RTL Simulation : 61 / 600 [0.00%] @ &quot;70105000&quot;&#xD;&#xA;// RTL Simulation : 62 / 600 [0.00%] @ &quot;71255000&quot;&#xD;&#xA;// RTL Simulation : 63 / 600 [0.00%] @ &quot;72405000&quot;&#xD;&#xA;// RTL Simulation : 64 / 600 [0.00%] @ &quot;73555000&quot;&#xD;&#xA;// RTL Simulation : 65 / 600 [0.00%] @ &quot;74705000&quot;&#xD;&#xA;// RTL Simulation : 66 / 600 [0.00%] @ &quot;75855000&quot;&#xD;&#xA;// RTL Simulation : 67 / 600 [0.00%] @ &quot;77005000&quot;&#xD;&#xA;// RTL Simulation : 68 / 600 [0.00%] @ &quot;78155000&quot;&#xD;&#xA;// RTL Simulation : 69 / 600 [0.00%] @ &quot;79305000&quot;&#xD;&#xA;// RTL Simulation : 70 / 600 [0.00%] @ &quot;80455000&quot;&#xD;&#xA;// RTL Simulation : 71 / 600 [0.00%] @ &quot;81605000&quot;&#xD;&#xA;// RTL Simulation : 72 / 600 [0.00%] @ &quot;82755000&quot;&#xD;&#xA;// RTL Simulation : 73 / 600 [0.00%] @ &quot;83905000&quot;&#xD;&#xA;// RTL Simulation : 74 / 600 [0.00%] @ &quot;85055000&quot;&#xD;&#xA;// RTL Simulation : 75 / 600 [0.00%] @ &quot;86205000&quot;&#xD;&#xA;// RTL Simulation : 76 / 600 [0.00%] @ &quot;87355000&quot;&#xD;&#xA;// RTL Simulation : 77 / 600 [0.00%] @ &quot;88505000&quot;&#xD;&#xA;// RTL Simulation : 78 / 600 [0.00%] @ &quot;89655000&quot;&#xD;&#xA;// RTL Simulation : 79 / 600 [0.00%] @ &quot;90805000&quot;&#xD;&#xA;// RTL Simulation : 80 / 600 [0.00%] @ &quot;91955000&quot;&#xD;&#xA;// RTL Simulation : 81 / 600 [0.00%] @ &quot;93105000&quot;&#xD;&#xA;// RTL Simulation : 82 / 600 [0.00%] @ &quot;94255000&quot;&#xD;&#xA;// RTL Simulation : 83 / 600 [0.00%] @ &quot;95405000&quot;&#xD;&#xA;// RTL Simulation : 84 / 600 [0.00%] @ &quot;96555000&quot;&#xD;&#xA;// RTL Simulation : 85 / 600 [0.00%] @ &quot;97705000&quot;&#xD;&#xA;// RTL Simulation : 86 / 600 [0.00%] @ &quot;98855000&quot;&#xD;&#xA;// RTL Simulation : 87 / 600 [0.00%] @ &quot;100005000&quot;&#xD;&#xA;// RTL Simulation : 88 / 600 [0.00%] @ &quot;101155000&quot;&#xD;&#xA;// RTL Simulation : 89 / 600 [0.00%] @ &quot;102305000&quot;&#xD;&#xA;// RTL Simulation : 90 / 600 [0.00%] @ &quot;103455000&quot;&#xD;&#xA;// RTL Simulation : 91 / 600 [0.00%] @ &quot;104605000&quot;&#xD;&#xA;// RTL Simulation : 92 / 600 [0.00%] @ &quot;105755000&quot;&#xD;&#xA;// RTL Simulation : 93 / 600 [0.00%] @ &quot;106905000&quot;&#xD;&#xA;// RTL Simulation : 94 / 600 [0.00%] @ &quot;108055000&quot;&#xD;&#xA;// RTL Simulation : 95 / 600 [0.00%] @ &quot;109205000&quot;&#xD;&#xA;// RTL Simulation : 96 / 600 [0.00%] @ &quot;110355000&quot;&#xD;&#xA;// RTL Simulation : 97 / 600 [0.00%] @ &quot;111505000&quot;&#xD;&#xA;// RTL Simulation : 98 / 600 [0.00%] @ &quot;112655000&quot;&#xD;&#xA;// RTL Simulation : 99 / 600 [0.00%] @ &quot;113805000&quot;&#xD;&#xA;// RTL Simulation : 100 / 600 [0.00%] @ &quot;114955000&quot;&#xD;&#xA;// RTL Simulation : 101 / 600 [0.00%] @ &quot;116105000&quot;&#xD;&#xA;// RTL Simulation : 102 / 600 [0.00%] @ &quot;117255000&quot;&#xD;&#xA;// RTL Simulation : 103 / 600 [0.00%] @ &quot;118405000&quot;&#xD;&#xA;// RTL Simulation : 104 / 600 [0.00%] @ &quot;119555000&quot;&#xD;&#xA;// RTL Simulation : 105 / 600 [0.00%] @ &quot;120705000&quot;&#xD;&#xA;// RTL Simulation : 106 / 600 [0.00%] @ &quot;121855000&quot;&#xD;&#xA;// RTL Simulation : 107 / 600 [0.00%] @ &quot;123005000&quot;&#xD;&#xA;// RTL Simulation : 108 / 600 [0.00%] @ &quot;124155000&quot;&#xD;&#xA;// RTL Simulation : 109 / 600 [0.00%] @ &quot;125305000&quot;&#xD;&#xA;// RTL Simulation : 110 / 600 [0.00%] @ &quot;126455000&quot;&#xD;&#xA;// RTL Simulation : 111 / 600 [0.00%] @ &quot;127605000&quot;&#xD;&#xA;// RTL Simulation : 112 / 600 [0.00%] @ &quot;128755000&quot;&#xD;&#xA;// RTL Simulation : 113 / 600 [0.00%] @ &quot;129905000&quot;&#xD;&#xA;// RTL Simulation : 114 / 600 [0.00%] @ &quot;131055000&quot;&#xD;&#xA;// RTL Simulation : 115 / 600 [0.00%] @ &quot;132205000&quot;&#xD;&#xA;// RTL Simulation : 116 / 600 [0.00%] @ &quot;133355000&quot;&#xD;&#xA;// RTL Simulation : 117 / 600 [0.00%] @ &quot;134505000&quot;&#xD;&#xA;// RTL Simulation : 118 / 600 [0.00%] @ &quot;135655000&quot;&#xD;&#xA;// RTL Simulation : 119 / 600 [0.00%] @ &quot;136805000&quot;&#xD;&#xA;// RTL Simulation : 120 / 600 [0.00%] @ &quot;137955000&quot;&#xD;&#xA;// RTL Simulation : 121 / 600 [0.00%] @ &quot;139105000&quot;&#xD;&#xA;// RTL Simulation : 122 / 600 [0.00%] @ &quot;140255000&quot;&#xD;&#xA;// RTL Simulation : 123 / 600 [0.00%] @ &quot;141405000&quot;&#xD;&#xA;// RTL Simulation : 124 / 600 [0.00%] @ &quot;142555000&quot;&#xD;&#xA;// RTL Simulation : 125 / 600 [0.00%] @ &quot;143705000&quot;&#xD;&#xA;// RTL Simulation : 126 / 600 [0.00%] @ &quot;144855000&quot;&#xD;&#xA;// RTL Simulation : 127 / 600 [0.00%] @ &quot;146005000&quot;&#xD;&#xA;// RTL Simulation : 128 / 600 [0.00%] @ &quot;147155000&quot;&#xD;&#xA;// RTL Simulation : 129 / 600 [0.00%] @ &quot;148305000&quot;&#xD;&#xA;// RTL Simulation : 130 / 600 [0.00%] @ &quot;149455000&quot;&#xD;&#xA;// RTL Simulation : 131 / 600 [0.00%] @ &quot;150605000&quot;&#xD;&#xA;// RTL Simulation : 132 / 600 [0.00%] @ &quot;151755000&quot;&#xD;&#xA;// RTL Simulation : 133 / 600 [0.00%] @ &quot;152905000&quot;&#xD;&#xA;// RTL Simulation : 134 / 600 [0.00%] @ &quot;154055000&quot;&#xD;&#xA;// RTL Simulation : 135 / 600 [0.00%] @ &quot;155205000&quot;&#xD;&#xA;// RTL Simulation : 136 / 600 [0.00%] @ &quot;156355000&quot;&#xD;&#xA;// RTL Simulation : 137 / 600 [0.00%] @ &quot;157505000&quot;&#xD;&#xA;// RTL Simulation : 138 / 600 [0.00%] @ &quot;158655000&quot;&#xD;&#xA;// RTL Simulation : 139 / 600 [0.00%] @ &quot;159805000&quot;&#xD;&#xA;// RTL Simulation : 140 / 600 [0.00%] @ &quot;160955000&quot;&#xD;&#xA;// RTL Simulation : 141 / 600 [0.00%] @ &quot;162105000&quot;&#xD;&#xA;// RTL Simulation : 142 / 600 [0.00%] @ &quot;163255000&quot;&#xD;&#xA;// RTL Simulation : 143 / 600 [0.00%] @ &quot;164405000&quot;&#xD;&#xA;// RTL Simulation : 144 / 600 [0.00%] @ &quot;165555000&quot;&#xD;&#xA;// RTL Simulation : 145 / 600 [0.00%] @ &quot;166705000&quot;&#xD;&#xA;// RTL Simulation : 146 / 600 [0.00%] @ &quot;167855000&quot;&#xD;&#xA;// RTL Simulation : 147 / 600 [0.00%] @ &quot;169005000&quot;&#xD;&#xA;// RTL Simulation : 148 / 600 [0.00%] @ &quot;170155000&quot;&#xD;&#xA;// RTL Simulation : 149 / 600 [0.00%] @ &quot;171305000&quot;&#xD;&#xA;// RTL Simulation : 150 / 600 [0.00%] @ &quot;172455000&quot;&#xD;&#xA;// RTL Simulation : 151 / 600 [0.00%] @ &quot;173605000&quot;&#xD;&#xA;// RTL Simulation : 152 / 600 [0.00%] @ &quot;174755000&quot;&#xD;&#xA;// RTL Simulation : 153 / 600 [0.00%] @ &quot;175905000&quot;&#xD;&#xA;// RTL Simulation : 154 / 600 [0.00%] @ &quot;177055000&quot;&#xD;&#xA;// RTL Simulation : 155 / 600 [0.00%] @ &quot;178205000&quot;&#xD;&#xA;// RTL Simulation : 156 / 600 [0.00%] @ &quot;179355000&quot;&#xD;&#xA;// RTL Simulation : 157 / 600 [0.00%] @ &quot;180505000&quot;&#xD;&#xA;// RTL Simulation : 158 / 600 [0.00%] @ &quot;181655000&quot;&#xD;&#xA;// RTL Simulation : 159 / 600 [0.00%] @ &quot;182805000&quot;&#xD;&#xA;// RTL Simulation : 160 / 600 [0.00%] @ &quot;183955000&quot;&#xD;&#xA;// RTL Simulation : 161 / 600 [0.00%] @ &quot;185105000&quot;&#xD;&#xA;// RTL Simulation : 162 / 600 [0.00%] @ &quot;186255000&quot;&#xD;&#xA;// RTL Simulation : 163 / 600 [0.00%] @ &quot;187405000&quot;&#xD;&#xA;// RTL Simulation : 164 / 600 [0.00%] @ &quot;188555000&quot;&#xD;&#xA;// RTL Simulation : 165 / 600 [0.00%] @ &quot;189705000&quot;&#xD;&#xA;// RTL Simulation : 166 / 600 [0.00%] @ &quot;190855000&quot;&#xD;&#xA;// RTL Simulation : 167 / 600 [0.00%] @ &quot;192005000&quot;&#xD;&#xA;// RTL Simulation : 168 / 600 [0.00%] @ &quot;193155000&quot;&#xD;&#xA;// RTL Simulation : 169 / 600 [0.00%] @ &quot;194305000&quot;&#xD;&#xA;// RTL Simulation : 170 / 600 [0.00%] @ &quot;195455000&quot;&#xD;&#xA;// RTL Simulation : 171 / 600 [0.00%] @ &quot;196605000&quot;&#xD;&#xA;// RTL Simulation : 172 / 600 [0.00%] @ &quot;197755000&quot;&#xD;&#xA;// RTL Simulation : 173 / 600 [0.00%] @ &quot;198905000&quot;&#xD;&#xA;// RTL Simulation : 174 / 600 [0.00%] @ &quot;200055000&quot;&#xD;&#xA;// RTL Simulation : 175 / 600 [0.00%] @ &quot;201205000&quot;&#xD;&#xA;// RTL Simulation : 176 / 600 [0.00%] @ &quot;202355000&quot;&#xD;&#xA;// RTL Simulation : 177 / 600 [0.00%] @ &quot;203505000&quot;&#xD;&#xA;// RTL Simulation : 178 / 600 [0.00%] @ &quot;204655000&quot;&#xD;&#xA;// RTL Simulation : 179 / 600 [0.00%] @ &quot;205805000&quot;&#xD;&#xA;// RTL Simulation : 180 / 600 [0.00%] @ &quot;206955000&quot;&#xD;&#xA;// RTL Simulation : 181 / 600 [0.00%] @ &quot;208105000&quot;&#xD;&#xA;// RTL Simulation : 182 / 600 [0.00%] @ &quot;209255000&quot;&#xD;&#xA;// RTL Simulation : 183 / 600 [11.11%] @ &quot;210345000&quot;&#xD;&#xA;// RTL Simulation : 184 / 600 [0.00%] @ &quot;211475000&quot;&#xD;&#xA;// RTL Simulation : 185 / 600 [0.00%] @ &quot;212625000&quot;&#xD;&#xA;// RTL Simulation : 186 / 600 [0.00%] @ &quot;213775000&quot;&#xD;&#xA;// RTL Simulation : 187 / 600 [0.00%] @ &quot;214925000&quot;&#xD;&#xA;// RTL Simulation : 188 / 600 [0.00%] @ &quot;216075000&quot;&#xD;&#xA;// RTL Simulation : 189 / 600 [0.00%] @ &quot;217225000&quot;&#xD;&#xA;// RTL Simulation : 190 / 600 [0.00%] @ &quot;218375000&quot;&#xD;&#xA;// RTL Simulation : 191 / 600 [0.00%] @ &quot;219525000&quot;&#xD;&#xA;// RTL Simulation : 192 / 600 [0.00%] @ &quot;220675000&quot;&#xD;&#xA;// RTL Simulation : 193 / 600 [0.00%] @ &quot;221825000&quot;&#xD;&#xA;// RTL Simulation : 194 / 600 [0.00%] @ &quot;222975000&quot;&#xD;&#xA;// RTL Simulation : 195 / 600 [0.00%] @ &quot;224125000&quot;&#xD;&#xA;// RTL Simulation : 196 / 600 [0.00%] @ &quot;225275000&quot;&#xD;&#xA;// RTL Simulation : 197 / 600 [0.00%] @ &quot;226425000&quot;&#xD;&#xA;// RTL Simulation : 198 / 600 [0.00%] @ &quot;227575000&quot;&#xD;&#xA;// RTL Simulation : 199 / 600 [0.00%] @ &quot;228725000&quot;&#xD;&#xA;// RTL Simulation : 200 / 600 [0.00%] @ &quot;229875000&quot;&#xD;&#xA;// RTL Simulation : 201 / 600 [0.00%] @ &quot;231025000&quot;&#xD;&#xA;// RTL Simulation : 202 / 600 [0.00%] @ &quot;232175000&quot;&#xD;&#xA;// RTL Simulation : 203 / 600 [0.00%] @ &quot;233325000&quot;&#xD;&#xA;// RTL Simulation : 204 / 600 [0.00%] @ &quot;234475000&quot;&#xD;&#xA;// RTL Simulation : 205 / 600 [0.00%] @ &quot;235625000&quot;&#xD;&#xA;// RTL Simulation : 206 / 600 [0.00%] @ &quot;236775000&quot;&#xD;&#xA;// RTL Simulation : 207 / 600 [0.00%] @ &quot;237925000&quot;&#xD;&#xA;// RTL Simulation : 208 / 600 [0.00%] @ &quot;239075000&quot;&#xD;&#xA;// RTL Simulation : 209 / 600 [0.00%] @ &quot;240225000&quot;&#xD;&#xA;// RTL Simulation : 210 / 600 [0.00%] @ &quot;241375000&quot;&#xD;&#xA;// RTL Simulation : 211 / 600 [0.00%] @ &quot;242525000&quot;&#xD;&#xA;// RTL Simulation : 212 / 600 [0.00%] @ &quot;243675000&quot;&#xD;&#xA;// RTL Simulation : 213 / 600 [0.00%] @ &quot;244825000&quot;&#xD;&#xA;// RTL Simulation : 214 / 600 [0.00%] @ &quot;245975000&quot;&#xD;&#xA;// RTL Simulation : 215 / 600 [0.00%] @ &quot;247125000&quot;&#xD;&#xA;// RTL Simulation : 216 / 600 [0.00%] @ &quot;248275000&quot;&#xD;&#xA;// RTL Simulation : 217 / 600 [0.00%] @ &quot;249425000&quot;&#xD;&#xA;// RTL Simulation : 218 / 600 [0.00%] @ &quot;250575000&quot;&#xD;&#xA;// RTL Simulation : 219 / 600 [0.00%] @ &quot;251725000&quot;&#xD;&#xA;// RTL Simulation : 220 / 600 [0.00%] @ &quot;252875000&quot;&#xD;&#xA;// RTL Simulation : 221 / 600 [0.00%] @ &quot;254025000&quot;&#xD;&#xA;// RTL Simulation : 222 / 600 [0.00%] @ &quot;255175000&quot;&#xD;&#xA;// RTL Simulation : 223 / 600 [0.00%] @ &quot;256325000&quot;&#xD;&#xA;// RTL Simulation : 224 / 600 [0.00%] @ &quot;257475000&quot;&#xD;&#xA;// RTL Simulation : 225 / 600 [0.00%] @ &quot;258625000&quot;&#xD;&#xA;// RTL Simulation : 226 / 600 [0.00%] @ &quot;259775000&quot;&#xD;&#xA;// RTL Simulation : 227 / 600 [0.00%] @ &quot;260925000&quot;&#xD;&#xA;// RTL Simulation : 228 / 600 [0.00%] @ &quot;262075000&quot;&#xD;&#xA;// RTL Simulation : 229 / 600 [0.00%] @ &quot;263225000&quot;&#xD;&#xA;// RTL Simulation : 230 / 600 [0.00%] @ &quot;264375000&quot;&#xD;&#xA;// RTL Simulation : 231 / 600 [0.00%] @ &quot;265525000&quot;&#xD;&#xA;// RTL Simulation : 232 / 600 [0.00%] @ &quot;266675000&quot;&#xD;&#xA;// RTL Simulation : 233 / 600 [0.00%] @ &quot;267825000&quot;&#xD;&#xA;// RTL Simulation : 234 / 600 [0.00%] @ &quot;268975000&quot;&#xD;&#xA;// RTL Simulation : 235 / 600 [0.00%] @ &quot;270125000&quot;&#xD;&#xA;// RTL Simulation : 236 / 600 [0.00%] @ &quot;271275000&quot;&#xD;&#xA;// RTL Simulation : 237 / 600 [0.00%] @ &quot;272425000&quot;&#xD;&#xA;// RTL Simulation : 238 / 600 [0.00%] @ &quot;273575000&quot;&#xD;&#xA;// RTL Simulation : 239 / 600 [0.00%] @ &quot;274725000&quot;&#xD;&#xA;// RTL Simulation : 240 / 600 [0.00%] @ &quot;275875000&quot;&#xD;&#xA;// RTL Simulation : 241 / 600 [0.00%] @ &quot;277025000&quot;&#xD;&#xA;// RTL Simulation : 242 / 600 [0.00%] @ &quot;278175000&quot;&#xD;&#xA;// RTL Simulation : 243 / 600 [0.00%] @ &quot;279325000&quot;&#xD;&#xA;// RTL Simulation : 244 / 600 [0.00%] @ &quot;280475000&quot;&#xD;&#xA;// RTL Simulation : 245 / 600 [0.00%] @ &quot;281625000&quot;&#xD;&#xA;// RTL Simulation : 246 / 600 [0.00%] @ &quot;282775000&quot;&#xD;&#xA;// RTL Simulation : 247 / 600 [0.00%] @ &quot;283925000&quot;&#xD;&#xA;// RTL Simulation : 248 / 600 [0.00%] @ &quot;285075000&quot;&#xD;&#xA;// RTL Simulation : 249 / 600 [0.00%] @ &quot;286225000&quot;&#xD;&#xA;// RTL Simulation : 250 / 600 [0.00%] @ &quot;287375000&quot;&#xD;&#xA;// RTL Simulation : 251 / 600 [0.00%] @ &quot;288525000&quot;&#xD;&#xA;// RTL Simulation : 252 / 600 [0.00%] @ &quot;289675000&quot;&#xD;&#xA;// RTL Simulation : 253 / 600 [0.00%] @ &quot;290825000&quot;&#xD;&#xA;// RTL Simulation : 254 / 600 [0.00%] @ &quot;291975000&quot;&#xD;&#xA;// RTL Simulation : 255 / 600 [0.00%] @ &quot;293125000&quot;&#xD;&#xA;// RTL Simulation : 256 / 600 [0.00%] @ &quot;294275000&quot;&#xD;&#xA;// RTL Simulation : 257 / 600 [0.00%] @ &quot;295425000&quot;&#xD;&#xA;// RTL Simulation : 258 / 600 [0.00%] @ &quot;296575000&quot;&#xD;&#xA;// RTL Simulation : 259 / 600 [0.00%] @ &quot;297725000&quot;&#xD;&#xA;// RTL Simulation : 260 / 600 [0.00%] @ &quot;298875000&quot;&#xD;&#xA;// RTL Simulation : 261 / 600 [0.00%] @ &quot;300025000&quot;&#xD;&#xA;// RTL Simulation : 262 / 600 [0.00%] @ &quot;301175000&quot;&#xD;&#xA;// RTL Simulation : 263 / 600 [0.00%] @ &quot;302325000&quot;&#xD;&#xA;// RTL Simulation : 264 / 600 [0.00%] @ &quot;303475000&quot;&#xD;&#xA;// RTL Simulation : 265 / 600 [0.00%] @ &quot;304625000&quot;&#xD;&#xA;// RTL Simulation : 266 / 600 [0.00%] @ &quot;305775000&quot;&#xD;&#xA;// RTL Simulation : 267 / 600 [0.00%] @ &quot;306925000&quot;&#xD;&#xA;// RTL Simulation : 268 / 600 [0.00%] @ &quot;308075000&quot;&#xD;&#xA;// RTL Simulation : 269 / 600 [0.00%] @ &quot;309225000&quot;&#xD;&#xA;// RTL Simulation : 270 / 600 [0.00%] @ &quot;310375000&quot;&#xD;&#xA;// RTL Simulation : 271 / 600 [0.00%] @ &quot;311525000&quot;&#xD;&#xA;// RTL Simulation : 272 / 600 [0.00%] @ &quot;312675000&quot;&#xD;&#xA;// RTL Simulation : 273 / 600 [0.00%] @ &quot;313825000&quot;&#xD;&#xA;// RTL Simulation : 274 / 600 [0.00%] @ &quot;314975000&quot;&#xD;&#xA;// RTL Simulation : 275 / 600 [0.00%] @ &quot;316125000&quot;&#xD;&#xA;// RTL Simulation : 276 / 600 [0.00%] @ &quot;317275000&quot;&#xD;&#xA;// RTL Simulation : 277 / 600 [0.00%] @ &quot;318425000&quot;&#xD;&#xA;// RTL Simulation : 278 / 600 [0.00%] @ &quot;319575000&quot;&#xD;&#xA;// RTL Simulation : 279 / 600 [0.00%] @ &quot;320725000&quot;&#xD;&#xA;// RTL Simulation : 280 / 600 [0.00%] @ &quot;321875000&quot;&#xD;&#xA;// RTL Simulation : 281 / 600 [0.00%] @ &quot;323025000&quot;&#xD;&#xA;// RTL Simulation : 282 / 600 [0.00%] @ &quot;324175000&quot;&#xD;&#xA;// RTL Simulation : 283 / 600 [0.00%] @ &quot;325325000&quot;&#xD;&#xA;// RTL Simulation : 284 / 600 [0.00%] @ &quot;326475000&quot;&#xD;&#xA;// RTL Simulation : 285 / 600 [0.00%] @ &quot;327625000&quot;&#xD;&#xA;// RTL Simulation : 286 / 600 [0.00%] @ &quot;328775000&quot;&#xD;&#xA;// RTL Simulation : 287 / 600 [0.00%] @ &quot;329925000&quot;&#xD;&#xA;// RTL Simulation : 288 / 600 [0.00%] @ &quot;331075000&quot;&#xD;&#xA;// RTL Simulation : 289 / 600 [0.00%] @ &quot;332225000&quot;&#xD;&#xA;// RTL Simulation : 290 / 600 [0.00%] @ &quot;333375000&quot;&#xD;&#xA;// RTL Simulation : 291 / 600 [0.00%] @ &quot;334525000&quot;&#xD;&#xA;// RTL Simulation : 292 / 600 [0.00%] @ &quot;335675000&quot;&#xD;&#xA;// RTL Simulation : 293 / 600 [0.00%] @ &quot;336825000&quot;&#xD;&#xA;// RTL Simulation : 294 / 600 [0.00%] @ &quot;337975000&quot;&#xD;&#xA;// RTL Simulation : 295 / 600 [0.00%] @ &quot;339125000&quot;&#xD;&#xA;// RTL Simulation : 296 / 600 [0.00%] @ &quot;340275000&quot;&#xD;&#xA;// RTL Simulation : 297 / 600 [0.00%] @ &quot;341425000&quot;&#xD;&#xA;// RTL Simulation : 298 / 600 [0.00%] @ &quot;342575000&quot;&#xD;&#xA;// RTL Simulation : 299 / 600 [0.00%] @ &quot;343725000&quot;&#xD;&#xA;// RTL Simulation : 300 / 600 [0.00%] @ &quot;344875000&quot;&#xD;&#xA;// RTL Simulation : 301 / 600 [0.00%] @ &quot;346025000&quot;&#xD;&#xA;// RTL Simulation : 302 / 600 [0.00%] @ &quot;347175000&quot;&#xD;&#xA;// RTL Simulation : 303 / 600 [0.00%] @ &quot;348325000&quot;&#xD;&#xA;// RTL Simulation : 304 / 600 [0.00%] @ &quot;349475000&quot;&#xD;&#xA;// RTL Simulation : 305 / 600 [0.00%] @ &quot;350625000&quot;&#xD;&#xA;// RTL Simulation : 306 / 600 [0.00%] @ &quot;351775000&quot;&#xD;&#xA;// RTL Simulation : 307 / 600 [0.00%] @ &quot;352925000&quot;&#xD;&#xA;// RTL Simulation : 308 / 600 [0.00%] @ &quot;354075000&quot;&#xD;&#xA;// RTL Simulation : 309 / 600 [0.00%] @ &quot;355225000&quot;&#xD;&#xA;// RTL Simulation : 310 / 600 [0.00%] @ &quot;356375000&quot;&#xD;&#xA;// RTL Simulation : 311 / 600 [0.00%] @ &quot;357525000&quot;&#xD;&#xA;// RTL Simulation : 312 / 600 [0.00%] @ &quot;358675000&quot;&#xD;&#xA;// RTL Simulation : 313 / 600 [0.00%] @ &quot;359825000&quot;&#xD;&#xA;// RTL Simulation : 314 / 600 [0.00%] @ &quot;360975000&quot;&#xD;&#xA;// RTL Simulation : 315 / 600 [0.00%] @ &quot;362125000&quot;&#xD;&#xA;// RTL Simulation : 316 / 600 [0.00%] @ &quot;363275000&quot;&#xD;&#xA;// RTL Simulation : 317 / 600 [0.00%] @ &quot;364425000&quot;&#xD;&#xA;// RTL Simulation : 318 / 600 [0.00%] @ &quot;365575000&quot;&#xD;&#xA;// RTL Simulation : 319 / 600 [0.00%] @ &quot;366725000&quot;&#xD;&#xA;// RTL Simulation : 320 / 600 [0.00%] @ &quot;367875000&quot;&#xD;&#xA;// RTL Simulation : 321 / 600 [0.00%] @ &quot;369025000&quot;&#xD;&#xA;// RTL Simulation : 322 / 600 [0.00%] @ &quot;370175000&quot;&#xD;&#xA;// RTL Simulation : 323 / 600 [0.00%] @ &quot;371325000&quot;&#xD;&#xA;// RTL Simulation : 324 / 600 [0.00%] @ &quot;372475000&quot;&#xD;&#xA;// RTL Simulation : 325 / 600 [11.11%] @ &quot;373565000&quot;&#xD;&#xA;// RTL Simulation : 326 / 600 [0.00%] @ &quot;374695000&quot;&#xD;&#xA;// RTL Simulation : 327 / 600 [0.00%] @ &quot;375845000&quot;&#xD;&#xA;// RTL Simulation : 328 / 600 [0.00%] @ &quot;376995000&quot;&#xD;&#xA;// RTL Simulation : 329 / 600 [0.00%] @ &quot;378145000&quot;&#xD;&#xA;// RTL Simulation : 330 / 600 [0.00%] @ &quot;379295000&quot;&#xD;&#xA;// RTL Simulation : 331 / 600 [0.00%] @ &quot;380445000&quot;&#xD;&#xA;// RTL Simulation : 332 / 600 [0.00%] @ &quot;381595000&quot;&#xD;&#xA;// RTL Simulation : 333 / 600 [0.00%] @ &quot;382745000&quot;&#xD;&#xA;// RTL Simulation : 334 / 600 [0.00%] @ &quot;383895000&quot;&#xD;&#xA;// RTL Simulation : 335 / 600 [0.00%] @ &quot;385045000&quot;&#xD;&#xA;// RTL Simulation : 336 / 600 [0.00%] @ &quot;386195000&quot;&#xD;&#xA;// RTL Simulation : 337 / 600 [0.00%] @ &quot;387345000&quot;&#xD;&#xA;// RTL Simulation : 338 / 600 [0.00%] @ &quot;388495000&quot;&#xD;&#xA;// RTL Simulation : 339 / 600 [0.00%] @ &quot;389645000&quot;&#xD;&#xA;// RTL Simulation : 340 / 600 [0.00%] @ &quot;390795000&quot;&#xD;&#xA;// RTL Simulation : 341 / 600 [0.00%] @ &quot;391945000&quot;&#xD;&#xA;// RTL Simulation : 342 / 600 [0.00%] @ &quot;393095000&quot;&#xD;&#xA;// RTL Simulation : 343 / 600 [0.00%] @ &quot;394245000&quot;&#xD;&#xA;// RTL Simulation : 344 / 600 [0.00%] @ &quot;395395000&quot;&#xD;&#xA;// RTL Simulation : 345 / 600 [0.00%] @ &quot;396545000&quot;&#xD;&#xA;// RTL Simulation : 346 / 600 [0.00%] @ &quot;397695000&quot;&#xD;&#xA;// RTL Simulation : 347 / 600 [0.00%] @ &quot;398845000&quot;&#xD;&#xA;// RTL Simulation : 348 / 600 [0.00%] @ &quot;399995000&quot;&#xD;&#xA;// RTL Simulation : 349 / 600 [0.00%] @ &quot;401145000&quot;&#xD;&#xA;// RTL Simulation : 350 / 600 [0.00%] @ &quot;402295000&quot;&#xD;&#xA;// RTL Simulation : 351 / 600 [0.00%] @ &quot;403445000&quot;&#xD;&#xA;// RTL Simulation : 352 / 600 [0.00%] @ &quot;404595000&quot;&#xD;&#xA;// RTL Simulation : 353 / 600 [0.00%] @ &quot;405745000&quot;&#xD;&#xA;// RTL Simulation : 354 / 600 [0.00%] @ &quot;406895000&quot;&#xD;&#xA;// RTL Simulation : 355 / 600 [0.00%] @ &quot;408045000&quot;&#xD;&#xA;// RTL Simulation : 356 / 600 [0.00%] @ &quot;409195000&quot;&#xD;&#xA;// RTL Simulation : 357 / 600 [0.00%] @ &quot;410345000&quot;&#xD;&#xA;// RTL Simulation : 358 / 600 [0.00%] @ &quot;411495000&quot;&#xD;&#xA;// RTL Simulation : 359 / 600 [0.00%] @ &quot;412645000&quot;&#xD;&#xA;// RTL Simulation : 360 / 600 [0.00%] @ &quot;413795000&quot;&#xD;&#xA;// RTL Simulation : 361 / 600 [0.00%] @ &quot;414945000&quot;&#xD;&#xA;// RTL Simulation : 362 / 600 [0.00%] @ &quot;416095000&quot;&#xD;&#xA;// RTL Simulation : 363 / 600 [0.00%] @ &quot;417245000&quot;&#xD;&#xA;// RTL Simulation : 364 / 600 [0.00%] @ &quot;418395000&quot;&#xD;&#xA;// RTL Simulation : 365 / 600 [0.00%] @ &quot;419545000&quot;&#xD;&#xA;// RTL Simulation : 366 / 600 [0.00%] @ &quot;420695000&quot;&#xD;&#xA;// RTL Simulation : 367 / 600 [0.00%] @ &quot;421845000&quot;&#xD;&#xA;// RTL Simulation : 368 / 600 [0.00%] @ &quot;422995000&quot;&#xD;&#xA;// RTL Simulation : 369 / 600 [0.00%] @ &quot;424145000&quot;&#xD;&#xA;// RTL Simulation : 370 / 600 [0.00%] @ &quot;425295000&quot;&#xD;&#xA;// RTL Simulation : 371 / 600 [0.00%] @ &quot;426445000&quot;&#xD;&#xA;// RTL Simulation : 372 / 600 [0.00%] @ &quot;427595000&quot;&#xD;&#xA;// RTL Simulation : 373 / 600 [0.00%] @ &quot;428745000&quot;&#xD;&#xA;// RTL Simulation : 374 / 600 [0.00%] @ &quot;429895000&quot;&#xD;&#xA;// RTL Simulation : 375 / 600 [0.00%] @ &quot;431045000&quot;&#xD;&#xA;// RTL Simulation : 376 / 600 [0.00%] @ &quot;432195000&quot;&#xD;&#xA;// RTL Simulation : 377 / 600 [0.00%] @ &quot;433345000&quot;&#xD;&#xA;// RTL Simulation : 378 / 600 [0.00%] @ &quot;434495000&quot;&#xD;&#xA;// RTL Simulation : 379 / 600 [0.00%] @ &quot;435645000&quot;&#xD;&#xA;// RTL Simulation : 380 / 600 [0.00%] @ &quot;436795000&quot;&#xD;&#xA;// RTL Simulation : 381 / 600 [0.00%] @ &quot;437945000&quot;&#xD;&#xA;// RTL Simulation : 382 / 600 [0.00%] @ &quot;439095000&quot;&#xD;&#xA;// RTL Simulation : 383 / 600 [0.00%] @ &quot;440245000&quot;&#xD;&#xA;// RTL Simulation : 384 / 600 [0.00%] @ &quot;441395000&quot;&#xD;&#xA;// RTL Simulation : 385 / 600 [0.00%] @ &quot;442545000&quot;&#xD;&#xA;// RTL Simulation : 386 / 600 [0.00%] @ &quot;443695000&quot;&#xD;&#xA;// RTL Simulation : 387 / 600 [0.00%] @ &quot;444845000&quot;&#xD;&#xA;// RTL Simulation : 388 / 600 [0.00%] @ &quot;445995000&quot;&#xD;&#xA;// RTL Simulation : 389 / 600 [0.00%] @ &quot;447145000&quot;&#xD;&#xA;// RTL Simulation : 390 / 600 [0.00%] @ &quot;448295000&quot;&#xD;&#xA;// RTL Simulation : 391 / 600 [0.00%] @ &quot;449445000&quot;&#xD;&#xA;// RTL Simulation : 392 / 600 [0.00%] @ &quot;450595000&quot;&#xD;&#xA;// RTL Simulation : 393 / 600 [0.00%] @ &quot;451745000&quot;&#xD;&#xA;// RTL Simulation : 394 / 600 [0.00%] @ &quot;452895000&quot;&#xD;&#xA;// RTL Simulation : 395 / 600 [0.00%] @ &quot;454045000&quot;&#xD;&#xA;// RTL Simulation : 396 / 600 [0.00%] @ &quot;455195000&quot;&#xD;&#xA;// RTL Simulation : 397 / 600 [0.00%] @ &quot;456345000&quot;&#xD;&#xA;// RTL Simulation : 398 / 600 [0.00%] @ &quot;457495000&quot;&#xD;&#xA;// RTL Simulation : 399 / 600 [0.00%] @ &quot;458645000&quot;&#xD;&#xA;// RTL Simulation : 400 / 600 [0.00%] @ &quot;459795000&quot;&#xD;&#xA;// RTL Simulation : 401 / 600 [0.00%] @ &quot;460945000&quot;&#xD;&#xA;// RTL Simulation : 402 / 600 [0.00%] @ &quot;462095000&quot;&#xD;&#xA;// RTL Simulation : 403 / 600 [0.00%] @ &quot;463245000&quot;&#xD;&#xA;// RTL Simulation : 404 / 600 [0.00%] @ &quot;464395000&quot;&#xD;&#xA;// RTL Simulation : 405 / 600 [0.00%] @ &quot;465545000&quot;&#xD;&#xA;// RTL Simulation : 406 / 600 [0.00%] @ &quot;466695000&quot;&#xD;&#xA;// RTL Simulation : 407 / 600 [0.00%] @ &quot;467845000&quot;&#xD;&#xA;// RTL Simulation : 408 / 600 [0.00%] @ &quot;468995000&quot;&#xD;&#xA;// RTL Simulation : 409 / 600 [0.00%] @ &quot;470145000&quot;&#xD;&#xA;// RTL Simulation : 410 / 600 [0.00%] @ &quot;471295000&quot;&#xD;&#xA;// RTL Simulation : 411 / 600 [0.00%] @ &quot;472445000&quot;&#xD;&#xA;// RTL Simulation : 412 / 600 [0.00%] @ &quot;473595000&quot;&#xD;&#xA;// RTL Simulation : 413 / 600 [0.00%] @ &quot;474745000&quot;&#xD;&#xA;// RTL Simulation : 414 / 600 [0.00%] @ &quot;475895000&quot;&#xD;&#xA;// RTL Simulation : 415 / 600 [0.00%] @ &quot;477045000&quot;&#xD;&#xA;// RTL Simulation : 416 / 600 [0.00%] @ &quot;478195000&quot;&#xD;&#xA;// RTL Simulation : 417 / 600 [0.00%] @ &quot;479345000&quot;&#xD;&#xA;// RTL Simulation : 418 / 600 [0.00%] @ &quot;480495000&quot;&#xD;&#xA;// RTL Simulation : 419 / 600 [0.00%] @ &quot;481645000&quot;&#xD;&#xA;// RTL Simulation : 420 / 600 [0.00%] @ &quot;482795000&quot;&#xD;&#xA;// RTL Simulation : 421 / 600 [0.00%] @ &quot;483945000&quot;&#xD;&#xA;// RTL Simulation : 422 / 600 [0.00%] @ &quot;485095000&quot;&#xD;&#xA;// RTL Simulation : 423 / 600 [0.00%] @ &quot;486245000&quot;&#xD;&#xA;// RTL Simulation : 424 / 600 [0.00%] @ &quot;487395000&quot;&#xD;&#xA;// RTL Simulation : 425 / 600 [0.00%] @ &quot;488545000&quot;&#xD;&#xA;// RTL Simulation : 426 / 600 [0.00%] @ &quot;489695000&quot;&#xD;&#xA;// RTL Simulation : 427 / 600 [0.00%] @ &quot;490845000&quot;&#xD;&#xA;// RTL Simulation : 428 / 600 [11.11%] @ &quot;491935000&quot;&#xD;&#xA;// RTL Simulation : 429 / 600 [0.00%] @ &quot;493065000&quot;&#xD;&#xA;// RTL Simulation : 430 / 600 [0.00%] @ &quot;494215000&quot;&#xD;&#xA;// RTL Simulation : 431 / 600 [0.00%] @ &quot;495365000&quot;&#xD;&#xA;// RTL Simulation : 432 / 600 [0.00%] @ &quot;496515000&quot;&#xD;&#xA;// RTL Simulation : 433 / 600 [0.00%] @ &quot;497665000&quot;&#xD;&#xA;// RTL Simulation : 434 / 600 [0.00%] @ &quot;498815000&quot;&#xD;&#xA;// RTL Simulation : 435 / 600 [0.00%] @ &quot;499965000&quot;&#xD;&#xA;// RTL Simulation : 436 / 600 [0.00%] @ &quot;501115000&quot;&#xD;&#xA;// RTL Simulation : 437 / 600 [0.00%] @ &quot;502265000&quot;&#xD;&#xA;// RTL Simulation : 438 / 600 [0.00%] @ &quot;503415000&quot;&#xD;&#xA;// RTL Simulation : 439 / 600 [11.11%] @ &quot;504505000&quot;&#xD;&#xA;// RTL Simulation : 440 / 600 [0.00%] @ &quot;505635000&quot;&#xD;&#xA;// RTL Simulation : 441 / 600 [0.00%] @ &quot;506785000&quot;&#xD;&#xA;// RTL Simulation : 442 / 600 [0.00%] @ &quot;507935000&quot;&#xD;&#xA;// RTL Simulation : 443 / 600 [0.00%] @ &quot;509085000&quot;&#xD;&#xA;// RTL Simulation : 444 / 600 [0.00%] @ &quot;510235000&quot;&#xD;&#xA;// RTL Simulation : 445 / 600 [0.00%] @ &quot;511385000&quot;&#xD;&#xA;// RTL Simulation : 446 / 600 [0.00%] @ &quot;512535000&quot;&#xD;&#xA;// RTL Simulation : 447 / 600 [11.11%] @ &quot;513625000&quot;&#xD;&#xA;// RTL Simulation : 448 / 600 [0.00%] @ &quot;514755000&quot;&#xD;&#xA;// RTL Simulation : 449 / 600 [0.00%] @ &quot;515905000&quot;&#xD;&#xA;// RTL Simulation : 450 / 600 [0.00%] @ &quot;517055000&quot;&#xD;&#xA;// RTL Simulation : 451 / 600 [0.00%] @ &quot;518205000&quot;&#xD;&#xA;// RTL Simulation : 452 / 600 [0.00%] @ &quot;519355000&quot;&#xD;&#xA;// RTL Simulation : 453 / 600 [0.00%] @ &quot;520505000&quot;&#xD;&#xA;// RTL Simulation : 454 / 600 [0.00%] @ &quot;521655000&quot;&#xD;&#xA;// RTL Simulation : 455 / 600 [0.00%] @ &quot;522805000&quot;&#xD;&#xA;// RTL Simulation : 456 / 600 [0.00%] @ &quot;523955000&quot;&#xD;&#xA;// RTL Simulation : 457 / 600 [0.00%] @ &quot;525105000&quot;&#xD;&#xA;// RTL Simulation : 458 / 600 [0.00%] @ &quot;526255000&quot;&#xD;&#xA;// RTL Simulation : 459 / 600 [0.00%] @ &quot;527405000&quot;&#xD;&#xA;// RTL Simulation : 460 / 600 [0.00%] @ &quot;528555000&quot;&#xD;&#xA;// RTL Simulation : 461 / 600 [0.00%] @ &quot;529705000&quot;&#xD;&#xA;// RTL Simulation : 462 / 600 [0.00%] @ &quot;530855000&quot;&#xD;&#xA;// RTL Simulation : 463 / 600 [0.00%] @ &quot;532005000&quot;&#xD;&#xA;// RTL Simulation : 464 / 600 [0.00%] @ &quot;533155000&quot;&#xD;&#xA;// RTL Simulation : 465 / 600 [0.00%] @ &quot;534305000&quot;&#xD;&#xA;// RTL Simulation : 466 / 600 [0.00%] @ &quot;535455000&quot;&#xD;&#xA;// RTL Simulation : 467 / 600 [0.00%] @ &quot;536605000&quot;&#xD;&#xA;// RTL Simulation : 468 / 600 [0.00%] @ &quot;537755000&quot;&#xD;&#xA;// RTL Simulation : 469 / 600 [0.00%] @ &quot;538905000&quot;&#xD;&#xA;// RTL Simulation : 470 / 600 [0.00%] @ &quot;540055000&quot;&#xD;&#xA;// RTL Simulation : 471 / 600 [0.00%] @ &quot;541205000&quot;&#xD;&#xA;// RTL Simulation : 472 / 600 [0.00%] @ &quot;542355000&quot;&#xD;&#xA;// RTL Simulation : 473 / 600 [0.00%] @ &quot;543505000&quot;&#xD;&#xA;// RTL Simulation : 474 / 600 [0.00%] @ &quot;544655000&quot;&#xD;&#xA;// RTL Simulation : 475 / 600 [0.00%] @ &quot;545805000&quot;&#xD;&#xA;// RTL Simulation : 476 / 600 [0.00%] @ &quot;546955000&quot;&#xD;&#xA;// RTL Simulation : 477 / 600 [0.00%] @ &quot;548105000&quot;&#xD;&#xA;// RTL Simulation : 478 / 600 [0.00%] @ &quot;549255000&quot;&#xD;&#xA;// RTL Simulation : 479 / 600 [0.00%] @ &quot;550405000&quot;&#xD;&#xA;// RTL Simulation : 480 / 600 [0.00%] @ &quot;551555000&quot;&#xD;&#xA;// RTL Simulation : 481 / 600 [0.00%] @ &quot;552705000&quot;&#xD;&#xA;// RTL Simulation : 482 / 600 [0.00%] @ &quot;553855000&quot;&#xD;&#xA;// RTL Simulation : 483 / 600 [0.00%] @ &quot;555005000&quot;&#xD;&#xA;// RTL Simulation : 484 / 600 [0.00%] @ &quot;556155000&quot;&#xD;&#xA;// RTL Simulation : 485 / 600 [0.00%] @ &quot;557305000&quot;&#xD;&#xA;// RTL Simulation : 486 / 600 [0.00%] @ &quot;558455000&quot;&#xD;&#xA;// RTL Simulation : 487 / 600 [0.00%] @ &quot;559605000&quot;&#xD;&#xA;// RTL Simulation : 488 / 600 [0.00%] @ &quot;560755000&quot;&#xD;&#xA;// RTL Simulation : 489 / 600 [0.00%] @ &quot;561905000&quot;&#xD;&#xA;// RTL Simulation : 490 / 600 [0.00%] @ &quot;563055000&quot;&#xD;&#xA;// RTL Simulation : 491 / 600 [0.00%] @ &quot;564205000&quot;&#xD;&#xA;// RTL Simulation : 492 / 600 [0.00%] @ &quot;565355000&quot;&#xD;&#xA;// RTL Simulation : 493 / 600 [0.00%] @ &quot;566505000&quot;&#xD;&#xA;// RTL Simulation : 494 / 600 [0.00%] @ &quot;567655000&quot;&#xD;&#xA;// RTL Simulation : 495 / 600 [11.11%] @ &quot;568745000&quot;&#xD;&#xA;// RTL Simulation : 496 / 600 [0.00%] @ &quot;569875000&quot;&#xD;&#xA;// RTL Simulation : 497 / 600 [0.00%] @ &quot;571025000&quot;&#xD;&#xA;// RTL Simulation : 498 / 600 [0.00%] @ &quot;572175000&quot;&#xD;&#xA;// RTL Simulation : 499 / 600 [0.00%] @ &quot;573325000&quot;&#xD;&#xA;// RTL Simulation : 500 / 600 [0.00%] @ &quot;574475000&quot;&#xD;&#xA;// RTL Simulation : 501 / 600 [0.00%] @ &quot;575625000&quot;&#xD;&#xA;// RTL Simulation : 502 / 600 [0.00%] @ &quot;576775000&quot;&#xD;&#xA;// RTL Simulation : 503 / 600 [0.00%] @ &quot;577925000&quot;&#xD;&#xA;// RTL Simulation : 504 / 600 [0.00%] @ &quot;579075000&quot;&#xD;&#xA;// RTL Simulation : 505 / 600 [0.00%] @ &quot;580225000&quot;&#xD;&#xA;// RTL Simulation : 506 / 600 [0.00%] @ &quot;581375000&quot;&#xD;&#xA;// RTL Simulation : 507 / 600 [0.00%] @ &quot;582525000&quot;&#xD;&#xA;// RTL Simulation : 508 / 600 [0.00%] @ &quot;583675000&quot;&#xD;&#xA;// RTL Simulation : 509 / 600 [0.00%] @ &quot;584825000&quot;&#xD;&#xA;// RTL Simulation : 510 / 600 [0.00%] @ &quot;585975000&quot;&#xD;&#xA;// RTL Simulation : 511 / 600 [0.00%] @ &quot;587125000&quot;&#xD;&#xA;// RTL Simulation : 512 / 600 [0.00%] @ &quot;588275000&quot;&#xD;&#xA;// RTL Simulation : 513 / 600 [0.00%] @ &quot;589425000&quot;&#xD;&#xA;// RTL Simulation : 514 / 600 [0.00%] @ &quot;590575000&quot;&#xD;&#xA;// RTL Simulation : 515 / 600 [0.00%] @ &quot;591725000&quot;&#xD;&#xA;// RTL Simulation : 516 / 600 [0.00%] @ &quot;592875000&quot;&#xD;&#xA;// RTL Simulation : 517 / 600 [0.00%] @ &quot;594025000&quot;&#xD;&#xA;// RTL Simulation : 518 / 600 [0.00%] @ &quot;595175000&quot;&#xD;&#xA;// RTL Simulation : 519 / 600 [0.00%] @ &quot;596325000&quot;&#xD;&#xA;// RTL Simulation : 520 / 600 [0.00%] @ &quot;597475000&quot;&#xD;&#xA;// RTL Simulation : 521 / 600 [0.00%] @ &quot;598625000&quot;&#xD;&#xA;// RTL Simulation : 522 / 600 [0.00%] @ &quot;599775000&quot;&#xD;&#xA;// RTL Simulation : 523 / 600 [0.00%] @ &quot;600925000&quot;&#xD;&#xA;// RTL Simulation : 524 / 600 [0.00%] @ &quot;602075000&quot;&#xD;&#xA;// RTL Simulation : 525 / 600 [0.00%] @ &quot;603225000&quot;&#xD;&#xA;// RTL Simulation : 526 / 600 [0.00%] @ &quot;604375000&quot;&#xD;&#xA;// RTL Simulation : 527 / 600 [0.00%] @ &quot;605525000&quot;&#xD;&#xA;// RTL Simulation : 528 / 600 [0.00%] @ &quot;606675000&quot;&#xD;&#xA;// RTL Simulation : 529 / 600 [0.00%] @ &quot;607825000&quot;&#xD;&#xA;// RTL Simulation : 530 / 600 [0.00%] @ &quot;608975000&quot;&#xD;&#xA;// RTL Simulation : 531 / 600 [0.00%] @ &quot;610125000&quot;&#xD;&#xA;// RTL Simulation : 532 / 600 [0.00%] @ &quot;611275000&quot;&#xD;&#xA;// RTL Simulation : 533 / 600 [0.00%] @ &quot;612425000&quot;&#xD;&#xA;// RTL Simulation : 534 / 600 [0.00%] @ &quot;613575000&quot;&#xD;&#xA;// RTL Simulation : 535 / 600 [0.00%] @ &quot;614725000&quot;&#xD;&#xA;// RTL Simulation : 536 / 600 [0.00%] @ &quot;615875000&quot;&#xD;&#xA;// RTL Simulation : 537 / 600 [0.00%] @ &quot;617025000&quot;&#xD;&#xA;// RTL Simulation : 538 / 600 [0.00%] @ &quot;618175000&quot;&#xD;&#xA;// RTL Simulation : 539 / 600 [0.00%] @ &quot;619325000&quot;&#xD;&#xA;// RTL Simulation : 540 / 600 [0.00%] @ &quot;620475000&quot;&#xD;&#xA;// RTL Simulation : 541 / 600 [0.00%] @ &quot;621625000&quot;&#xD;&#xA;// RTL Simulation : 542 / 600 [0.00%] @ &quot;622775000&quot;&#xD;&#xA;// RTL Simulation : 543 / 600 [0.00%] @ &quot;623925000&quot;&#xD;&#xA;// RTL Simulation : 544 / 600 [0.00%] @ &quot;625075000&quot;&#xD;&#xA;// RTL Simulation : 545 / 600 [0.00%] @ &quot;626225000&quot;&#xD;&#xA;// RTL Simulation : 546 / 600 [0.00%] @ &quot;627375000&quot;&#xD;&#xA;// RTL Simulation : 547 / 600 [0.00%] @ &quot;628525000&quot;&#xD;&#xA;// RTL Simulation : 548 / 600 [0.00%] @ &quot;629675000&quot;&#xD;&#xA;// RTL Simulation : 549 / 600 [0.00%] @ &quot;630825000&quot;&#xD;&#xA;// RTL Simulation : 550 / 600 [0.00%] @ &quot;631975000&quot;&#xD;&#xA;// RTL Simulation : 551 / 600 [0.00%] @ &quot;633125000&quot;&#xD;&#xA;// RTL Simulation : 552 / 600 [0.00%] @ &quot;634275000&quot;&#xD;&#xA;// RTL Simulation : 553 / 600 [0.00%] @ &quot;635425000&quot;&#xD;&#xA;// RTL Simulation : 554 / 600 [0.00%] @ &quot;636575000&quot;&#xD;&#xA;// RTL Simulation : 555 / 600 [0.00%] @ &quot;637725000&quot;&#xD;&#xA;// RTL Simulation : 556 / 600 [0.00%] @ &quot;638875000&quot;&#xD;&#xA;// RTL Simulation : 557 / 600 [0.00%] @ &quot;640025000&quot;&#xD;&#xA;// RTL Simulation : 558 / 600 [0.00%] @ &quot;641175000&quot;&#xD;&#xA;// RTL Simulation : 559 / 600 [0.00%] @ &quot;642325000&quot;&#xD;&#xA;// RTL Simulation : 560 / 600 [0.00%] @ &quot;643475000&quot;&#xD;&#xA;// RTL Simulation : 561 / 600 [0.00%] @ &quot;644625000&quot;&#xD;&#xA;// RTL Simulation : 562 / 600 [0.00%] @ &quot;645775000&quot;&#xD;&#xA;// RTL Simulation : 563 / 600 [0.00%] @ &quot;646925000&quot;&#xD;&#xA;// RTL Simulation : 564 / 600 [0.00%] @ &quot;648075000&quot;&#xD;&#xA;// RTL Simulation : 565 / 600 [0.00%] @ &quot;649225000&quot;&#xD;&#xA;// RTL Simulation : 566 / 600 [0.00%] @ &quot;650375000&quot;&#xD;&#xA;// RTL Simulation : 567 / 600 [0.00%] @ &quot;651525000&quot;&#xD;&#xA;// RTL Simulation : 568 / 600 [0.00%] @ &quot;652675000&quot;&#xD;&#xA;// RTL Simulation : 569 / 600 [0.00%] @ &quot;653825000&quot;&#xD;&#xA;// RTL Simulation : 570 / 600 [0.00%] @ &quot;654975000&quot;&#xD;&#xA;// RTL Simulation : 571 / 600 [0.00%] @ &quot;656125000&quot;&#xD;&#xA;// RTL Simulation : 572 / 600 [0.00%] @ &quot;657275000&quot;&#xD;&#xA;// RTL Simulation : 573 / 600 [0.00%] @ &quot;658425000&quot;&#xD;&#xA;// RTL Simulation : 574 / 600 [0.00%] @ &quot;659575000&quot;&#xD;&#xA;// RTL Simulation : 575 / 600 [0.00%] @ &quot;660725000&quot;&#xD;&#xA;// RTL Simulation : 576 / 600 [0.00%] @ &quot;661875000&quot;&#xD;&#xA;// RTL Simulation : 577 / 600 [0.00%] @ &quot;663025000&quot;&#xD;&#xA;// RTL Simulation : 578 / 600 [0.00%] @ &quot;664175000&quot;&#xD;&#xA;// RTL Simulation : 579 / 600 [0.00%] @ &quot;665325000&quot;&#xD;&#xA;// RTL Simulation : 580 / 600 [0.00%] @ &quot;666475000&quot;&#xD;&#xA;// RTL Simulation : 581 / 600 [0.00%] @ &quot;667625000&quot;&#xD;&#xA;// RTL Simulation : 582 / 600 [0.00%] @ &quot;668775000&quot;&#xD;&#xA;// RTL Simulation : 583 / 600 [0.00%] @ &quot;669925000&quot;&#xD;&#xA;// RTL Simulation : 584 / 600 [0.00%] @ &quot;671075000&quot;&#xD;&#xA;// RTL Simulation : 585 / 600 [0.00%] @ &quot;672225000&quot;&#xD;&#xA;// RTL Simulation : 586 / 600 [0.00%] @ &quot;673375000&quot;&#xD;&#xA;// RTL Simulation : 587 / 600 [0.00%] @ &quot;674525000&quot;&#xD;&#xA;// RTL Simulation : 588 / 600 [0.00%] @ &quot;675675000&quot;&#xD;&#xA;// RTL Simulation : 589 / 600 [0.00%] @ &quot;676825000&quot;&#xD;&#xA;// RTL Simulation : 590 / 600 [0.00%] @ &quot;677975000&quot;&#xD;&#xA;// RTL Simulation : 591 / 600 [0.00%] @ &quot;679125000&quot;&#xD;&#xA;// RTL Simulation : 592 / 600 [0.00%] @ &quot;680275000&quot;&#xD;&#xA;// RTL Simulation : 593 / 600 [0.00%] @ &quot;681425000&quot;&#xD;&#xA;// RTL Simulation : 594 / 600 [0.00%] @ &quot;682575000&quot;&#xD;&#xA;// RTL Simulation : 595 / 600 [0.00%] @ &quot;683725000&quot;&#xD;&#xA;// RTL Simulation : 596 / 600 [0.00%] @ &quot;684875000&quot;&#xD;&#xA;// RTL Simulation : 597 / 600 [0.00%] @ &quot;686025000&quot;&#xD;&#xA;// RTL Simulation : 598 / 600 [0.00%] @ &quot;687175000&quot;&#xD;&#xA;// RTL Simulation : 599 / 600 [0.00%] @ &quot;688325000&quot;&#xD;&#xA;// RTL Simulation : 600 / 600 [100.00%] @ &quot;689475000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 689515 ns : File &quot;C:/Users/slimakanzer/source/itmo-fourth-year/SoC/lab3/part2/log2/solution1/sim/verilog/mylog2.autotb.v&quot; Line 277&#xD;&#xA;run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 220.922 ; gain = 0.000&#xD;&#xA;## quit" projectName="log2" solutionName="solution1" date="2020-11-03T00:14:00.602+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mylog2_ap_sitofp_4_no_dsp_32.vhd:196]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xD;&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_8.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_8.vt2mcomps&#xD;&#xA;Compiling module xil_defaultlib.mylog2_AXILiteS_s_axi&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;art...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;artix7...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;artix7...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture mylog2_ap_fadd_3_full_dsp_32_arch of entity xil_defaultlib.mylog2_ap_fadd_3_full_dsp_32 [mylog2_ap_fadd_3_full_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.mylog2_fadd_32ns_bkb&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;artix...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;a...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;artix...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture mylog2_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.mylog2_ap_fmul_2_max_dsp_32 [mylog2_ap_fmul_2_max_dsp_32_defa...]&#xD;&#xA;Compiling module xil_defaultlib.mylog2_fmul_32ns_cud(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=64)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;artix7&quot;,w...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;artix7&quot;,w...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;artix7&quot;,w...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.mux4 [\mux4(c_xdevicefamily=&quot;artix7&quot;,w...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=3)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;art...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture mylog2_ap_uitofp_4_no_dsp_32_arch of entity xil_defaultlib.mylog2_ap_uitofp_4_no_dsp_32 [mylog2_ap_uitofp_4_no_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.mylog2_uitofp_32ndEe(ID=1)&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=31,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ar...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_8.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xD;&#xA;Compiling architecture mylog2_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.mylog2_ap_sitofp_4_no_dsp_32 [mylog2_ap_sitofp_4_no_dsp_32_def...]&#xD;&#xA;Compiling module xil_defaultlib.mylog2_sitofp_32neOg(ID=1)&#xD;&#xA;Compiling module xil_defaultlib.mylog2_mul_41ns_4fYi_MulnS_0&#xD;&#xA;Compiling module xil_defaultlib.mylog2_mul_41ns_4fYi(ID=1,NUM_ST...&#xD;&#xA;Compiling module xil_defaultlib.mylog2&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS&#xD;&#xA;Compiling module xil_defaultlib.apatb_mylog2_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot mylog2&#xD;&#xA;&#xD;&#xA;****** Webtalk v2019.1 (64-bit)&#xD;&#xA;  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019&#xD;&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xD;&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source C:/Users/slimakanzer/source/itmo-fourth-year/SoC/lab3/part2/log2/solution1/sim/verilog/xsim.dir/mylog2/webtalk/xsim_webtalk.tcl -notrace" projectName="log2" solutionName="solution1" date="2020-11-03T00:13:35.892+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mylog2_ap_uitofp_4_no_dsp_32.vhd:196]" projectName="log2" solutionName="solution1" date="2020-11-03T00:13:18.867+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mylog2_ap_fmul_2_max_dsp_32.vhd:201]" projectName="log2" solutionName="solution1" date="2020-11-03T00:13:17.782+0300" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/mylog2_ap_fadd_3_full_dsp_32.vhd:201]" projectName="log2" solutionName="solution1" date="2020-11-03T00:13:16.452+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mylog2_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="log2" solutionName="solution1" date="2020-11-03T00:16:08.209+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mylog2_ap_sitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="log2" solutionName="solution1" date="2020-11-03T00:16:04.033+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mylog2_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="log2" solutionName="solution1" date="2020-11-03T00:15:59.508+0300" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'mylog2_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="log2" solutionName="solution1" date="2020-11-03T00:15:54.357+0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
