0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/soc2_final/fsic/rtl/axi_ctrl_logic.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axil_axis.sv,,axi_ctrl_logic,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/axil_axis.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axilite_master.sv,,AXIL_AXIS,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/axilite_master.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axilite_slave.sv,,axilite_master,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/axilite_slave.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axis_master.sv,,axilite_slave,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/axis_master.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axis_slave.sv,,axis_master,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/axis_slave.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/sw_caravel.v,,axis_slave,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/concat_rtl_less_lat.v,1718464257,systemVerilog,,,,ROM_1i8_1o8_139451376f09106dead983b38fa9b384b9;ROM_1i8_1o8_285a0b00f8e79dc935ff6be0a48707dfb9;ROM_1i8_1o8_d27bb9a4f562995da244365665090d67b9;aes_enc;aes_enc_run;aes_enc_run_cipher_rsci;aes_enc_run_cipher_rsci_cipher_wait_ctrl;aes_enc_run_cipher_rsci_cipher_wait_dp;aes_enc_run_ekey_rsci;aes_enc_run_ekey_rsci_ekey_wait_ctrl;aes_enc_run_ekey_rsci_ekey_wait_dp;aes_enc_run_run_fsm;aes_enc_run_staller;aes_enc_run_state_rsci;aes_enc_run_state_rsci_state_wait_ctrl;aes_enc_run_state_rsci_state_wait_dp;ccs_in_wait_v1;ccs_out_wait_v1,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/config_ctrl.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/fsic_clkrst.v,,CFG_CTRL,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/fsic.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/io_serdes.v,,FSIC,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/fsic_clkrst.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/fsic_clock.v,,FSIC_CLKRST,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/fsic_clock.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/fsic_coreclk_phase_cnt.v,,fsic_clock_div,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/fsic_coreclk_phase_cnt.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/fsic_io_serdes_rx.v,,fsic_coreclk_phase_cnt,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/fsic_io_serdes_rx.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/fsic.v,,fsic_io_serdes_rx,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/io_serdes.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/logic_anlz.dummy_io.v,,IO_SERDES,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/logic_anlz.dummy_io.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/logic_anlz.dummy_io.vd,,,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/logic_anlz.dummy_io.vd,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/mprj_io.sv,,LOGIC_ANLZ,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/mprj_io.sv,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/user_subsys.all.v,,MPRJ_IO,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/spram.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/concat_rtl_less_lat.v,,SPRAM,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/sw_caravel.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/config_ctrl.v,,AXIS_SW,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/user_prj0.v,1719024869,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/user_prj1.v,,USER_PRJ0,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/user_prj1.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/user_prj2.v,,USER_PRJ1,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/user_prj2.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/user_prj3.v,,USER_PRJ2,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/user_prj3.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/spram.v,,USER_PRJ3,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/rtl/user_subsys.all.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/user_prj0.v,,AXIL_SLAV;AXIS_MSTR;AXIS_SLAV;IRQ_MUX;LA_MUX;USER_SUBSYS,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/testbench/fpga.v,1718458734,systemVerilog,,/home/ubuntu/soc2_final/fsic/rtl/axi_ctrl_logic.sv,,fpga,,,../,USE_EDGEDETECT_IP,,,,
/home/ubuntu/soc2_final/fsic/testbench/tb_fsic.v,1718591818,systemVerilog,,/home/ubuntu/soc2_final/fsic/testbench/fpga.v,,tb_fsic,,,../,USE_EDGEDETECT_IP,,,,
