
OS_sentry.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b208  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800b3b8  0800b3b8  0001b3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4b8  0800b4b8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b4b8  0800b4b8  0001b4b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4c0  0800b4c0  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4c0  0800b4c0  0001b4c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b4c4  0800b4c4  0001b4c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800b4c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009e88  20000020  0800b4e4  00020020  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009ea8  0800b4e4  00029ea8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000326c3  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000603c  00000000  00000000  0005270f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ad0  00000000  00000000  00058750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001828  00000000  00000000  0005a220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a10b  00000000  00000000  0005ba48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00023293  00000000  00000000  00085b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e73ca  00000000  00000000  000a8de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001901b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d74  00000000  00000000  00190204  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000020 	.word	0x20000020
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b3a0 	.word	0x0800b3a0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000024 	.word	0x20000024
 80001ec:	0800b3a0 	.word	0x0800b3a0

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2iz>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d215      	bcs.n	8000ad2 <__aeabi_d2iz+0x36>
 8000aa6:	d511      	bpl.n	8000acc <__aeabi_d2iz+0x30>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d912      	bls.n	8000ad8 <__aeabi_d2iz+0x3c>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	4240      	negne	r0, r0
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad6:	d105      	bne.n	8000ae4 <__aeabi_d2iz+0x48>
 8000ad8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	bf08      	it	eq
 8000ade:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_d2f>:
 8000aec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af4:	bf24      	itt	cs
 8000af6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000afe:	d90d      	bls.n	8000b1c <__aeabi_d2f+0x30>
 8000b00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b14:	bf08      	it	eq
 8000b16:	f020 0001 	biceq.w	r0, r0, #1
 8000b1a:	4770      	bx	lr
 8000b1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b20:	d121      	bne.n	8000b66 <__aeabi_d2f+0x7a>
 8000b22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b26:	bfbc      	itt	lt
 8000b28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b2c:	4770      	bxlt	lr
 8000b2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b36:	f1c2 0218 	rsb	r2, r2, #24
 8000b3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b42:	fa20 f002 	lsr.w	r0, r0, r2
 8000b46:	bf18      	it	ne
 8000b48:	f040 0001 	orrne.w	r0, r0, #1
 8000b4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b58:	ea40 000c 	orr.w	r0, r0, ip
 8000b5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b64:	e7cc      	b.n	8000b00 <__aeabi_d2f+0x14>
 8000b66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6a:	d107      	bne.n	8000b7c <__aeabi_d2f+0x90>
 8000b6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b70:	bf1e      	ittt	ne
 8000b72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7a:	4770      	bxne	lr
 8000b7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_uldivmod>:
 8000b8c:	b953      	cbnz	r3, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b8e:	b94a      	cbnz	r2, 8000ba4 <__aeabi_uldivmod+0x18>
 8000b90:	2900      	cmp	r1, #0
 8000b92:	bf08      	it	eq
 8000b94:	2800      	cmpeq	r0, #0
 8000b96:	bf1c      	itt	ne
 8000b98:	f04f 31ff 	movne.w	r1, #4294967295
 8000b9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000ba0:	f000 b96e 	b.w	8000e80 <__aeabi_idiv0>
 8000ba4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ba8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bac:	f000 f806 	bl	8000bbc <__udivmoddi4>
 8000bb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb8:	b004      	add	sp, #16
 8000bba:	4770      	bx	lr

08000bbc <__udivmoddi4>:
 8000bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc0:	9d08      	ldr	r5, [sp, #32]
 8000bc2:	4604      	mov	r4, r0
 8000bc4:	468c      	mov	ip, r1
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	f040 8083 	bne.w	8000cd2 <__udivmoddi4+0x116>
 8000bcc:	428a      	cmp	r2, r1
 8000bce:	4617      	mov	r7, r2
 8000bd0:	d947      	bls.n	8000c62 <__udivmoddi4+0xa6>
 8000bd2:	fab2 f282 	clz	r2, r2
 8000bd6:	b142      	cbz	r2, 8000bea <__udivmoddi4+0x2e>
 8000bd8:	f1c2 0020 	rsb	r0, r2, #32
 8000bdc:	fa24 f000 	lsr.w	r0, r4, r0
 8000be0:	4091      	lsls	r1, r2
 8000be2:	4097      	lsls	r7, r2
 8000be4:	ea40 0c01 	orr.w	ip, r0, r1
 8000be8:	4094      	lsls	r4, r2
 8000bea:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bee:	0c23      	lsrs	r3, r4, #16
 8000bf0:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf4:	fa1f fe87 	uxth.w	lr, r7
 8000bf8:	fb08 c116 	mls	r1, r8, r6, ip
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb06 f10e 	mul.w	r1, r6, lr
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x60>
 8000c08:	18fb      	adds	r3, r7, r3
 8000c0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c0e:	f080 8119 	bcs.w	8000e44 <__udivmoddi4+0x288>
 8000c12:	4299      	cmp	r1, r3
 8000c14:	f240 8116 	bls.w	8000e44 <__udivmoddi4+0x288>
 8000c18:	3e02      	subs	r6, #2
 8000c1a:	443b      	add	r3, r7
 8000c1c:	1a5b      	subs	r3, r3, r1
 8000c1e:	b2a4      	uxth	r4, r4
 8000c20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c24:	fb08 3310 	mls	r3, r8, r0, r3
 8000c28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c30:	45a6      	cmp	lr, r4
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x8c>
 8000c34:	193c      	adds	r4, r7, r4
 8000c36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3a:	f080 8105 	bcs.w	8000e48 <__udivmoddi4+0x28c>
 8000c3e:	45a6      	cmp	lr, r4
 8000c40:	f240 8102 	bls.w	8000e48 <__udivmoddi4+0x28c>
 8000c44:	3802      	subs	r0, #2
 8000c46:	443c      	add	r4, r7
 8000c48:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c4c:	eba4 040e 	sub.w	r4, r4, lr
 8000c50:	2600      	movs	r6, #0
 8000c52:	b11d      	cbz	r5, 8000c5c <__udivmoddi4+0xa0>
 8000c54:	40d4      	lsrs	r4, r2
 8000c56:	2300      	movs	r3, #0
 8000c58:	e9c5 4300 	strd	r4, r3, [r5]
 8000c5c:	4631      	mov	r1, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	b902      	cbnz	r2, 8000c66 <__udivmoddi4+0xaa>
 8000c64:	deff      	udf	#255	; 0xff
 8000c66:	fab2 f282 	clz	r2, r2
 8000c6a:	2a00      	cmp	r2, #0
 8000c6c:	d150      	bne.n	8000d10 <__udivmoddi4+0x154>
 8000c6e:	1bcb      	subs	r3, r1, r7
 8000c70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c74:	fa1f f887 	uxth.w	r8, r7
 8000c78:	2601      	movs	r6, #1
 8000c7a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c7e:	0c21      	lsrs	r1, r4, #16
 8000c80:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c88:	fb08 f30c 	mul.w	r3, r8, ip
 8000c8c:	428b      	cmp	r3, r1
 8000c8e:	d907      	bls.n	8000ca0 <__udivmoddi4+0xe4>
 8000c90:	1879      	adds	r1, r7, r1
 8000c92:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c96:	d202      	bcs.n	8000c9e <__udivmoddi4+0xe2>
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	f200 80e9 	bhi.w	8000e70 <__udivmoddi4+0x2b4>
 8000c9e:	4684      	mov	ip, r0
 8000ca0:	1ac9      	subs	r1, r1, r3
 8000ca2:	b2a3      	uxth	r3, r4
 8000ca4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ca8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cac:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb0:	fb08 f800 	mul.w	r8, r8, r0
 8000cb4:	45a0      	cmp	r8, r4
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0x10c>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x10a>
 8000cc0:	45a0      	cmp	r8, r4
 8000cc2:	f200 80d9 	bhi.w	8000e78 <__udivmoddi4+0x2bc>
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	eba4 0408 	sub.w	r4, r4, r8
 8000ccc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd0:	e7bf      	b.n	8000c52 <__udivmoddi4+0x96>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x12e>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80b1 	beq.w	8000e3e <__udivmoddi4+0x282>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x1cc>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0x140>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80b8 	bhi.w	8000e6c <__udivmoddi4+0x2b0>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0103 	sbc.w	r1, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	468c      	mov	ip, r1
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0a8      	beq.n	8000c5c <__udivmoddi4+0xa0>
 8000d0a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d0e:	e7a5      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000d10:	f1c2 0320 	rsb	r3, r2, #32
 8000d14:	fa20 f603 	lsr.w	r6, r0, r3
 8000d18:	4097      	lsls	r7, r2
 8000d1a:	fa01 f002 	lsl.w	r0, r1, r2
 8000d1e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d22:	40d9      	lsrs	r1, r3
 8000d24:	4330      	orrs	r0, r6
 8000d26:	0c03      	lsrs	r3, r0, #16
 8000d28:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d2c:	fa1f f887 	uxth.w	r8, r7
 8000d30:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d38:	fb06 f108 	mul.w	r1, r6, r8
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x19c>
 8000d44:	18fb      	adds	r3, r7, r3
 8000d46:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d4a:	f080 808d 	bcs.w	8000e68 <__udivmoddi4+0x2ac>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 808a 	bls.w	8000e68 <__udivmoddi4+0x2ac>
 8000d54:	3e02      	subs	r6, #2
 8000d56:	443b      	add	r3, r7
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b281      	uxth	r1, r0
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d68:	fb00 f308 	mul.w	r3, r0, r8
 8000d6c:	428b      	cmp	r3, r1
 8000d6e:	d907      	bls.n	8000d80 <__udivmoddi4+0x1c4>
 8000d70:	1879      	adds	r1, r7, r1
 8000d72:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d76:	d273      	bcs.n	8000e60 <__udivmoddi4+0x2a4>
 8000d78:	428b      	cmp	r3, r1
 8000d7a:	d971      	bls.n	8000e60 <__udivmoddi4+0x2a4>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	4439      	add	r1, r7
 8000d80:	1acb      	subs	r3, r1, r3
 8000d82:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d86:	e778      	b.n	8000c7a <__udivmoddi4+0xbe>
 8000d88:	f1c6 0c20 	rsb	ip, r6, #32
 8000d8c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d90:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d94:	431c      	orrs	r4, r3
 8000d96:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000da6:	431f      	orrs	r7, r3
 8000da8:	0c3b      	lsrs	r3, r7, #16
 8000daa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dae:	fa1f f884 	uxth.w	r8, r4
 8000db2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dba:	fb09 fa08 	mul.w	sl, r9, r8
 8000dbe:	458a      	cmp	sl, r1
 8000dc0:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc4:	fa00 f306 	lsl.w	r3, r0, r6
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x220>
 8000dca:	1861      	adds	r1, r4, r1
 8000dcc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dd0:	d248      	bcs.n	8000e64 <__udivmoddi4+0x2a8>
 8000dd2:	458a      	cmp	sl, r1
 8000dd4:	d946      	bls.n	8000e64 <__udivmoddi4+0x2a8>
 8000dd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dda:	4421      	add	r1, r4
 8000ddc:	eba1 010a 	sub.w	r1, r1, sl
 8000de0:	b2bf      	uxth	r7, r7
 8000de2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dea:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000dee:	fb00 f808 	mul.w	r8, r0, r8
 8000df2:	45b8      	cmp	r8, r7
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x24a>
 8000df6:	19e7      	adds	r7, r4, r7
 8000df8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfc:	d22e      	bcs.n	8000e5c <__udivmoddi4+0x2a0>
 8000dfe:	45b8      	cmp	r8, r7
 8000e00:	d92c      	bls.n	8000e5c <__udivmoddi4+0x2a0>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4427      	add	r7, r4
 8000e06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0a:	eba7 0708 	sub.w	r7, r7, r8
 8000e0e:	fba0 8902 	umull	r8, r9, r0, r2
 8000e12:	454f      	cmp	r7, r9
 8000e14:	46c6      	mov	lr, r8
 8000e16:	4649      	mov	r1, r9
 8000e18:	d31a      	bcc.n	8000e50 <__udivmoddi4+0x294>
 8000e1a:	d017      	beq.n	8000e4c <__udivmoddi4+0x290>
 8000e1c:	b15d      	cbz	r5, 8000e36 <__udivmoddi4+0x27a>
 8000e1e:	ebb3 020e 	subs.w	r2, r3, lr
 8000e22:	eb67 0701 	sbc.w	r7, r7, r1
 8000e26:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2a:	40f2      	lsrs	r2, r6
 8000e2c:	ea4c 0202 	orr.w	r2, ip, r2
 8000e30:	40f7      	lsrs	r7, r6
 8000e32:	e9c5 2700 	strd	r2, r7, [r5]
 8000e36:	2600      	movs	r6, #0
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	462e      	mov	r6, r5
 8000e40:	4628      	mov	r0, r5
 8000e42:	e70b      	b.n	8000c5c <__udivmoddi4+0xa0>
 8000e44:	4606      	mov	r6, r0
 8000e46:	e6e9      	b.n	8000c1c <__udivmoddi4+0x60>
 8000e48:	4618      	mov	r0, r3
 8000e4a:	e6fd      	b.n	8000c48 <__udivmoddi4+0x8c>
 8000e4c:	4543      	cmp	r3, r8
 8000e4e:	d2e5      	bcs.n	8000e1c <__udivmoddi4+0x260>
 8000e50:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e54:	eb69 0104 	sbc.w	r1, r9, r4
 8000e58:	3801      	subs	r0, #1
 8000e5a:	e7df      	b.n	8000e1c <__udivmoddi4+0x260>
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e7d2      	b.n	8000e06 <__udivmoddi4+0x24a>
 8000e60:	4660      	mov	r0, ip
 8000e62:	e78d      	b.n	8000d80 <__udivmoddi4+0x1c4>
 8000e64:	4681      	mov	r9, r0
 8000e66:	e7b9      	b.n	8000ddc <__udivmoddi4+0x220>
 8000e68:	4666      	mov	r6, ip
 8000e6a:	e775      	b.n	8000d58 <__udivmoddi4+0x19c>
 8000e6c:	4630      	mov	r0, r6
 8000e6e:	e74a      	b.n	8000d06 <__udivmoddi4+0x14a>
 8000e70:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e74:	4439      	add	r1, r7
 8000e76:	e713      	b.n	8000ca0 <__udivmoddi4+0xe4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	443c      	add	r4, r7
 8000e7c:	e724      	b.n	8000cc8 <__udivmoddi4+0x10c>
 8000e7e:	bf00      	nop

08000e80 <__aeabi_idiv0>:
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <buzzer>:

#include "board_lib.h"
#include "bsp_buzzer.h"

void buzzer(uint16_t freq)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	80fb      	strh	r3, [r7, #6]
	if (freq == 0)
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d104      	bne.n	8000e9e <buzzer+0x1a>
	{
		htim12.Instance->CCR1 = 0;
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <buzzer+0x40>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2200      	movs	r2, #0
 8000e9a:	635a      	str	r2, [r3, #52]	; 0x34
	else
	{
		__HAL_TIM_SET_PRESCALER(&htim12, (84 * 500/freq));
		htim12.Instance->CCR1 = 500;
	}
}
 8000e9c:	e00c      	b.n	8000eb8 <buzzer+0x34>
		__HAL_TIM_SET_PRESCALER(&htim12, (84 * 500/freq));
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	f24a 4210 	movw	r2, #42000	; 0xa410
 8000ea4:	fb92 f2f3 	sdiv	r2, r2, r3
 8000ea8:	4b06      	ldr	r3, [pc, #24]	; (8000ec4 <buzzer+0x40>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	629a      	str	r2, [r3, #40]	; 0x28
		htim12.Instance->CCR1 = 500;
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <buzzer+0x40>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000eb6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	200099fc 	.word	0x200099fc

08000ec8 <buzzer_init>:


void buzzer_init()
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 8000ecc:	2100      	movs	r1, #0
 8000ece:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <buzzer_init+0x18>)
 8000ed0:	f004 ffcc 	bl	8005e6c <HAL_TIM_PWM_Start>
	  htim12.Instance->CCR1 = 0;
 8000ed4:	4b02      	ldr	r3, [pc, #8]	; (8000ee0 <buzzer_init+0x18>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	200099fc 	.word	0x200099fc

08000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>:

/**
 * HAL internal callback function that calls abstracted ISR for ease of use.
 * Define can_ISR() elsewhere in code to define behaviour of CAN receive ISR.
 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	can_ISR(hcan);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f001 fa61 	bl	80023b4 <can_ISR>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <can_get_msg>:

HAL_StatusTypeDef can_get_msg(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *rx_msg_header, uint8_t *rx_buffer)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b084      	sub	sp, #16
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	60f8      	str	r0, [r7, #12]
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, rx_msg_header, rx_buffer);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	68ba      	ldr	r2, [r7, #8]
 8000f0a:	2100      	movs	r1, #0
 8000f0c:	68f8      	ldr	r0, [r7, #12]
 8000f0e:	f003 f870 	bl	8003ff2 <HAL_CAN_GetRxMessage>
	return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <can_start>:


/**
 * CAN1 and CAN2 are handled slightly differently.
 */
void can_start(CAN_HandleTypeDef *hcan) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b08c      	sub	sp, #48	; 0x30
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
    CAN_FilterTypeDef can_filter_st = {0};
 8000f24:	f107 0308 	add.w	r3, r7, #8
 8000f28:	2228      	movs	r2, #40	; 0x28
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f00a fa2f 	bl	800b390 <memset>
    can_filter_st.FilterActivation = ENABLE;
 8000f32:	2301      	movs	r3, #1
 8000f34:	62bb      	str	r3, [r7, #40]	; 0x28
	can_filter_st.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	623b      	str	r3, [r7, #32]
	can_filter_st.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	627b      	str	r3, [r7, #36]	; 0x24
	can_filter_st.FilterIdHigh = 0x0000;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60bb      	str	r3, [r7, #8]
	can_filter_st.FilterIdLow = 0x0000;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60fb      	str	r3, [r7, #12]
	can_filter_st.FilterMaskIdHigh = 0x0000;
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
	can_filter_st.FilterMaskIdLow = 0x0000;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
    can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	61bb      	str	r3, [r7, #24]
    // can_filter_st.FilterFIFOAssignment = CAN_RX_FIFO1; // Uncomment line if using RX1 queue as well.

	if (hcan->Instance == CAN1) {
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a10      	ldr	r2, [pc, #64]	; (8000f98 <can_start+0x7c>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d102      	bne.n	8000f62 <can_start+0x46>
	    can_filter_st.FilterBank = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
 8000f60:	e008      	b.n	8000f74 <can_start+0x58>
	} else if (hcan->Instance == CAN2) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	4a0d      	ldr	r2, [pc, #52]	; (8000f9c <can_start+0x80>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d103      	bne.n	8000f74 <can_start+0x58>
		can_filter_st.SlaveStartFilterBank = 14;
 8000f6c:	230e      	movs	r3, #14
 8000f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
		can_filter_st.FilterBank = 14;
 8000f70:	230e      	movs	r3, #14
 8000f72:	61fb      	str	r3, [r7, #28]
	}

    HAL_CAN_ConfigFilter(hcan, &can_filter_st);
 8000f74:	f107 0308 	add.w	r3, r7, #8
 8000f78:	4619      	mov	r1, r3
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f002 fe3a 	bl	8003bf4 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(hcan);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f002 ff17 	bl	8003db4 <HAL_CAN_Start>
    HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000f86:	2102      	movs	r1, #2
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f003 f944 	bl	8004216 <HAL_CAN_ActivateNotification>
    // HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING); // Uncomment line if using RX1 queue as well.
}
 8000f8e:	bf00      	nop
 8000f90:	3730      	adds	r7, #48	; 0x30
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40006400 	.word	0x40006400
 8000f9c:	40006800 	.word	0x40006800

08000fa0 <dbus_remote_start>:
/**
 * This function starts the circular DMA for receiving on a UART port. It is specifically
 * written for the UART1 port for DBUS interface from the controller.
 */
HAL_StatusTypeDef dbus_remote_start(uint8_t *pData)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef *huart = &DBUS_UART;
 8000fa8:	4b33      	ldr	r3, [pc, #204]	; (8001078 <dbus_remote_start+0xd8>)
 8000faa:	617b      	str	r3, [r7, #20]
	uint32_t *tmp;

	/* Check that a Rx process is not already ongoing */
	if (huart->RxState == HAL_UART_STATE_READY) {
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	2b20      	cmp	r3, #32
 8000fb6:	d15a      	bne.n	800106e <dbus_remote_start+0xce>
		if ((pData == NULL) || (REMOTE_DATA_SIZE == 0U)) {
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d101      	bne.n	8000fc2 <dbus_remote_start+0x22>
			return HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	e056      	b.n	8001070 <dbus_remote_start+0xd0>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d101      	bne.n	8000fd0 <dbus_remote_start+0x30>
 8000fcc:	2302      	movs	r3, #2
 8000fce:	e04f      	b.n	8001070 <dbus_remote_start+0xd0>
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = REMOTE_DATA_SIZE;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2212      	movs	r2, #18
 8000fe2:	859a      	strh	r2, [r3, #44]	; 0x2c

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	63da      	str	r2, [r3, #60]	; 0x3c
		huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	2222      	movs	r2, #34	; 0x22
 8000fee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

		/* Set the UART DMA transfer complete callback */
		huart->hdmarx->XferCpltCallback = dbus_remote_ISR;
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ff6:	4a21      	ldr	r2, [pc, #132]	; (800107c <dbus_remote_start+0xdc>)
 8000ff8:	63da      	str	r2, [r3, #60]	; 0x3c

		/* Set the DMA abort callback */
		huart->hdmarx->XferAbortCallback = NULL;
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ffe:	2200      	movs	r2, #0
 8001000:	651a      	str	r2, [r3, #80]	; 0x50

		/* Enable the DMA stream */
		tmp = (uint32_t *)&pData;
 8001002:	1d3b      	adds	r3, r7, #4
 8001004:	613b      	str	r3, [r7, #16]
		HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, REMOTE_DATA_SIZE);
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	3304      	adds	r3, #4
 8001010:	4619      	mov	r1, r3
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	2312      	movs	r3, #18
 8001018:	f003 fd0a 	bl	8004a30 <HAL_DMA_Start_IT>

		/* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
		__HAL_UART_CLEAR_OREFLAG(huart);
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	68fb      	ldr	r3, [r7, #12]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	2200      	movs	r2, #0
 8001036:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Parity Error Interrupt */
		SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	68da      	ldr	r2, [r3, #12]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001048:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	695a      	ldr	r2, [r3, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f042 0201 	orr.w	r2, r2, #1
 8001058:	615a      	str	r2, [r3, #20]

		/* Enable the DMA transfer for the receiver request by setting the DMAR bit
	    in the UART CR3 register */
		SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	695a      	ldr	r2, [r3, #20]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001068:	615a      	str	r2, [r3, #20]

		return HAL_OK;
 800106a:	2300      	movs	r3, #0
 800106c:	e000      	b.n	8001070 <dbus_remote_start+0xd0>
	} else {
		return HAL_BUSY;
 800106e:	2302      	movs	r3, #2
	}
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20009b9c 	.word	0x20009b9c
 800107c:	08003481 	.word	0x08003481

08001080 <GPIO_ToggleBits>:
 *      Author: Kai Yang
 */

#include "bsp_led.h"

void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin){
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	460b      	mov	r3, r1
 800108a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  /* points to address of GPIOx register and does bitwise XOR with bit GPIO_Pin */
  GPIOx->ODR ^= GPIO_Pin;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	695a      	ldr	r2, [r3, #20]
 8001090:	887b      	ldrh	r3, [r7, #2]
 8001092:	405a      	eors	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	615a      	str	r2, [r3, #20]
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <led_green_off>:

/* calls HAL library function to directly write pin.             */
/* LEDs are active low, so SET (1) == off, while RESET (0) == on */
/* Definitions for LED port and pins are given in main.h file    */
void led_green_off(void){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <led_green_off+0x14>)
 80010b0:	f004 f94e 	bl	8005350 <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021400 	.word	0x40021400

080010bc <led_on>:

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_SET);
}

void led_on(void){
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010c6:	4805      	ldr	r0, [pc, #20]	; (80010dc <led_on+0x20>)
 80010c8:	f004 f942 	bl	8005350 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 80010cc:	2200      	movs	r2, #0
 80010ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d2:	4803      	ldr	r0, [pc, #12]	; (80010e0 <led_on+0x24>)
 80010d4:	f004 f93c 	bl	8005350 <HAL_GPIO_WritePin>
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40021400 	.word	0x40021400

080010e4 <led_toggle>:
void led_toggle(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	GPIO_ToggleBits(GPIOE, GPIO_PIN_11);
 80010e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ec:	4804      	ldr	r0, [pc, #16]	; (8001100 <led_toggle+0x1c>)
 80010ee:	f7ff ffc7 	bl	8001080 <GPIO_ToggleBits>
	GPIO_ToggleBits(GPIOF, GPIO_PIN_14);
 80010f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010f6:	4803      	ldr	r0, [pc, #12]	; (8001104 <led_toggle+0x20>)
 80010f8:	f7ff ffc2 	bl	8001080 <GPIO_ToggleBits>
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40021000 	.word	0x40021000
 8001104:	40021400 	.word	0x40021400

08001108 <HAL_UART_RxCpltCallback>:
{
	HAL_UART_Transmit(huart, tx_buffer, buffer_size, timeout);
	return HAL_OK;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
	usart_ISR(UartHandle);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f001 fb5f 	bl	80027d4 <usart_ISR>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001124:	4b17      	ldr	r3, [pc, #92]	; (8001184 <MX_CAN1_Init+0x64>)
 8001126:	4a18      	ldr	r2, [pc, #96]	; (8001188 <MX_CAN1_Init+0x68>)
 8001128:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 800112a:	4b16      	ldr	r3, [pc, #88]	; (8001184 <MX_CAN1_Init+0x64>)
 800112c:	2203      	movs	r2, #3
 800112e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <MX_CAN1_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001136:	4b13      	ldr	r3, [pc, #76]	; (8001184 <MX_CAN1_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 800113c:	4b11      	ldr	r3, [pc, #68]	; (8001184 <MX_CAN1_Init+0x64>)
 800113e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001142:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <MX_CAN1_Init+0x64>)
 8001146:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 800114a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800114c:	4b0d      	ldr	r3, [pc, #52]	; (8001184 <MX_CAN1_Init+0x64>)
 800114e:	2200      	movs	r2, #0
 8001150:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <MX_CAN1_Init+0x64>)
 8001154:	2200      	movs	r2, #0
 8001156:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001158:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <MX_CAN1_Init+0x64>)
 800115a:	2200      	movs	r2, #0
 800115c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <MX_CAN1_Init+0x64>)
 8001160:	2200      	movs	r2, #0
 8001162:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <MX_CAN1_Init+0x64>)
 8001166:	2200      	movs	r2, #0
 8001168:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800116a:	4b06      	ldr	r3, [pc, #24]	; (8001184 <MX_CAN1_Init+0x64>)
 800116c:	2200      	movs	r2, #0
 800116e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001170:	4804      	ldr	r0, [pc, #16]	; (8001184 <MX_CAN1_Init+0x64>)
 8001172:	f002 fc43 	bl	80039fc <HAL_CAN_Init>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800117c:	f000 fb52 	bl	8001824 <Error_Handler>
  }

}
 8001180:	bf00      	nop
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20009808 	.word	0x20009808
 8001188:	40006400 	.word	0x40006400

0800118c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0

  hcan2.Instance = CAN2;
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MX_CAN2_Init+0x64>)
 8001192:	4a18      	ldr	r2, [pc, #96]	; (80011f4 <MX_CAN2_Init+0x68>)
 8001194:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8001196:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_CAN2_Init+0x64>)
 8001198:	2203      	movs	r2, #3
 800119a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800119c:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_CAN2_Init+0x64>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80011a2:	4b13      	ldr	r3, [pc, #76]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 80011a8:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80011ae:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_4TQ;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011b2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80011b6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80011b8:	4b0d      	ldr	r3, [pc, #52]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80011d0:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_CAN2_Init+0x64>)
 80011de:	f002 fc0d 	bl	80039fc <HAL_CAN_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 80011e8:	f000 fb1c 	bl	8001824 <Error_Handler>
  }

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200097e0 	.word	0x200097e0
 80011f4:	40006800 	.word	0x40006800

080011f8 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	; 0x30
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a4a      	ldr	r2, [pc, #296]	; (8001340 <HAL_CAN_MspInit+0x148>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d13d      	bne.n	8001296 <HAL_CAN_MspInit+0x9e>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 800121a:	4b4a      	ldr	r3, [pc, #296]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	4a48      	ldr	r2, [pc, #288]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 8001222:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001224:	4b47      	ldr	r3, [pc, #284]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d10d      	bne.n	8001248 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
 8001230:	4b45      	ldr	r3, [pc, #276]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001234:	4a44      	ldr	r2, [pc, #272]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001236:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800123a:	6413      	str	r3, [r2, #64]	; 0x40
 800123c:	4b42      	ldr	r3, [pc, #264]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001244:	61bb      	str	r3, [r7, #24]
 8001246:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001248:	2300      	movs	r3, #0
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	4b3e      	ldr	r3, [pc, #248]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800124e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001250:	4a3d      	ldr	r2, [pc, #244]	; (8001348 <HAL_CAN_MspInit+0x150>)
 8001252:	f043 0308 	orr.w	r3, r3, #8
 8001256:	6313      	str	r3, [r2, #48]	; 0x30
 8001258:	4b3b      	ldr	r3, [pc, #236]	; (8001348 <HAL_CAN_MspInit+0x150>)
 800125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125c:	f003 0308 	and.w	r3, r3, #8
 8001260:	617b      	str	r3, [r7, #20]
 8001262:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001264:	2303      	movs	r3, #3
 8001266:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001268:	2302      	movs	r3, #2
 800126a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001270:	2303      	movs	r3, #3
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001274:	2309      	movs	r3, #9
 8001276:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001278:	f107 031c 	add.w	r3, r7, #28
 800127c:	4619      	mov	r1, r3
 800127e:	4833      	ldr	r0, [pc, #204]	; (800134c <HAL_CAN_MspInit+0x154>)
 8001280:	f003 feba 	bl	8004ff8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	2105      	movs	r1, #5
 8001288:	2014      	movs	r0, #20
 800128a:	f003 faf9 	bl	8004880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800128e:	2014      	movs	r0, #20
 8001290:	f003 fb12 	bl	80048b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8001294:	e050      	b.n	8001338 <HAL_CAN_MspInit+0x140>
  else if(canHandle->Instance==CAN2)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a2d      	ldr	r2, [pc, #180]	; (8001350 <HAL_CAN_MspInit+0x158>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d14b      	bne.n	8001338 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 80012a0:	2300      	movs	r3, #0
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	4b28      	ldr	r3, [pc, #160]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	4a27      	ldr	r2, [pc, #156]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80012ae:	6413      	str	r3, [r2, #64]	; 0x40
 80012b0:	4b25      	ldr	r3, [pc, #148]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012b8:	613b      	str	r3, [r7, #16]
 80012ba:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80012bc:	4b21      	ldr	r3, [pc, #132]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3301      	adds	r3, #1
 80012c2:	4a20      	ldr	r2, [pc, #128]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012c4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80012c6:	4b1f      	ldr	r3, [pc, #124]	; (8001344 <HAL_CAN_MspInit+0x14c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10d      	bne.n	80012ea <HAL_CAN_MspInit+0xf2>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	60fb      	str	r3, [r7, #12]
 80012d2:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d6:	4a1c      	ldr	r2, [pc, #112]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012d8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80012dc:	6413      	str	r3, [r2, #64]	; 0x40
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012e6:	60fb      	str	r3, [r7, #12]
 80012e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012f4:	f043 0302 	orr.w	r3, r3, #2
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <HAL_CAN_MspInit+0x150>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	60bb      	str	r3, [r7, #8]
 8001304:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001306:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800130a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800130c:	2302      	movs	r3, #2
 800130e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001314:	2303      	movs	r3, #3
 8001316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001318:	2309      	movs	r3, #9
 800131a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	480c      	ldr	r0, [pc, #48]	; (8001354 <HAL_CAN_MspInit+0x15c>)
 8001324:	f003 fe68 	bl	8004ff8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2105      	movs	r1, #5
 800132c:	2040      	movs	r0, #64	; 0x40
 800132e:	f003 faa7 	bl	8004880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001332:	2040      	movs	r0, #64	; 0x40
 8001334:	f003 fac0 	bl	80048b8 <HAL_NVIC_EnableIRQ>
}
 8001338:	bf00      	nop
 800133a:	3730      	adds	r7, #48	; 0x30
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40006400 	.word	0x40006400
 8001344:	20000050 	.word	0x20000050
 8001348:	40023800 	.word	0x40023800
 800134c:	40020c00 	.word	0x40020c00
 8001350:	40006800 	.word	0x40006800
 8001354:	40020400 	.word	0x40020400

08001358 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	4b23      	ldr	r3, [pc, #140]	; (80013f0 <MX_DMA_Init+0x98>)
 8001364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001366:	4a22      	ldr	r2, [pc, #136]	; (80013f0 <MX_DMA_Init+0x98>)
 8001368:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800136c:	6313      	str	r3, [r2, #48]	; 0x30
 800136e:	4b20      	ldr	r3, [pc, #128]	; (80013f0 <MX_DMA_Init+0x98>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001372:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	603b      	str	r3, [r7, #0]
 800137e:	4b1c      	ldr	r3, [pc, #112]	; (80013f0 <MX_DMA_Init+0x98>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a1b      	ldr	r2, [pc, #108]	; (80013f0 <MX_DMA_Init+0x98>)
 8001384:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <MX_DMA_Init+0x98>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001392:	603b      	str	r3, [r7, #0]
 8001394:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2105      	movs	r1, #5
 800139a:	200e      	movs	r0, #14
 800139c:	f003 fa70 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013a0:	200e      	movs	r0, #14
 80013a2:	f003 fa89 	bl	80048b8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2105      	movs	r1, #5
 80013aa:	2039      	movs	r0, #57	; 0x39
 80013ac:	f003 fa68 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80013b0:	2039      	movs	r0, #57	; 0x39
 80013b2:	f003 fa81 	bl	80048b8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2105      	movs	r1, #5
 80013ba:	203a      	movs	r0, #58	; 0x3a
 80013bc:	f003 fa60 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013c0:	203a      	movs	r0, #58	; 0x3a
 80013c2:	f003 fa79 	bl	80048b8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2105      	movs	r1, #5
 80013ca:	203b      	movs	r0, #59	; 0x3b
 80013cc:	f003 fa58 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80013d0:	203b      	movs	r0, #59	; 0x3b
 80013d2:	f003 fa71 	bl	80048b8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2105      	movs	r1, #5
 80013da:	203c      	movs	r0, #60	; 0x3c
 80013dc:	f003 fa50 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80013e0:	203c      	movs	r0, #60	; 0x3c
 80013e2:	f003 fa69 	bl	80048b8 <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
//	startup_task();
	gimbal_data_flag = osEventFlagsNew(NULL);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f006 fd17 	bl	8007e2c <osEventFlagsNew>
 80013fe:	4603      	mov	r3, r0
 8001400:	4a21      	ldr	r2, [pc, #132]	; (8001488 <MX_FREERTOS_Init+0x94>)
 8001402:	6013      	str	r3, [r2, #0]
	chassis_data_flag = osEventFlagsNew(NULL);
 8001404:	2000      	movs	r0, #0
 8001406:	f006 fd11 	bl	8007e2c <osEventFlagsNew>
 800140a:	4603      	mov	r3, r0
 800140c:	4a1f      	ldr	r2, [pc, #124]	; (800148c <MX_FREERTOS_Init+0x98>)
 800140e:	6013      	str	r3, [r2, #0]
	gun_data_flag = osEventFlagsNew(NULL);
 8001410:	2000      	movs	r0, #0
 8001412:	f006 fd0b 	bl	8007e2c <osEventFlagsNew>
 8001416:	4603      	mov	r3, r0
 8001418:	4a1d      	ldr	r2, [pc, #116]	; (8001490 <MX_FREERTOS_Init+0x9c>)
 800141a:	6013      	str	r3, [r2, #0]
	rc_data_flag = osEventFlagsNew(NULL);
 800141c:	2000      	movs	r0, #0
 800141e:	f006 fd05 	bl	8007e2c <osEventFlagsNew>
 8001422:	4603      	mov	r3, r0
 8001424:	4a1b      	ldr	r2, [pc, #108]	; (8001494 <MX_FREERTOS_Init+0xa0>)
 8001426:	6013      	str	r3, [r2, #0]
	control_data_flag = osEventFlagsNew(NULL);
 8001428:	2000      	movs	r0, #0
 800142a:	f006 fcff 	bl	8007e2c <osEventFlagsNew>
 800142e:	4603      	mov	r3, r0
 8001430:	4a19      	ldr	r2, [pc, #100]	; (8001498 <MX_FREERTOS_Init+0xa4>)
 8001432:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
	sem_refUart = osSemaphoreNew(ISR_SEMAPHORE_COUNT, 0, NULL);
 8001434:	2200      	movs	r2, #0
 8001436:	2100      	movs	r1, #0
 8001438:	2001      	movs	r0, #1
 800143a:	f006 fe5b 	bl	80080f4 <osSemaphoreNew>
 800143e:	4603      	mov	r3, r0
 8001440:	4a16      	ldr	r2, [pc, #88]	; (800149c <MX_FREERTOS_Init+0xa8>)
 8001442:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001444:	4a16      	ldr	r2, [pc, #88]	; (80014a0 <MX_FREERTOS_Init+0xac>)
 8001446:	2100      	movs	r1, #0
 8001448:	4816      	ldr	r0, [pc, #88]	; (80014a4 <MX_FREERTOS_Init+0xb0>)
 800144a:	f006 fc1b 	bl	8007c84 <osThreadNew>
 800144e:	4603      	mov	r3, r0
 8001450:	4a15      	ldr	r2, [pc, #84]	; (80014a8 <MX_FREERTOS_Init+0xb4>)
 8001452:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  //todo: adjust priorities
  //Threads creation
  	gimbal_control_task_handle   = osThreadNew(gimbal_control_task, NULL, &high2_priority_task_attributes);
 8001454:	4a15      	ldr	r2, [pc, #84]	; (80014ac <MX_FREERTOS_Init+0xb8>)
 8001456:	2100      	movs	r1, #0
 8001458:	4815      	ldr	r0, [pc, #84]	; (80014b0 <MX_FREERTOS_Init+0xbc>)
 800145a:	f006 fc13 	bl	8007c84 <osThreadNew>
 800145e:	4603      	mov	r3, r0
 8001460:	4a14      	ldr	r2, [pc, #80]	; (80014b4 <MX_FREERTOS_Init+0xc0>)
 8001462:	6013      	str	r3, [r2, #0]
  	movement_control_task_handle = osThreadNew(movement_control_task, NULL, &high_priority_task_attributes);//run now
 8001464:	4a14      	ldr	r2, [pc, #80]	; (80014b8 <MX_FREERTOS_Init+0xc4>)
 8001466:	2100      	movs	r1, #0
 8001468:	4814      	ldr	r0, [pc, #80]	; (80014bc <MX_FREERTOS_Init+0xc8>)
 800146a:	f006 fc0b 	bl	8007c84 <osThreadNew>
 800146e:	4603      	mov	r3, r0
 8001470:	4a13      	ldr	r2, [pc, #76]	; (80014c0 <MX_FREERTOS_Init+0xcc>)
 8001472:	6013      	str	r3, [r2, #0]
  	gun_control_task_handle = osThreadNew(gun_control_task, NULL, &high_priority_task_attributes);
 8001474:	4a10      	ldr	r2, [pc, #64]	; (80014b8 <MX_FREERTOS_Init+0xc4>)
 8001476:	2100      	movs	r1, #0
 8001478:	4812      	ldr	r0, [pc, #72]	; (80014c4 <MX_FREERTOS_Init+0xd0>)
 800147a:	f006 fc03 	bl	8007c84 <osThreadNew>
 800147e:	4603      	mov	r3, r0
 8001480:	4a11      	ldr	r2, [pc, #68]	; (80014c8 <MX_FREERTOS_Init+0xd4>)
 8001482:	6013      	str	r3, [r2, #0]
  	//todo: add event flags
	//Signals when a certain event has occurred

  /* USER CODE END RTOS_EVENTS */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	2000983c 	.word	0x2000983c
 800148c:	20009854 	.word	0x20009854
 8001490:	20009840 	.word	0x20009840
 8001494:	20009834 	.word	0x20009834
 8001498:	20009844 	.word	0x20009844
 800149c:	20009850 	.word	0x20009850
 80014a0:	0800b474 	.word	0x0800b474
 80014a4:	080014cd 	.word	0x080014cd
 80014a8:	20009830 	.word	0x20009830
 80014ac:	0800b450 	.word	0x0800b450
 80014b0:	08002875 	.word	0x08002875
 80014b4:	20009858 	.word	0x20009858
 80014b8:	0800b42c 	.word	0x0800b42c
 80014bc:	080033ed 	.word	0x080033ed
 80014c0:	20009838 	.word	0x20009838
 80014c4:	08002d11 	.word	0x08002d11
 80014c8:	20009848 	.word	0x20009848

080014cc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80014d4:	2001      	movs	r0, #1
 80014d6:	f006 fc7b 	bl	8007dd0 <osDelay>
 80014da:	e7fb      	b.n	80014d4 <StartDefaultTask+0x8>

080014dc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA7   ------> SPI1_MOSI
*/
void MX_GPIO_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08c      	sub	sp, #48	; 0x30
 80014e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e2:	f107 031c 	add.w	r3, r7, #28
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	61bb      	str	r3, [r7, #24]
 80014f6:	4b74      	ldr	r3, [pc, #464]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a73      	ldr	r2, [pc, #460]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 80014fc:	f043 0310 	orr.w	r3, r3, #16
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b71      	ldr	r3, [pc, #452]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0310 	and.w	r3, r3, #16
 800150a:	61bb      	str	r3, [r7, #24]
 800150c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	4b6d      	ldr	r3, [pc, #436]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a6c      	ldr	r2, [pc, #432]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b6a      	ldr	r3, [pc, #424]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	4b66      	ldr	r3, [pc, #408]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a65      	ldr	r2, [pc, #404]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b63      	ldr	r3, [pc, #396]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	4b5f      	ldr	r3, [pc, #380]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a5e      	ldr	r2, [pc, #376]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001550:	f043 0308 	orr.w	r3, r3, #8
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b5c      	ldr	r3, [pc, #368]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0308 	and.w	r3, r3, #8
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	4b58      	ldr	r3, [pc, #352]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156a:	4a57      	ldr	r2, [pc, #348]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	6313      	str	r3, [r2, #48]	; 0x30
 8001572:	4b55      	ldr	r3, [pc, #340]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
 8001582:	4b51      	ldr	r3, [pc, #324]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001586:	4a50      	ldr	r2, [pc, #320]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800158c:	6313      	str	r3, [r2, #48]	; 0x30
 800158e:	4b4e      	ldr	r3, [pc, #312]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800159a:	2300      	movs	r3, #0
 800159c:	603b      	str	r3, [r7, #0]
 800159e:	4b4a      	ldr	r3, [pc, #296]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 80015a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a2:	4a49      	ldr	r2, [pc, #292]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 80015a4:	f043 0320 	orr.w	r3, r3, #32
 80015a8:	6313      	str	r3, [r2, #48]	; 0x30
 80015aa:	4b47      	ldr	r3, [pc, #284]	; (80016c8 <MX_GPIO_Init+0x1ec>)
 80015ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ae:	f003 0320 	and.w	r3, r3, #32
 80015b2:	603b      	str	r3, [r7, #0]
 80015b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PWR_A_Pin|PWR_B_Pin|PWR_C_Pin|PWR_D_Pin, GPIO_PIN_SET);
 80015b6:	2201      	movs	r2, #1
 80015b8:	213c      	movs	r1, #60	; 0x3c
 80015ba:	4844      	ldr	r0, [pc, #272]	; (80016cc <MX_GPIO_Init+0x1f0>)
 80015bc:	f003 fec8 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|LED_G_Pin, GPIO_PIN_RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	f244 0140 	movw	r1, #16448	; 0x4040
 80015c6:	4842      	ldr	r0, [pc, #264]	; (80016d0 <MX_GPIO_Init+0x1f4>)
 80015c8:	f003 fec2 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80015cc:	2200      	movs	r2, #0
 80015ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015d2:	4840      	ldr	r0, [pc, #256]	; (80016d4 <MX_GPIO_Init+0x1f8>)
 80015d4:	f003 febc 	bl	8005350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IST_INT_Pin;
 80015d8:	2308      	movs	r3, #8
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015dc:	4b3e      	ldr	r3, [pc, #248]	; (80016d8 <MX_GPIO_Init+0x1fc>)
 80015de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015e0:	2302      	movs	r3, #2
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(IST_INT_GPIO_Port, &GPIO_InitStruct);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	483a      	ldr	r0, [pc, #232]	; (80016d4 <MX_GPIO_Init+0x1f8>)
 80015ec:	f003 fd04 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MPU_INT_Pin;
 80015f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f6:	4b38      	ldr	r3, [pc, #224]	; (80016d8 <MX_GPIO_Init+0x1fc>)
 80015f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015fa:	2302      	movs	r3, #2
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	4619      	mov	r1, r3
 8001604:	4835      	ldr	r0, [pc, #212]	; (80016dc <MX_GPIO_Init+0x200>)
 8001606:	f003 fcf7 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = PWR_A_Pin|PWR_B_Pin|PWR_C_Pin|PWR_D_Pin;
 800160a:	233c      	movs	r3, #60	; 0x3c
 800160c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160e:	2301      	movs	r3, #1
 8001610:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001612:	2301      	movs	r3, #1
 8001614:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001616:	2300      	movs	r3, #0
 8001618:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800161a:	f107 031c 	add.w	r3, r7, #28
 800161e:	4619      	mov	r1, r3
 8001620:	482a      	ldr	r0, [pc, #168]	; (80016cc <MX_GPIO_Init+0x1f0>)
 8001622:	f003 fce9 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001626:	2340      	movs	r3, #64	; 0x40
 8001628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162a:	2301      	movs	r3, #1
 800162c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800162e:	2302      	movs	r3, #2
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001632:	2301      	movs	r3, #1
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001636:	f107 031c 	add.w	r3, r7, #28
 800163a:	4619      	mov	r1, r3
 800163c:	4824      	ldr	r0, [pc, #144]	; (80016d0 <MX_GPIO_Init+0x1f4>)
 800163e:	f003 fcdb 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8001642:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001646:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001648:	2301      	movs	r3, #1
 800164a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001650:	2300      	movs	r3, #0
 8001652:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	4619      	mov	r1, r3
 800165a:	481e      	ldr	r0, [pc, #120]	; (80016d4 <MX_GPIO_Init+0x1f8>)
 800165c:	f003 fccc 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001664:	2302      	movs	r3, #2
 8001666:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800166c:	2303      	movs	r3, #3
 800166e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001670:	2305      	movs	r3, #5
 8001672:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001674:	f107 031c 	add.w	r3, r7, #28
 8001678:	4619      	mov	r1, r3
 800167a:	4819      	ldr	r0, [pc, #100]	; (80016e0 <MX_GPIO_Init+0x204>)
 800167c:	f003 fcbc 	bl	8004ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_G_Pin;
 8001680:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001684:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001686:	2301      	movs	r3, #1
 8001688:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	2300      	movs	r3, #0
 800168c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800168e:	2300      	movs	r3, #0
 8001690:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8001692:	f107 031c 	add.w	r3, r7, #28
 8001696:	4619      	mov	r1, r3
 8001698:	480d      	ldr	r0, [pc, #52]	; (80016d0 <MX_GPIO_Init+0x1f4>)
 800169a:	f003 fcad 	bl	8004ff8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800169e:	2200      	movs	r2, #0
 80016a0:	2105      	movs	r1, #5
 80016a2:	2009      	movs	r0, #9
 80016a4:	f003 f8ec 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80016a8:	2009      	movs	r0, #9
 80016aa:	f003 f905 	bl	80048b8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2105      	movs	r1, #5
 80016b2:	2017      	movs	r0, #23
 80016b4:	f003 f8e4 	bl	8004880 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80016b8:	2017      	movs	r0, #23
 80016ba:	f003 f8fd 	bl	80048b8 <HAL_NVIC_EnableIRQ>

}
 80016be:	bf00      	nop
 80016c0:	3730      	adds	r7, #48	; 0x30
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40021c00 	.word	0x40021c00
 80016d0:	40021400 	.word	0x40021400
 80016d4:	40021000 	.word	0x40021000
 80016d8:	10110000 	.word	0x10110000
 80016dc:	40020400 	.word	0x40020400
 80016e0:	40020000 	.word	0x40020000

080016e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016e8:	f002 f922 	bl	8003930 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ec:	f000 f81e 	bl	800172c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f0:	f7ff fef4 	bl	80014dc <MX_GPIO_Init>
  MX_DMA_Init();
 80016f4:	f7ff fe30 	bl	8001358 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80016f8:	f000 fc58 	bl	8001fac <MX_USART1_UART_Init>
  MX_CAN1_Init();
 80016fc:	f7ff fd10 	bl	8001120 <MX_CAN1_Init>
  MX_USART6_UART_Init();
 8001700:	f000 fc80 	bl	8002004 <MX_USART6_UART_Init>
  MX_SPI5_Init();
 8001704:	f000 f894 	bl	8001830 <MX_SPI5_Init>
  MX_TIM12_Init();
 8001708:	f000 fb1e 	bl	8001d48 <MX_TIM12_Init>
  MX_CAN2_Init();
 800170c:	f7ff fd3e 	bl	800118c <MX_CAN2_Init>
  MX_TIM4_Init();
 8001710:	f000 fac0 	bl	8001c94 <MX_TIM4_Init>
  MX_UART7_Init();
 8001714:	f000 fc20 	bl	8001f58 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */

  startup_task();
 8001718:	f001 ffe0 	bl	80036dc <startup_task>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800171c:	f006 fa48 	bl	8007bb0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001720:	f7ff fe68 	bl	80013f4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001724:	f006 fa78 	bl	8007c18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001728:	e7fe      	b.n	8001728 <main+0x44>
	...

0800172c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b094      	sub	sp, #80	; 0x50
 8001730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001732:	f107 0320 	add.w	r3, r7, #32
 8001736:	2230      	movs	r2, #48	; 0x30
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f009 fe28 	bl	800b390 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
 800174e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001750:	2300      	movs	r3, #0
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	4b28      	ldr	r3, [pc, #160]	; (80017f8 <SystemClock_Config+0xcc>)
 8001756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001758:	4a27      	ldr	r2, [pc, #156]	; (80017f8 <SystemClock_Config+0xcc>)
 800175a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175e:	6413      	str	r3, [r2, #64]	; 0x40
 8001760:	4b25      	ldr	r3, [pc, #148]	; (80017f8 <SystemClock_Config+0xcc>)
 8001762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001768:	60bb      	str	r3, [r7, #8]
 800176a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800176c:	2300      	movs	r3, #0
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <SystemClock_Config+0xd0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a21      	ldr	r2, [pc, #132]	; (80017fc <SystemClock_Config+0xd0>)
 8001776:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	4b1f      	ldr	r3, [pc, #124]	; (80017fc <SystemClock_Config+0xd0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001788:	2301      	movs	r3, #1
 800178a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800178c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001792:	2302      	movs	r3, #2
 8001794:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001796:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800179a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 800179c:	2306      	movs	r3, #6
 800179e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80017a0:	23a8      	movs	r3, #168	; 0xa8
 80017a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017a4:	2302      	movs	r3, #2
 80017a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017a8:	2304      	movs	r3, #4
 80017aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ac:	f107 0320 	add.w	r3, r7, #32
 80017b0:	4618      	mov	r0, r3
 80017b2:	f003 fe0b 	bl	80053cc <HAL_RCC_OscConfig>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017bc:	f000 f832 	bl	8001824 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017c0:	230f      	movs	r3, #15
 80017c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c4:	2302      	movs	r3, #2
 80017c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017cc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80017d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80017d8:	f107 030c 	add.w	r3, r7, #12
 80017dc:	2105      	movs	r1, #5
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 f864 	bl	80058ac <HAL_RCC_ClockConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80017ea:	f000 f81b 	bl	8001824 <Error_Handler>
  }
}
 80017ee:	bf00      	nop
 80017f0:	3750      	adds	r7, #80	; 0x50
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40023800 	.word	0x40023800
 80017fc:	40007000 	.word	0x40007000

08001800 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a04      	ldr	r2, [pc, #16]	; (8001820 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d101      	bne.n	8001816 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001812:	f002 f8af 	bl	8003974 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40000400 	.word	0x40000400

08001824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001828:	b672      	cpsid	i
}
 800182a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800182c:	e7fe      	b.n	800182c <Error_Handler+0x8>
	...

08001830 <MX_SPI5_Init>:
DMA_HandleTypeDef hdma_spi5_rx;
DMA_HandleTypeDef hdma_spi5_tx;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8001834:	4b17      	ldr	r3, [pc, #92]	; (8001894 <MX_SPI5_Init+0x64>)
 8001836:	4a18      	ldr	r2, [pc, #96]	; (8001898 <MX_SPI5_Init+0x68>)
 8001838:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800183a:	4b16      	ldr	r3, [pc, #88]	; (8001894 <MX_SPI5_Init+0x64>)
 800183c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001840:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <MX_SPI5_Init+0x64>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001848:	4b12      	ldr	r3, [pc, #72]	; (8001894 <MX_SPI5_Init+0x64>)
 800184a:	2200      	movs	r2, #0
 800184c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800184e:	4b11      	ldr	r3, [pc, #68]	; (8001894 <MX_SPI5_Init+0x64>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001854:	4b0f      	ldr	r3, [pc, #60]	; (8001894 <MX_SPI5_Init+0x64>)
 8001856:	2200      	movs	r2, #0
 8001858:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800185a:	4b0e      	ldr	r3, [pc, #56]	; (8001894 <MX_SPI5_Init+0x64>)
 800185c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001860:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001862:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <MX_SPI5_Init+0x64>)
 8001864:	2200      	movs	r2, #0
 8001866:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001868:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <MX_SPI5_Init+0x64>)
 800186a:	2200      	movs	r2, #0
 800186c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800186e:	4b09      	ldr	r3, [pc, #36]	; (8001894 <MX_SPI5_Init+0x64>)
 8001870:	2200      	movs	r2, #0
 8001872:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001874:	4b07      	ldr	r3, [pc, #28]	; (8001894 <MX_SPI5_Init+0x64>)
 8001876:	2200      	movs	r2, #0
 8001878:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 800187a:	4b06      	ldr	r3, [pc, #24]	; (8001894 <MX_SPI5_Init+0x64>)
 800187c:	220a      	movs	r2, #10
 800187e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001880:	4804      	ldr	r0, [pc, #16]	; (8001894 <MX_SPI5_Init+0x64>)
 8001882:	f004 fa15 	bl	8005cb0 <HAL_SPI_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 800188c:	f7ff ffca 	bl	8001824 <Error_Handler>
  }

}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20009864 	.word	0x20009864
 8001898:	40015000 	.word	0x40015000

0800189c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08a      	sub	sp, #40	; 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 0314 	add.w	r3, r7, #20
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a4d      	ldr	r2, [pc, #308]	; (80019f0 <HAL_SPI_MspInit+0x154>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	f040 8094 	bne.w	80019e8 <HAL_SPI_MspInit+0x14c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80018c0:	2300      	movs	r3, #0
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	4b4b      	ldr	r3, [pc, #300]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c8:	4a4a      	ldr	r2, [pc, #296]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80018ce:	6453      	str	r3, [r2, #68]	; 0x44
 80018d0:	4b48      	ldr	r3, [pc, #288]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018dc:	2300      	movs	r3, #0
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	4b44      	ldr	r3, [pc, #272]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e4:	4a43      	ldr	r2, [pc, #268]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018e6:	f043 0320 	orr.w	r3, r3, #32
 80018ea:	6313      	str	r3, [r2, #48]	; 0x30
 80018ec:	4b41      	ldr	r3, [pc, #260]	; (80019f4 <HAL_SPI_MspInit+0x158>)
 80018ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f0:	f003 0320 	and.w	r3, r3, #32
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 80018f8:	f44f 7360 	mov.w	r3, #896	; 0x380
 80018fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2303      	movs	r3, #3
 8001908:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800190a:	2305      	movs	r3, #5
 800190c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800190e:	f107 0314 	add.w	r3, r7, #20
 8001912:	4619      	mov	r1, r3
 8001914:	4838      	ldr	r0, [pc, #224]	; (80019f8 <HAL_SPI_MspInit+0x15c>)
 8001916:	f003 fb6f 	bl	8004ff8 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_RX Init */
    hdma_spi5_rx.Instance = DMA2_Stream3;
 800191a:	4b38      	ldr	r3, [pc, #224]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800191c:	4a38      	ldr	r2, [pc, #224]	; (8001a00 <HAL_SPI_MspInit+0x164>)
 800191e:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8001920:	4b36      	ldr	r3, [pc, #216]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001922:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001926:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001928:	4b34      	ldr	r3, [pc, #208]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	4b33      	ldr	r3, [pc, #204]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001934:	4b31      	ldr	r3, [pc, #196]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001936:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800193a:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800193c:	4b2f      	ldr	r3, [pc, #188]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800193e:	2200      	movs	r2, #0
 8001940:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001942:	4b2e      	ldr	r3, [pc, #184]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001944:	2200      	movs	r2, #0
 8001946:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 8001948:	4b2c      	ldr	r3, [pc, #176]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800194a:	2200      	movs	r2, #0
 800194c:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800194e:	4b2b      	ldr	r3, [pc, #172]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001950:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001954:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001956:	4b29      	ldr	r3, [pc, #164]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001958:	2204      	movs	r2, #4
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800195c:	4b27      	ldr	r3, [pc, #156]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800195e:	2203      	movs	r2, #3
 8001960:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001962:	4b26      	ldr	r3, [pc, #152]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001964:	2200      	movs	r2, #0
 8001966:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001968:	4b24      	ldr	r3, [pc, #144]	; (80019fc <HAL_SPI_MspInit+0x160>)
 800196a:	2200      	movs	r2, #0
 800196c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 800196e:	4823      	ldr	r0, [pc, #140]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001970:	f002 ffb0 	bl	80048d4 <HAL_DMA_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_SPI_MspInit+0xe2>
    {
      Error_Handler();
 800197a:	f7ff ff53 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi5_rx);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a1e      	ldr	r2, [pc, #120]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001982:	64da      	str	r2, [r3, #76]	; 0x4c
 8001984:	4a1d      	ldr	r2, [pc, #116]	; (80019fc <HAL_SPI_MspInit+0x160>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 800198c:	4a1e      	ldr	r2, [pc, #120]	; (8001a08 <HAL_SPI_MspInit+0x16c>)
 800198e:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8001990:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 8001992:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001996:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001998:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 800199a:	2240      	movs	r2, #64	; 0x40
 800199c:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800199e:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019a4:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019aa:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019ac:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019b2:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019c0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80019c4:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019c6:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 80019cc:	480d      	ldr	r0, [pc, #52]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019ce:	f002 ff81 	bl	80048d4 <HAL_DMA_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <HAL_SPI_MspInit+0x140>
    {
      Error_Handler();
 80019d8:	f7ff ff24 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi5_tx);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	4a09      	ldr	r2, [pc, #36]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019e0:	649a      	str	r2, [r3, #72]	; 0x48
 80019e2:	4a08      	ldr	r2, [pc, #32]	; (8001a04 <HAL_SPI_MspInit+0x168>)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 80019e8:	bf00      	nop
 80019ea:	3728      	adds	r7, #40	; 0x28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40015000 	.word	0x40015000
 80019f4:	40023800 	.word	0x40023800
 80019f8:	40021400 	.word	0x40021400
 80019fc:	200098bc 	.word	0x200098bc
 8001a00:	40026458 	.word	0x40026458
 8001a04:	2000991c 	.word	0x2000991c
 8001a08:	40026470 	.word	0x40026470

08001a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <HAL_MspInit+0x90>)
 8001a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1a:	4a20      	ldr	r2, [pc, #128]	; (8001a9c <HAL_MspInit+0x90>)
 8001a1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a20:	6453      	str	r3, [r2, #68]	; 0x44
 8001a22:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <HAL_MspInit+0x90>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	603b      	str	r3, [r7, #0]
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <HAL_MspInit+0x90>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	4a19      	ldr	r2, [pc, #100]	; (8001a9c <HAL_MspInit+0x90>)
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3e:	4b17      	ldr	r3, [pc, #92]	; (8001a9c <HAL_MspInit+0x90>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	f06f 000b 	mvn.w	r0, #11
 8001a52:	f002 ff15 	bl	8004880 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 2, 0);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2102      	movs	r1, #2
 8001a5a:	f06f 000a 	mvn.w	r0, #10
 8001a5e:	f002 ff0f 	bl	8004880 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 3, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2103      	movs	r1, #3
 8001a66:	f06f 0009 	mvn.w	r0, #9
 8001a6a:	f002 ff09 	bl	8004880 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 4, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2104      	movs	r1, #4
 8001a72:	f06f 0004 	mvn.w	r0, #4
 8001a76:	f002 ff03 	bl	8004880 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 5, 0);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	2105      	movs	r1, #5
 8001a7e:	f06f 0003 	mvn.w	r0, #3
 8001a82:	f002 fefd 	bl	8004880 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	210f      	movs	r1, #15
 8001a8a:	f06f 0001 	mvn.w	r0, #1
 8001a8e:	f002 fef7 	bl	8004880 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800

08001aa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM3 IRQ priority */
  HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority ,0);
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	6879      	ldr	r1, [r7, #4]
 8001ab4:	201d      	movs	r0, #29
 8001ab6:	f002 fee3 	bl	8004880 <HAL_NVIC_SetPriority>

  /* Enable the TIM3 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001aba:	201d      	movs	r0, #29
 8001abc:	f002 fefc 	bl	80048b8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <HAL_InitTick+0xa4>)
 8001ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac8:	4a1e      	ldr	r2, [pc, #120]	; (8001b44 <HAL_InitTick+0xa4>)
 8001aca:	f043 0302 	orr.w	r3, r3, #2
 8001ace:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad0:	4b1c      	ldr	r3, [pc, #112]	; (8001b44 <HAL_InitTick+0xa4>)
 8001ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001adc:	f107 0210 	add.w	r2, r7, #16
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	4611      	mov	r1, r2
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f004 f8b0 	bl	8005c4c <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001aec:	f004 f886 	bl	8005bfc <HAL_RCC_GetPCLK1Freq>
 8001af0:	4603      	mov	r3, r0
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af8:	4a13      	ldr	r2, [pc, #76]	; (8001b48 <HAL_InitTick+0xa8>)
 8001afa:	fba2 2303 	umull	r2, r3, r2, r3
 8001afe:	0c9b      	lsrs	r3, r3, #18
 8001b00:	3b01      	subs	r3, #1
 8001b02:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001b04:	4b11      	ldr	r3, [pc, #68]	; (8001b4c <HAL_InitTick+0xac>)
 8001b06:	4a12      	ldr	r2, [pc, #72]	; (8001b50 <HAL_InitTick+0xb0>)
 8001b08:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <HAL_InitTick+0xac>)
 8001b0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b10:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001b12:	4a0e      	ldr	r2, [pc, #56]	; (8001b4c <HAL_InitTick+0xac>)
 8001b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b16:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001b18:	4b0c      	ldr	r3, [pc, #48]	; (8001b4c <HAL_InitTick+0xac>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_InitTick+0xac>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim3) == HAL_OK)
 8001b24:	4809      	ldr	r0, [pc, #36]	; (8001b4c <HAL_InitTick+0xac>)
 8001b26:	f004 f927 	bl	8005d78 <HAL_TIM_Base_Init>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d104      	bne.n	8001b3a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim3);
 8001b30:	4806      	ldr	r0, [pc, #24]	; (8001b4c <HAL_InitTick+0xac>)
 8001b32:	f004 f94c 	bl	8005dce <HAL_TIM_Base_Start_IT>
 8001b36:	4603      	mov	r3, r0
 8001b38:	e000      	b.n	8001b3c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b3a:	2301      	movs	r3, #1
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3730      	adds	r7, #48	; 0x30
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40023800 	.word	0x40023800
 8001b48:	431bde83 	.word	0x431bde83
 8001b4c:	2000997c 	.word	0x2000997c
 8001b50:	40000400 	.word	0x40000400

08001b54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <NMI_Handler+0x4>

08001b5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5e:	e7fe      	b.n	8001b5e <HardFault_Handler+0x4>

08001b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <MemManage_Handler+0x4>

08001b66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b6a:	e7fe      	b.n	8001b6a <BusFault_Handler+0x4>

08001b6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b70:	e7fe      	b.n	8001b70 <UsageFault_Handler+0x4>

08001b72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b76:	bf00      	nop
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001b84:	2008      	movs	r0, #8
 8001b86:	f003 fbfd 	bl	8005384 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
	...

08001b90 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 8001b94:	4802      	ldr	r0, [pc, #8]	; (8001ba0 <DMA1_Stream3_IRQHandler+0x10>)
 8001b96:	f002 ffc5 	bl	8004b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20009adc 	.word	0x20009adc

08001ba4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001ba8:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <CAN1_RX0_IRQHandler+0x10>)
 8001baa:	f002 fb81 	bl	80042b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20009808 	.word	0x20009808

08001bb8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001bbc:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001bc0:	f003 fbe0 	bl	8005384 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bcc:	4802      	ldr	r0, [pc, #8]	; (8001bd8 <TIM3_IRQHandler+0x10>)
 8001bce:	f004 f98b 	bl	8005ee8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	2000997c 	.word	0x2000997c

08001bdc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001be0:	4802      	ldr	r0, [pc, #8]	; (8001bec <DMA2_Stream1_IRQHandler+0x10>)
 8001be2:	f002 ff9f 	bl	8004b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20009a3c 	.word	0x20009a3c

08001bf0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001bf4:	4802      	ldr	r0, [pc, #8]	; (8001c00 <DMA2_Stream2_IRQHandler+0x10>)
 8001bf6:	f002 ff95 	bl	8004b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20009b3c 	.word	0x20009b3c

08001c04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 8001c08:	4802      	ldr	r0, [pc, #8]	; (8001c14 <DMA2_Stream3_IRQHandler+0x10>)
 8001c0a:	f002 ff8b 	bl	8004b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200098bc 	.word	0x200098bc

08001c18 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	; (8001c28 <DMA2_Stream4_IRQHandler+0x10>)
 8001c1e:	f002 ff81 	bl	8004b24 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000991c 	.word	0x2000991c

08001c2c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001c30:	4802      	ldr	r0, [pc, #8]	; (8001c3c <CAN2_RX0_IRQHandler+0x10>)
 8001c32:	f002 fb3d 	bl	80042b0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200097e0 	.word	0x200097e0

08001c40 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001c44:	4802      	ldr	r0, [pc, #8]	; (8001c50 <USART6_IRQHandler+0x10>)
 8001c46:	f005 f92d 	bl	8006ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20009bdc 	.word	0x20009bdc

08001c54 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8001c58:	4802      	ldr	r0, [pc, #8]	; (8001c64 <UART7_IRQHandler+0x10>)
 8001c5a:	f005 f923 	bl	8006ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20009a9c 	.word	0x20009a9c

08001c68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c6c:	4b08      	ldr	r3, [pc, #32]	; (8001c90 <SystemInit+0x28>)
 8001c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c72:	4a07      	ldr	r2, [pc, #28]	; (8001c90 <SystemInit+0x28>)
 8001c74:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001c7c:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <SystemInit+0x28>)
 8001c7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c82:	609a      	str	r2, [r3, #8]
#endif
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <MX_TIM4_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim12;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	; 0x28
 8001c98:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9a:	f107 0320 	add.w	r3, r7, #32
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]
 8001cb0:	611a      	str	r2, [r3, #16]
 8001cb2:	615a      	str	r2, [r3, #20]
 8001cb4:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8001cb6:	4b22      	ldr	r3, [pc, #136]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cb8:	4a22      	ldr	r2, [pc, #136]	; (8001d44 <MX_TIM4_Init+0xb0>)
 8001cba:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84;
 8001cbc:	4b20      	ldr	r3, [pc, #128]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cbe:	2254      	movs	r2, #84	; 0x54
 8001cc0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cce:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd0:	4b1b      	ldr	r3, [pc, #108]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd6:	4b1a      	ldr	r3, [pc, #104]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001cdc:	4818      	ldr	r0, [pc, #96]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cde:	f004 f89a 	bl	8005e16 <HAL_TIM_PWM_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001ce8:	f7ff fd9c 	bl	8001824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cec:	2300      	movs	r3, #0
 8001cee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cf4:	f107 0320 	add.w	r3, r7, #32
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4811      	ldr	r0, [pc, #68]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001cfc:	f004 febe 	bl	8006a7c <HAL_TIMEx_MasterConfigSynchronization>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001d06:	f7ff fd8d 	bl	8001824 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d0a:	2360      	movs	r3, #96	; 0x60
 8001d0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d1a:	1d3b      	adds	r3, r7, #4
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4807      	ldr	r0, [pc, #28]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001d22:	f004 f9e9 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001d2c:	f7ff fd7a 	bl	8001824 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8001d30:	4803      	ldr	r0, [pc, #12]	; (8001d40 <MX_TIM4_Init+0xac>)
 8001d32:	f000 f8af 	bl	8001e94 <HAL_TIM_MspPostInit>

}
 8001d36:	bf00      	nop
 8001d38:	3728      	adds	r7, #40	; 0x28
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	200099bc 	.word	0x200099bc
 8001d44:	40000800 	.word	0x40000800

08001d48 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08c      	sub	sp, #48	; 0x30
 8001d4c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0320 	add.w	r3, r7, #32
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]
 8001d6a:	615a      	str	r2, [r3, #20]
 8001d6c:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8001d6e:	4b25      	ldr	r3, [pc, #148]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d70:	4a25      	ldr	r2, [pc, #148]	; (8001e08 <MX_TIM12_Init+0xc0>)
 8001d72:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 84;
 8001d74:	4b23      	ldr	r3, [pc, #140]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d76:	2254      	movs	r2, #84	; 0x54
 8001d78:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7a:	4b22      	ldr	r3, [pc, #136]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8001d80:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d82:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d86:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b1e      	ldr	r3, [pc, #120]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001d94:	481b      	ldr	r0, [pc, #108]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001d96:	f003 ffef 	bl	8005d78 <HAL_TIM_Base_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8001da0:	f7ff fd40 	bl	8001824 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001daa:	f107 0320 	add.w	r3, r7, #32
 8001dae:	4619      	mov	r1, r3
 8001db0:	4814      	ldr	r0, [pc, #80]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001db2:	f004 fa67 	bl	8006284 <HAL_TIM_ConfigClockSource>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001dbc:	f7ff fd32 	bl	8001824 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001dc0:	4810      	ldr	r0, [pc, #64]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001dc2:	f004 f828 	bl	8005e16 <HAL_TIM_PWM_Init>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8001dcc:	f7ff fd2a 	bl	8001824 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dd0:	2360      	movs	r3, #96	; 0x60
 8001dd2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	2200      	movs	r2, #0
 8001de4:	4619      	mov	r1, r3
 8001de6:	4807      	ldr	r0, [pc, #28]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001de8:	f004 f986 	bl	80060f8 <HAL_TIM_PWM_ConfigChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8001df2:	f7ff fd17 	bl	8001824 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 8001df6:	4803      	ldr	r0, [pc, #12]	; (8001e04 <MX_TIM12_Init+0xbc>)
 8001df8:	f000 f84c 	bl	8001e94 <HAL_TIM_MspPostInit>

}
 8001dfc:	bf00      	nop
 8001dfe:	3730      	adds	r7, #48	; 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200099fc 	.word	0x200099fc
 8001e08:	40001800 	.word	0x40001800

08001e0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <HAL_TIM_PWM_MspInit+0x3c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d10d      	bne.n	8001e3a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e28:	f043 0304 	orr.w	r3, r3, #4
 8001e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <HAL_TIM_PWM_MspInit+0x40>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	f003 0304 	and.w	r3, r3, #4
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	40000800 	.word	0x40000800
 8001e4c:	40023800 	.word	0x40023800

08001e50 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a0b      	ldr	r2, [pc, #44]	; (8001e8c <HAL_TIM_Base_MspInit+0x3c>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d10d      	bne.n	8001e7e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <HAL_TIM_Base_MspInit+0x40>)
 8001e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6a:	4a09      	ldr	r2, [pc, #36]	; (8001e90 <HAL_TIM_Base_MspInit+0x40>)
 8001e6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e70:	6413      	str	r3, [r2, #64]	; 0x40
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <HAL_TIM_Base_MspInit+0x40>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001e7e:	bf00      	nop
 8001e80:	3714      	adds	r7, #20
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	40001800 	.word	0x40001800
 8001e90:	40023800 	.word	0x40023800

08001e94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08a      	sub	sp, #40	; 0x28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 0314 	add.w	r3, r7, #20
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a24      	ldr	r2, [pc, #144]	; (8001f44 <HAL_TIM_MspPostInit+0xb0>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d11f      	bne.n	8001ef6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a22      	ldr	r2, [pc, #136]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001ec0:	f043 0308 	orr.w	r3, r3, #8
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001ed2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4619      	mov	r1, r3
 8001eee:	4817      	ldr	r0, [pc, #92]	; (8001f4c <HAL_TIM_MspPostInit+0xb8>)
 8001ef0:	f003 f882 	bl	8004ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001ef4:	e022      	b.n	8001f3c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a15      	ldr	r2, [pc, #84]	; (8001f50 <HAL_TIM_MspPostInit+0xbc>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d11d      	bne.n	8001f3c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	4a0f      	ldr	r2, [pc, #60]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001f0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f0e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f10:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_TIM_MspPostInit+0xb4>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f18:	60fb      	str	r3, [r7, #12]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001f1c:	2340      	movs	r3, #64	; 0x40
 8001f1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001f2c:	2309      	movs	r3, #9
 8001f2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	4807      	ldr	r0, [pc, #28]	; (8001f54 <HAL_TIM_MspPostInit+0xc0>)
 8001f38:	f003 f85e 	bl	8004ff8 <HAL_GPIO_Init>
}
 8001f3c:	bf00      	nop
 8001f3e:	3728      	adds	r7, #40	; 0x28
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40000800 	.word	0x40000800
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020c00 	.word	0x40020c00
 8001f50:	40001800 	.word	0x40001800
 8001f54:	40021c00 	.word	0x40021c00

08001f58 <MX_UART7_Init>:
DMA_HandleTypeDef hdma_usart1_rx;
DMA_HandleTypeDef hdma_usart6_rx;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0

  huart7.Instance = UART7;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f5e:	4a12      	ldr	r2, [pc, #72]	; (8001fa8 <MX_UART7_Init+0x50>)
 8001f60:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001f62:	4b10      	ldr	r3, [pc, #64]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f68:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001f6a:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001f70:	4b0c      	ldr	r3, [pc, #48]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001f76:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001f7c:	4b09      	ldr	r3, [pc, #36]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f7e:	220c      	movs	r2, #12
 8001f80:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f82:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f88:	4b06      	ldr	r3, [pc, #24]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001f8e:	4805      	ldr	r0, [pc, #20]	; (8001fa4 <MX_UART7_Init+0x4c>)
 8001f90:	f004 fe04 	bl	8006b9c <HAL_UART_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_UART7_Init+0x46>
  {
    Error_Handler();
 8001f9a:	f7ff fc43 	bl	8001824 <Error_Handler>
  }

}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	20009a9c 	.word	0x20009a9c
 8001fa8:	40007800 	.word	0x40007800

08001fac <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8001fb0:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fb2:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <MX_USART1_UART_Init+0x50>)
 8001fb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fb8:	4a11      	ldr	r2, [pc, #68]	; (8002000 <MX_USART1_UART_Init+0x54>)
 8001fba:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001fbc:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fc4:	4b0c      	ldr	r3, [pc, #48]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001fca:	4b0b      	ldr	r3, [pc, #44]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fd0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001fd2:	4b09      	ldr	r3, [pc, #36]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fd8:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fe4:	4804      	ldr	r0, [pc, #16]	; (8001ff8 <MX_USART1_UART_Init+0x4c>)
 8001fe6:	f004 fdd9 	bl	8006b9c <HAL_UART_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001ff0:	f7ff fc18 	bl	8001824 <Error_Handler>
  }

}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20009b9c 	.word	0x20009b9c
 8001ffc:	40011000 	.word	0x40011000
 8002000:	000186a0 	.word	0x000186a0

08002004 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8002008:	4b11      	ldr	r3, [pc, #68]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 800200a:	4a12      	ldr	r2, [pc, #72]	; (8002054 <MX_USART6_UART_Init+0x50>)
 800200c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800200e:	4b10      	ldr	r3, [pc, #64]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 8002010:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002014:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002016:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 8002018:	2200      	movs	r2, #0
 800201a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800201c:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 800201e:	2200      	movs	r2, #0
 8002020:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002022:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 8002024:	2200      	movs	r2, #0
 8002026:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 8002028:	4b09      	ldr	r3, [pc, #36]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 800202a:	2204      	movs	r2, #4
 800202c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800202e:	4b08      	ldr	r3, [pc, #32]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 8002030:	2200      	movs	r2, #0
 8002032:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002034:	4b06      	ldr	r3, [pc, #24]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 8002036:	2200      	movs	r2, #0
 8002038:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800203a:	4805      	ldr	r0, [pc, #20]	; (8002050 <MX_USART6_UART_Init+0x4c>)
 800203c:	f004 fdae 	bl	8006b9c <HAL_UART_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002046:	f7ff fbed 	bl	8001824 <Error_Handler>
  }

}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20009bdc 	.word	0x20009bdc
 8002054:	40011400 	.word	0x40011400

08002058 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b08e      	sub	sp, #56	; 0x38
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a74      	ldr	r2, [pc, #464]	; (8002248 <HAL_UART_MspInit+0x1f0>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d164      	bne.n	8002144 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
 800207e:	4b73      	ldr	r3, [pc, #460]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002082:	4a72      	ldr	r2, [pc, #456]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002084:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002088:	6413      	str	r3, [r2, #64]	; 0x40
 800208a:	4b70      	ldr	r3, [pc, #448]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002092:	623b      	str	r3, [r7, #32]
 8002094:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	61fb      	str	r3, [r7, #28]
 800209a:	4b6c      	ldr	r3, [pc, #432]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	4a6b      	ldr	r2, [pc, #428]	; (800224c <HAL_UART_MspInit+0x1f4>)
 80020a0:	f043 0310 	orr.w	r3, r3, #16
 80020a4:	6313      	str	r3, [r2, #48]	; 0x30
 80020a6:	4b69      	ldr	r3, [pc, #420]	; (800224c <HAL_UART_MspInit+0x1f4>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	f003 0310 	and.w	r3, r3, #16
 80020ae:	61fb      	str	r3, [r7, #28]
 80020b0:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PE8     ------> UART7_TX
    PE7     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80020b2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80020b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b8:	2302      	movs	r3, #2
 80020ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020bc:	2301      	movs	r3, #1
 80020be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c0:	2303      	movs	r3, #3
 80020c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80020c4:	2308      	movs	r3, #8
 80020c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020cc:	4619      	mov	r1, r3
 80020ce:	4860      	ldr	r0, [pc, #384]	; (8002250 <HAL_UART_MspInit+0x1f8>)
 80020d0:	f002 ff92 	bl	8004ff8 <HAL_GPIO_Init>

    /* UART7 DMA Init */
    /* UART7_RX Init */
    hdma_uart7_rx.Instance = DMA1_Stream3;
 80020d4:	4b5f      	ldr	r3, [pc, #380]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020d6:	4a60      	ldr	r2, [pc, #384]	; (8002258 <HAL_UART_MspInit+0x200>)
 80020d8:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Channel = DMA_CHANNEL_5;
 80020da:	4b5e      	ldr	r3, [pc, #376]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020dc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80020e0:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020e2:	4b5c      	ldr	r3, [pc, #368]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e8:	4b5a      	ldr	r3, [pc, #360]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020ee:	4b59      	ldr	r3, [pc, #356]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020f4:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020f6:	4b57      	ldr	r3, [pc, #348]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020fc:	4b55      	ldr	r3, [pc, #340]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 80020fe:	2200      	movs	r2, #0
 8002100:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_CIRCULAR;
 8002102:	4b54      	ldr	r3, [pc, #336]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 8002104:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002108:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 800210a:	4b52      	ldr	r3, [pc, #328]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 800210c:	2200      	movs	r2, #0
 800210e:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002110:	4b50      	ldr	r3, [pc, #320]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 8002112:	2200      	movs	r2, #0
 8002114:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 8002116:	484f      	ldr	r0, [pc, #316]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 8002118:	f002 fbdc 	bl	80048d4 <HAL_DMA_Init>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002122:	f7ff fb7f 	bl	8001824 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4a      	ldr	r2, [pc, #296]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 800212a:	635a      	str	r2, [r3, #52]	; 0x34
 800212c:	4a49      	ldr	r2, [pc, #292]	; (8002254 <HAL_UART_MspInit+0x1fc>)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8002132:	2200      	movs	r2, #0
 8002134:	2105      	movs	r1, #5
 8002136:	2052      	movs	r0, #82	; 0x52
 8002138:	f002 fba2 	bl	8004880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 800213c:	2052      	movs	r0, #82	; 0x52
 800213e:	f002 fbbb 	bl	80048b8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002142:	e0fe      	b.n	8002342 <HAL_UART_MspInit+0x2ea>
  else if(uartHandle->Instance==USART1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a44      	ldr	r2, [pc, #272]	; (800225c <HAL_UART_MspInit+0x204>)
 800214a:	4293      	cmp	r3, r2
 800214c:	f040 8090 	bne.w	8002270 <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002150:	2300      	movs	r3, #0
 8002152:	61bb      	str	r3, [r7, #24]
 8002154:	4b3d      	ldr	r3, [pc, #244]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002158:	4a3c      	ldr	r2, [pc, #240]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800215a:	f043 0310 	orr.w	r3, r3, #16
 800215e:	6453      	str	r3, [r2, #68]	; 0x44
 8002160:	4b3a      	ldr	r3, [pc, #232]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002162:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002164:	f003 0310 	and.w	r3, r3, #16
 8002168:	61bb      	str	r3, [r7, #24]
 800216a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	4b36      	ldr	r3, [pc, #216]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002174:	4a35      	ldr	r2, [pc, #212]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002176:	f043 0302 	orr.w	r3, r3, #2
 800217a:	6313      	str	r3, [r2, #48]	; 0x30
 800217c:	4b33      	ldr	r3, [pc, #204]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800217e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002180:	f003 0302 	and.w	r3, r3, #2
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002188:	2300      	movs	r3, #0
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	4b2f      	ldr	r3, [pc, #188]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002190:	4a2e      	ldr	r2, [pc, #184]	; (800224c <HAL_UART_MspInit+0x1f4>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	6313      	str	r3, [r2, #48]	; 0x30
 8002198:	4b2c      	ldr	r3, [pc, #176]	; (800224c <HAL_UART_MspInit+0x1f4>)
 800219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219c:	f003 0301 	and.w	r3, r3, #1
 80021a0:	613b      	str	r3, [r7, #16]
 80021a2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80021a4:	2380      	movs	r3, #128	; 0x80
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021b4:	2307      	movs	r3, #7
 80021b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021bc:	4619      	mov	r1, r3
 80021be:	4828      	ldr	r0, [pc, #160]	; (8002260 <HAL_UART_MspInit+0x208>)
 80021c0:	f002 ff1a 	bl	8004ff8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ca:	2302      	movs	r3, #2
 80021cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d2:	2303      	movs	r3, #3
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021d6:	2307      	movs	r3, #7
 80021d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021de:	4619      	mov	r1, r3
 80021e0:	4820      	ldr	r0, [pc, #128]	; (8002264 <HAL_UART_MspInit+0x20c>)
 80021e2:	f002 ff09 	bl	8004ff8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80021e6:	4b20      	ldr	r3, [pc, #128]	; (8002268 <HAL_UART_MspInit+0x210>)
 80021e8:	4a20      	ldr	r2, [pc, #128]	; (800226c <HAL_UART_MspInit+0x214>)
 80021ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80021ec:	4b1e      	ldr	r3, [pc, #120]	; (8002268 <HAL_UART_MspInit+0x210>)
 80021ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021f2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021f4:	4b1c      	ldr	r3, [pc, #112]	; (8002268 <HAL_UART_MspInit+0x210>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021fa:	4b1b      	ldr	r3, [pc, #108]	; (8002268 <HAL_UART_MspInit+0x210>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002200:	4b19      	ldr	r3, [pc, #100]	; (8002268 <HAL_UART_MspInit+0x210>)
 8002202:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002206:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002208:	4b17      	ldr	r3, [pc, #92]	; (8002268 <HAL_UART_MspInit+0x210>)
 800220a:	2200      	movs	r2, #0
 800220c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800220e:	4b16      	ldr	r3, [pc, #88]	; (8002268 <HAL_UART_MspInit+0x210>)
 8002210:	2200      	movs	r2, #0
 8002212:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002214:	4b14      	ldr	r3, [pc, #80]	; (8002268 <HAL_UART_MspInit+0x210>)
 8002216:	f44f 7280 	mov.w	r2, #256	; 0x100
 800221a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800221c:	4b12      	ldr	r3, [pc, #72]	; (8002268 <HAL_UART_MspInit+0x210>)
 800221e:	2200      	movs	r2, #0
 8002220:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002222:	4b11      	ldr	r3, [pc, #68]	; (8002268 <HAL_UART_MspInit+0x210>)
 8002224:	2200      	movs	r2, #0
 8002226:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002228:	480f      	ldr	r0, [pc, #60]	; (8002268 <HAL_UART_MspInit+0x210>)
 800222a:	f002 fb53 	bl	80048d4 <HAL_DMA_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8002234:	f7ff faf6 	bl	8001824 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a0b      	ldr	r2, [pc, #44]	; (8002268 <HAL_UART_MspInit+0x210>)
 800223c:	635a      	str	r2, [r3, #52]	; 0x34
 800223e:	4a0a      	ldr	r2, [pc, #40]	; (8002268 <HAL_UART_MspInit+0x210>)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002244:	e07d      	b.n	8002342 <HAL_UART_MspInit+0x2ea>
 8002246:	bf00      	nop
 8002248:	40007800 	.word	0x40007800
 800224c:	40023800 	.word	0x40023800
 8002250:	40021000 	.word	0x40021000
 8002254:	20009adc 	.word	0x20009adc
 8002258:	40026058 	.word	0x40026058
 800225c:	40011000 	.word	0x40011000
 8002260:	40020400 	.word	0x40020400
 8002264:	40020000 	.word	0x40020000
 8002268:	20009b3c 	.word	0x20009b3c
 800226c:	40026440 	.word	0x40026440
  else if(uartHandle->Instance==USART6)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a35      	ldr	r2, [pc, #212]	; (800234c <HAL_UART_MspInit+0x2f4>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d163      	bne.n	8002342 <HAL_UART_MspInit+0x2ea>
    __HAL_RCC_USART6_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	4b34      	ldr	r3, [pc, #208]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	4a33      	ldr	r2, [pc, #204]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 8002284:	f043 0320 	orr.w	r3, r3, #32
 8002288:	6453      	str	r3, [r2, #68]	; 0x44
 800228a:	4b31      	ldr	r3, [pc, #196]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f003 0320 	and.w	r3, r3, #32
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	4b2d      	ldr	r3, [pc, #180]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a2c      	ldr	r2, [pc, #176]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 80022a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b2a      	ldr	r3, [pc, #168]	; (8002350 <HAL_UART_MspInit+0x2f8>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80022b2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80022b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80022c4:	2308      	movs	r3, #8
 80022c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4821      	ldr	r0, [pc, #132]	; (8002354 <HAL_UART_MspInit+0x2fc>)
 80022d0:	f002 fe92 	bl	8004ff8 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80022d4:	4b20      	ldr	r3, [pc, #128]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022d6:	4a21      	ldr	r2, [pc, #132]	; (800235c <HAL_UART_MspInit+0x304>)
 80022d8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80022da:	4b1f      	ldr	r3, [pc, #124]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022dc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80022e0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e8:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022ee:	4b1a      	ldr	r3, [pc, #104]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022f4:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f6:	4b18      	ldr	r3, [pc, #96]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fc:	4b16      	ldr	r3, [pc, #88]	; (8002358 <HAL_UART_MspInit+0x300>)
 80022fe:	2200      	movs	r2, #0
 8002300:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <HAL_UART_MspInit+0x300>)
 8002304:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002308:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800230a:	4b13      	ldr	r3, [pc, #76]	; (8002358 <HAL_UART_MspInit+0x300>)
 800230c:	2200      	movs	r2, #0
 800230e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002310:	4b11      	ldr	r3, [pc, #68]	; (8002358 <HAL_UART_MspInit+0x300>)
 8002312:	2200      	movs	r2, #0
 8002314:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002316:	4810      	ldr	r0, [pc, #64]	; (8002358 <HAL_UART_MspInit+0x300>)
 8002318:	f002 fadc 	bl	80048d4 <HAL_DMA_Init>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_UART_MspInit+0x2ce>
      Error_Handler();
 8002322:	f7ff fa7f 	bl	8001824 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4a0b      	ldr	r2, [pc, #44]	; (8002358 <HAL_UART_MspInit+0x300>)
 800232a:	635a      	str	r2, [r3, #52]	; 0x34
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <HAL_UART_MspInit+0x300>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2105      	movs	r1, #5
 8002336:	2047      	movs	r0, #71	; 0x47
 8002338:	f002 faa2 	bl	8004880 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800233c:	2047      	movs	r0, #71	; 0x47
 800233e:	f002 fabb 	bl	80048b8 <HAL_NVIC_EnableIRQ>
}
 8002342:	bf00      	nop
 8002344:	3738      	adds	r7, #56	; 0x38
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40011400 	.word	0x40011400
 8002350:	40023800 	.word	0x40023800
 8002354:	40021800 	.word	0x40021800
 8002358:	20009a3c 	.word	0x20009a3c
 800235c:	40026428 	.word	0x40026428

08002360 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002360:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002398 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002364:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002366:	e003      	b.n	8002370 <LoopCopyDataInit>

08002368 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002368:	4b0c      	ldr	r3, [pc, #48]	; (800239c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800236a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800236c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800236e:	3104      	adds	r1, #4

08002370 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002370:	480b      	ldr	r0, [pc, #44]	; (80023a0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002372:	4b0c      	ldr	r3, [pc, #48]	; (80023a4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002374:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002376:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002378:	d3f6      	bcc.n	8002368 <CopyDataInit>
  ldr  r2, =_sbss
 800237a:	4a0b      	ldr	r2, [pc, #44]	; (80023a8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800237c:	e002      	b.n	8002384 <LoopFillZerobss>

0800237e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800237e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002380:	f842 3b04 	str.w	r3, [r2], #4

08002384 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002386:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002388:	d3f9      	bcc.n	800237e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800238a:	f7ff fc6d 	bl	8001c68 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800238e:	f008 ffcd 	bl	800b32c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002392:	f7ff f9a7 	bl	80016e4 <main>
  bx  lr    
 8002396:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002398:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800239c:	0800b4c8 	.word	0x0800b4c8
  ldr  r0, =_sdata
 80023a0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80023a4:	2000001c 	.word	0x2000001c
  ldr  r2, =_sbss
 80023a8:	20000020 	.word	0x20000020
  ldr  r3, = _ebss
 80023ac:	20009ea8 	.word	0x20009ea8

080023b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023b0:	e7fe      	b.n	80023b0 <ADC_IRQHandler>
	...

080023b4 <can_ISR>:
/**
 * CAN ISR function, triggered upon RX_FIFO0_MSG_PENDING
 * converts the raw can data to the motor_data struct form as well
 */
void can_ISR(CAN_HandleTypeDef *hcan)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b094      	sub	sp, #80	; 0x50
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
	HAL_CAN_DeactivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL | CAN_IT_RX_FIFO0_OVERRUN);
 80023bc:	210e      	movs	r1, #14
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f001 ff4f 	bl	8004262 <HAL_CAN_DeactivateNotification>
	if (hcan->Instance == CAN1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a2f      	ldr	r2, [pc, #188]	; (8002488 <can_ISR+0xd4>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d129      	bne.n	8002422 <can_ISR+0x6e>
	{
		CAN_RxHeaderTypeDef rx_msg_header;
		uint8_t rx_buffer[CAN_BUFFER_SIZE];
		can_get_msg(&hcan1, &rx_msg_header, rx_buffer);
 80023ce:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80023d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023d6:	4619      	mov	r1, r3
 80023d8:	482c      	ldr	r0, [pc, #176]	; (800248c <can_ISR+0xd8>)
 80023da:	f7fe fd8e 	bl	8000efa <can_get_msg>
		convert_raw_can_data(rx_msg_header.StdId, rx_buffer);
 80023de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80023e6:	4611      	mov	r1, r2
 80023e8:	4618      	mov	r0, r3
 80023ea:	f000 f859 	bl	80024a0 <convert_raw_can_data>
		history[history_index++] = rx_msg_header.StdId;
 80023ee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80023f0:	4b27      	ldr	r3, [pc, #156]	; (8002490 <can_ISR+0xdc>)
 80023f2:	881b      	ldrh	r3, [r3, #0]
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	b290      	uxth	r0, r2
 80023f8:	4a25      	ldr	r2, [pc, #148]	; (8002490 <can_ISR+0xdc>)
 80023fa:	8010      	strh	r0, [r2, #0]
 80023fc:	461a      	mov	r2, r3
 80023fe:	b289      	uxth	r1, r1
 8002400:	4b24      	ldr	r3, [pc, #144]	; (8002494 <can_ISR+0xe0>)
 8002402:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		if (history_index >= 10000)
 8002406:	4b22      	ldr	r3, [pc, #136]	; (8002490 <can_ISR+0xdc>)
 8002408:	881b      	ldrh	r3, [r3, #0]
 800240a:	f242 720f 	movw	r2, #9999	; 0x270f
 800240e:	4293      	cmp	r3, r2
 8002410:	d902      	bls.n	8002418 <can_ISR+0x64>
		{
			history_index = 0;
 8002412:	4b1f      	ldr	r3, [pc, #124]	; (8002490 <can_ISR+0xdc>)
 8002414:	2200      	movs	r2, #0
 8002416:	801a      	strh	r2, [r3, #0]
		}
		HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
 8002418:	210e      	movs	r1, #14
 800241a:	481c      	ldr	r0, [pc, #112]	; (800248c <can_ISR+0xd8>)
 800241c:	f001 fefb 	bl	8004216 <HAL_CAN_ActivateNotification>
		}

		HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
		// something
	}
}
 8002420:	e02d      	b.n	800247e <can_ISR+0xca>
	else if (hcan->Instance == CAN2)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a1c      	ldr	r2, [pc, #112]	; (8002498 <can_ISR+0xe4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d128      	bne.n	800247e <can_ISR+0xca>
		can_get_msg(&hcan2, &rx_msg_header, rx_buffer);
 800242c:	f107 0208 	add.w	r2, r7, #8
 8002430:	f107 0310 	add.w	r3, r7, #16
 8002434:	4619      	mov	r1, r3
 8002436:	4819      	ldr	r0, [pc, #100]	; (800249c <can_ISR+0xe8>)
 8002438:	f7fe fd5f 	bl	8000efa <can_get_msg>
		convert_raw_can_data(rx_msg_header.StdId, rx_buffer);
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	b29b      	uxth	r3, r3
 8002440:	f107 0208 	add.w	r2, r7, #8
 8002444:	4611      	mov	r1, r2
 8002446:	4618      	mov	r0, r3
 8002448:	f000 f82a 	bl	80024a0 <convert_raw_can_data>
		history[history_index++] = rx_msg_header.StdId;
 800244c:	6939      	ldr	r1, [r7, #16]
 800244e:	4b10      	ldr	r3, [pc, #64]	; (8002490 <can_ISR+0xdc>)
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	b290      	uxth	r0, r2
 8002456:	4a0e      	ldr	r2, [pc, #56]	; (8002490 <can_ISR+0xdc>)
 8002458:	8010      	strh	r0, [r2, #0]
 800245a:	461a      	mov	r2, r3
 800245c:	b289      	uxth	r1, r1
 800245e:	4b0d      	ldr	r3, [pc, #52]	; (8002494 <can_ISR+0xe0>)
 8002460:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		if (history_index >= 10000)
 8002464:	4b0a      	ldr	r3, [pc, #40]	; (8002490 <can_ISR+0xdc>)
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	f242 720f 	movw	r2, #9999	; 0x270f
 800246c:	4293      	cmp	r3, r2
 800246e:	d902      	bls.n	8002476 <can_ISR+0xc2>
			history_index = 0;
 8002470:	4b07      	ldr	r3, [pc, #28]	; (8002490 <can_ISR+0xdc>)
 8002472:	2200      	movs	r2, #0
 8002474:	801a      	strh	r2, [r3, #0]
		HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO0_FULL	| CAN_IT_RX_FIFO0_OVERRUN);
 8002476:	210e      	movs	r1, #14
 8002478:	4808      	ldr	r0, [pc, #32]	; (800249c <can_ISR+0xe8>)
 800247a:	f001 fecc 	bl	8004216 <HAL_CAN_ActivateNotification>
}
 800247e:	bf00      	nop
 8002480:	3750      	adds	r7, #80	; 0x50
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40006400 	.word	0x40006400
 800248c:	20009808 	.word	0x20009808
 8002490:	20004e74 	.word	0x20004e74
 8002494:	20000054 	.word	0x20000054
 8002498:	40006800 	.word	0x40006800
 800249c:	200097e0 	.word	0x200097e0

080024a0 <convert_raw_can_data>:
 *
 * For GM6020 motors, it recenters the motor angle data and converts it to radians.
 */

void convert_raw_can_data(uint16_t motor_id, uint8_t *rx_buffer)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	4603      	mov	r3, r0
 80024a8:	6039      	str	r1, [r7, #0]
 80024aa:	80fb      	strh	r3, [r7, #6]
	switch(motor_id)
 80024ac:	88fb      	ldrh	r3, [r7, #6]
 80024ae:	f2a3 2301 	subw	r3, r3, #513	; 0x201
 80024b2:	2b09      	cmp	r3, #9
 80024b4:	f200 8124 	bhi.w	8002700 <convert_raw_can_data+0x260>
 80024b8:	a201      	add	r2, pc, #4	; (adr r2, 80024c0 <convert_raw_can_data+0x20>)
 80024ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024be:	bf00      	nop
 80024c0:	080024e9 	.word	0x080024e9
 80024c4:	08002701 	.word	0x08002701
 80024c8:	08002701 	.word	0x08002701
 80024cc:	08002701 	.word	0x08002701
 80024d0:	08002551 	.word	0x08002551
 80024d4:	08002551 	.word	0x08002551
 80024d8:	08002701 	.word	0x08002701
 80024dc:	08002701 	.word	0x08002701
 80024e0:	0800260d 	.word	0x0800260d
 80024e4:	08002687 	.word	0x08002687
	{
		uint8_t feeder_id;
		case ID_CHASSIS:
		{
			canone_data.CHASSIS.id 					= motor_id;
 80024e8:	4a88      	ldr	r2, [pc, #544]	; (800270c <convert_raw_can_data+0x26c>)
 80024ea:	88fb      	ldrh	r3, [r7, #6]
 80024ec:	8013      	strh	r3, [r2, #0]
			canone_data.CHASSIS.angle				= (rx_buffer[0] << 8) | rx_buffer[1];
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	021b      	lsls	r3, r3, #8
 80024f4:	b21a      	sxth	r2, r3
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	3301      	adds	r3, #1
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	b21b      	sxth	r3, r3
 80024fe:	4313      	orrs	r3, r2
 8002500:	b21b      	sxth	r3, r3
 8002502:	b29a      	uxth	r2, r3
 8002504:	4b81      	ldr	r3, [pc, #516]	; (800270c <convert_raw_can_data+0x26c>)
 8002506:	805a      	strh	r2, [r3, #2]
			canone_data.CHASSIS.rpm  				= (rx_buffer[2] << 8) | rx_buffer[3];
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	3302      	adds	r3, #2
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	021b      	lsls	r3, r3, #8
 8002510:	b21a      	sxth	r2, r3
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	3303      	adds	r3, #3
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	b21b      	sxth	r3, r3
 800251a:	4313      	orrs	r3, r2
 800251c:	b21a      	sxth	r2, r3
 800251e:	4b7b      	ldr	r3, [pc, #492]	; (800270c <convert_raw_can_data+0x26c>)
 8002520:	809a      	strh	r2, [r3, #4]
			canone_data.CHASSIS.torque 				= (rx_buffer[4] << 8) | rx_buffer[5];
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	3304      	adds	r3, #4
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	021b      	lsls	r3, r3, #8
 800252a:	b21a      	sxth	r2, r3
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	3305      	adds	r3, #5
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	b21b      	sxth	r3, r3
 8002534:	4313      	orrs	r3, r2
 8002536:	b21a      	sxth	r2, r3
 8002538:	4b74      	ldr	r3, [pc, #464]	; (800270c <convert_raw_can_data+0x26c>)
 800253a:	80da      	strh	r2, [r3, #6]
			canone_data.CHASSIS.temp 				= (rx_buffer[6]);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	799a      	ldrb	r2, [r3, #6]
 8002540:	4b72      	ldr	r3, [pc, #456]	; (800270c <convert_raw_can_data+0x26c>)
 8002542:	721a      	strb	r2, [r3, #8]
			osEventFlagsSet(chassis_data_flag, 0x10);
 8002544:	4b72      	ldr	r3, [pc, #456]	; (8002710 <convert_raw_can_data+0x270>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2110      	movs	r1, #16
 800254a:	4618      	mov	r0, r3
 800254c:	f005 fcc0 	bl	8007ed0 <osEventFlagsSet>
		}

		case ID_FEEDER_R:
		case ID_FEEDER_L:
		{
			feeder_id = motor_id - 0x205;
 8002550:	88fb      	ldrh	r3, [r7, #6]
 8002552:	b2db      	uxtb	r3, r3
 8002554:	3b05      	subs	r3, #5
 8002556:	73fb      	strb	r3, [r7, #15]
			canone_data.FEEDER[feeder_id].id 			= motor_id;
 8002558:	7bfb      	ldrb	r3, [r7, #15]
 800255a:	4a6c      	ldr	r2, [pc, #432]	; (800270c <convert_raw_can_data+0x26c>)
 800255c:	3301      	adds	r3, #1
 800255e:	2168      	movs	r1, #104	; 0x68
 8002560:	fb01 f303 	mul.w	r3, r1, r3
 8002564:	4413      	add	r3, r2
 8002566:	88fa      	ldrh	r2, [r7, #6]
 8002568:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].angle			= (rx_buffer[0] << 8) | rx_buffer[1];
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	021b      	lsls	r3, r3, #8
 8002570:	b21a      	sxth	r2, r3
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	3301      	adds	r3, #1
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	b21b      	sxth	r3, r3
 800257a:	4313      	orrs	r3, r2
 800257c:	b21a      	sxth	r2, r3
 800257e:	7bfb      	ldrb	r3, [r7, #15]
 8002580:	b290      	uxth	r0, r2
 8002582:	4a62      	ldr	r2, [pc, #392]	; (800270c <convert_raw_can_data+0x26c>)
 8002584:	3301      	adds	r3, #1
 8002586:	2168      	movs	r1, #104	; 0x68
 8002588:	fb01 f303 	mul.w	r3, r1, r3
 800258c:	4413      	add	r3, r2
 800258e:	3302      	adds	r3, #2
 8002590:	4602      	mov	r2, r0
 8002592:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].rpm  			= (rx_buffer[2] << 8) | rx_buffer[3];
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	3302      	adds	r3, #2
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	b219      	sxth	r1, r3
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	3303      	adds	r3, #3
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	b21a      	sxth	r2, r3
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	b210      	sxth	r0, r2
 80025ac:	4a57      	ldr	r2, [pc, #348]	; (800270c <convert_raw_can_data+0x26c>)
 80025ae:	3301      	adds	r3, #1
 80025b0:	2168      	movs	r1, #104	; 0x68
 80025b2:	fb01 f303 	mul.w	r3, r1, r3
 80025b6:	4413      	add	r3, r2
 80025b8:	3304      	adds	r3, #4
 80025ba:	4602      	mov	r2, r0
 80025bc:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].torque		= (rx_buffer[4] << 8) | rx_buffer[5];
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	3304      	adds	r3, #4
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	021b      	lsls	r3, r3, #8
 80025c6:	b219      	sxth	r1, r3
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	3305      	adds	r3, #5
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	b21a      	sxth	r2, r3
 80025d0:	7bfb      	ldrb	r3, [r7, #15]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	b210      	sxth	r0, r2
 80025d6:	4a4d      	ldr	r2, [pc, #308]	; (800270c <convert_raw_can_data+0x26c>)
 80025d8:	3301      	adds	r3, #1
 80025da:	2168      	movs	r1, #104	; 0x68
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	3306      	adds	r3, #6
 80025e4:	4602      	mov	r2, r0
 80025e6:	801a      	strh	r2, [r3, #0]
			canone_data.FEEDER[feeder_id].temp 			= (rx_buffer[6]);
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	7990      	ldrb	r0, [r2, #6]
 80025ee:	4a47      	ldr	r2, [pc, #284]	; (800270c <convert_raw_can_data+0x26c>)
 80025f0:	2168      	movs	r1, #104	; 0x68
 80025f2:	fb01 f303 	mul.w	r3, r1, r3
 80025f6:	4413      	add	r3, r2
 80025f8:	3370      	adds	r3, #112	; 0x70
 80025fa:	4602      	mov	r2, r0
 80025fc:	701a      	strb	r2, [r3, #0]
			osEventFlagsSet(gun_data_flag, 0x10);
 80025fe:	4b45      	ldr	r3, [pc, #276]	; (8002714 <convert_raw_can_data+0x274>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2110      	movs	r1, #16
 8002604:	4618      	mov	r0, r3
 8002606:	f005 fc63 	bl	8007ed0 <osEventFlagsSet>
			break;
 800260a:	e07a      	b.n	8002702 <convert_raw_can_data+0x262>
		}

		case ID_PITCH:
		{
			canone_data.pitch.id 						= motor_id;
 800260c:	4a3f      	ldr	r2, [pc, #252]	; (800270c <convert_raw_can_data+0x26c>)
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	f8a2 3138 	strh.w	r3, [r2, #312]	; 0x138
			canone_data.pitch.real_angle				= (rx_buffer[0] << 8) | rx_buffer[1];
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	021b      	lsls	r3, r3, #8
 800261a:	b21a      	sxth	r2, r3
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	3301      	adds	r3, #1
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	b21b      	sxth	r3, r3
 8002624:	4313      	orrs	r3, r2
 8002626:	b21b      	sxth	r3, r3
 8002628:	b29a      	uxth	r2, r3
 800262a:	4b38      	ldr	r3, [pc, #224]	; (800270c <convert_raw_can_data+0x26c>)
 800262c:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
			canone_data.pitch.rpm  						= (rx_buffer[2] << 8) | rx_buffer[3];
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	3302      	adds	r3, #2
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	b21a      	sxth	r2, r3
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	3303      	adds	r3, #3
 800263e:	781b      	ldrb	r3, [r3, #0]
 8002640:	b21b      	sxth	r3, r3
 8002642:	4313      	orrs	r3, r2
 8002644:	b21a      	sxth	r2, r3
 8002646:	4b31      	ldr	r3, [pc, #196]	; (800270c <convert_raw_can_data+0x26c>)
 8002648:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
			canone_data.pitch.torque 					= (rx_buffer[4] << 8) | rx_buffer[5];
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	3304      	adds	r3, #4
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	021b      	lsls	r3, r3, #8
 8002654:	b21a      	sxth	r2, r3
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	3305      	adds	r3, #5
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	b21b      	sxth	r3, r3
 800265e:	4313      	orrs	r3, r2
 8002660:	b21a      	sxth	r2, r3
 8002662:	4b2a      	ldr	r3, [pc, #168]	; (800270c <convert_raw_can_data+0x26c>)
 8002664:	f8a3 2142 	strh.w	r2, [r3, #322]	; 0x142
			canone_data.pitch.temp 						= (rx_buffer[6]);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	799a      	ldrb	r2, [r3, #6]
 800266c:	4b27      	ldr	r3, [pc, #156]	; (800270c <convert_raw_can_data+0x26c>)
 800266e:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
			gimbal_offset(&canone_data.pitch);
 8002672:	4829      	ldr	r0, [pc, #164]	; (8002718 <convert_raw_can_data+0x278>)
 8002674:	f000 f856 	bl	8002724 <gimbal_offset>
			osEventFlagsSet(gimbal_data_flag, 0x10);
 8002678:	4b28      	ldr	r3, [pc, #160]	; (800271c <convert_raw_can_data+0x27c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2110      	movs	r1, #16
 800267e:	4618      	mov	r0, r3
 8002680:	f005 fc26 	bl	8007ed0 <osEventFlagsSet>
			break;
 8002684:	e03d      	b.n	8002702 <convert_raw_can_data+0x262>
		}


		case ID_YAW:
		{
			canone_data.yaw.id 							= motor_id;
 8002686:	4a21      	ldr	r2, [pc, #132]	; (800270c <convert_raw_can_data+0x26c>)
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	f8a2 31b8 	strh.w	r3, [r2, #440]	; 0x1b8
			canone_data.yaw.real_angle					= (rx_buffer[0] << 8) | rx_buffer[1];
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	b21a      	sxth	r2, r3
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	3301      	adds	r3, #1
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	b21b      	sxth	r3, r3
 800269e:	4313      	orrs	r3, r2
 80026a0:	b21b      	sxth	r3, r3
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	4b19      	ldr	r3, [pc, #100]	; (800270c <convert_raw_can_data+0x26c>)
 80026a6:	f8a3 21ba 	strh.w	r2, [r3, #442]	; 0x1ba
			canone_data.yaw.rpm  						= (rx_buffer[2] << 8) | rx_buffer[3];
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	3302      	adds	r3, #2
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	b21a      	sxth	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	3303      	adds	r3, #3
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	b21b      	sxth	r3, r3
 80026bc:	4313      	orrs	r3, r2
 80026be:	b21a      	sxth	r2, r3
 80026c0:	4b12      	ldr	r3, [pc, #72]	; (800270c <convert_raw_can_data+0x26c>)
 80026c2:	f8a3 21c0 	strh.w	r2, [r3, #448]	; 0x1c0
			canone_data.yaw.torque 						= (rx_buffer[4] << 8) | rx_buffer[5];
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	3304      	adds	r3, #4
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	b21a      	sxth	r2, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	3305      	adds	r3, #5
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	b21b      	sxth	r3, r3
 80026d8:	4313      	orrs	r3, r2
 80026da:	b21a      	sxth	r2, r3
 80026dc:	4b0b      	ldr	r3, [pc, #44]	; (800270c <convert_raw_can_data+0x26c>)
 80026de:	f8a3 21c2 	strh.w	r2, [r3, #450]	; 0x1c2
			canone_data.yaw.temp 						= (rx_buffer[6]);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	799a      	ldrb	r2, [r3, #6]
 80026e6:	4b09      	ldr	r3, [pc, #36]	; (800270c <convert_raw_can_data+0x26c>)
 80026e8:	f883 21c4 	strb.w	r2, [r3, #452]	; 0x1c4
			gimbal_offset(&canone_data.yaw);
 80026ec:	480c      	ldr	r0, [pc, #48]	; (8002720 <convert_raw_can_data+0x280>)
 80026ee:	f000 f819 	bl	8002724 <gimbal_offset>
			osEventFlagsSet(gimbal_data_flag, 0x01);
 80026f2:	4b0a      	ldr	r3, [pc, #40]	; (800271c <convert_raw_can_data+0x27c>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2101      	movs	r1, #1
 80026f8:	4618      	mov	r0, r3
 80026fa:	f005 fbe9 	bl	8007ed0 <osEventFlagsSet>
			break;
 80026fe:	e000      	b.n	8002702 <convert_raw_can_data+0x262>
		}
		default:
		{
			break;
 8002700:	bf00      	nop
		}
	}
}
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20009c20 	.word	0x20009c20
 8002710:	20009854 	.word	0x20009854
 8002714:	20009840 	.word	0x20009840
 8002718:	20009d58 	.word	0x20009d58
 800271c:	2000983c 	.word	0x2000983c
 8002720:	20009dd8 	.word	0x20009dd8

08002724 <gimbal_offset>:

/**
 * Centers the raw motor angle to between -Pi to +Pi
 */
void gimbal_offset(gimbal_data_t *gimbal_data)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	gimbal_data->adj_ang = gimbal_data->real_angle - gimbal_data->center_ang;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	885b      	ldrh	r3, [r3, #2]
 8002730:	461a      	mov	r2, r3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	8a5b      	ldrh	r3, [r3, #18]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	ee07 3a90 	vmov	s15, r3
 800273c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	edc3 7a01 	vstr	s15, [r3, #4]
	gimbal_data->adj_ang = (float)gimbal_data->adj_ang/(GM6020_MAX_DEFLECTION) * PI; // convert to radians
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	ed93 7a01 	vldr	s14, [r3, #4]
 800274c:	eddf 6a1d 	vldr	s13, [pc, #116]	; 80027c4 <gimbal_offset+0xa0>
 8002750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002754:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80027c8 <gimbal_offset+0xa4>
 8002758:	ee67 7a87 	vmul.f32	s15, s15, s14
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	edc3 7a01 	vstr	s15, [r3, #4]
	if (gimbal_data->adj_ang < -PI)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	edd3 7a01 	vldr	s15, [r3, #4]
 8002768:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80027cc <gimbal_offset+0xa8>
 800276c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002774:	d50a      	bpl.n	800278c <gimbal_offset+0x68>
	{
		gimbal_data->adj_ang += 2 * PI;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	edd3 7a01 	vldr	s15, [r3, #4]
 800277c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80027d0 <gimbal_offset+0xac>
 8002780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	edc3 7a01 	vstr	s15, [r3, #4]
	}
	else if (gimbal_data->adj_ang > PI)
	{
		gimbal_data->adj_ang -= 2 * PI;
	}
}
 800278a:	e014      	b.n	80027b6 <gimbal_offset+0x92>
	else if (gimbal_data->adj_ang > PI)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002792:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80027c8 <gimbal_offset+0xa4>
 8002796:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279e:	dc00      	bgt.n	80027a2 <gimbal_offset+0x7e>
}
 80027a0:	e009      	b.n	80027b6 <gimbal_offset+0x92>
		gimbal_data->adj_ang -= 2 * PI;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	edd3 7a01 	vldr	s15, [r3, #4]
 80027a8:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80027d0 <gimbal_offset+0xac>
 80027ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80027b6:	bf00      	nop
 80027b8:	370c      	adds	r7, #12
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	45800000 	.word	0x45800000
 80027c8:	40490fdb 	.word	0x40490fdb
 80027cc:	c0490fdb 	.word	0xc0490fdb
 80027d0:	40c90fdb 	.word	0x40c90fdb

080027d4 <usart_ISR>:
extern osEventFlagsId_t gimbal_data_flag;
extern osEventFlagsId_t rc_data_flag;
extern osThreadId_t movement_control_task_handle;

void usart_ISR(UART_HandleTypeDef *UartHandle)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	xavier_data.magic_number = ((xavier_rx_buffer[1] << 8) | xavier_rx_buffer[0]);
 80027dc:	4b23      	ldr	r3, [pc, #140]	; (800286c <usart_ISR+0x98>)
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	021b      	lsls	r3, r3, #8
 80027e2:	b21a      	sxth	r2, r3
 80027e4:	4b21      	ldr	r3, [pc, #132]	; (800286c <usart_ISR+0x98>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	4313      	orrs	r3, r2
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	4b20      	ldr	r3, [pc, #128]	; (8002870 <usart_ISR+0x9c>)
 80027f0:	801a      	strh	r2, [r3, #0]
	xavier_data.yaw = ((xavier_rx_buffer[3] << 8) | xavier_rx_buffer[2]);
 80027f2:	4b1e      	ldr	r3, [pc, #120]	; (800286c <usart_ISR+0x98>)
 80027f4:	78db      	ldrb	r3, [r3, #3]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	b21a      	sxth	r2, r3
 80027fa:	4b1c      	ldr	r3, [pc, #112]	; (800286c <usart_ISR+0x98>)
 80027fc:	789b      	ldrb	r3, [r3, #2]
 80027fe:	b21b      	sxth	r3, r3
 8002800:	4313      	orrs	r3, r2
 8002802:	b21a      	sxth	r2, r3
 8002804:	4b1a      	ldr	r3, [pc, #104]	; (8002870 <usart_ISR+0x9c>)
 8002806:	809a      	strh	r2, [r3, #4]
	xavier_data.pitch = ((xavier_rx_buffer[5] << 8) | xavier_rx_buffer[4]);
 8002808:	4b18      	ldr	r3, [pc, #96]	; (800286c <usart_ISR+0x98>)
 800280a:	795b      	ldrb	r3, [r3, #5]
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	b21a      	sxth	r2, r3
 8002810:	4b16      	ldr	r3, [pc, #88]	; (800286c <usart_ISR+0x98>)
 8002812:	791b      	ldrb	r3, [r3, #4]
 8002814:	b21b      	sxth	r3, r3
 8002816:	4313      	orrs	r3, r2
 8002818:	b21a      	sxth	r2, r3
 800281a:	4b15      	ldr	r3, [pc, #84]	; (8002870 <usart_ISR+0x9c>)
 800281c:	805a      	strh	r2, [r3, #2]
	xavier_data.end_check = (xavier_rx_buffer[7] << 8) | xavier_rx_buffer[6];
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <usart_ISR+0x98>)
 8002820:	79db      	ldrb	r3, [r3, #7]
 8002822:	021b      	lsls	r3, r3, #8
 8002824:	b21a      	sxth	r2, r3
 8002826:	4b11      	ldr	r3, [pc, #68]	; (800286c <usart_ISR+0x98>)
 8002828:	799b      	ldrb	r3, [r3, #6]
 800282a:	b21b      	sxth	r3, r3
 800282c:	4313      	orrs	r3, r2
 800282e:	b21a      	sxth	r2, r3
 8002830:	4b0f      	ldr	r3, [pc, #60]	; (8002870 <usart_ISR+0x9c>)
 8002832:	80da      	strh	r2, [r3, #6]
	if (xavier_data.magic_number != START_MAGIC_NUMBER || xavier_data.end_check != END_MAGIC_NUMBER)
 8002834:	4b0e      	ldr	r3, [pc, #56]	; (8002870 <usart_ISR+0x9c>)
 8002836:	f9b3 3000 	ldrsh.w	r3, [r3]
 800283a:	2b45      	cmp	r3, #69	; 0x45
 800283c:	d105      	bne.n	800284a <usart_ISR+0x76>
 800283e:	4b0c      	ldr	r3, [pc, #48]	; (8002870 <usart_ISR+0x9c>)
 8002840:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002844:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8002848:	d006      	beq.n	8002858 <usart_ISR+0x84>
	{
		xavier_data.pitch = 0;
 800284a:	4b09      	ldr	r3, [pc, #36]	; (8002870 <usart_ISR+0x9c>)
 800284c:	2200      	movs	r2, #0
 800284e:	805a      	strh	r2, [r3, #2]
		xavier_data.yaw = 0;
 8002850:	4b07      	ldr	r3, [pc, #28]	; (8002870 <usart_ISR+0x9c>)
 8002852:	2200      	movs	r2, #0
 8002854:	809a      	strh	r2, [r3, #4]
 8002856:	e005      	b.n	8002864 <usart_ISR+0x90>
	}
	else
	{
		//store previous data to account for bad data
		xavier_data.last_time = HAL_GetTick();
 8002858:	f001 f8a0 	bl	800399c <HAL_GetTick>
 800285c:	4603      	mov	r3, r0
 800285e:	4a04      	ldr	r2, [pc, #16]	; (8002870 <usart_ISR+0x9c>)
 8002860:	6093      	str	r3, [r2, #8]
	}
}
 8002862:	bf00      	nop
 8002864:	bf00      	nop
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	20004e80 	.word	0x20004e80
 8002870:	20009e58 	.word	0x20009e58

08002874 <gimbal_control_task>:
 * FreeRTOS task for gimbal controls
 * Has HIGH2 priority
 *
 */
void gimbal_control_task(void *argument)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&XAVIER_UART, xavier_rx_buffer, OBC_DATA_SIZE);
 800287c:	2208      	movs	r2, #8
 800287e:	4906      	ldr	r1, [pc, #24]	; (8002898 <gimbal_control_task+0x24>)
 8002880:	4806      	ldr	r0, [pc, #24]	; (800289c <gimbal_control_task+0x28>)
 8002882:	f004 f9d9 	bl	8006c38 <HAL_UART_Receive_DMA>
    while(1)
    {
		gimbal_angle_control(&canone_data.pitch, &canone_data.yaw);
 8002886:	4906      	ldr	r1, [pc, #24]	; (80028a0 <gimbal_control_task+0x2c>)
 8002888:	4806      	ldr	r0, [pc, #24]	; (80028a4 <gimbal_control_task+0x30>)
 800288a:	f000 f8cd 	bl	8002a28 <gimbal_angle_control>
		vTaskDelay(1);
 800288e:	2001      	movs	r0, #1
 8002890:	f006 ffa2 	bl	80097d8 <vTaskDelay>
		gimbal_angle_control(&canone_data.pitch, &canone_data.yaw);
 8002894:	e7f7      	b.n	8002886 <gimbal_control_task+0x12>
 8002896:	bf00      	nop
 8002898:	20004e80 	.word	0x20004e80
 800289c:	20009bdc 	.word	0x20009bdc
 80028a0:	20009dd8 	.word	0x20009dd8
 80028a4:	20009d58 	.word	0x20009d58

080028a8 <gimbalsweep>:
 * Need to check if having ID4 (i.e. 0x208) + having the launcher motors (ID 1-3, 0x201 to 0x203)
 * still provides a fast enough response for open source robots
 */

void gimbalsweep(gimbal_data_t *pitch_motor, gimbal_data_t *yaw_motor)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
	aimbot_mode = 1;
 80028b2:	4b57      	ldr	r3, [pc, #348]	; (8002a10 <gimbalsweep+0x168>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
	if (sweeping_yaw == true){
 80028b8:	4b56      	ldr	r3, [pc, #344]	; (8002a14 <gimbalsweep+0x16c>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d04f      	beq.n	8002960 <gimbalsweep+0xb8>
		if (sweep_right == true){
 80028c0:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <gimbalsweep+0x170>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d025      	beq.n	8002914 <gimbalsweep+0x6c>
			yaw += YAW_SWEEP_SPEED;
 80028c8:	4b54      	ldr	r3, [pc, #336]	; (8002a1c <gimbalsweep+0x174>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7fd fdf3 	bl	80004b8 <__aeabi_f2d>
 80028d2:	a34d      	add	r3, pc, #308	; (adr r3, 8002a08 <gimbalsweep+0x160>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	f7fd fc90 	bl	80001fc <__adddf3>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	f7fe f902 	bl	8000aec <__aeabi_d2f>
 80028e8:	4603      	mov	r3, r0
 80028ea:	4a4c      	ldr	r2, [pc, #304]	; (8002a1c <gimbalsweep+0x174>)
 80028ec:	6013      	str	r3, [r2, #0]
			if (yaw > yaw_motor->max_ang){
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	ed93 7a06 	vldr	s14, [r3, #24]
 80028f4:	4b49      	ldr	r3, [pc, #292]	; (8002a1c <gimbalsweep+0x174>)
 80028f6:	edd3 7a00 	vldr	s15, [r3]
 80028fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002902:	d400      	bmi.n	8002906 <gimbalsweep+0x5e>
				sweep_up = true;
				sweeping_yaw = true;
			}
		}
	}
}
 8002904:	e07b      	b.n	80029fe <gimbalsweep+0x156>
				sweep_right = false;
 8002906:	4b44      	ldr	r3, [pc, #272]	; (8002a18 <gimbalsweep+0x170>)
 8002908:	2200      	movs	r2, #0
 800290a:	701a      	strb	r2, [r3, #0]
				sweeping_yaw = false;
 800290c:	4b41      	ldr	r3, [pc, #260]	; (8002a14 <gimbalsweep+0x16c>)
 800290e:	2200      	movs	r2, #0
 8002910:	701a      	strb	r2, [r3, #0]
}
 8002912:	e074      	b.n	80029fe <gimbalsweep+0x156>
			yaw -= YAW_SWEEP_SPEED;
 8002914:	4b41      	ldr	r3, [pc, #260]	; (8002a1c <gimbalsweep+0x174>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4618      	mov	r0, r3
 800291a:	f7fd fdcd 	bl	80004b8 <__aeabi_f2d>
 800291e:	a33a      	add	r3, pc, #232	; (adr r3, 8002a08 <gimbalsweep+0x160>)
 8002920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002924:	f7fd fc68 	bl	80001f8 <__aeabi_dsub>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	4610      	mov	r0, r2
 800292e:	4619      	mov	r1, r3
 8002930:	f7fe f8dc 	bl	8000aec <__aeabi_d2f>
 8002934:	4603      	mov	r3, r0
 8002936:	4a39      	ldr	r2, [pc, #228]	; (8002a1c <gimbalsweep+0x174>)
 8002938:	6013      	str	r3, [r2, #0]
			if (yaw < yaw_motor->min_ang){
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002940:	4b36      	ldr	r3, [pc, #216]	; (8002a1c <gimbalsweep+0x174>)
 8002942:	edd3 7a00 	vldr	s15, [r3]
 8002946:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800294a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800294e:	dc00      	bgt.n	8002952 <gimbalsweep+0xaa>
}
 8002950:	e055      	b.n	80029fe <gimbalsweep+0x156>
				sweep_right = true;
 8002952:	4b31      	ldr	r3, [pc, #196]	; (8002a18 <gimbalsweep+0x170>)
 8002954:	2201      	movs	r2, #1
 8002956:	701a      	strb	r2, [r3, #0]
				sweeping_yaw = false;
 8002958:	4b2e      	ldr	r3, [pc, #184]	; (8002a14 <gimbalsweep+0x16c>)
 800295a:	2200      	movs	r2, #0
 800295c:	701a      	strb	r2, [r3, #0]
}
 800295e:	e04e      	b.n	80029fe <gimbalsweep+0x156>
		if (sweep_up == true){
 8002960:	4b2f      	ldr	r3, [pc, #188]	; (8002a20 <gimbalsweep+0x178>)
 8002962:	781b      	ldrb	r3, [r3, #0]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d025      	beq.n	80029b4 <gimbalsweep+0x10c>
			pitch += PITCH_SWEEP_SPEED;
 8002968:	4b2e      	ldr	r3, [pc, #184]	; (8002a24 <gimbalsweep+0x17c>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4618      	mov	r0, r3
 800296e:	f7fd fda3 	bl	80004b8 <__aeabi_f2d>
 8002972:	a325      	add	r3, pc, #148	; (adr r3, 8002a08 <gimbalsweep+0x160>)
 8002974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002978:	f7fd fc40 	bl	80001fc <__adddf3>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4610      	mov	r0, r2
 8002982:	4619      	mov	r1, r3
 8002984:	f7fe f8b2 	bl	8000aec <__aeabi_d2f>
 8002988:	4603      	mov	r3, r0
 800298a:	4a26      	ldr	r2, [pc, #152]	; (8002a24 <gimbalsweep+0x17c>)
 800298c:	6013      	str	r3, [r2, #0]
			if (pitch > pitch_motor->max_ang){
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	ed93 7a06 	vldr	s14, [r3, #24]
 8002994:	4b23      	ldr	r3, [pc, #140]	; (8002a24 <gimbalsweep+0x17c>)
 8002996:	edd3 7a00 	vldr	s15, [r3]
 800299a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800299e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a2:	d400      	bmi.n	80029a6 <gimbalsweep+0xfe>
}
 80029a4:	e02b      	b.n	80029fe <gimbalsweep+0x156>
				sweep_up = false;
 80029a6:	4b1e      	ldr	r3, [pc, #120]	; (8002a20 <gimbalsweep+0x178>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	701a      	strb	r2, [r3, #0]
				sweeping_yaw = true;
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <gimbalsweep+0x16c>)
 80029ae:	2201      	movs	r2, #1
 80029b0:	701a      	strb	r2, [r3, #0]
}
 80029b2:	e024      	b.n	80029fe <gimbalsweep+0x156>
			pitch -= PITCH_SWEEP_SPEED;
 80029b4:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <gimbalsweep+0x17c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fd fd7d 	bl	80004b8 <__aeabi_f2d>
 80029be:	a312      	add	r3, pc, #72	; (adr r3, 8002a08 <gimbalsweep+0x160>)
 80029c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c4:	f7fd fc18 	bl	80001f8 <__aeabi_dsub>
 80029c8:	4602      	mov	r2, r0
 80029ca:	460b      	mov	r3, r1
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	f7fe f88c 	bl	8000aec <__aeabi_d2f>
 80029d4:	4603      	mov	r3, r0
 80029d6:	4a13      	ldr	r2, [pc, #76]	; (8002a24 <gimbalsweep+0x17c>)
 80029d8:	6013      	str	r3, [r2, #0]
			if (pitch < pitch_motor->min_ang){
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	ed93 7a07 	vldr	s14, [r3, #28]
 80029e0:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <gimbalsweep+0x17c>)
 80029e2:	edd3 7a00 	vldr	s15, [r3]
 80029e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ee:	dc00      	bgt.n	80029f2 <gimbalsweep+0x14a>
}
 80029f0:	e005      	b.n	80029fe <gimbalsweep+0x156>
				sweep_up = true;
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <gimbalsweep+0x178>)
 80029f4:	2201      	movs	r2, #1
 80029f6:	701a      	strb	r2, [r3, #0]
				sweeping_yaw = true;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <gimbalsweep+0x16c>)
 80029fa:	2201      	movs	r2, #1
 80029fc:	701a      	strb	r2, [r3, #0]
}
 80029fe:	bf00      	nop
 8002a00:	3708      	adds	r7, #8
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	bf00      	nop
 8002a08:	47ae147b 	.word	0x47ae147b
 8002a0c:	3f847ae1 	.word	0x3f847ae1
 8002a10:	20004e76 	.word	0x20004e76
 8002a14:	20000006 	.word	0x20000006
 8002a18:	20000004 	.word	0x20000004
 8002a1c:	20004e7c 	.word	0x20004e7c
 8002a20:	20000005 	.word	0x20000005
 8002a24:	20004e78 	.word	0x20004e78

08002a28 <gimbal_angle_control>:

void gimbal_angle_control(gimbal_data_t *pitch_motor, gimbal_data_t *yaw_motor)
{
 8002a28:	b5b0      	push	{r4, r5, r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]

	//todo: add in roll compensation
	if (remote_cmd.left_switch != kill)
 8002a32:	4bb1      	ldr	r3, [pc, #708]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002a34:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002a38:	2b03      	cmp	r3, #3
 8002a3a:	f000 8149 	beq.w	8002cd0 <gimbal_angle_control+0x2a8>
	{
		if (remote_cmd.left_switch == aimbot_enable && remote_cmd.right_switch == random_movement)
 8002a3e:	4bae      	ldr	r3, [pc, #696]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002a40:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d109      	bne.n	8002a5c <gimbal_angle_control+0x34>
 8002a48:	4bab      	ldr	r3, [pc, #684]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002a4a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d104      	bne.n	8002a5c <gimbal_angle_control+0x34>
		{
			//sweeps the four corners of its field of vision
			gimbalsweep(pitch_motor, yaw_motor);
 8002a52:	6839      	ldr	r1, [r7, #0]
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7ff ff27 	bl	80028a8 <gimbalsweep>
 8002a5a:	e0c5      	b.n	8002be8 <gimbal_angle_control+0x1c0>
		}
		else if (remote_cmd.left_switch == aimbot_enable || aimbot_mode == 1)
 8002a5c:	4ba6      	ldr	r3, [pc, #664]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002a5e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d003      	beq.n	8002a6e <gimbal_angle_control+0x46>
 8002a66:	4ba5      	ldr	r3, [pc, #660]	; (8002cfc <gimbal_angle_control+0x2d4>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d157      	bne.n	8002b1e <gimbal_angle_control+0xf6>
		{
			aimbot_mode = 1;
 8002a6e:	4ba3      	ldr	r3, [pc, #652]	; (8002cfc <gimbal_angle_control+0x2d4>)
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
			pitch += (float)xavier_data.pitch/660 * PITCH_SPEED * PITCH_INVERT;
 8002a74:	4ba2      	ldr	r3, [pc, #648]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fd fd1d 	bl	80004b8 <__aeabi_f2d>
 8002a7e:	4604      	mov	r4, r0
 8002a80:	460d      	mov	r5, r1
 8002a82:	4ba0      	ldr	r3, [pc, #640]	; (8002d04 <gimbal_angle_control+0x2dc>)
 8002a84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a88:	ee07 3a90 	vmov	s15, r3
 8002a8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a90:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8002d08 <gimbal_angle_control+0x2e0>
 8002a94:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a98:	ee16 0a90 	vmov	r0, s13
 8002a9c:	f7fd fd0c 	bl	80004b8 <__aeabi_f2d>
 8002aa0:	a393      	add	r3, pc, #588	; (adr r3, 8002cf0 <gimbal_angle_control+0x2c8>)
 8002aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa6:	f7fd fd5f 	bl	8000568 <__aeabi_dmul>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	460b      	mov	r3, r1
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	f7fd fba1 	bl	80001f8 <__aeabi_dsub>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4610      	mov	r0, r2
 8002abc:	4619      	mov	r1, r3
 8002abe:	f7fe f815 	bl	8000aec <__aeabi_d2f>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	4a8e      	ldr	r2, [pc, #568]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002ac6:	6013      	str	r3, [r2, #0]
			yaw += (float)xavier_data.yaw/660 * YAW_SPEED * YAW_INVERT;
 8002ac8:	4b90      	ldr	r3, [pc, #576]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fd fcf3 	bl	80004b8 <__aeabi_f2d>
 8002ad2:	4604      	mov	r4, r0
 8002ad4:	460d      	mov	r5, r1
 8002ad6:	4b8b      	ldr	r3, [pc, #556]	; (8002d04 <gimbal_angle_control+0x2dc>)
 8002ad8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002adc:	ee07 3a90 	vmov	s15, r3
 8002ae0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ae4:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8002d08 <gimbal_angle_control+0x2e0>
 8002ae8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002aec:	ee16 0a90 	vmov	r0, s13
 8002af0:	f7fd fce2 	bl	80004b8 <__aeabi_f2d>
 8002af4:	a37e      	add	r3, pc, #504	; (adr r3, 8002cf0 <gimbal_angle_control+0x2c8>)
 8002af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002afa:	f7fd fd35 	bl	8000568 <__aeabi_dmul>
 8002afe:	4602      	mov	r2, r0
 8002b00:	460b      	mov	r3, r1
 8002b02:	4620      	mov	r0, r4
 8002b04:	4629      	mov	r1, r5
 8002b06:	f7fd fb77 	bl	80001f8 <__aeabi_dsub>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	4610      	mov	r0, r2
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7fd ffeb 	bl	8000aec <__aeabi_d2f>
 8002b16:	4603      	mov	r3, r0
 8002b18:	4a7c      	ldr	r2, [pc, #496]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002b1a:	6013      	str	r3, [r2, #0]
 8002b1c:	e064      	b.n	8002be8 <gimbal_angle_control+0x1c0>
		}
		else if (remote_cmd.left_switch == teleopetate || xavier_data.last_time + XAVIER_TIMEOUT < HAL_GetTick())
 8002b1e:	4b76      	ldr	r3, [pc, #472]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002b20:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d008      	beq.n	8002b3a <gimbal_angle_control+0x112>
 8002b28:	4b76      	ldr	r3, [pc, #472]	; (8002d04 <gimbal_angle_control+0x2dc>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8002b30:	f000 ff34 	bl	800399c <HAL_GetTick>
 8002b34:	4603      	mov	r3, r0
 8002b36:	429c      	cmp	r4, r3
 8002b38:	d256      	bcs.n	8002be8 <gimbal_angle_control+0x1c0>
		{
			pitch += (float)remote_cmd.right_y/660 * PITCH_SPEED * PITCH_INVERT;
 8002b3a:	4b71      	ldr	r3, [pc, #452]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fd fcba 	bl	80004b8 <__aeabi_f2d>
 8002b44:	4604      	mov	r4, r0
 8002b46:	460d      	mov	r5, r1
 8002b48:	4b6b      	ldr	r3, [pc, #428]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002b4a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b4e:	ee07 3a90 	vmov	s15, r3
 8002b52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b56:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8002d08 <gimbal_angle_control+0x2e0>
 8002b5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b5e:	ee16 0a90 	vmov	r0, s13
 8002b62:	f7fd fca9 	bl	80004b8 <__aeabi_f2d>
 8002b66:	a362      	add	r3, pc, #392	; (adr r3, 8002cf0 <gimbal_angle_control+0x2c8>)
 8002b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b6c:	f7fd fcfc 	bl	8000568 <__aeabi_dmul>
 8002b70:	4602      	mov	r2, r0
 8002b72:	460b      	mov	r3, r1
 8002b74:	4620      	mov	r0, r4
 8002b76:	4629      	mov	r1, r5
 8002b78:	f7fd fb3e 	bl	80001f8 <__aeabi_dsub>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4610      	mov	r0, r2
 8002b82:	4619      	mov	r1, r3
 8002b84:	f7fd ffb2 	bl	8000aec <__aeabi_d2f>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	4a5d      	ldr	r2, [pc, #372]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002b8c:	6013      	str	r3, [r2, #0]
			yaw += (float)remote_cmd.right_x/660 * YAW_SPEED * YAW_INVERT;
 8002b8e:	4b5f      	ldr	r3, [pc, #380]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fd fc90 	bl	80004b8 <__aeabi_f2d>
 8002b98:	4604      	mov	r4, r0
 8002b9a:	460d      	mov	r5, r1
 8002b9c:	4b56      	ldr	r3, [pc, #344]	; (8002cf8 <gimbal_angle_control+0x2d0>)
 8002b9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002baa:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8002d08 <gimbal_angle_control+0x2e0>
 8002bae:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002bb2:	ee16 0a90 	vmov	r0, s13
 8002bb6:	f7fd fc7f 	bl	80004b8 <__aeabi_f2d>
 8002bba:	a34d      	add	r3, pc, #308	; (adr r3, 8002cf0 <gimbal_angle_control+0x2c8>)
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	f7fd fcd2 	bl	8000568 <__aeabi_dmul>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4620      	mov	r0, r4
 8002bca:	4629      	mov	r1, r5
 8002bcc:	f7fd fb14 	bl	80001f8 <__aeabi_dsub>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	4610      	mov	r0, r2
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f7fd ff88 	bl	8000aec <__aeabi_d2f>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	4a4b      	ldr	r2, [pc, #300]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002be0:	6013      	str	r3, [r2, #0]
			aimbot_mode = 0;
 8002be2:	4b46      	ldr	r3, [pc, #280]	; (8002cfc <gimbal_angle_control+0x2d4>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
		}

		if (pitch > pitch_motor->max_ang)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	ed93 7a06 	vldr	s14, [r3, #24]
 8002bee:	4b44      	ldr	r3, [pc, #272]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002bf0:	edd3 7a00 	vldr	s15, [r3]
 8002bf4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bfc:	d503      	bpl.n	8002c06 <gimbal_angle_control+0x1de>
		{
			pitch = pitch_motor->max_ang;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	699b      	ldr	r3, [r3, #24]
 8002c02:	4a3f      	ldr	r2, [pc, #252]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002c04:	6013      	str	r3, [r2, #0]
		}
		if (pitch < pitch_motor->min_ang)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	ed93 7a07 	vldr	s14, [r3, #28]
 8002c0c:	4b3c      	ldr	r3, [pc, #240]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002c0e:	edd3 7a00 	vldr	s15, [r3]
 8002c12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1a:	dd03      	ble.n	8002c24 <gimbal_angle_control+0x1fc>
		{
			pitch = pitch_motor->min_ang;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	69db      	ldr	r3, [r3, #28]
 8002c20:	4a37      	ldr	r2, [pc, #220]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002c22:	6013      	str	r3, [r2, #0]
		}


		if (yaw > yaw_motor->max_ang)
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	ed93 7a06 	vldr	s14, [r3, #24]
 8002c2a:	4b38      	ldr	r3, [pc, #224]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002c2c:	edd3 7a00 	vldr	s15, [r3]
 8002c30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c38:	d503      	bpl.n	8002c42 <gimbal_angle_control+0x21a>
		{
			yaw = yaw_motor->max_ang;
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	4a33      	ldr	r2, [pc, #204]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002c40:	6013      	str	r3, [r2, #0]
		}
		if (yaw < yaw_motor->min_ang)
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	ed93 7a07 	vldr	s14, [r3, #28]
 8002c48:	4b30      	ldr	r3, [pc, #192]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c56:	dd03      	ble.n	8002c60 <gimbal_angle_control+0x238>
		{
			yaw = yaw_motor->min_ang;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	69db      	ldr	r3, [r3, #28]
 8002c5c:	4a2b      	ldr	r2, [pc, #172]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002c5e:	6013      	str	r3, [r2, #0]
		}

		angle_pid(pitch, pitch_motor->adj_ang, pitch_motor);
 8002c60:	4b27      	ldr	r3, [pc, #156]	; (8002d00 <gimbal_angle_control+0x2d8>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7fd fc27 	bl	80004b8 <__aeabi_f2d>
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	460d      	mov	r5, r1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7fd fc20 	bl	80004b8 <__aeabi_f2d>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	ec43 2b11 	vmov	d1, r2, r3
 8002c82:	ec45 4b10 	vmov	d0, r4, r5
 8002c86:	f000 fa6b 	bl	8003160 <angle_pid>
		angle_pid(yaw, yaw_motor->adj_ang, yaw_motor);
 8002c8a:	4b20      	ldr	r3, [pc, #128]	; (8002d0c <gimbal_angle_control+0x2e4>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fd fc12 	bl	80004b8 <__aeabi_f2d>
 8002c94:	4604      	mov	r4, r0
 8002c96:	460d      	mov	r5, r1
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fd fc0b 	bl	80004b8 <__aeabi_f2d>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	6838      	ldr	r0, [r7, #0]
 8002ca8:	ec43 2b11 	vmov	d1, r2, r3
 8002cac:	ec45 4b10 	vmov	d0, r4, r5
 8002cb0:	f000 fa56 	bl	8003160 <angle_pid>
		CANtwo_cmd(pitch_motor->pid.output, yaw_motor->pid.output, 0, 0, GIMBAL_ID);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f9b3 007c 	ldrsh.w	r0, [r3, #124]	; 0x7c
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	f9b3 107c 	ldrsh.w	r1, [r3, #124]	; 0x7c
 8002cc0:	f240 23ff 	movw	r3, #767	; 0x2ff
 8002cc4:	9300      	str	r3, [sp, #0]
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f000 fb11 	bl	80032f0 <CANtwo_cmd>
	}
	else
	{
		CANtwo_cmd(0, 0, 0, 0, GIMBAL_ID);
	}
}
 8002cce:	e008      	b.n	8002ce2 <gimbal_angle_control+0x2ba>
		CANtwo_cmd(0, 0, 0, 0, GIMBAL_ID);
 8002cd0:	f240 23ff 	movw	r3, #767	; 0x2ff
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	2200      	movs	r2, #0
 8002cda:	2100      	movs	r1, #0
 8002cdc:	2000      	movs	r0, #0
 8002cde:	f000 fb07 	bl	80032f0 <CANtwo_cmd>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8002cea:	bf00      	nop
 8002cec:	f3af 8000 	nop.w
 8002cf0:	47ae147b 	.word	0x47ae147b
 8002cf4:	3f847ae1 	.word	0x3f847ae1
 8002cf8:	20004eb4 	.word	0x20004eb4
 8002cfc:	20004e76 	.word	0x20004e76
 8002d00:	20004e78 	.word	0x20004e78
 8002d04:	20009e58 	.word	0x20009e58
 8002d08:	44250000 	.word	0x44250000
 8002d0c:	20004e7c 	.word	0x20004e7c

08002d10 <gun_control_task>:
uint16_t max_pwm = 2200;


//TODO: Check rotation frequency, change to autonomous (currently dependent on RC)
void gun_control_task(void *argument)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af02      	add	r7, sp, #8
 8002d16:	6078      	str	r0, [r7, #4]
	//Starting PWM for 4 snail motors (grouped as 1&2 and 3&4),
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);	// PD12
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4825      	ldr	r0, [pc, #148]	; (8002db0 <gun_control_task+0xa0>)
 8002d1c:	f003 f8a6 	bl	8005e6c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2); 	// PD13 (reversed)
 8002d20:	2104      	movs	r1, #4
 8002d22:	4823      	ldr	r0, [pc, #140]	; (8002db0 <gun_control_task+0xa0>)
 8002d24:	f003 f8a2 	bl	8005e6c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);	// PD14
 8002d28:	2108      	movs	r1, #8
 8002d2a:	4821      	ldr	r0, [pc, #132]	; (8002db0 <gun_control_task+0xa0>)
 8002d2c:	f003 f89e 	bl	8005e6c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4); 	// PD15 (reversed)
 8002d30:	210c      	movs	r1, #12
 8002d32:	481f      	ldr	r0, [pc, #124]	; (8002db0 <gun_control_task+0xa0>)
 8002d34:	f003 f89a 	bl	8005e6c <HAL_TIM_PWM_Start>
	htim4.Instance->ARR = rotation_freq;
 8002d38:	4b1e      	ldr	r3, [pc, #120]	; (8002db4 <gun_control_task+0xa4>)
 8002d3a:	881a      	ldrh	r2, [r3, #0]
 8002d3c:	4b1c      	ldr	r3, [pc, #112]	; (8002db0 <gun_control_task+0xa0>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	62da      	str	r2, [r3, #44]	; 0x2c
*/

	while(1)
	{
		//refresh dbus data
		if (HAL_GetTick() - remote_cmd.last_time > REMOTE_TIMEOUT )
 8002d42:	f000 fe2b 	bl	800399c <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <gun_control_task+0xa8>)
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002d52:	d901      	bls.n	8002d58 <gun_control_task+0x48>
		{
			dbus_reset();
 8002d54:	f000 fc84 	bl	8003660 <dbus_reset>
		}
		//if firing and kill switch is not activated
		if(remote_cmd.right_switch == fire && remote_cmd.left_switch != kill)
 8002d58:	4b17      	ldr	r3, [pc, #92]	; (8002db8 <gun_control_task+0xa8>)
 8002d5a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d115      	bne.n	8002d8e <gun_control_task+0x7e>
 8002d62:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <gun_control_task+0xa8>)
 8002d64:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d010      	beq.n	8002d8e <gun_control_task+0x7e>
		{
			osEventFlagsWait(gun_data_flag, 0x10, osFlagsWaitAll, 100);
 8002d6c:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <gun_control_task+0xac>)
 8002d6e:	6818      	ldr	r0, [r3, #0]
 8002d70:	2364      	movs	r3, #100	; 0x64
 8002d72:	2201      	movs	r2, #1
 8002d74:	2110      	movs	r1, #16
 8002d76:	f005 f947 	bl	8008008 <osEventFlagsWait>
			launcher_control(canone_data.FEEDER);
 8002d7a:	4811      	ldr	r0, [pc, #68]	; (8002dc0 <gun_control_task+0xb0>)
 8002d7c:	f000 f824 	bl	8002dc8 <launcher_control>
			osEventFlagsClear(gun_data_flag, 0x10);
 8002d80:	4b0e      	ldr	r3, [pc, #56]	; (8002dbc <gun_control_task+0xac>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2110      	movs	r1, #16
 8002d86:	4618      	mov	r0, r3
 8002d88:	f005 f8fa 	bl	8007f80 <osEventFlagsClear>
 8002d8c:	e00c      	b.n	8002da8 <gun_control_task+0x98>
		}
		//otherwise kill the launcher
		else
		{
			pwm_output(-1,0);
 8002d8e:	2100      	movs	r1, #0
 8002d90:	20ff      	movs	r0, #255	; 0xff
 8002d92:	f000 f8d1 	bl	8002f38 <pwm_output>
			CANone_cmd(0,0,0,0, LAUNCHER_ID);
 8002d96:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2100      	movs	r1, #0
 8002da2:	2000      	movs	r0, #0
 8002da4:	f000 fa5a 	bl	800325c <CANone_cmd>
		}
		//delays task for other tasks to run, CHECK THE VALUE
		vTaskDelay(CHASSIS_DELAY);
 8002da8:	2002      	movs	r0, #2
 8002daa:	f006 fd15 	bl	80097d8 <vTaskDelay>
		if (HAL_GetTick() - remote_cmd.last_time > REMOTE_TIMEOUT )
 8002dae:	e7c8      	b.n	8002d42 <gun_control_task+0x32>
 8002db0:	200099bc 	.word	0x200099bc
 8002db4:	20000008 	.word	0x20000008
 8002db8:	20004eb4 	.word	0x20004eb4
 8002dbc:	20009840 	.word	0x20009840
 8002dc0:	20009c88 	.word	0x20009c88
 8002dc4:	00000000 	.word	0x00000000

08002dc8 <launcher_control>:
	}
	osThreadTerminate(NULL);
}

void launcher_control(motor_data_t *feeders)
{
 8002dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dcc:	b087      	sub	sp, #28
 8002dce:	af02      	add	r7, sp, #8
 8002dd0:	6078      	str	r0, [r7, #4]
	int16_t feeder_output[2];

	for (int i = 0; i < 2; i++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
 8002dd6:	e08f      	b.n	8002ef8 <launcher_control+0x130>
	{
		//Remember to change one of the motor direction according to data sheet since PWM cannot change direction.
		pwm_output(i,cycle_to_pulse(50)); // 0-100 (max speed), 50: 50% (?) of maximum speed = 1300 microseconds pulsewidth
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	b2de      	uxtb	r6, r3
 8002ddc:	2032      	movs	r0, #50	; 0x32
 8002dde:	f000 f8e3 	bl	8002fa8 <cycle_to_pulse>
 8002de2:	4603      	mov	r3, r0
 8002de4:	4619      	mov	r1, r3
 8002de6:	4630      	mov	r0, r6
 8002de8:	f000 f8a6 	bl	8002f38 <pwm_output>
		if (fabs(feeders[i].torque) > FEEDER_JAM_TORQUE)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2268      	movs	r2, #104	; 0x68
 8002df0:	fb02 f303 	mul.w	r3, r2, r3
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	4413      	add	r3, r2
 8002df8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7fd fb49 	bl	8000494 <__aeabi_i2d>
 8002e02:	4602      	mov	r2, r0
 8002e04:	460b      	mov	r3, r1
 8002e06:	4614      	mov	r4, r2
 8002e08:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002e0c:	a348      	add	r3, pc, #288	; (adr r3, 8002f30 <launcher_control+0x168>)
 8002e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e12:	4620      	mov	r0, r4
 8002e14:	4629      	mov	r1, r5
 8002e16:	f7fd fe37 	bl	8000a88 <__aeabi_dcmpgt>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00b      	beq.n	8002e38 <launcher_control+0x70>
		{
			unjamming[i] = 1;
 8002e20:	4a41      	ldr	r2, [pc, #260]	; (8002f28 <launcher_control+0x160>)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4413      	add	r3, r2
 8002e26:	2201      	movs	r2, #1
 8002e28:	701a      	strb	r2, [r3, #0]
			start_time[i] = HAL_GetTick();
 8002e2a:	f000 fdb7 	bl	800399c <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	493e      	ldr	r1, [pc, #248]	; (8002f2c <launcher_control+0x164>)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}

		//unjamming needed, check what feeder output to give
		if (unjamming[i] == 1)
 8002e38:	4a3b      	ldr	r2, [pc, #236]	; (8002f28 <launcher_control+0x160>)
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	4413      	add	r3, r2
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d122      	bne.n	8002e8a <launcher_control+0xc2>
		{
			// feeder is unjamming itself successfully
			if (start_time[i] + FEEDER_UNJAM_TIME < HAL_GetTick())
 8002e44:	4a39      	ldr	r2, [pc, #228]	; (8002f2c <launcher_control+0x164>)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e4c:	f503 76fa 	add.w	r6, r3, #500	; 0x1f4
 8002e50:	f000 fda4 	bl	800399c <HAL_GetTick>
 8002e54:	4603      	mov	r3, r0
 8002e56:	429e      	cmp	r6, r3
 8002e58:	d20d      	bcs.n	8002e76 <launcher_control+0xae>
			{
				unjamming[i] = 0;
 8002e5a:	4a33      	ldr	r2, [pc, #204]	; (8002f28 <launcher_control+0x160>)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	4413      	add	r3, r2
 8002e60:	2200      	movs	r2, #0
 8002e62:	701a      	strb	r2, [r3, #0]
				feeder_output[i] = FEEDER_SPEED;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	f107 0210 	add.w	r2, r7, #16
 8002e6c:	4413      	add	r3, r2
 8002e6e:	220a      	movs	r2, #10
 8002e70:	f823 2c08 	strh.w	r2, [r3, #-8]
 8002e74:	e011      	b.n	8002e9a <launcher_control+0xd2>
			}
			// feeder is unable to unjam, hence, send unjam speed
			else
			{
				feeder_output[i] = FEEDER_UNJAM_SPD;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	f107 0210 	add.w	r2, r7, #16
 8002e7e:	4413      	add	r3, r2
 8002e80:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 8002e84:	f823 2c08 	strh.w	r2, [r3, #-8]
 8002e88:	e007      	b.n	8002e9a <launcher_control+0xd2>
			}
		}
		else
		{
			feeder_output[i] = FEEDER_SPEED;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	f107 0210 	add.w	r2, r7, #16
 8002e92:	4413      	add	r3, r2
 8002e94:	220a      	movs	r2, #10
 8002e96:	f823 2c08 	strh.w	r2, [r3, #-8]
		}
		speed_pid(feeder_output[i] * 36,feeders[i].rpm, &feeders[i].pid);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	f107 0210 	add.w	r2, r7, #16
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	4613      	mov	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	4413      	add	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7fd faee 	bl	8000494 <__aeabi_i2d>
 8002eb8:	4680      	mov	r8, r0
 8002eba:	4689      	mov	r9, r1
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2268      	movs	r2, #104	; 0x68
 8002ec0:	fb02 f303 	mul.w	r3, r2, r3
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	4413      	add	r3, r2
 8002ec8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7fd fae1 	bl	8000494 <__aeabi_i2d>
 8002ed2:	4682      	mov	sl, r0
 8002ed4:	468b      	mov	fp, r1
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2268      	movs	r2, #104	; 0x68
 8002eda:	fb02 f303 	mul.w	r3, r2, r3
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3310      	adds	r3, #16
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	ec4b ab11 	vmov	d1, sl, fp
 8002eea:	ec49 8b10 	vmov	d0, r8, r9
 8002eee:	f000 f881 	bl	8002ff4 <speed_pid>
	for (int i = 0; i < 2; i++)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	60fb      	str	r3, [r7, #12]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	f77f af6c 	ble.w	8002dd8 <launcher_control+0x10>
	}
	CANone_cmd(feeders[0].pid.output, feeders[1].pid.output,0,0,LAUNCHER_ID);  //feeder M2006 id 5-6, identifier = 0x1ff
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f9b3 0064 	ldrsh.w	r0, [r3, #100]	; 0x64
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3368      	adds	r3, #104	; 0x68
 8002f0a:	f9b3 1064 	ldrsh.w	r1, [r3, #100]	; 0x64
 8002f0e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	2300      	movs	r3, #0
 8002f16:	2200      	movs	r2, #0
 8002f18:	f000 f9a0 	bl	800325c <CANone_cmd>
}
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f26:	bf00      	nop
 8002f28:	20004e90 	.word	0x20004e90
 8002f2c:	20004e88 	.word	0x20004e88
 8002f30:	00000000 	.word	0x00000000
 8002f34:	40bb5800 	.word	0x40bb5800

08002f38 <pwm_output>:



void pwm_output(uint8_t timergroup, uint16_t output)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	4603      	mov	r3, r0
 8002f40:	460a      	mov	r2, r1
 8002f42:	71fb      	strb	r3, [r7, #7]
 8002f44:	4613      	mov	r3, r2
 8002f46:	80bb      	strh	r3, [r7, #4]
	if (timergroup == 0)
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d108      	bne.n	8002f60 <pwm_output+0x28>
	{
		htim4.Instance->CCR1 = output;
 8002f4e:	4b15      	ldr	r3, [pc, #84]	; (8002fa4 <pwm_output+0x6c>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	88ba      	ldrh	r2, [r7, #4]
 8002f54:	635a      	str	r2, [r3, #52]	; 0x34
		htim4.Instance->CCR2 = output;
 8002f56:	4b13      	ldr	r3, [pc, #76]	; (8002fa4 <pwm_output+0x6c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	88ba      	ldrh	r2, [r7, #4]
 8002f5c:	639a      	str	r2, [r3, #56]	; 0x38
		htim4.Instance->CCR2 = output;
		htim4.Instance->CCR3 = output;
		htim4.Instance->CCR4 = output;
	}

}
 8002f5e:	e01b      	b.n	8002f98 <pwm_output+0x60>
	else if (timergroup == 1)
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d108      	bne.n	8002f78 <pwm_output+0x40>
		htim4.Instance->CCR3 = output;
 8002f66:	4b0f      	ldr	r3, [pc, #60]	; (8002fa4 <pwm_output+0x6c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	88ba      	ldrh	r2, [r7, #4]
 8002f6c:	63da      	str	r2, [r3, #60]	; 0x3c
		htim4.Instance->CCR4 = output;
 8002f6e:	4b0d      	ldr	r3, [pc, #52]	; (8002fa4 <pwm_output+0x6c>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	88ba      	ldrh	r2, [r7, #4]
 8002f74:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002f76:	e00f      	b.n	8002f98 <pwm_output+0x60>
		htim4.Instance->CCR1 = output;
 8002f78:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <pwm_output+0x6c>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	88ba      	ldrh	r2, [r7, #4]
 8002f7e:	635a      	str	r2, [r3, #52]	; 0x34
		htim4.Instance->CCR2 = output;
 8002f80:	4b08      	ldr	r3, [pc, #32]	; (8002fa4 <pwm_output+0x6c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	88ba      	ldrh	r2, [r7, #4]
 8002f86:	639a      	str	r2, [r3, #56]	; 0x38
		htim4.Instance->CCR3 = output;
 8002f88:	4b06      	ldr	r3, [pc, #24]	; (8002fa4 <pwm_output+0x6c>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	88ba      	ldrh	r2, [r7, #4]
 8002f8e:	63da      	str	r2, [r3, #60]	; 0x3c
		htim4.Instance->CCR4 = output;
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <pwm_output+0x6c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	88ba      	ldrh	r2, [r7, #4]
 8002f96:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	200099bc 	.word	0x200099bc

08002fa8 <cycle_to_pulse>:

uint16_t cycle_to_pulse(uint8_t cycle)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	71fb      	strb	r3, [r7, #7]
	return (int)(min_pwm + cycle*(max_pwm-min_pwm)/100) ;
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	4a0c      	ldr	r2, [pc, #48]	; (8002fe8 <cycle_to_pulse+0x40>)
 8002fb6:	8812      	ldrh	r2, [r2, #0]
 8002fb8:	4611      	mov	r1, r2
 8002fba:	4a0c      	ldr	r2, [pc, #48]	; (8002fec <cycle_to_pulse+0x44>)
 8002fbc:	8812      	ldrh	r2, [r2, #0]
 8002fbe:	1a8a      	subs	r2, r1, r2
 8002fc0:	fb02 f303 	mul.w	r3, r2, r3
 8002fc4:	4a0a      	ldr	r2, [pc, #40]	; (8002ff0 <cycle_to_pulse+0x48>)
 8002fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8002fca:	1152      	asrs	r2, r2, #5
 8002fcc:	17db      	asrs	r3, r3, #31
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	4b06      	ldr	r3, [pc, #24]	; (8002fec <cycle_to_pulse+0x44>)
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	b29b      	uxth	r3, r3
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	2000000c 	.word	0x2000000c
 8002fec:	2000000a 	.word	0x2000000a
 8002ff0:	51eb851f 	.word	0x51eb851f

08002ff4 <speed_pid>:


//todo: clean this place

void speed_pid(double setpoint, double curr_pt, pid_data_t *pid)
{
 8002ff4:	b5b0      	push	{r4, r5, r7, lr}
 8002ff6:	b08c      	sub	sp, #48	; 0x30
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	ed87 0b04 	vstr	d0, [r7, #16]
 8002ffe:	ed87 1b02 	vstr	d1, [r7, #8]
 8003002:	6078      	str	r0, [r7, #4]
	double Pout = 0;
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	f04f 0300 	mov.w	r3, #0
 800300c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double Iout = 0;
 8003010:	f04f 0200 	mov.w	r2, #0
 8003014:	f04f 0300 	mov.w	r3, #0
 8003018:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double Dout = 0;
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	e9c7 2306 	strd	r2, r3, [r7, #24]
	pid->error[2] = pid->error[1];
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pid->error[1] = pid->error[0];
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pid->error[0] = setpoint - curr_pt;
 8003040:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003044:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003048:	f7fd f8d6 	bl	80001f8 <__aeabi_dsub>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	6879      	ldr	r1, [r7, #4]
 8003052:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Pout = pid->error[0] * pid->kp;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4618      	mov	r0, r3
 8003062:	f7fd fa29 	bl	80004b8 <__aeabi_f2d>
 8003066:	4602      	mov	r2, r0
 8003068:	460b      	mov	r3, r1
 800306a:	4620      	mov	r0, r4
 800306c:	4629      	mov	r1, r5
 800306e:	f7fd fa7b 	bl	8000568 <__aeabi_dmul>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    pid->error_buf[2] = pid->error_buf[1];
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    pid->error_buf[1] = pid->error_buf[0];
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    pid->error_buf[0] = pid->error[0] - pid->error[1];
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800309e:	f7fd f8ab 	bl	80001f8 <__aeabi_dsub>
 80030a2:	4602      	mov	r2, r0
 80030a4:	460b      	mov	r3, r1
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Dout = pid->error_buf[0] * pid->kd;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd f9fe 	bl	80004b8 <__aeabi_f2d>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4620      	mov	r0, r4
 80030c2:	4629      	mov	r1, r5
 80030c4:	f7fd fa50 	bl	8000568 <__aeabi_dmul>
 80030c8:	4602      	mov	r2, r0
 80030ca:	460b      	mov	r3, r1
 80030cc:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Iout = pid->error[0] * pid->ki;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd f9ec 	bl	80004b8 <__aeabi_f2d>
 80030e0:	4602      	mov	r2, r0
 80030e2:	460b      	mov	r3, r1
 80030e4:	4620      	mov	r0, r4
 80030e6:	4629      	mov	r1, r5
 80030e8:	f7fd fa3e 	bl	8000568 <__aeabi_dmul>
 80030ec:	4602      	mov	r2, r0
 80030ee:	460b      	mov	r3, r1
 80030f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    pid->output += Pout + Iout + Dout;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	; 0x54
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fd f9ca 	bl	8000494 <__aeabi_i2d>
 8003100:	4604      	mov	r4, r0
 8003102:	460d      	mov	r5, r1
 8003104:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003108:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800310c:	f7fd f876 	bl	80001fc <__adddf3>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4610      	mov	r0, r2
 8003116:	4619      	mov	r1, r3
 8003118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311c:	f7fd f86e 	bl	80001fc <__adddf3>
 8003120:	4602      	mov	r2, r0
 8003122:	460b      	mov	r3, r1
 8003124:	4620      	mov	r0, r4
 8003126:	4629      	mov	r1, r5
 8003128:	f7fd f868 	bl	80001fc <__adddf3>
 800312c:	4602      	mov	r2, r0
 800312e:	460b      	mov	r3, r1
 8003130:	4610      	mov	r0, r2
 8003132:	4619      	mov	r1, r3
 8003134:	f7fd fcb2 	bl	8000a9c <__aeabi_d2iz>
 8003138:	4603      	mov	r3, r0
 800313a:	b21a      	sxth	r2, r3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
//    double_limit(&Iout, pid->int_max);
    int_limit(&pid->output, pid->max_out);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	; 0x50
 800314e:	4619      	mov	r1, r3
 8003150:	4610      	mov	r0, r2
 8003152:	f000 f925 	bl	80033a0 <int_limit>
}
 8003156:	bf00      	nop
 8003158:	3730      	adds	r7, #48	; 0x30
 800315a:	46bd      	mov	sp, r7
 800315c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003160 <angle_pid>:


void angle_pid(double setpoint, double curr_pt, gimbal_data_t *motor)
{
 8003160:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003164:	b088      	sub	sp, #32
 8003166:	af00      	add	r7, sp, #0
 8003168:	ed87 0b04 	vstr	d0, [r7, #16]
 800316c:	ed87 1b02 	vstr	d1, [r7, #8]
 8003170:	6078      	str	r0, [r7, #4]
	float ang_diff = (setpoint - curr_pt);
 8003172:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003176:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800317a:	f7fd f83d 	bl	80001f8 <__aeabi_dsub>
 800317e:	4602      	mov	r2, r0
 8003180:	460b      	mov	r3, r1
 8003182:	4610      	mov	r0, r2
 8003184:	4619      	mov	r1, r3
 8003186:	f7fd fcb1 	bl	8000aec <__aeabi_d2f>
 800318a:	4603      	mov	r3, r0
 800318c:	61fb      	str	r3, [r7, #28]
	if (ang_diff > PI )
 800318e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003192:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8003250 <angle_pid+0xf0>
 8003196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800319a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319e:	dd08      	ble.n	80031b2 <angle_pid+0x52>
	{
		ang_diff -= 2 * PI;
 80031a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80031a4:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003254 <angle_pid+0xf4>
 80031a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031ac:	edc7 7a07 	vstr	s15, [r7, #28]
 80031b0:	e010      	b.n	80031d4 <angle_pid+0x74>
	}
	else if(ang_diff < -PI)
 80031b2:	edd7 7a07 	vldr	s15, [r7, #28]
 80031b6:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003258 <angle_pid+0xf8>
 80031ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c2:	d507      	bpl.n	80031d4 <angle_pid+0x74>
	{
		ang_diff += 2 * PI;
 80031c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80031c8:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8003254 <angle_pid+0xf4>
 80031cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031d0:	edc7 7a07 	vstr	s15, [r7, #28]
	}

	int16_t set_rpm = (ang_diff) * motor->rpm_max / GIMBAL_MAX_ANGLE_DIFF;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80031da:	ee07 3a90 	vmov	s15, r3
 80031de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80031e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ea:	ee17 0a90 	vmov	r0, s15
 80031ee:	f7fd f963 	bl	80004b8 <__aeabi_f2d>
 80031f2:	a315      	add	r3, pc, #84	; (adr r3, 8003248 <angle_pid+0xe8>)
 80031f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f8:	f7fd fae0 	bl	80007bc <__aeabi_ddiv>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4610      	mov	r0, r2
 8003202:	4619      	mov	r1, r3
 8003204:	f7fd fc4a 	bl	8000a9c <__aeabi_d2iz>
 8003208:	4603      	mov	r3, r0
 800320a:	837b      	strh	r3, [r7, #26]
	speed_pid(set_rpm, motor->rpm, &motor->pid);
 800320c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd f93f 	bl	8000494 <__aeabi_i2d>
 8003216:	4604      	mov	r4, r0
 8003218:	460d      	mov	r5, r1
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003220:	4618      	mov	r0, r3
 8003222:	f7fd f937 	bl	8000494 <__aeabi_i2d>
 8003226:	4680      	mov	r8, r0
 8003228:	4689      	mov	r9, r1
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3328      	adds	r3, #40	; 0x28
 800322e:	4618      	mov	r0, r3
 8003230:	ec49 8b11 	vmov	d1, r8, r9
 8003234:	ec45 4b10 	vmov	d0, r4, r5
 8003238:	f7ff fedc 	bl	8002ff4 <speed_pid>


}
 800323c:	bf00      	nop
 800323e:	3720      	adds	r7, #32
 8003240:	46bd      	mov	sp, r7
 8003242:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003246:	bf00      	nop
 8003248:	9999999a 	.word	0x9999999a
 800324c:	3fb99999 	.word	0x3fb99999
 8003250:	40490fdb 	.word	0x40490fdb
 8003254:	40c90fdb 	.word	0x40c90fdb
 8003258:	c0490fdb 	.word	0xc0490fdb

0800325c <CANone_cmd>:
 * @param can_stdID: the header ID, i.e. 0x200, 0x1FF and 0x2FF
 *
 * @note: this function probably only works for DJI motors due to the 2 bytes each motors require
 */
void CANone_cmd(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4, uint32_t can_stdID)
{
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b08d      	sub	sp, #52	; 0x34
 8003260:	af00      	add	r7, sp, #0
 8003262:	4604      	mov	r4, r0
 8003264:	4608      	mov	r0, r1
 8003266:	4611      	mov	r1, r2
 8003268:	461a      	mov	r2, r3
 800326a:	4623      	mov	r3, r4
 800326c:	80fb      	strh	r3, [r7, #6]
 800326e:	4603      	mov	r3, r0
 8003270:	80bb      	strh	r3, [r7, #4]
 8003272:	460b      	mov	r3, r1
 8003274:	807b      	strh	r3, [r7, #2]
 8003276:	4613      	mov	r3, r2
 8003278:	803b      	strh	r3, [r7, #0]
	CAN_TxHeaderTypeDef  CANone_tx_message;
	uint8_t              CANone_send_data[8];
	uint32_t send_mail_box;
	CANone_tx_message.StdId = can_stdID;
 800327a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800327c:	61bb      	str	r3, [r7, #24]
	CANone_tx_message.IDE = CAN_ID_STD;
 800327e:	2300      	movs	r3, #0
 8003280:	623b      	str	r3, [r7, #32]
	CANone_tx_message.RTR = CAN_RTR_DATA;
 8003282:	2300      	movs	r3, #0
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
	CANone_tx_message.DLC = 0x08;
 8003286:	2308      	movs	r3, #8
 8003288:	62bb      	str	r3, [r7, #40]	; 0x28
	CANone_send_data[0] = motor1 >> 8;
 800328a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800328e:	121b      	asrs	r3, r3, #8
 8003290:	b21b      	sxth	r3, r3
 8003292:	b2db      	uxtb	r3, r3
 8003294:	743b      	strb	r3, [r7, #16]
	CANone_send_data[1] = motor1;
 8003296:	88fb      	ldrh	r3, [r7, #6]
 8003298:	b2db      	uxtb	r3, r3
 800329a:	747b      	strb	r3, [r7, #17]
	CANone_send_data[2] = motor2 >> 8;
 800329c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80032a0:	121b      	asrs	r3, r3, #8
 80032a2:	b21b      	sxth	r3, r3
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	74bb      	strb	r3, [r7, #18]
	CANone_send_data[3] = motor2;
 80032a8:	88bb      	ldrh	r3, [r7, #4]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	74fb      	strb	r3, [r7, #19]
	CANone_send_data[4] = motor3 >> 8;
 80032ae:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80032b2:	121b      	asrs	r3, r3, #8
 80032b4:	b21b      	sxth	r3, r3
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	753b      	strb	r3, [r7, #20]
	CANone_send_data[5] = motor3;
 80032ba:	887b      	ldrh	r3, [r7, #2]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	757b      	strb	r3, [r7, #21]
	CANone_send_data[6] = motor4 >> 8;
 80032c0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80032c4:	121b      	asrs	r3, r3, #8
 80032c6:	b21b      	sxth	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	75bb      	strb	r3, [r7, #22]
	CANone_send_data[7] = motor4;
 80032cc:	883b      	ldrh	r3, [r7, #0]
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	75fb      	strb	r3, [r7, #23]
	HAL_CAN_AddTxMessage(&hcan1, &CANone_tx_message, CANone_send_data, &send_mail_box);
 80032d2:	f107 030c 	add.w	r3, r7, #12
 80032d6:	f107 0210 	add.w	r2, r7, #16
 80032da:	f107 0118 	add.w	r1, r7, #24
 80032de:	4803      	ldr	r0, [pc, #12]	; (80032ec <CANone_cmd+0x90>)
 80032e0:	f000 fdac 	bl	8003e3c <HAL_CAN_AddTxMessage>
}
 80032e4:	bf00      	nop
 80032e6:	3734      	adds	r7, #52	; 0x34
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd90      	pop	{r4, r7, pc}
 80032ec:	20009808 	.word	0x20009808

080032f0 <CANtwo_cmd>:
 * @param can_stdID: the header ID, i.e. 0x200, 0x1FF and 0x2FF
 *
 * @note: this function probably only works for DJI motors due to the 2 bytes each motors require
 */
void CANtwo_cmd(int16_t motor1, int16_t motor2, int16_t motor3, int16_t motor4, uint32_t can_stdID)
{
 80032f0:	b590      	push	{r4, r7, lr}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4604      	mov	r4, r0
 80032f8:	4608      	mov	r0, r1
 80032fa:	4611      	mov	r1, r2
 80032fc:	461a      	mov	r2, r3
 80032fe:	4623      	mov	r3, r4
 8003300:	80fb      	strh	r3, [r7, #6]
 8003302:	4603      	mov	r3, r0
 8003304:	80bb      	strh	r3, [r7, #4]
 8003306:	460b      	mov	r3, r1
 8003308:	807b      	strh	r3, [r7, #2]
 800330a:	4613      	mov	r3, r2
 800330c:	803b      	strh	r3, [r7, #0]
	static CAN_TxHeaderTypeDef  CANtwo_tx_message;
	static uint8_t              CANtwo_send_data[8];
	uint32_t send_mail_box;
	CANtwo_tx_message.StdId = can_stdID;
 800330e:	4a21      	ldr	r2, [pc, #132]	; (8003394 <CANtwo_cmd+0xa4>)
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	6013      	str	r3, [r2, #0]
	CANtwo_tx_message.IDE = CAN_ID_STD;
 8003314:	4b1f      	ldr	r3, [pc, #124]	; (8003394 <CANtwo_cmd+0xa4>)
 8003316:	2200      	movs	r2, #0
 8003318:	609a      	str	r2, [r3, #8]
	CANtwo_tx_message.RTR = CAN_RTR_DATA;
 800331a:	4b1e      	ldr	r3, [pc, #120]	; (8003394 <CANtwo_cmd+0xa4>)
 800331c:	2200      	movs	r2, #0
 800331e:	60da      	str	r2, [r3, #12]
	CANtwo_tx_message.DLC = 0x08;
 8003320:	4b1c      	ldr	r3, [pc, #112]	; (8003394 <CANtwo_cmd+0xa4>)
 8003322:	2208      	movs	r2, #8
 8003324:	611a      	str	r2, [r3, #16]
	CANtwo_send_data[0] = motor1 >> 8;
 8003326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800332a:	121b      	asrs	r3, r3, #8
 800332c:	b21b      	sxth	r3, r3
 800332e:	b2da      	uxtb	r2, r3
 8003330:	4b19      	ldr	r3, [pc, #100]	; (8003398 <CANtwo_cmd+0xa8>)
 8003332:	701a      	strb	r2, [r3, #0]
	CANtwo_send_data[1] = motor1;
 8003334:	88fb      	ldrh	r3, [r7, #6]
 8003336:	b2da      	uxtb	r2, r3
 8003338:	4b17      	ldr	r3, [pc, #92]	; (8003398 <CANtwo_cmd+0xa8>)
 800333a:	705a      	strb	r2, [r3, #1]
	CANtwo_send_data[2] = motor2 >> 8;
 800333c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003340:	121b      	asrs	r3, r3, #8
 8003342:	b21b      	sxth	r3, r3
 8003344:	b2da      	uxtb	r2, r3
 8003346:	4b14      	ldr	r3, [pc, #80]	; (8003398 <CANtwo_cmd+0xa8>)
 8003348:	709a      	strb	r2, [r3, #2]
	CANtwo_send_data[3] = motor2;
 800334a:	88bb      	ldrh	r3, [r7, #4]
 800334c:	b2da      	uxtb	r2, r3
 800334e:	4b12      	ldr	r3, [pc, #72]	; (8003398 <CANtwo_cmd+0xa8>)
 8003350:	70da      	strb	r2, [r3, #3]
	CANtwo_send_data[4] = motor3 >> 8;
 8003352:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003356:	121b      	asrs	r3, r3, #8
 8003358:	b21b      	sxth	r3, r3
 800335a:	b2da      	uxtb	r2, r3
 800335c:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <CANtwo_cmd+0xa8>)
 800335e:	711a      	strb	r2, [r3, #4]
	CANtwo_send_data[5] = motor3;
 8003360:	887b      	ldrh	r3, [r7, #2]
 8003362:	b2da      	uxtb	r2, r3
 8003364:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <CANtwo_cmd+0xa8>)
 8003366:	715a      	strb	r2, [r3, #5]
	CANtwo_send_data[6] = motor4 >> 8;
 8003368:	f9b7 3000 	ldrsh.w	r3, [r7]
 800336c:	121b      	asrs	r3, r3, #8
 800336e:	b21b      	sxth	r3, r3
 8003370:	b2da      	uxtb	r2, r3
 8003372:	4b09      	ldr	r3, [pc, #36]	; (8003398 <CANtwo_cmd+0xa8>)
 8003374:	719a      	strb	r2, [r3, #6]
	CANtwo_send_data[7] = motor4;
 8003376:	883b      	ldrh	r3, [r7, #0]
 8003378:	b2da      	uxtb	r2, r3
 800337a:	4b07      	ldr	r3, [pc, #28]	; (8003398 <CANtwo_cmd+0xa8>)
 800337c:	71da      	strb	r2, [r3, #7]
	HAL_CAN_AddTxMessage(&hcan2, &CANtwo_tx_message, CANtwo_send_data, &send_mail_box);
 800337e:	f107 030c 	add.w	r3, r7, #12
 8003382:	4a05      	ldr	r2, [pc, #20]	; (8003398 <CANtwo_cmd+0xa8>)
 8003384:	4903      	ldr	r1, [pc, #12]	; (8003394 <CANtwo_cmd+0xa4>)
 8003386:	4805      	ldr	r0, [pc, #20]	; (800339c <CANtwo_cmd+0xac>)
 8003388:	f000 fd58 	bl	8003e3c <HAL_CAN_AddTxMessage>
}
 800338c:	bf00      	nop
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	bd90      	pop	{r4, r7, pc}
 8003394:	20004e94 	.word	0x20004e94
 8003398:	20004eac 	.word	0x20004eac
 800339c:	200097e0 	.word	0x200097e0

080033a0 <int_limit>:
	}

}

void int_limit(int16_t *vIn, int16_t max)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	807b      	strh	r3, [r7, #2]
	if (*vIn > max)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033b2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	da03      	bge.n	80033c2 <int_limit+0x22>
	{
		*vIn = max;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	887a      	ldrh	r2, [r7, #2]
 80033be:	801a      	strh	r2, [r3, #0]
	}
	else if (*vIn < -max)
	{
		*vIn = -max;
	}
}
 80033c0:	e00e      	b.n	80033e0 <int_limit+0x40>
	else if (*vIn < -max)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033c8:	461a      	mov	r2, r3
 80033ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80033ce:	425b      	negs	r3, r3
 80033d0:	429a      	cmp	r2, r3
 80033d2:	da05      	bge.n	80033e0 <int_limit+0x40>
		*vIn = -max;
 80033d4:	887b      	ldrh	r3, [r7, #2]
 80033d6:	425b      	negs	r3, r3
 80033d8:	b29b      	uxth	r3, r3
 80033da:	b21a      	sxth	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	801a      	strh	r2, [r3, #0]
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <movement_control_task>:
/*static uint32_t start_time = 0;
static uint8_t unjamming = 0;*/


void movement_control_task(void *argument)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b099      	sub	sp, #100	; 0x64
 80033f0:	af16      	add	r7, sp, #88	; 0x58
 80033f2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(remote_cmd.left_switch == teleopetate)
 80033f4:	4b1a      	ldr	r3, [pc, #104]	; (8003460 <movement_control_task+0x74>)
 80033f6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d119      	bne.n	8003432 <movement_control_task+0x46>
		{
			osEventFlagsWait(chassis_data_flag, 0x10, osFlagsWaitAll, 100);
 80033fe:	4b19      	ldr	r3, [pc, #100]	; (8003464 <movement_control_task+0x78>)
 8003400:	6818      	ldr	r0, [r3, #0]
 8003402:	2364      	movs	r3, #100	; 0x64
 8003404:	2201      	movs	r2, #1
 8003406:	2110      	movs	r1, #16
 8003408:	f004 fdfe 	bl	8008008 <osEventFlagsWait>
			chassis_motion_control(canone_data.CHASSIS);
 800340c:	4c16      	ldr	r4, [pc, #88]	; (8003468 <movement_control_task+0x7c>)
 800340e:	4668      	mov	r0, sp
 8003410:	f104 0310 	add.w	r3, r4, #16
 8003414:	2258      	movs	r2, #88	; 0x58
 8003416:	4619      	mov	r1, r3
 8003418:	f007 ffac 	bl	800b374 <memcpy>
 800341c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003420:	f000 f824 	bl	800346c <chassis_motion_control>
			osEventFlagsClear(chassis_data_flag, 0x10);
 8003424:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <movement_control_task+0x78>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2110      	movs	r1, #16
 800342a:	4618      	mov	r0, r3
 800342c:	f004 fda8 	bl	8007f80 <osEventFlagsClear>
 8003430:	e011      	b.n	8003456 <movement_control_task+0x6a>
		}
		else if (remote_cmd.right_switch == random_movement) //All on and aimbot on standby
 8003432:	4b0b      	ldr	r3, [pc, #44]	; (8003460 <movement_control_task+0x74>)
 8003434:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003438:	2b03      	cmp	r3, #3
 800343a:	d10c      	bne.n	8003456 <movement_control_task+0x6a>
		{
			// TODO RANDOM MOVEMENT
			osEventFlagsWait(chassis_data_flag, 0x10, osFlagsWaitAll, 100);
 800343c:	4b09      	ldr	r3, [pc, #36]	; (8003464 <movement_control_task+0x78>)
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	2364      	movs	r3, #100	; 0x64
 8003442:	2201      	movs	r2, #1
 8003444:	2110      	movs	r1, #16
 8003446:	f004 fddf 	bl	8008008 <osEventFlagsWait>
			osEventFlagsClear(chassis_data_flag, 0x10);
 800344a:	4b06      	ldr	r3, [pc, #24]	; (8003464 <movement_control_task+0x78>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2110      	movs	r1, #16
 8003450:	4618      	mov	r0, r3
 8003452:	f004 fd95 	bl	8007f80 <osEventFlagsClear>
		}
		//delays task for other tasks to run
		vTaskDelay(CHASSIS_DELAY);
 8003456:	2002      	movs	r0, #2
 8003458:	f006 f9be 	bl	80097d8 <vTaskDelay>
		if(remote_cmd.left_switch == teleopetate)
 800345c:	e7ca      	b.n	80033f4 <movement_control_task+0x8>
 800345e:	bf00      	nop
 8003460:	20004eb4 	.word	0x20004eb4
 8003464:	20009854 	.word	0x20009854
 8003468:	20009c20 	.word	0x20009c20

0800346c <chassis_motion_control>:
	osThreadTerminate(NULL);
}

//Movement restricted to along x axis (hence, only read in remote_cmd.left_x)
void chassis_motion_control(motor_data_t *motor)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
	else
	{
		CANone_cmd(0,0,0,0,CHASSIS_ID);
	*/

}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <dbus_remote_ISR>:
extern float pitch;
extern float yaw;


//Releases dbus semaphore when a dbus signal is detected by ISR
void dbus_remote_ISR(DMA_HandleTypeDef *hdma) {
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
	remote_cmd.right_x = (remote_raw_data[0] | remote_raw_data[1] << 8) & 0x07FF;
 8003488:	4b71      	ldr	r3, [pc, #452]	; (8003650 <dbus_remote_ISR+0x1d0>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	b21a      	sxth	r2, r3
 800348e:	4b70      	ldr	r3, [pc, #448]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003490:	785b      	ldrb	r3, [r3, #1]
 8003492:	021b      	lsls	r3, r3, #8
 8003494:	b21b      	sxth	r3, r3
 8003496:	4313      	orrs	r3, r2
 8003498:	b21b      	sxth	r3, r3
 800349a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800349e:	b21a      	sxth	r2, r3
 80034a0:	4b6c      	ldr	r3, [pc, #432]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034a2:	801a      	strh	r2, [r3, #0]
	remote_cmd.right_x -= JOYSTICK_OFFSET;
 80034a4:	4b6b      	ldr	r3, [pc, #428]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	b21a      	sxth	r2, r3
 80034b4:	4b67      	ldr	r3, [pc, #412]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034b6:	801a      	strh	r2, [r3, #0]
	remote_cmd.right_y = (remote_raw_data[1] >> 3 | remote_raw_data[2] << 5) & 0x07FF;
 80034b8:	4b65      	ldr	r3, [pc, #404]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80034ba:	785b      	ldrb	r3, [r3, #1]
 80034bc:	08db      	lsrs	r3, r3, #3
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	b21a      	sxth	r2, r3
 80034c2:	4b63      	ldr	r3, [pc, #396]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80034c4:	789b      	ldrb	r3, [r3, #2]
 80034c6:	015b      	lsls	r3, r3, #5
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	4313      	orrs	r3, r2
 80034cc:	b21b      	sxth	r3, r3
 80034ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80034d2:	b21a      	sxth	r2, r3
 80034d4:	4b5f      	ldr	r3, [pc, #380]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034d6:	805a      	strh	r2, [r3, #2]
	remote_cmd.right_y -= JOYSTICK_OFFSET;
 80034d8:	4b5e      	ldr	r3, [pc, #376]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034da:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80034e4:	b29b      	uxth	r3, r3
 80034e6:	b21a      	sxth	r2, r3
 80034e8:	4b5a      	ldr	r3, [pc, #360]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80034ea:	805a      	strh	r2, [r3, #2]
	remote_cmd.left_x = (remote_raw_data[2] >> 6 | remote_raw_data[3] << 2 | remote_raw_data[4] << 10) & 0x07FF;
 80034ec:	4b58      	ldr	r3, [pc, #352]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80034ee:	789b      	ldrb	r3, [r3, #2]
 80034f0:	099b      	lsrs	r3, r3, #6
 80034f2:	b2db      	uxtb	r3, r3
 80034f4:	b21a      	sxth	r2, r3
 80034f6:	4b56      	ldr	r3, [pc, #344]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80034f8:	78db      	ldrb	r3, [r3, #3]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	b21b      	sxth	r3, r3
 80034fe:	4313      	orrs	r3, r2
 8003500:	b21a      	sxth	r2, r3
 8003502:	4b53      	ldr	r3, [pc, #332]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003504:	791b      	ldrb	r3, [r3, #4]
 8003506:	029b      	lsls	r3, r3, #10
 8003508:	b21b      	sxth	r3, r3
 800350a:	4313      	orrs	r3, r2
 800350c:	b21b      	sxth	r3, r3
 800350e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003512:	b21a      	sxth	r2, r3
 8003514:	4b4f      	ldr	r3, [pc, #316]	; (8003654 <dbus_remote_ISR+0x1d4>)
 8003516:	809a      	strh	r2, [r3, #4]
	remote_cmd.left_x -= JOYSTICK_OFFSET;
 8003518:	4b4e      	ldr	r3, [pc, #312]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800351a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800351e:	b29b      	uxth	r3, r3
 8003520:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003524:	b29b      	uxth	r3, r3
 8003526:	b21a      	sxth	r2, r3
 8003528:	4b4a      	ldr	r3, [pc, #296]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800352a:	809a      	strh	r2, [r3, #4]
	remote_cmd.left_y = (remote_raw_data[4] >> 1 | remote_raw_data[5] << 7) & 0x07FF;
 800352c:	4b48      	ldr	r3, [pc, #288]	; (8003650 <dbus_remote_ISR+0x1d0>)
 800352e:	791b      	ldrb	r3, [r3, #4]
 8003530:	085b      	lsrs	r3, r3, #1
 8003532:	b2db      	uxtb	r3, r3
 8003534:	b21a      	sxth	r2, r3
 8003536:	4b46      	ldr	r3, [pc, #280]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003538:	795b      	ldrb	r3, [r3, #5]
 800353a:	01db      	lsls	r3, r3, #7
 800353c:	b21b      	sxth	r3, r3
 800353e:	4313      	orrs	r3, r2
 8003540:	b21b      	sxth	r3, r3
 8003542:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003546:	b21a      	sxth	r2, r3
 8003548:	4b42      	ldr	r3, [pc, #264]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800354a:	80da      	strh	r2, [r3, #6]
	remote_cmd.left_y -= JOYSTICK_OFFSET;
 800354c:	4b41      	ldr	r3, [pc, #260]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800354e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003552:	b29b      	uxth	r3, r3
 8003554:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003558:	b29b      	uxth	r3, r3
 800355a:	b21a      	sxth	r2, r3
 800355c:	4b3d      	ldr	r3, [pc, #244]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800355e:	80da      	strh	r2, [r3, #6]
	//Left switch position
	remote_cmd.left_switch = ((remote_raw_data[5] >> 4) & 0x000C) >> 2;
 8003560:	4b3b      	ldr	r3, [pc, #236]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003562:	795b      	ldrb	r3, [r3, #5]
 8003564:	091b      	lsrs	r3, r3, #4
 8003566:	b2db      	uxtb	r3, r3
 8003568:	109b      	asrs	r3, r3, #2
 800356a:	b25b      	sxtb	r3, r3
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	b25a      	sxtb	r2, r3
 8003572:	4b38      	ldr	r3, [pc, #224]	; (8003654 <dbus_remote_ISR+0x1d4>)
 8003574:	721a      	strb	r2, [r3, #8]
	remote_cmd.right_switch = (remote_raw_data[5] >> 4) & 0x0003;
 8003576:	4b36      	ldr	r3, [pc, #216]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003578:	795b      	ldrb	r3, [r3, #5]
 800357a:	091b      	lsrs	r3, r3, #4
 800357c:	b2db      	uxtb	r3, r3
 800357e:	b25b      	sxtb	r3, r3
 8003580:	f003 0303 	and.w	r3, r3, #3
 8003584:	b25a      	sxtb	r2, r3
 8003586:	4b33      	ldr	r3, [pc, #204]	; (8003654 <dbus_remote_ISR+0x1d4>)
 8003588:	725a      	strb	r2, [r3, #9]
	remote_cmd.mouse_x = ((int16_t)remote_raw_data[6] | ((int16_t)remote_raw_data[7] << 8));
 800358a:	4b31      	ldr	r3, [pc, #196]	; (8003650 <dbus_remote_ISR+0x1d0>)
 800358c:	799b      	ldrb	r3, [r3, #6]
 800358e:	b21a      	sxth	r2, r3
 8003590:	4b2f      	ldr	r3, [pc, #188]	; (8003650 <dbus_remote_ISR+0x1d0>)
 8003592:	79db      	ldrb	r3, [r3, #7]
 8003594:	021b      	lsls	r3, r3, #8
 8003596:	b21b      	sxth	r3, r3
 8003598:	4313      	orrs	r3, r2
 800359a:	b21a      	sxth	r2, r3
 800359c:	4b2d      	ldr	r3, [pc, #180]	; (8003654 <dbus_remote_ISR+0x1d4>)
 800359e:	815a      	strh	r2, [r3, #10]
	remote_cmd.mouse_y = ((int16_t)remote_raw_data[8] | ((int16_t)remote_raw_data[9] << 8));
 80035a0:	4b2b      	ldr	r3, [pc, #172]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035a2:	7a1b      	ldrb	r3, [r3, #8]
 80035a4:	b21a      	sxth	r2, r3
 80035a6:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035a8:	7a5b      	ldrb	r3, [r3, #9]
 80035aa:	021b      	lsls	r3, r3, #8
 80035ac:	b21b      	sxth	r3, r3
 80035ae:	4313      	orrs	r3, r2
 80035b0:	b21a      	sxth	r2, r3
 80035b2:	4b28      	ldr	r3, [pc, #160]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035b4:	819a      	strh	r2, [r3, #12]
	remote_cmd.mouse_z = ((int16_t)remote_raw_data[10] | ((int16_t)remote_raw_data[11] << 8));
 80035b6:	4b26      	ldr	r3, [pc, #152]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035b8:	7a9b      	ldrb	r3, [r3, #10]
 80035ba:	b21a      	sxth	r2, r3
 80035bc:	4b24      	ldr	r3, [pc, #144]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035be:	7adb      	ldrb	r3, [r3, #11]
 80035c0:	021b      	lsls	r3, r3, #8
 80035c2:	b21b      	sxth	r3, r3
 80035c4:	4313      	orrs	r3, r2
 80035c6:	b21a      	sxth	r2, r3
 80035c8:	4b22      	ldr	r3, [pc, #136]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035ca:	81da      	strh	r2, [r3, #14]
	remote_cmd.mouse_left = (remote_raw_data[12]);
 80035cc:	4b20      	ldr	r3, [pc, #128]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035ce:	7b1b      	ldrb	r3, [r3, #12]
 80035d0:	b25a      	sxtb	r2, r3
 80035d2:	4b20      	ldr	r3, [pc, #128]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035d4:	761a      	strb	r2, [r3, #24]
	remote_cmd.mouse_right = (remote_raw_data[13]);
 80035d6:	4b1e      	ldr	r3, [pc, #120]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035d8:	7b5b      	ldrb	r3, [r3, #13]
 80035da:	b25a      	sxtb	r2, r3
 80035dc:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035de:	765a      	strb	r2, [r3, #25]
	remote_cmd.keyboard_keys = (remote_raw_data[14]);
 80035e0:	4b1b      	ldr	r3, [pc, #108]	; (8003650 <dbus_remote_ISR+0x1d0>)
 80035e2:	7b9b      	ldrb	r3, [r3, #14]
 80035e4:	b21a      	sxth	r2, r3
 80035e6:	4b1b      	ldr	r3, [pc, #108]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035e8:	835a      	strh	r2, [r3, #26]
	remote_cmd.last_time = HAL_GetTick();
 80035ea:	f000 f9d7 	bl	800399c <HAL_GetTick>
 80035ee:	4603      	mov	r3, r0
 80035f0:	4a18      	ldr	r2, [pc, #96]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035f2:	61d3      	str	r3, [r2, #28]
	if(remote_cmd.keyboard_keys & KEY_OFFSET_Q && remote_cmd.keyboard_keys & KEY_OFFSET_SHIFT
 80035f4:	4b17      	ldr	r3, [pc, #92]	; (8003654 <dbus_remote_ISR+0x1d4>)
 80035f6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	f003 0310 	and.w	r3, r3, #16
 8003600:	2b00      	cmp	r3, #0
 8003602:	d01a      	beq.n	800363a <dbus_remote_ISR+0x1ba>
 8003604:	4b13      	ldr	r3, [pc, #76]	; (8003654 <dbus_remote_ISR+0x1d4>)
 8003606:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800360a:	b29b      	uxth	r3, r3
 800360c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003610:	2b00      	cmp	r3, #0
 8003612:	d012      	beq.n	800363a <dbus_remote_ISR+0x1ba>
			&& remote_cmd.keyboard_keys & KEY_OFFSET_CTRL)
 8003614:	4b0f      	ldr	r3, [pc, #60]	; (8003654 <dbus_remote_ISR+0x1d4>)
 8003616:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800361a:	b29b      	uxth	r3, r3
 800361c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003620:	2b00      	cmp	r3, #0
 8003622:	d00a      	beq.n	800363a <dbus_remote_ISR+0x1ba>
	{
		if (remote_control_mode == 1)
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <dbus_remote_ISR+0x1d8>)
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d103      	bne.n	8003634 <dbus_remote_ISR+0x1b4>
		{
			remote_control_mode = 0;
 800362c:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <dbus_remote_ISR+0x1d8>)
 800362e:	2200      	movs	r2, #0
 8003630:	701a      	strb	r2, [r3, #0]
 8003632:	e002      	b.n	800363a <dbus_remote_ISR+0x1ba>
		}
		else
		{
			remote_control_mode = 1;
 8003634:	4b08      	ldr	r3, [pc, #32]	; (8003658 <dbus_remote_ISR+0x1d8>)
 8003636:	2201      	movs	r2, #1
 8003638:	701a      	strb	r2, [r3, #0]
		}
	}
	osEventFlagsSet(rc_data_flag, 0x1000);
 800363a:	4b08      	ldr	r3, [pc, #32]	; (800365c <dbus_remote_ISR+0x1dc>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003642:	4618      	mov	r0, r3
 8003644:	f004 fc44 	bl	8007ed0 <osEventFlagsSet>
}
 8003648:	bf00      	nop
 800364a:	3708      	adds	r7, #8
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	2000003c 	.word	0x2000003c
 8003654:	20004eb4 	.word	0x20004eb4
 8003658:	20004ed4 	.word	0x20004ed4
 800365c:	20009834 	.word	0x20009834

08003660 <dbus_reset>:

void dbus_reset()
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
	HAL_UART_DMAPause(&huart1);
 8003664:	4818      	ldr	r0, [pc, #96]	; (80036c8 <dbus_reset+0x68>)
 8003666:	f003 fb67 	bl	8006d38 <HAL_UART_DMAPause>
	remote_cmd.right_x = 0;
 800366a:	4b18      	ldr	r3, [pc, #96]	; (80036cc <dbus_reset+0x6c>)
 800366c:	2200      	movs	r2, #0
 800366e:	801a      	strh	r2, [r3, #0]
	remote_cmd.right_y = 0;
 8003670:	4b16      	ldr	r3, [pc, #88]	; (80036cc <dbus_reset+0x6c>)
 8003672:	2200      	movs	r2, #0
 8003674:	805a      	strh	r2, [r3, #2]
	remote_cmd.left_x = 0;
 8003676:	4b15      	ldr	r3, [pc, #84]	; (80036cc <dbus_reset+0x6c>)
 8003678:	2200      	movs	r2, #0
 800367a:	809a      	strh	r2, [r3, #4]
	remote_cmd.left_y = 0;
 800367c:	4b13      	ldr	r3, [pc, #76]	; (80036cc <dbus_reset+0x6c>)
 800367e:	2200      	movs	r2, #0
 8003680:	80da      	strh	r2, [r3, #6]
	remote_cmd.left_switch = 0;
 8003682:	4b12      	ldr	r3, [pc, #72]	; (80036cc <dbus_reset+0x6c>)
 8003684:	2200      	movs	r2, #0
 8003686:	721a      	strb	r2, [r3, #8]
	remote_cmd.mouse_x = 0;
 8003688:	4b10      	ldr	r3, [pc, #64]	; (80036cc <dbus_reset+0x6c>)
 800368a:	2200      	movs	r2, #0
 800368c:	815a      	strh	r2, [r3, #10]
	remote_cmd.mouse_y = 0;
 800368e:	4b0f      	ldr	r3, [pc, #60]	; (80036cc <dbus_reset+0x6c>)
 8003690:	2200      	movs	r2, #0
 8003692:	819a      	strh	r2, [r3, #12]
	remote_cmd.mouse_z = 0;
 8003694:	4b0d      	ldr	r3, [pc, #52]	; (80036cc <dbus_reset+0x6c>)
 8003696:	2200      	movs	r2, #0
 8003698:	81da      	strh	r2, [r3, #14]
	remote_cmd.mouse_left = (remote_raw_data[12]);
 800369a:	4b0d      	ldr	r3, [pc, #52]	; (80036d0 <dbus_reset+0x70>)
 800369c:	7b1b      	ldrb	r3, [r3, #12]
 800369e:	b25a      	sxtb	r2, r3
 80036a0:	4b0a      	ldr	r3, [pc, #40]	; (80036cc <dbus_reset+0x6c>)
 80036a2:	761a      	strb	r2, [r3, #24]
	remote_cmd.mouse_right = (remote_raw_data[13]);
 80036a4:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <dbus_reset+0x70>)
 80036a6:	7b5b      	ldrb	r3, [r3, #13]
 80036a8:	b25a      	sxtb	r2, r3
 80036aa:	4b08      	ldr	r3, [pc, #32]	; (80036cc <dbus_reset+0x6c>)
 80036ac:	765a      	strb	r2, [r3, #25]
	pitch = 0;
 80036ae:	4b09      	ldr	r3, [pc, #36]	; (80036d4 <dbus_reset+0x74>)
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	601a      	str	r2, [r3, #0]
	yaw = 0;
 80036b6:	4b08      	ldr	r3, [pc, #32]	; (80036d8 <dbus_reset+0x78>)
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	601a      	str	r2, [r3, #0]
	HAL_UART_DMAResume(&huart1);
 80036be:	4802      	ldr	r0, [pc, #8]	; (80036c8 <dbus_reset+0x68>)
 80036c0:	f003 fb9e 	bl	8006e00 <HAL_UART_DMAResume>
}
 80036c4:	bf00      	nop
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	20009b9c 	.word	0x20009b9c
 80036cc:	20004eb4 	.word	0x20004eb4
 80036d0:	2000003c 	.word	0x2000003c
 80036d4:	20004e78 	.word	0x20004e78
 80036d8:	20004e7c 	.word	0x20004e7c

080036dc <startup_task>:
extern float pitch;
extern float yaw;


void startup_task()
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
	led_on();
 80036e2:	f7fd fceb 	bl	80010bc <led_on>
	//general init
	can_start(&hcan1);
 80036e6:	4863      	ldr	r0, [pc, #396]	; (8003874 <startup_task+0x198>)
 80036e8:	f7fd fc18 	bl	8000f1c <can_start>
	can_start(&hcan2);
 80036ec:	4862      	ldr	r0, [pc, #392]	; (8003878 <startup_task+0x19c>)
 80036ee:	f7fd fc15 	bl	8000f1c <can_start>
	buzzer_init();
 80036f2:	f7fd fbe9 	bl	8000ec8 <buzzer_init>
	dbus_remote_start(remote_raw_data);
 80036f6:	4861      	ldr	r0, [pc, #388]	; (800387c <startup_task+0x1a0>)
 80036f8:	f7fd fc52 	bl	8000fa0 <dbus_remote_start>
	HAL_Delay(STARTUP_DELAY);
 80036fc:	2064      	movs	r0, #100	; 0x64
 80036fe:	f000 f959 	bl	80039b4 <HAL_Delay>
	led_green_off();
 8003702:	f7fd fccf 	bl	80010a4 <led_green_off>

	//PID values
	canone_data.CHASSIS.pid.max_out = CHASSIS_MAX_CURRENT;
 8003706:	4b5e      	ldr	r3, [pc, #376]	; (8003880 <startup_task+0x1a4>)
 8003708:	f643 4218 	movw	r2, #15384	; 0x3c18
 800370c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	canone_data.CHASSIS.pid.min_out = CHASSIS_MIN_CURRENT;
 8003710:	4b5b      	ldr	r3, [pc, #364]	; (8003880 <startup_task+0x1a4>)
 8003712:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003716:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
	canone_data.CHASSIS.pid.kp = CHASSIS_KP;
 800371a:	4b59      	ldr	r3, [pc, #356]	; (8003880 <startup_task+0x1a4>)
 800371c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003720:	611a      	str	r2, [r3, #16]
	canone_data.CHASSIS.pid.ki = CHASSIS_KI;
 8003722:	4b57      	ldr	r3, [pc, #348]	; (8003880 <startup_task+0x1a4>)
 8003724:	f04f 0200 	mov.w	r2, #0
 8003728:	615a      	str	r2, [r3, #20]
	canone_data.CHASSIS.pid.kd = CHASSIS_KD;
 800372a:	4b55      	ldr	r3, [pc, #340]	; (8003880 <startup_task+0x1a4>)
 800372c:	4a55      	ldr	r2, [pc, #340]	; (8003884 <startup_task+0x1a8>)
 800372e:	619a      	str	r2, [r3, #24]

	for (uint8_t i = 0; i < 2; i++){
 8003730:	2300      	movs	r3, #0
 8003732:	71fb      	strb	r3, [r7, #7]
 8003734:	e031      	b.n	800379a <startup_task+0xbe>
		canone_data.FEEDER[i].pid.max_out = FRICTION_MAX_CURRENT;
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	4a51      	ldr	r2, [pc, #324]	; (8003880 <startup_task+0x1a4>)
 800373a:	2168      	movs	r1, #104	; 0x68
 800373c:	fb01 f303 	mul.w	r3, r1, r3
 8003740:	4413      	add	r3, r2
 8003742:	33c8      	adds	r3, #200	; 0xc8
 8003744:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003748:	801a      	strh	r2, [r3, #0]
		canone_data.FEEDER[i].pid.min_out = 0;
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	4a4c      	ldr	r2, [pc, #304]	; (8003880 <startup_task+0x1a4>)
 800374e:	2168      	movs	r1, #104	; 0x68
 8003750:	fb01 f303 	mul.w	r3, r1, r3
 8003754:	4413      	add	r3, r2
 8003756:	33ca      	adds	r3, #202	; 0xca
 8003758:	2200      	movs	r2, #0
 800375a:	801a      	strh	r2, [r3, #0]
		canone_data.FEEDER[i].pid.kp 	= FRICTION_KP;
 800375c:	79fb      	ldrb	r3, [r7, #7]
 800375e:	4a48      	ldr	r2, [pc, #288]	; (8003880 <startup_task+0x1a4>)
 8003760:	2168      	movs	r1, #104	; 0x68
 8003762:	fb01 f303 	mul.w	r3, r1, r3
 8003766:	4413      	add	r3, r2
 8003768:	3378      	adds	r3, #120	; 0x78
 800376a:	4a47      	ldr	r2, [pc, #284]	; (8003888 <startup_task+0x1ac>)
 800376c:	601a      	str	r2, [r3, #0]
		canone_data.FEEDER[i].pid.ki 	= FRICTION_KI;
 800376e:	79fb      	ldrb	r3, [r7, #7]
 8003770:	4a43      	ldr	r2, [pc, #268]	; (8003880 <startup_task+0x1a4>)
 8003772:	2168      	movs	r1, #104	; 0x68
 8003774:	fb01 f303 	mul.w	r3, r1, r3
 8003778:	4413      	add	r3, r2
 800377a:	337c      	adds	r3, #124	; 0x7c
 800377c:	f04f 0200 	mov.w	r2, #0
 8003780:	601a      	str	r2, [r3, #0]
		canone_data.FEEDER[i].pid.kd 	= FRICTION_KD;
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	4a3e      	ldr	r2, [pc, #248]	; (8003880 <startup_task+0x1a4>)
 8003786:	2168      	movs	r1, #104	; 0x68
 8003788:	fb01 f303 	mul.w	r3, r1, r3
 800378c:	4413      	add	r3, r2
 800378e:	3380      	adds	r3, #128	; 0x80
 8003790:	4a3e      	ldr	r2, [pc, #248]	; (800388c <startup_task+0x1b0>)
 8003792:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 2; i++){
 8003794:	79fb      	ldrb	r3, [r7, #7]
 8003796:	3301      	adds	r3, #1
 8003798:	71fb      	strb	r3, [r7, #7]
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d9ca      	bls.n	8003736 <startup_task+0x5a>
	}


	//gimbal PID input
	canone_data.pitch.pid.max_out		= PITCH_MAX_CURRENT;
 80037a0:	4b37      	ldr	r3, [pc, #220]	; (8003880 <startup_task+0x1a4>)
 80037a2:	f644 6220 	movw	r2, #20000	; 0x4e20
 80037a6:	f8a3 21b0 	strh.w	r2, [r3, #432]	; 0x1b0
	canone_data.pitch.pid.kp 			= PITCH_KP;
 80037aa:	4b35      	ldr	r3, [pc, #212]	; (8003880 <startup_task+0x1a4>)
 80037ac:	4a36      	ldr	r2, [pc, #216]	; (8003888 <startup_task+0x1ac>)
 80037ae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	canone_data.pitch.pid.kd			= PITCH_KD;
 80037b2:	4b33      	ldr	r3, [pc, #204]	; (8003880 <startup_task+0x1a4>)
 80037b4:	4a35      	ldr	r2, [pc, #212]	; (800388c <startup_task+0x1b0>)
 80037b6:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	canone_data.pitch.pid.ki			= PITCH_KI;
 80037ba:	4b31      	ldr	r3, [pc, #196]	; (8003880 <startup_task+0x1a4>)
 80037bc:	f04f 0200 	mov.w	r2, #0
 80037c0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	canone_data.pitch.motor_max_deflection = GM6020_MAX_DEFLECTION;
 80037c4:	4b2e      	ldr	r3, [pc, #184]	; (8003880 <startup_task+0x1a4>)
 80037c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037ca:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
	canone_data.pitch.calib 		= 1;
 80037ce:	4b2c      	ldr	r3, [pc, #176]	; (8003880 <startup_task+0x1a4>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2158 	strb.w	r2, [r3, #344]	; 0x158
	canone_data.pitch.rpm_max 		= PITCH_MAX_RPM;
 80037d6:	4b2a      	ldr	r3, [pc, #168]	; (8003880 <startup_task+0x1a4>)
 80037d8:	2278      	movs	r2, #120	; 0x78
 80037da:	f8a3 215a 	strh.w	r2, [r3, #346]	; 0x15a
	canone_data.pitch.center_ang 	= PITCH_CENTER;
 80037de:	4b28      	ldr	r3, [pc, #160]	; (8003880 <startup_task+0x1a4>)
 80037e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037e4:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a
	canone_data.pitch.max_ang 		= PITCH_MAX_ANGLE;
 80037e8:	4b25      	ldr	r3, [pc, #148]	; (8003880 <startup_task+0x1a4>)
 80037ea:	4a29      	ldr	r2, [pc, #164]	; (8003890 <startup_task+0x1b4>)
 80037ec:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	canone_data.pitch.min_ang		= PITCH_MIN_ANGLE;
 80037f0:	4b23      	ldr	r3, [pc, #140]	; (8003880 <startup_task+0x1a4>)
 80037f2:	4a28      	ldr	r2, [pc, #160]	; (8003894 <startup_task+0x1b8>)
 80037f4:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

	canone_data.yaw.pid.max_out			= YAW_MAX_CURRENT;
 80037f8:	4b21      	ldr	r3, [pc, #132]	; (8003880 <startup_task+0x1a4>)
 80037fa:	f644 6220 	movw	r2, #20000	; 0x4e20
 80037fe:	f8a3 2230 	strh.w	r2, [r3, #560]	; 0x230
	canone_data.yaw.pid.kp 				= YAW_KP;
 8003802:	4b1f      	ldr	r3, [pc, #124]	; (8003880 <startup_task+0x1a4>)
 8003804:	4a20      	ldr	r2, [pc, #128]	; (8003888 <startup_task+0x1ac>)
 8003806:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	canone_data.yaw.pid.kd				= YAW_KD;
 800380a:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <startup_task+0x1a4>)
 800380c:	4a1f      	ldr	r2, [pc, #124]	; (800388c <startup_task+0x1b0>)
 800380e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	canone_data.yaw.pid.ki				= YAW_KI;
 8003812:	4b1b      	ldr	r3, [pc, #108]	; (8003880 <startup_task+0x1a4>)
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	canone_data.yaw.motor_max_deflection = GM6020_MAX_DEFLECTION;
 800381c:	4b18      	ldr	r3, [pc, #96]	; (8003880 <startup_task+0x1a4>)
 800381e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003822:	f8a3 21cc 	strh.w	r2, [r3, #460]	; 0x1cc
	canone_data.yaw.center_ang		= YAW_CENTER;
 8003826:	4b16      	ldr	r3, [pc, #88]	; (8003880 <startup_task+0x1a4>)
 8003828:	f241 520b 	movw	r2, #5387	; 0x150b
 800382c:	f8a3 21ca 	strh.w	r2, [r3, #458]	; 0x1ca
	canone_data.yaw.calib 			= 1;
 8003830:	4b13      	ldr	r3, [pc, #76]	; (8003880 <startup_task+0x1a4>)
 8003832:	2201      	movs	r2, #1
 8003834:	f883 21d8 	strb.w	r2, [r3, #472]	; 0x1d8
	canone_data.yaw.rpm_max 		= YAW_MAX_RPM;
 8003838:	4b11      	ldr	r3, [pc, #68]	; (8003880 <startup_task+0x1a4>)
 800383a:	2278      	movs	r2, #120	; 0x78
 800383c:	f8a3 21da 	strh.w	r2, [r3, #474]	; 0x1da
	canone_data.yaw.max_ang 		= 0.8;
 8003840:	4b0f      	ldr	r3, [pc, #60]	; (8003880 <startup_task+0x1a4>)
 8003842:	4a15      	ldr	r2, [pc, #84]	; (8003898 <startup_task+0x1bc>)
 8003844:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	canone_data.yaw.min_ang 		= -0.8;
 8003848:	4b0d      	ldr	r3, [pc, #52]	; (8003880 <startup_task+0x1a4>)
 800384a:	4a14      	ldr	r2, [pc, #80]	; (800389c <startup_task+0x1c0>)
 800384c:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
			err_buzzer(1,9);
		}
		*/
	}

	pitch = 0;
 8003850:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <startup_task+0x1c4>)
 8003852:	f04f 0200 	mov.w	r2, #0
 8003856:	601a      	str	r2, [r3, #0]
	yaw	  = 0;
 8003858:	4b12      	ldr	r3, [pc, #72]	; (80038a4 <startup_task+0x1c8>)
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
	ok_buzzer(1,1);
 8003860:	2101      	movs	r1, #1
 8003862:	2001      	movs	r0, #1
 8003864:	f000 f820 	bl	80038a8 <ok_buzzer>
	led_toggle();
 8003868:	f7fd fc3c 	bl	80010e4 <led_toggle>

}
 800386c:	bf00      	nop
 800386e:	3708      	adds	r7, #8
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	20009808 	.word	0x20009808
 8003878:	200097e0 	.word	0x200097e0
 800387c:	2000003c 	.word	0x2000003c
 8003880:	20009c20 	.word	0x20009c20
 8003884:	42480000 	.word	0x42480000
 8003888:	3dcccccd 	.word	0x3dcccccd
 800388c:	41200000 	.word	0x41200000
 8003890:	3fcccccd 	.word	0x3fcccccd
 8003894:	bfcccccd 	.word	0xbfcccccd
 8003898:	3f4ccccd 	.word	0x3f4ccccd
 800389c:	bf4ccccd 	.word	0xbf4ccccd
 80038a0:	20004e78 	.word	0x20004e78
 80038a4:	20004e7c 	.word	0x20004e7c

080038a8 <ok_buzzer>:
		buzzer(0);
		HAL_Delay(BUZZER_DELAY);
	}
}

void ok_buzzer(uint8_t high, uint8_t low){
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	4603      	mov	r3, r0
 80038b0:	460a      	mov	r2, r1
 80038b2:	71fb      	strb	r3, [r7, #7]
 80038b4:	4613      	mov	r3, r2
 80038b6:	71bb      	strb	r3, [r7, #6]
	for (int8_t i = 0; i < high; i ++)
 80038b8:	2300      	movs	r3, #0
 80038ba:	73fb      	strb	r3, [r7, #15]
 80038bc:	e012      	b.n	80038e4 <ok_buzzer+0x3c>
	{
		//PWM
		buzzer(HIGH_FREQ);
 80038be:	f44f 705c 	mov.w	r0, #880	; 0x370
 80038c2:	f7fd fadf 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80038c6:	2064      	movs	r0, #100	; 0x64
 80038c8:	f000 f874 	bl	80039b4 <HAL_Delay>
		buzzer(0);
 80038cc:	2000      	movs	r0, #0
 80038ce:	f7fd fad9 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80038d2:	2064      	movs	r0, #100	; 0x64
 80038d4:	f000 f86e 	bl	80039b4 <HAL_Delay>
	for (int8_t i = 0; i < high; i ++)
 80038d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	3301      	adds	r3, #1
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	73fb      	strb	r3, [r7, #15]
 80038e4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80038e8:	79fb      	ldrb	r3, [r7, #7]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	dbe7      	blt.n	80038be <ok_buzzer+0x16>
	}
	for (int8_t i = 0; i < low; i ++)
 80038ee:	2300      	movs	r3, #0
 80038f0:	73bb      	strb	r3, [r7, #14]
 80038f2:	e012      	b.n	800391a <ok_buzzer+0x72>
	{
		buzzer(LOW_FREQ);
 80038f4:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 80038f8:	f7fd fac4 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 80038fc:	2064      	movs	r0, #100	; 0x64
 80038fe:	f000 f859 	bl	80039b4 <HAL_Delay>
		buzzer(0);
 8003902:	2000      	movs	r0, #0
 8003904:	f7fd fabe 	bl	8000e84 <buzzer>
		HAL_Delay(BUZZER_DELAY);
 8003908:	2064      	movs	r0, #100	; 0x64
 800390a:	f000 f853 	bl	80039b4 <HAL_Delay>
	for (int8_t i = 0; i < low; i ++)
 800390e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003912:	b2db      	uxtb	r3, r3
 8003914:	3301      	adds	r3, #1
 8003916:	b2db      	uxtb	r3, r3
 8003918:	73bb      	strb	r3, [r7, #14]
 800391a:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800391e:	79bb      	ldrb	r3, [r7, #6]
 8003920:	429a      	cmp	r2, r3
 8003922:	dbe7      	blt.n	80038f4 <ok_buzzer+0x4c>
	}
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	3710      	adds	r7, #16
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003934:	4b0e      	ldr	r3, [pc, #56]	; (8003970 <HAL_Init+0x40>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a0d      	ldr	r2, [pc, #52]	; (8003970 <HAL_Init+0x40>)
 800393a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800393e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003940:	4b0b      	ldr	r3, [pc, #44]	; (8003970 <HAL_Init+0x40>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a0a      	ldr	r2, [pc, #40]	; (8003970 <HAL_Init+0x40>)
 8003946:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800394a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <HAL_Init+0x40>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a07      	ldr	r2, [pc, #28]	; (8003970 <HAL_Init+0x40>)
 8003952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003956:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003958:	2003      	movs	r0, #3
 800395a:	f000 ff86 	bl	800486a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800395e:	2000      	movs	r0, #0
 8003960:	f7fe f89e 	bl	8001aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003964:	f7fe f852 	bl	8001a0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40023c00 	.word	0x40023c00

08003974 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003974:	b480      	push	{r7}
 8003976:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003978:	4b06      	ldr	r3, [pc, #24]	; (8003994 <HAL_IncTick+0x20>)
 800397a:	781b      	ldrb	r3, [r3, #0]
 800397c:	461a      	mov	r2, r3
 800397e:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_IncTick+0x24>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4413      	add	r3, r2
 8003984:	4a04      	ldr	r2, [pc, #16]	; (8003998 <HAL_IncTick+0x24>)
 8003986:	6013      	str	r3, [r2, #0]
}
 8003988:	bf00      	nop
 800398a:	46bd      	mov	sp, r7
 800398c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000014 	.word	0x20000014
 8003998:	20009e64 	.word	0x20009e64

0800399c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
  return uwTick;
 80039a0:	4b03      	ldr	r3, [pc, #12]	; (80039b0 <HAL_GetTick+0x14>)
 80039a2:	681b      	ldr	r3, [r3, #0]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	20009e64 	.word	0x20009e64

080039b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039bc:	f7ff ffee 	bl	800399c <HAL_GetTick>
 80039c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039cc:	d005      	beq.n	80039da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039ce:	4b0a      	ldr	r3, [pc, #40]	; (80039f8 <HAL_Delay+0x44>)
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	461a      	mov	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4413      	add	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039da:	bf00      	nop
 80039dc:	f7ff ffde 	bl	800399c <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d8f7      	bhi.n	80039dc <HAL_Delay+0x28>
  {
  }
}
 80039ec:	bf00      	nop
 80039ee:	bf00      	nop
 80039f0:	3710      	adds	r7, #16
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	20000014 	.word	0x20000014

080039fc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e0ed      	b.n	8003bea <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d102      	bne.n	8003a20 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7fd fbec 	bl	80011f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681a      	ldr	r2, [r3, #0]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0202 	bic.w	r2, r2, #2
 8003a2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a30:	f7ff ffb4 	bl	800399c <HAL_GetTick>
 8003a34:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a36:	e012      	b.n	8003a5e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a38:	f7ff ffb0 	bl	800399c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b0a      	cmp	r3, #10
 8003a44:	d90b      	bls.n	8003a5e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2205      	movs	r2, #5
 8003a56:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e0c5      	b.n	8003bea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1e5      	bne.n	8003a38 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f042 0201 	orr.w	r2, r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003a7c:	f7ff ff8e 	bl	800399c <HAL_GetTick>
 8003a80:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003a82:	e012      	b.n	8003aaa <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a84:	f7ff ff8a 	bl	800399c <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b0a      	cmp	r3, #10
 8003a90:	d90b      	bls.n	8003aaa <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2205      	movs	r2, #5
 8003aa2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e09f      	b.n	8003bea <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d0e5      	beq.n	8003a84 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	7e1b      	ldrb	r3, [r3, #24]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d108      	bne.n	8003ad2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	e007      	b.n	8003ae2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ae0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	7e5b      	ldrb	r3, [r3, #25]
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d108      	bne.n	8003afc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003af8:	601a      	str	r2, [r3, #0]
 8003afa:	e007      	b.n	8003b0c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	7e9b      	ldrb	r3, [r3, #26]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d108      	bne.n	8003b26 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0220 	orr.w	r2, r2, #32
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	e007      	b.n	8003b36 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0220 	bic.w	r2, r2, #32
 8003b34:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	7edb      	ldrb	r3, [r3, #27]
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d108      	bne.n	8003b50 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 0210 	bic.w	r2, r2, #16
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	e007      	b.n	8003b60 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0210 	orr.w	r2, r2, #16
 8003b5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	7f1b      	ldrb	r3, [r3, #28]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d108      	bne.n	8003b7a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 0208 	orr.w	r2, r2, #8
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	e007      	b.n	8003b8a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 0208 	bic.w	r2, r2, #8
 8003b88:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	7f5b      	ldrb	r3, [r3, #29]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d108      	bne.n	8003ba4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f042 0204 	orr.w	r2, r2, #4
 8003ba0:	601a      	str	r2, [r3, #0]
 8003ba2:	e007      	b.n	8003bb4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0204 	bic.w	r2, r2, #4
 8003bb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689a      	ldr	r2, [r3, #8]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	691b      	ldr	r3, [r3, #16]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	ea42 0103 	orr.w	r1, r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	1e5a      	subs	r2, r3, #1
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2201      	movs	r2, #1
 8003be4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b087      	sub	sp, #28
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c0a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003c0c:	7cfb      	ldrb	r3, [r7, #19]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d003      	beq.n	8003c1a <HAL_CAN_ConfigFilter+0x26>
 8003c12:	7cfb      	ldrb	r3, [r7, #19]
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	f040 80be 	bne.w	8003d96 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003c1a:	4b65      	ldr	r3, [pc, #404]	; (8003db0 <HAL_CAN_ConfigFilter+0x1bc>)
 8003c1c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c24:	f043 0201 	orr.w	r2, r3, #1
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003c34:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f003 031f 	and.w	r3, r3, #31
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c60:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	43db      	mvns	r3, r3
 8003c6c:	401a      	ands	r2, r3
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d123      	bne.n	8003cc4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	43db      	mvns	r3, r3
 8003c86:	401a      	ands	r2, r3
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003c9e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	3248      	adds	r2, #72	; 0x48
 8003ca4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003cb8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003cba:	6979      	ldr	r1, [r7, #20]
 8003cbc:	3348      	adds	r3, #72	; 0x48
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	440b      	add	r3, r1
 8003cc2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	69db      	ldr	r3, [r3, #28]
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d122      	bne.n	8003d12 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003cec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	3248      	adds	r2, #72	; 0x48
 8003cf2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003d06:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003d08:	6979      	ldr	r1, [r7, #20]
 8003d0a:	3348      	adds	r3, #72	; 0x48
 8003d0c:	00db      	lsls	r3, r3, #3
 8003d0e:	440b      	add	r3, r1
 8003d10:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	699b      	ldr	r3, [r3, #24]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d109      	bne.n	8003d2e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	43db      	mvns	r3, r3
 8003d24:	401a      	ands	r2, r3
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003d2c:	e007      	b.n	8003d3e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	431a      	orrs	r2, r3
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	691b      	ldr	r3, [r3, #16]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d109      	bne.n	8003d5a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	401a      	ands	r2, r3
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003d58:	e007      	b.n	8003d6a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	431a      	orrs	r2, r3
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d107      	bne.n	8003d82 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	431a      	orrs	r2, r3
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003d88:	f023 0201 	bic.w	r2, r3, #1
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003d92:	2300      	movs	r3, #0
 8003d94:	e006      	b.n	8003da4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
  }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	371c      	adds	r7, #28
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	40006400 	.word	0x40006400

08003db4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d12e      	bne.n	8003e26 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2202      	movs	r2, #2
 8003dcc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0201 	bic.w	r2, r2, #1
 8003dde:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003de0:	f7ff fddc 	bl	800399c <HAL_GetTick>
 8003de4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003de6:	e012      	b.n	8003e0e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003de8:	f7ff fdd8 	bl	800399c <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b0a      	cmp	r3, #10
 8003df4:	d90b      	bls.n	8003e0e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2205      	movs	r2, #5
 8003e06:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e012      	b.n	8003e34 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0301 	and.w	r3, r3, #1
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d1e5      	bne.n	8003de8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	e006      	b.n	8003e34 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
  }
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b089      	sub	sp, #36	; 0x24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e50:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e5a:	7ffb      	ldrb	r3, [r7, #31]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d003      	beq.n	8003e68 <HAL_CAN_AddTxMessage+0x2c>
 8003e60:	7ffb      	ldrb	r3, [r7, #31]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	f040 80b8 	bne.w	8003fd8 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10a      	bne.n	8003e88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d105      	bne.n	8003e88 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80a0 	beq.w	8003fc8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	0e1b      	lsrs	r3, r3, #24
 8003e8c:	f003 0303 	and.w	r3, r3, #3
 8003e90:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d907      	bls.n	8003ea8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	e09e      	b.n	8003fe6 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	409a      	lsls	r2, r3
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10d      	bne.n	8003ed6 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ec4:	68f9      	ldr	r1, [r7, #12]
 8003ec6:	6809      	ldr	r1, [r1, #0]
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	3318      	adds	r3, #24
 8003ece:	011b      	lsls	r3, r3, #4
 8003ed0:	440b      	add	r3, r1
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e00f      	b.n	8003ef6 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ee0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003ee6:	68f9      	ldr	r1, [r7, #12]
 8003ee8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003eea:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	3318      	adds	r3, #24
 8003ef0:	011b      	lsls	r3, r3, #4
 8003ef2:	440b      	add	r3, r1
 8003ef4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6819      	ldr	r1, [r3, #0]
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	691a      	ldr	r2, [r3, #16]
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	3318      	adds	r3, #24
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	440b      	add	r3, r1
 8003f06:	3304      	adds	r3, #4
 8003f08:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	7d1b      	ldrb	r3, [r3, #20]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d111      	bne.n	8003f36 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	3318      	adds	r3, #24
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	4413      	add	r3, r2
 8003f1e:	3304      	adds	r3, #4
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	6811      	ldr	r1, [r2, #0]
 8003f26:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	3318      	adds	r3, #24
 8003f2e:	011b      	lsls	r3, r3, #4
 8003f30:	440b      	add	r3, r1
 8003f32:	3304      	adds	r3, #4
 8003f34:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3307      	adds	r3, #7
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	061a      	lsls	r2, r3, #24
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3306      	adds	r3, #6
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	041b      	lsls	r3, r3, #16
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	3305      	adds	r3, #5
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	021b      	lsls	r3, r3, #8
 8003f50:	4313      	orrs	r3, r2
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	3204      	adds	r2, #4
 8003f56:	7812      	ldrb	r2, [r2, #0]
 8003f58:	4610      	mov	r0, r2
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	6811      	ldr	r1, [r2, #0]
 8003f5e:	ea43 0200 	orr.w	r2, r3, r0
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	011b      	lsls	r3, r3, #4
 8003f66:	440b      	add	r3, r1
 8003f68:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003f6c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	3303      	adds	r3, #3
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	061a      	lsls	r2, r3, #24
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	3302      	adds	r3, #2
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	3301      	adds	r3, #1
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	021b      	lsls	r3, r3, #8
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	7812      	ldrb	r2, [r2, #0]
 8003f8e:	4610      	mov	r0, r2
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	6811      	ldr	r1, [r2, #0]
 8003f94:	ea43 0200 	orr.w	r2, r3, r0
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	440b      	add	r3, r1
 8003f9e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003fa2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	3318      	adds	r3, #24
 8003fac:	011b      	lsls	r3, r3, #4
 8003fae:	4413      	add	r3, r2
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	6811      	ldr	r1, [r2, #0]
 8003fb6:	f043 0201 	orr.w	r2, r3, #1
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	3318      	adds	r3, #24
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	440b      	add	r3, r1
 8003fc2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	e00e      	b.n	8003fe6 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fcc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e006      	b.n	8003fe6 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fdc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
  }
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3724      	adds	r7, #36	; 0x24
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003ff2:	b480      	push	{r7}
 8003ff4:	b087      	sub	sp, #28
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	60f8      	str	r0, [r7, #12]
 8003ffa:	60b9      	str	r1, [r7, #8]
 8003ffc:	607a      	str	r2, [r7, #4]
 8003ffe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004006:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004008:	7dfb      	ldrb	r3, [r7, #23]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d003      	beq.n	8004016 <HAL_CAN_GetRxMessage+0x24>
 800400e:	7dfb      	ldrb	r3, [r7, #23]
 8004010:	2b02      	cmp	r3, #2
 8004012:	f040 80f3 	bne.w	80041fc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d10e      	bne.n	800403a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f003 0303 	and.w	r3, r3, #3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d116      	bne.n	8004058 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e0e7      	b.n	800420a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	f003 0303 	and.w	r3, r3, #3
 8004044:	2b00      	cmp	r3, #0
 8004046:	d107      	bne.n	8004058 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e0d8      	b.n	800420a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	331b      	adds	r3, #27
 8004060:	011b      	lsls	r3, r3, #4
 8004062:	4413      	add	r3, r2
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0204 	and.w	r2, r3, #4
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d10c      	bne.n	8004090 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	331b      	adds	r3, #27
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	4413      	add	r3, r2
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	0d5b      	lsrs	r3, r3, #21
 8004086:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	e00b      	b.n	80040a8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	331b      	adds	r3, #27
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	4413      	add	r3, r2
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	08db      	lsrs	r3, r3, #3
 80040a0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	331b      	adds	r3, #27
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	4413      	add	r3, r2
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0202 	and.w	r2, r3, #2
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	331b      	adds	r3, #27
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	4413      	add	r3, r2
 80040ca:	3304      	adds	r3, #4
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 020f 	and.w	r2, r3, #15
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	331b      	adds	r3, #27
 80040de:	011b      	lsls	r3, r3, #4
 80040e0:	4413      	add	r3, r2
 80040e2:	3304      	adds	r3, #4
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	0a1b      	lsrs	r3, r3, #8
 80040e8:	b2da      	uxtb	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	331b      	adds	r3, #27
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	4413      	add	r3, r2
 80040fa:	3304      	adds	r3, #4
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	0c1b      	lsrs	r3, r3, #16
 8004100:	b29a      	uxth	r2, r3
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	4413      	add	r3, r2
 8004110:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	011b      	lsls	r3, r3, #4
 8004124:	4413      	add	r3, r2
 8004126:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	0a1a      	lsrs	r2, r3, #8
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	3301      	adds	r3, #1
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	4413      	add	r3, r2
 8004140:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	0c1a      	lsrs	r2, r3, #16
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	3302      	adds	r3, #2
 800414c:	b2d2      	uxtb	r2, r2
 800414e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	011b      	lsls	r3, r3, #4
 8004158:	4413      	add	r3, r2
 800415a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	0e1a      	lsrs	r2, r3, #24
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	3303      	adds	r3, #3
 8004166:	b2d2      	uxtb	r2, r2
 8004168:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	4413      	add	r3, r2
 8004174:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	3304      	adds	r3, #4
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681a      	ldr	r2, [r3, #0]
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	011b      	lsls	r3, r3, #4
 800418a:	4413      	add	r3, r2
 800418c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	0a1a      	lsrs	r2, r3, #8
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	3305      	adds	r3, #5
 8004198:	b2d2      	uxtb	r2, r2
 800419a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681a      	ldr	r2, [r3, #0]
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	011b      	lsls	r3, r3, #4
 80041a4:	4413      	add	r3, r2
 80041a6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	0c1a      	lsrs	r2, r3, #16
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	3306      	adds	r3, #6
 80041b2:	b2d2      	uxtb	r2, r2
 80041b4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	4413      	add	r3, r2
 80041c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	0e1a      	lsrs	r2, r3, #24
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	3307      	adds	r3, #7
 80041cc:	b2d2      	uxtb	r2, r2
 80041ce:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d108      	bne.n	80041e8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f042 0220 	orr.w	r2, r2, #32
 80041e4:	60da      	str	r2, [r3, #12]
 80041e6:	e007      	b.n	80041f8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0220 	orr.w	r2, r2, #32
 80041f6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	e006      	b.n	800420a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004200:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
  }
}
 800420a:	4618      	mov	r0, r3
 800420c:	371c      	adds	r7, #28
 800420e:	46bd      	mov	sp, r7
 8004210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004214:	4770      	bx	lr

08004216 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004216:	b480      	push	{r7}
 8004218:	b085      	sub	sp, #20
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
 800421e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004226:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	2b01      	cmp	r3, #1
 800422c:	d002      	beq.n	8004234 <HAL_CAN_ActivateNotification+0x1e>
 800422e:	7bfb      	ldrb	r3, [r7, #15]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d109      	bne.n	8004248 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6959      	ldr	r1, [r3, #20]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	683a      	ldr	r2, [r7, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	e006      	b.n	8004256 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
  }
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr

08004262 <HAL_CAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
 8004262:	b480      	push	{r7}
 8004264:	b085      	sub	sp, #20
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
 800426a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004272:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(InactiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	2b01      	cmp	r3, #1
 8004278:	d002      	beq.n	8004280 <HAL_CAN_DeactivateNotification+0x1e>
 800427a:	7bfb      	ldrb	r3, [r7, #15]
 800427c:	2b02      	cmp	r3, #2
 800427e:	d10a      	bne.n	8004296 <HAL_CAN_DeactivateNotification+0x34>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Disable the selected interrupts */
    __HAL_CAN_DISABLE_IT(hcan, InactiveITs);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	6959      	ldr	r1, [r3, #20]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	43da      	mvns	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	400a      	ands	r2, r1
 8004290:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	e006      	b.n	80042a4 <HAL_CAN_DeactivateNotification+0x42>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
  }
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3714      	adds	r7, #20
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b08a      	sub	sp, #40	; 0x28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80042b8:	2300      	movs	r3, #0
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d07c      	beq.n	80043f0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d023      	beq.n	8004348 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2201      	movs	r2, #1
 8004306:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	f003 0302 	and.w	r3, r3, #2
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f983 	bl	800461e <HAL_CAN_TxMailbox0CompleteCallback>
 8004318:	e016      	b.n	8004348 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d004      	beq.n	800432e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004326:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800432a:	627b      	str	r3, [r7, #36]	; 0x24
 800432c:	e00c      	b.n	8004348 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800432e:	69bb      	ldr	r3, [r7, #24]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	2b00      	cmp	r3, #0
 8004336:	d004      	beq.n	8004342 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800433e:	627b      	str	r3, [r7, #36]	; 0x24
 8004340:	e002      	b.n	8004348 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f989 	bl	800465a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434e:	2b00      	cmp	r3, #0
 8004350:	d024      	beq.n	800439c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f44f 7280 	mov.w	r2, #256	; 0x100
 800435a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004362:	2b00      	cmp	r3, #0
 8004364:	d003      	beq.n	800436e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f963 	bl	8004632 <HAL_CAN_TxMailbox1CompleteCallback>
 800436c:	e016      	b.n	800439c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004374:	2b00      	cmp	r3, #0
 8004376:	d004      	beq.n	8004382 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800437e:	627b      	str	r3, [r7, #36]	; 0x24
 8004380:	e00c      	b.n	800439c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004388:	2b00      	cmp	r3, #0
 800438a:	d004      	beq.n	8004396 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800438c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004392:	627b      	str	r3, [r7, #36]	; 0x24
 8004394:	e002      	b.n	800439c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f969 	bl	800466e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800439c:	69bb      	ldr	r3, [r7, #24]
 800439e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d024      	beq.n	80043f0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80043ae:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f943 	bl	8004646 <HAL_CAN_TxMailbox2CompleteCallback>
 80043c0:	e016      	b.n	80043f0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d004      	beq.n	80043d6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043d2:	627b      	str	r3, [r7, #36]	; 0x24
 80043d4:	e00c      	b.n	80043f0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80043d6:	69bb      	ldr	r3, [r7, #24]
 80043d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d004      	beq.n	80043ea <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80043e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043e6:	627b      	str	r3, [r7, #36]	; 0x24
 80043e8:	e002      	b.n	80043f0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f949 	bl	8004682 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	f003 0308 	and.w	r3, r3, #8
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00c      	beq.n	8004414 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	2b00      	cmp	r3, #0
 8004402:	d007      	beq.n	8004414 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800440a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2210      	movs	r2, #16
 8004412:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004414:	6a3b      	ldr	r3, [r7, #32]
 8004416:	f003 0304 	and.w	r3, r3, #4
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00b      	beq.n	8004436 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800441e:	697b      	ldr	r3, [r7, #20]
 8004420:	f003 0308 	and.w	r3, r3, #8
 8004424:	2b00      	cmp	r3, #0
 8004426:	d006      	beq.n	8004436 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2208      	movs	r2, #8
 800442e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004430:	6878      	ldr	r0, [r7, #4]
 8004432:	f000 f930 	bl	8004696 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	2b00      	cmp	r3, #0
 800443e:	d009      	beq.n	8004454 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f003 0303 	and.w	r3, r3, #3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7fc fd48 	bl	8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004454:	6a3b      	ldr	r3, [r7, #32]
 8004456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d00c      	beq.n	8004478 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	f003 0310 	and.w	r3, r3, #16
 8004464:	2b00      	cmp	r3, #0
 8004466:	d007      	beq.n	8004478 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800446e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2210      	movs	r2, #16
 8004476:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	f003 0320 	and.w	r3, r3, #32
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00b      	beq.n	800449a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f003 0308 	and.w	r3, r3, #8
 8004488:	2b00      	cmp	r3, #0
 800448a:	d006      	beq.n	800449a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2208      	movs	r2, #8
 8004492:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 f912 	bl	80046be <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800449a:	6a3b      	ldr	r3, [r7, #32]
 800449c:	f003 0310 	and.w	r3, r3, #16
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d009      	beq.n	80044b8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d002      	beq.n	80044b8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f8f9 	bl	80046aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80044b8:	6a3b      	ldr	r3, [r7, #32]
 80044ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00b      	beq.n	80044da <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	f003 0310 	and.w	r3, r3, #16
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d006      	beq.n	80044da <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2210      	movs	r2, #16
 80044d2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f8fc 	bl	80046d2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00b      	beq.n	80044fc <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80044e4:	69fb      	ldr	r3, [r7, #28]
 80044e6:	f003 0308 	and.w	r3, r3, #8
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d006      	beq.n	80044fc <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2208      	movs	r2, #8
 80044f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f8f5 	bl	80046e6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80044fc:	6a3b      	ldr	r3, [r7, #32]
 80044fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d07b      	beq.n	80045fe <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d072      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004516:	2b00      	cmp	r3, #0
 8004518:	d008      	beq.n	800452c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004520:	2b00      	cmp	r3, #0
 8004522:	d003      	beq.n	800452c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004526:	f043 0301 	orr.w	r3, r3, #1
 800452a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004532:	2b00      	cmp	r3, #0
 8004534:	d008      	beq.n	8004548 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	f043 0302 	orr.w	r3, r3, #2
 8004546:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004548:	6a3b      	ldr	r3, [r7, #32]
 800454a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800454e:	2b00      	cmp	r3, #0
 8004550:	d008      	beq.n	8004564 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800455c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455e:	f043 0304 	orr.w	r3, r3, #4
 8004562:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800456a:	2b00      	cmp	r3, #0
 800456c:	d043      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004574:	2b00      	cmp	r3, #0
 8004576:	d03e      	beq.n	80045f6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800457e:	2b60      	cmp	r3, #96	; 0x60
 8004580:	d02b      	beq.n	80045da <HAL_CAN_IRQHandler+0x32a>
 8004582:	2b60      	cmp	r3, #96	; 0x60
 8004584:	d82e      	bhi.n	80045e4 <HAL_CAN_IRQHandler+0x334>
 8004586:	2b50      	cmp	r3, #80	; 0x50
 8004588:	d022      	beq.n	80045d0 <HAL_CAN_IRQHandler+0x320>
 800458a:	2b50      	cmp	r3, #80	; 0x50
 800458c:	d82a      	bhi.n	80045e4 <HAL_CAN_IRQHandler+0x334>
 800458e:	2b40      	cmp	r3, #64	; 0x40
 8004590:	d019      	beq.n	80045c6 <HAL_CAN_IRQHandler+0x316>
 8004592:	2b40      	cmp	r3, #64	; 0x40
 8004594:	d826      	bhi.n	80045e4 <HAL_CAN_IRQHandler+0x334>
 8004596:	2b30      	cmp	r3, #48	; 0x30
 8004598:	d010      	beq.n	80045bc <HAL_CAN_IRQHandler+0x30c>
 800459a:	2b30      	cmp	r3, #48	; 0x30
 800459c:	d822      	bhi.n	80045e4 <HAL_CAN_IRQHandler+0x334>
 800459e:	2b10      	cmp	r3, #16
 80045a0:	d002      	beq.n	80045a8 <HAL_CAN_IRQHandler+0x2f8>
 80045a2:	2b20      	cmp	r3, #32
 80045a4:	d005      	beq.n	80045b2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80045a6:	e01d      	b.n	80045e4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80045a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045aa:	f043 0308 	orr.w	r3, r3, #8
 80045ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045b0:	e019      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	f043 0310 	orr.w	r3, r3, #16
 80045b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045ba:	e014      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	f043 0320 	orr.w	r3, r3, #32
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045c4:	e00f      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045ce:	e00a      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80045d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045d6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045d8:	e005      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80045da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045e0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80045e2:	e000      	b.n	80045e6 <HAL_CAN_IRQHandler+0x336>
            break;
 80045e4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	699a      	ldr	r2, [r3, #24]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80045f4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2204      	movs	r2, #4
 80045fc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80045fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f872 	bl	80046fa <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004616:	bf00      	nop
 8004618:	3728      	adds	r7, #40	; 0x28
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004632:	b480      	push	{r7}
 8004634:	b083      	sub	sp, #12
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800463a:	bf00      	nop
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004646:	b480      	push	{r7}
 8004648:	b083      	sub	sp, #12
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr

0800465a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800465a:	b480      	push	{r7}
 800465c:	b083      	sub	sp, #12
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004662:	bf00      	nop
 8004664:	370c      	adds	r7, #12
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr

0800466e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800466e:	b480      	push	{r7}
 8004670:	b083      	sub	sp, #12
 8004672:	af00      	add	r7, sp, #0
 8004674:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004676:	bf00      	nop
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004682:	b480      	push	{r7}
 8004684:	b083      	sub	sp, #12
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800468a:	bf00      	nop
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004696:	b480      	push	{r7}
 8004698:	b083      	sub	sp, #12
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800469e:	bf00      	nop
 80046a0:	370c      	adds	r7, #12
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr

080046aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80046aa:	b480      	push	{r7}
 80046ac:	b083      	sub	sp, #12
 80046ae:	af00      	add	r7, sp, #0
 80046b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr

080046d2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b083      	sub	sp, #12
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b083      	sub	sp, #12
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80046ee:	bf00      	nop
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004702:	bf00      	nop
 8004704:	370c      	adds	r7, #12
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
	...

08004710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f003 0307 	and.w	r3, r3, #7
 800471e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004720:	4b0c      	ldr	r3, [pc, #48]	; (8004754 <__NVIC_SetPriorityGrouping+0x44>)
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800472c:	4013      	ands	r3, r2
 800472e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004738:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800473c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004740:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004742:	4a04      	ldr	r2, [pc, #16]	; (8004754 <__NVIC_SetPriorityGrouping+0x44>)
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	60d3      	str	r3, [r2, #12]
}
 8004748:	bf00      	nop
 800474a:	3714      	adds	r7, #20
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr
 8004754:	e000ed00 	.word	0xe000ed00

08004758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800475c:	4b04      	ldr	r3, [pc, #16]	; (8004770 <__NVIC_GetPriorityGrouping+0x18>)
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	0a1b      	lsrs	r3, r3, #8
 8004762:	f003 0307 	and.w	r3, r3, #7
}
 8004766:	4618      	mov	r0, r3
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	e000ed00 	.word	0xe000ed00

08004774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	4603      	mov	r3, r0
 800477c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800477e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004782:	2b00      	cmp	r3, #0
 8004784:	db0b      	blt.n	800479e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004786:	79fb      	ldrb	r3, [r7, #7]
 8004788:	f003 021f 	and.w	r2, r3, #31
 800478c:	4907      	ldr	r1, [pc, #28]	; (80047ac <__NVIC_EnableIRQ+0x38>)
 800478e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004792:	095b      	lsrs	r3, r3, #5
 8004794:	2001      	movs	r0, #1
 8004796:	fa00 f202 	lsl.w	r2, r0, r2
 800479a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	e000e100 	.word	0xe000e100

080047b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b083      	sub	sp, #12
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	6039      	str	r1, [r7, #0]
 80047ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	db0a      	blt.n	80047da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	b2da      	uxtb	r2, r3
 80047c8:	490c      	ldr	r1, [pc, #48]	; (80047fc <__NVIC_SetPriority+0x4c>)
 80047ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ce:	0112      	lsls	r2, r2, #4
 80047d0:	b2d2      	uxtb	r2, r2
 80047d2:	440b      	add	r3, r1
 80047d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047d8:	e00a      	b.n	80047f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	4908      	ldr	r1, [pc, #32]	; (8004800 <__NVIC_SetPriority+0x50>)
 80047e0:	79fb      	ldrb	r3, [r7, #7]
 80047e2:	f003 030f 	and.w	r3, r3, #15
 80047e6:	3b04      	subs	r3, #4
 80047e8:	0112      	lsls	r2, r2, #4
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	440b      	add	r3, r1
 80047ee:	761a      	strb	r2, [r3, #24]
}
 80047f0:	bf00      	nop
 80047f2:	370c      	adds	r7, #12
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr
 80047fc:	e000e100 	.word	0xe000e100
 8004800:	e000ed00 	.word	0xe000ed00

08004804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004804:	b480      	push	{r7}
 8004806:	b089      	sub	sp, #36	; 0x24
 8004808:	af00      	add	r7, sp, #0
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	60b9      	str	r1, [r7, #8]
 800480e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f003 0307 	and.w	r3, r3, #7
 8004816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f1c3 0307 	rsb	r3, r3, #7
 800481e:	2b04      	cmp	r3, #4
 8004820:	bf28      	it	cs
 8004822:	2304      	movcs	r3, #4
 8004824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	3304      	adds	r3, #4
 800482a:	2b06      	cmp	r3, #6
 800482c:	d902      	bls.n	8004834 <NVIC_EncodePriority+0x30>
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	3b03      	subs	r3, #3
 8004832:	e000      	b.n	8004836 <NVIC_EncodePriority+0x32>
 8004834:	2300      	movs	r3, #0
 8004836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004838:	f04f 32ff 	mov.w	r2, #4294967295
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	fa02 f303 	lsl.w	r3, r2, r3
 8004842:	43da      	mvns	r2, r3
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	401a      	ands	r2, r3
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800484c:	f04f 31ff 	mov.w	r1, #4294967295
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	fa01 f303 	lsl.w	r3, r1, r3
 8004856:	43d9      	mvns	r1, r3
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800485c:	4313      	orrs	r3, r2
         );
}
 800485e:	4618      	mov	r0, r3
 8004860:	3724      	adds	r7, #36	; 0x24
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b082      	sub	sp, #8
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff ff4c 	bl	8004710 <__NVIC_SetPriorityGrouping>
}
 8004878:	bf00      	nop
 800487a:	3708      	adds	r7, #8
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
 800488c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004892:	f7ff ff61 	bl	8004758 <__NVIC_GetPriorityGrouping>
 8004896:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	68b9      	ldr	r1, [r7, #8]
 800489c:	6978      	ldr	r0, [r7, #20]
 800489e:	f7ff ffb1 	bl	8004804 <NVIC_EncodePriority>
 80048a2:	4602      	mov	r2, r0
 80048a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048a8:	4611      	mov	r1, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7ff ff80 	bl	80047b0 <__NVIC_SetPriority>
}
 80048b0:	bf00      	nop
 80048b2:	3718      	adds	r7, #24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80048c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7ff ff54 	bl	8004774 <__NVIC_EnableIRQ>
}
 80048cc:	bf00      	nop
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}

080048d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80048dc:	2300      	movs	r3, #0
 80048de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80048e0:	f7ff f85c 	bl	800399c <HAL_GetTick>
 80048e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e099      	b.n	8004a24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2202      	movs	r2, #2
 80048fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0201 	bic.w	r2, r2, #1
 800490e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004910:	e00f      	b.n	8004932 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004912:	f7ff f843 	bl	800399c <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	693b      	ldr	r3, [r7, #16]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b05      	cmp	r3, #5
 800491e:	d908      	bls.n	8004932 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2220      	movs	r2, #32
 8004924:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2203      	movs	r2, #3
 800492a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e078      	b.n	8004a24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0301 	and.w	r3, r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1e8      	bne.n	8004912 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	4b38      	ldr	r3, [pc, #224]	; (8004a2c <HAL_DMA_Init+0x158>)
 800494c:	4013      	ands	r3, r2
 800494e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685a      	ldr	r2, [r3, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800495e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	691b      	ldr	r3, [r3, #16]
 8004964:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800496a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004976:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004988:	2b04      	cmp	r3, #4
 800498a:	d107      	bne.n	800499c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004994:	4313      	orrs	r3, r2
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	697a      	ldr	r2, [r7, #20]
 80049a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f023 0307 	bic.w	r3, r3, #7
 80049b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d117      	bne.n	80049f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00e      	beq.n	80049f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 fa91 	bl	8004f00 <DMA_CheckFifoParam>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d008      	beq.n	80049f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2240      	movs	r2, #64	; 0x40
 80049e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80049f2:	2301      	movs	r3, #1
 80049f4:	e016      	b.n	8004a24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fa48 	bl	8004e94 <DMA_CalcBaseAndBitshift>
 8004a04:	4603      	mov	r3, r0
 8004a06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a0c:	223f      	movs	r2, #63	; 0x3f
 8004a0e:	409a      	lsls	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3718      	adds	r7, #24
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	f010803f 	.word	0xf010803f

08004a30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	60f8      	str	r0, [r7, #12]
 8004a38:	60b9      	str	r1, [r7, #8]
 8004a3a:	607a      	str	r2, [r7, #4]
 8004a3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_DMA_Start_IT+0x26>
 8004a52:	2302      	movs	r3, #2
 8004a54:	e040      	b.n	8004ad8 <HAL_DMA_Start_IT+0xa8>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d12f      	bne.n	8004aca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2200      	movs	r2, #0
 8004a76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	68b9      	ldr	r1, [r7, #8]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 f9da 	bl	8004e38 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a88:	223f      	movs	r2, #63	; 0x3f
 8004a8a:	409a      	lsls	r2, r3
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0216 	orr.w	r2, r2, #22
 8004a9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d007      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0208 	orr.w	r2, r2, #8
 8004ab6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	e005      	b.n	8004ad6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ad6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3718      	adds	r7, #24
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b083      	sub	sp, #12
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d004      	beq.n	8004afe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2280      	movs	r2, #128	; 0x80
 8004af8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e00c      	b.n	8004b18 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2205      	movs	r2, #5
 8004b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0201 	bic.w	r2, r2, #1
 8004b14:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	370c      	adds	r7, #12
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b30:	4b92      	ldr	r3, [pc, #584]	; (8004d7c <HAL_DMA_IRQHandler+0x258>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a92      	ldr	r2, [pc, #584]	; (8004d80 <HAL_DMA_IRQHandler+0x25c>)
 8004b36:	fba2 2303 	umull	r2, r3, r2, r3
 8004b3a:	0a9b      	lsrs	r3, r3, #10
 8004b3c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b42:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4e:	2208      	movs	r2, #8
 8004b50:	409a      	lsls	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d01a      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d013      	beq.n	8004b90 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f022 0204 	bic.w	r2, r2, #4
 8004b76:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b7c:	2208      	movs	r2, #8
 8004b7e:	409a      	lsls	r2, r3
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b88:	f043 0201 	orr.w	r2, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b94:	2201      	movs	r2, #1
 8004b96:	409a      	lsls	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d012      	beq.n	8004bc6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00b      	beq.n	8004bc6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	409a      	lsls	r2, r3
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bbe:	f043 0202 	orr.w	r2, r3, #2
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bca:	2204      	movs	r2, #4
 8004bcc:	409a      	lsls	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d012      	beq.n	8004bfc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00b      	beq.n	8004bfc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be8:	2204      	movs	r2, #4
 8004bea:	409a      	lsls	r2, r3
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf4:	f043 0204 	orr.w	r2, r3, #4
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c00:	2210      	movs	r2, #16
 8004c02:	409a      	lsls	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4013      	ands	r3, r2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d043      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d03c      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1e:	2210      	movs	r2, #16
 8004c20:	409a      	lsls	r2, r3
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d018      	beq.n	8004c66 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d108      	bne.n	8004c54 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d024      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
 8004c52:	e01f      	b.n	8004c94 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d01b      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	4798      	blx	r3
 8004c64:	e016      	b.n	8004c94 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d107      	bne.n	8004c84 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f022 0208 	bic.w	r2, r2, #8
 8004c82:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c98:	2220      	movs	r2, #32
 8004c9a:	409a      	lsls	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	f000 808e 	beq.w	8004dc2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0310 	and.w	r3, r3, #16
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f000 8086 	beq.w	8004dc2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cba:	2220      	movs	r2, #32
 8004cbc:	409a      	lsls	r2, r3
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b05      	cmp	r3, #5
 8004ccc:	d136      	bne.n	8004d3c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f022 0216 	bic.w	r2, r2, #22
 8004cdc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695a      	ldr	r2, [r3, #20]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d103      	bne.n	8004cfe <HAL_DMA_IRQHandler+0x1da>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 0208 	bic.w	r2, r2, #8
 8004d0c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d12:	223f      	movs	r2, #63	; 0x3f
 8004d14:	409a      	lsls	r2, r3
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d07d      	beq.n	8004e2e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	4798      	blx	r3
        }
        return;
 8004d3a:	e078      	b.n	8004e2e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d01c      	beq.n	8004d84 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d108      	bne.n	8004d6a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d030      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	4798      	blx	r3
 8004d68:	e02b      	b.n	8004dc2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d027      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	4798      	blx	r3
 8004d7a:	e022      	b.n	8004dc2 <HAL_DMA_IRQHandler+0x29e>
 8004d7c:	20000000 	.word	0x20000000
 8004d80:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10f      	bne.n	8004db2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0210 	bic.w	r2, r2, #16
 8004da0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d032      	beq.n	8004e30 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d022      	beq.n	8004e1c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2205      	movs	r2, #5
 8004dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f022 0201 	bic.w	r2, r2, #1
 8004dec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	3301      	adds	r3, #1
 8004df2:	60bb      	str	r3, [r7, #8]
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d307      	bcc.n	8004e0a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1f2      	bne.n	8004dee <HAL_DMA_IRQHandler+0x2ca>
 8004e08:	e000      	b.n	8004e0c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004e0a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d005      	beq.n	8004e30 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	4798      	blx	r3
 8004e2c:	e000      	b.n	8004e30 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004e2e:	bf00      	nop
    }
  }
}
 8004e30:	3718      	adds	r7, #24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop

08004e38 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b085      	sub	sp, #20
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	60b9      	str	r1, [r7, #8]
 8004e42:	607a      	str	r2, [r7, #4]
 8004e44:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e54:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	2b40      	cmp	r3, #64	; 0x40
 8004e64:	d108      	bne.n	8004e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68ba      	ldr	r2, [r7, #8]
 8004e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e76:	e007      	b.n	8004e88 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	68ba      	ldr	r2, [r7, #8]
 8004e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	60da      	str	r2, [r3, #12]
}
 8004e88:	bf00      	nop
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	3b10      	subs	r3, #16
 8004ea4:	4a14      	ldr	r2, [pc, #80]	; (8004ef8 <DMA_CalcBaseAndBitshift+0x64>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	091b      	lsrs	r3, r3, #4
 8004eac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004eae:	4a13      	ldr	r2, [pc, #76]	; (8004efc <DMA_CalcBaseAndBitshift+0x68>)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	781b      	ldrb	r3, [r3, #0]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b03      	cmp	r3, #3
 8004ec0:	d909      	bls.n	8004ed6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004eca:	f023 0303 	bic.w	r3, r3, #3
 8004ece:	1d1a      	adds	r2, r3, #4
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	659a      	str	r2, [r3, #88]	; 0x58
 8004ed4:	e007      	b.n	8004ee6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004ede:	f023 0303 	bic.w	r3, r3, #3
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	aaaaaaab 	.word	0xaaaaaaab
 8004efc:	0800b4b0 	.word	0x0800b4b0

08004f00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b085      	sub	sp, #20
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d11f      	bne.n	8004f5a <DMA_CheckFifoParam+0x5a>
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	2b03      	cmp	r3, #3
 8004f1e:	d856      	bhi.n	8004fce <DMA_CheckFifoParam+0xce>
 8004f20:	a201      	add	r2, pc, #4	; (adr r2, 8004f28 <DMA_CheckFifoParam+0x28>)
 8004f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f26:	bf00      	nop
 8004f28:	08004f39 	.word	0x08004f39
 8004f2c:	08004f4b 	.word	0x08004f4b
 8004f30:	08004f39 	.word	0x08004f39
 8004f34:	08004fcf 	.word	0x08004fcf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d046      	beq.n	8004fd2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f48:	e043      	b.n	8004fd2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f52:	d140      	bne.n	8004fd6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f58:	e03d      	b.n	8004fd6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f62:	d121      	bne.n	8004fa8 <DMA_CheckFifoParam+0xa8>
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	2b03      	cmp	r3, #3
 8004f68:	d837      	bhi.n	8004fda <DMA_CheckFifoParam+0xda>
 8004f6a:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <DMA_CheckFifoParam+0x70>)
 8004f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f70:	08004f81 	.word	0x08004f81
 8004f74:	08004f87 	.word	0x08004f87
 8004f78:	08004f81 	.word	0x08004f81
 8004f7c:	08004f99 	.word	0x08004f99
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	73fb      	strb	r3, [r7, #15]
      break;
 8004f84:	e030      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d025      	beq.n	8004fde <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f96:	e022      	b.n	8004fde <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004fa0:	d11f      	bne.n	8004fe2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004fa6:	e01c      	b.n	8004fe2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b02      	cmp	r3, #2
 8004fac:	d903      	bls.n	8004fb6 <DMA_CheckFifoParam+0xb6>
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	2b03      	cmp	r3, #3
 8004fb2:	d003      	beq.n	8004fbc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004fb4:	e018      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	73fb      	strb	r3, [r7, #15]
      break;
 8004fba:	e015      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00e      	beq.n	8004fe6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	73fb      	strb	r3, [r7, #15]
      break;
 8004fcc:	e00b      	b.n	8004fe6 <DMA_CheckFifoParam+0xe6>
      break;
 8004fce:	bf00      	nop
 8004fd0:	e00a      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd2:	bf00      	nop
 8004fd4:	e008      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fd6:	bf00      	nop
 8004fd8:	e006      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fda:	bf00      	nop
 8004fdc:	e004      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fde:	bf00      	nop
 8004fe0:	e002      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;   
 8004fe2:	bf00      	nop
 8004fe4:	e000      	b.n	8004fe8 <DMA_CheckFifoParam+0xe8>
      break;
 8004fe6:	bf00      	nop
    }
  } 
  
  return status; 
 8004fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3714      	adds	r7, #20
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop

08004ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b089      	sub	sp, #36	; 0x24
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005006:	2300      	movs	r3, #0
 8005008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800500a:	2300      	movs	r3, #0
 800500c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800500e:	2300      	movs	r3, #0
 8005010:	61fb      	str	r3, [r7, #28]
 8005012:	e177      	b.n	8005304 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005014:	2201      	movs	r2, #1
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	fa02 f303 	lsl.w	r3, r2, r3
 800501c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4013      	ands	r3, r2
 8005026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	429a      	cmp	r2, r3
 800502e:	f040 8166 	bne.w	80052fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b01      	cmp	r3, #1
 8005038:	d00b      	beq.n	8005052 <HAL_GPIO_Init+0x5a>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d007      	beq.n	8005052 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005046:	2b11      	cmp	r3, #17
 8005048:	d003      	beq.n	8005052 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	2b12      	cmp	r3, #18
 8005050:	d130      	bne.n	80050b4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	005b      	lsls	r3, r3, #1
 800505c:	2203      	movs	r2, #3
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	43db      	mvns	r3, r3
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	4013      	ands	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	68da      	ldr	r2, [r3, #12]
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	fa02 f303 	lsl.w	r3, r2, r3
 8005076:	69ba      	ldr	r2, [r7, #24]
 8005078:	4313      	orrs	r3, r2
 800507a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	69ba      	ldr	r2, [r7, #24]
 8005080:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005088:	2201      	movs	r2, #1
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	fa02 f303 	lsl.w	r3, r2, r3
 8005090:	43db      	mvns	r3, r3
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4013      	ands	r3, r2
 8005096:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	091b      	lsrs	r3, r3, #4
 800509e:	f003 0201 	and.w	r2, r3, #1
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	fa02 f303 	lsl.w	r3, r2, r3
 80050a8:	69ba      	ldr	r2, [r7, #24]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	005b      	lsls	r3, r3, #1
 80050be:	2203      	movs	r2, #3
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4013      	ands	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	4313      	orrs	r3, r2
 80050dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69ba      	ldr	r2, [r7, #24]
 80050e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b02      	cmp	r3, #2
 80050ea:	d003      	beq.n	80050f4 <HAL_GPIO_Init+0xfc>
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	2b12      	cmp	r3, #18
 80050f2:	d123      	bne.n	800513c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050f4:	69fb      	ldr	r3, [r7, #28]
 80050f6:	08da      	lsrs	r2, r3, #3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3208      	adds	r2, #8
 80050fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	220f      	movs	r2, #15
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	43db      	mvns	r3, r3
 8005112:	69ba      	ldr	r2, [r7, #24]
 8005114:	4013      	ands	r3, r2
 8005116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	691a      	ldr	r2, [r3, #16]
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	009b      	lsls	r3, r3, #2
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	4313      	orrs	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	08da      	lsrs	r2, r3, #3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3208      	adds	r2, #8
 8005136:	69b9      	ldr	r1, [r7, #24]
 8005138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	2203      	movs	r2, #3
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	43db      	mvns	r3, r3
 800514e:	69ba      	ldr	r2, [r7, #24]
 8005150:	4013      	ands	r3, r2
 8005152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f003 0203 	and.w	r2, r3, #3
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	005b      	lsls	r3, r3, #1
 8005160:	fa02 f303 	lsl.w	r3, r2, r3
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	4313      	orrs	r3, r2
 8005168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	f000 80c0 	beq.w	80052fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]
 8005182:	4b66      	ldr	r3, [pc, #408]	; (800531c <HAL_GPIO_Init+0x324>)
 8005184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005186:	4a65      	ldr	r2, [pc, #404]	; (800531c <HAL_GPIO_Init+0x324>)
 8005188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800518c:	6453      	str	r3, [r2, #68]	; 0x44
 800518e:	4b63      	ldr	r3, [pc, #396]	; (800531c <HAL_GPIO_Init+0x324>)
 8005190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800519a:	4a61      	ldr	r2, [pc, #388]	; (8005320 <HAL_GPIO_Init+0x328>)
 800519c:	69fb      	ldr	r3, [r7, #28]
 800519e:	089b      	lsrs	r3, r3, #2
 80051a0:	3302      	adds	r3, #2
 80051a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	f003 0303 	and.w	r3, r3, #3
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	220f      	movs	r2, #15
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	43db      	mvns	r3, r3
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	4013      	ands	r3, r2
 80051bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a58      	ldr	r2, [pc, #352]	; (8005324 <HAL_GPIO_Init+0x32c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d037      	beq.n	8005236 <HAL_GPIO_Init+0x23e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a57      	ldr	r2, [pc, #348]	; (8005328 <HAL_GPIO_Init+0x330>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d031      	beq.n	8005232 <HAL_GPIO_Init+0x23a>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a56      	ldr	r2, [pc, #344]	; (800532c <HAL_GPIO_Init+0x334>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02b      	beq.n	800522e <HAL_GPIO_Init+0x236>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a55      	ldr	r2, [pc, #340]	; (8005330 <HAL_GPIO_Init+0x338>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d025      	beq.n	800522a <HAL_GPIO_Init+0x232>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a54      	ldr	r2, [pc, #336]	; (8005334 <HAL_GPIO_Init+0x33c>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d01f      	beq.n	8005226 <HAL_GPIO_Init+0x22e>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a53      	ldr	r2, [pc, #332]	; (8005338 <HAL_GPIO_Init+0x340>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d019      	beq.n	8005222 <HAL_GPIO_Init+0x22a>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a52      	ldr	r2, [pc, #328]	; (800533c <HAL_GPIO_Init+0x344>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <HAL_GPIO_Init+0x226>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a51      	ldr	r2, [pc, #324]	; (8005340 <HAL_GPIO_Init+0x348>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00d      	beq.n	800521a <HAL_GPIO_Init+0x222>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a50      	ldr	r2, [pc, #320]	; (8005344 <HAL_GPIO_Init+0x34c>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <HAL_GPIO_Init+0x21e>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a4f      	ldr	r2, [pc, #316]	; (8005348 <HAL_GPIO_Init+0x350>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_GPIO_Init+0x21a>
 800520e:	2309      	movs	r3, #9
 8005210:	e012      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005212:	230a      	movs	r3, #10
 8005214:	e010      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005216:	2308      	movs	r3, #8
 8005218:	e00e      	b.n	8005238 <HAL_GPIO_Init+0x240>
 800521a:	2307      	movs	r3, #7
 800521c:	e00c      	b.n	8005238 <HAL_GPIO_Init+0x240>
 800521e:	2306      	movs	r3, #6
 8005220:	e00a      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005222:	2305      	movs	r3, #5
 8005224:	e008      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005226:	2304      	movs	r3, #4
 8005228:	e006      	b.n	8005238 <HAL_GPIO_Init+0x240>
 800522a:	2303      	movs	r3, #3
 800522c:	e004      	b.n	8005238 <HAL_GPIO_Init+0x240>
 800522e:	2302      	movs	r3, #2
 8005230:	e002      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <HAL_GPIO_Init+0x240>
 8005236:	2300      	movs	r3, #0
 8005238:	69fa      	ldr	r2, [r7, #28]
 800523a:	f002 0203 	and.w	r2, r2, #3
 800523e:	0092      	lsls	r2, r2, #2
 8005240:	4093      	lsls	r3, r2
 8005242:	69ba      	ldr	r2, [r7, #24]
 8005244:	4313      	orrs	r3, r2
 8005246:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005248:	4935      	ldr	r1, [pc, #212]	; (8005320 <HAL_GPIO_Init+0x328>)
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	089b      	lsrs	r3, r3, #2
 800524e:	3302      	adds	r3, #2
 8005250:	69ba      	ldr	r2, [r7, #24]
 8005252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005256:	4b3d      	ldr	r3, [pc, #244]	; (800534c <HAL_GPIO_Init+0x354>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	43db      	mvns	r3, r3
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	4013      	ands	r3, r2
 8005264:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d003      	beq.n	800527a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005272:	69ba      	ldr	r2, [r7, #24]
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800527a:	4a34      	ldr	r2, [pc, #208]	; (800534c <HAL_GPIO_Init+0x354>)
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005280:	4b32      	ldr	r3, [pc, #200]	; (800534c <HAL_GPIO_Init+0x354>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	43db      	mvns	r3, r3
 800528a:	69ba      	ldr	r2, [r7, #24]
 800528c:	4013      	ands	r3, r2
 800528e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d003      	beq.n	80052a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	4313      	orrs	r3, r2
 80052a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80052a4:	4a29      	ldr	r2, [pc, #164]	; (800534c <HAL_GPIO_Init+0x354>)
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80052aa:	4b28      	ldr	r3, [pc, #160]	; (800534c <HAL_GPIO_Init+0x354>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	43db      	mvns	r3, r3
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	4013      	ands	r3, r2
 80052b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d003      	beq.n	80052ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80052c6:	69ba      	ldr	r2, [r7, #24]
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052ce:	4a1f      	ldr	r2, [pc, #124]	; (800534c <HAL_GPIO_Init+0x354>)
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052d4:	4b1d      	ldr	r3, [pc, #116]	; (800534c <HAL_GPIO_Init+0x354>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	43db      	mvns	r3, r3
 80052de:	69ba      	ldr	r2, [r7, #24]
 80052e0:	4013      	ands	r3, r2
 80052e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80052f0:	69ba      	ldr	r2, [r7, #24]
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052f8:	4a14      	ldr	r2, [pc, #80]	; (800534c <HAL_GPIO_Init+0x354>)
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	3301      	adds	r3, #1
 8005302:	61fb      	str	r3, [r7, #28]
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	2b0f      	cmp	r3, #15
 8005308:	f67f ae84 	bls.w	8005014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	3724      	adds	r7, #36	; 0x24
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop
 800531c:	40023800 	.word	0x40023800
 8005320:	40013800 	.word	0x40013800
 8005324:	40020000 	.word	0x40020000
 8005328:	40020400 	.word	0x40020400
 800532c:	40020800 	.word	0x40020800
 8005330:	40020c00 	.word	0x40020c00
 8005334:	40021000 	.word	0x40021000
 8005338:	40021400 	.word	0x40021400
 800533c:	40021800 	.word	0x40021800
 8005340:	40021c00 	.word	0x40021c00
 8005344:	40022000 	.word	0x40022000
 8005348:	40022400 	.word	0x40022400
 800534c:	40013c00 	.word	0x40013c00

08005350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	807b      	strh	r3, [r7, #2]
 800535c:	4613      	mov	r3, r2
 800535e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005360:	787b      	ldrb	r3, [r7, #1]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d003      	beq.n	800536e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005366:	887a      	ldrh	r2, [r7, #2]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800536c:	e003      	b.n	8005376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800536e:	887b      	ldrh	r3, [r7, #2]
 8005370:	041a      	lsls	r2, r3, #16
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	619a      	str	r2, [r3, #24]
}
 8005376:	bf00      	nop
 8005378:	370c      	adds	r7, #12
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800538e:	4b08      	ldr	r3, [pc, #32]	; (80053b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005390:	695a      	ldr	r2, [r3, #20]
 8005392:	88fb      	ldrh	r3, [r7, #6]
 8005394:	4013      	ands	r3, r2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d006      	beq.n	80053a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800539a:	4a05      	ldr	r2, [pc, #20]	; (80053b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800539c:	88fb      	ldrh	r3, [r7, #6]
 800539e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80053a0:	88fb      	ldrh	r3, [r7, #6]
 80053a2:	4618      	mov	r0, r3
 80053a4:	f000 f806 	bl	80053b4 <HAL_GPIO_EXTI_Callback>
  }
}
 80053a8:	bf00      	nop
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	40013c00 	.word	0x40013c00

080053b4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	4603      	mov	r3, r0
 80053bc:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80053be:	bf00      	nop
 80053c0:	370c      	adds	r7, #12
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
	...

080053cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e25b      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0301 	and.w	r3, r3, #1
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d075      	beq.n	80054d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ea:	4ba3      	ldr	r3, [pc, #652]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f003 030c 	and.w	r3, r3, #12
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d00c      	beq.n	8005410 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053f6:	4ba0      	ldr	r3, [pc, #640]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80053f8:	689b      	ldr	r3, [r3, #8]
 80053fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053fe:	2b08      	cmp	r3, #8
 8005400:	d112      	bne.n	8005428 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005402:	4b9d      	ldr	r3, [pc, #628]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800540a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800540e:	d10b      	bne.n	8005428 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005410:	4b99      	ldr	r3, [pc, #612]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d05b      	beq.n	80054d4 <HAL_RCC_OscConfig+0x108>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d157      	bne.n	80054d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e236      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005430:	d106      	bne.n	8005440 <HAL_RCC_OscConfig+0x74>
 8005432:	4b91      	ldr	r3, [pc, #580]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a90      	ldr	r2, [pc, #576]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	e01d      	b.n	800547c <HAL_RCC_OscConfig+0xb0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005448:	d10c      	bne.n	8005464 <HAL_RCC_OscConfig+0x98>
 800544a:	4b8b      	ldr	r3, [pc, #556]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a8a      	ldr	r2, [pc, #552]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005450:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005454:	6013      	str	r3, [r2, #0]
 8005456:	4b88      	ldr	r3, [pc, #544]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a87      	ldr	r2, [pc, #540]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800545c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005460:	6013      	str	r3, [r2, #0]
 8005462:	e00b      	b.n	800547c <HAL_RCC_OscConfig+0xb0>
 8005464:	4b84      	ldr	r3, [pc, #528]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a83      	ldr	r2, [pc, #524]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800546a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	4b81      	ldr	r3, [pc, #516]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a80      	ldr	r2, [pc, #512]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005476:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800547a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d013      	beq.n	80054ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005484:	f7fe fa8a 	bl	800399c <HAL_GetTick>
 8005488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548a:	e008      	b.n	800549e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800548c:	f7fe fa86 	bl	800399c <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	2b64      	cmp	r3, #100	; 0x64
 8005498:	d901      	bls.n	800549e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800549a:	2303      	movs	r3, #3
 800549c:	e1fb      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800549e:	4b76      	ldr	r3, [pc, #472]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d0f0      	beq.n	800548c <HAL_RCC_OscConfig+0xc0>
 80054aa:	e014      	b.n	80054d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ac:	f7fe fa76 	bl	800399c <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80054b4:	f7fe fa72 	bl	800399c <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b64      	cmp	r3, #100	; 0x64
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e1e7      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054c6:	4b6c      	ldr	r3, [pc, #432]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1f0      	bne.n	80054b4 <HAL_RCC_OscConfig+0xe8>
 80054d2:	e000      	b.n	80054d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0302 	and.w	r3, r3, #2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d063      	beq.n	80055aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054e2:	4b65      	ldr	r3, [pc, #404]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80054e4:	689b      	ldr	r3, [r3, #8]
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00b      	beq.n	8005506 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ee:	4b62      	ldr	r3, [pc, #392]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054f6:	2b08      	cmp	r3, #8
 80054f8:	d11c      	bne.n	8005534 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054fa:	4b5f      	ldr	r3, [pc, #380]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d116      	bne.n	8005534 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005506:	4b5c      	ldr	r3, [pc, #368]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_RCC_OscConfig+0x152>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d001      	beq.n	800551e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e1bb      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800551e:	4b56      	ldr	r3, [pc, #344]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	00db      	lsls	r3, r3, #3
 800552c:	4952      	ldr	r1, [pc, #328]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800552e:	4313      	orrs	r3, r2
 8005530:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005532:	e03a      	b.n	80055aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d020      	beq.n	800557e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800553c:	4b4f      	ldr	r3, [pc, #316]	; (800567c <HAL_RCC_OscConfig+0x2b0>)
 800553e:	2201      	movs	r2, #1
 8005540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005542:	f7fe fa2b 	bl	800399c <HAL_GetTick>
 8005546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005548:	e008      	b.n	800555c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800554a:	f7fe fa27 	bl	800399c <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d901      	bls.n	800555c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e19c      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800555c:	4b46      	ldr	r3, [pc, #280]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d0f0      	beq.n	800554a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005568:	4b43      	ldr	r3, [pc, #268]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	691b      	ldr	r3, [r3, #16]
 8005574:	00db      	lsls	r3, r3, #3
 8005576:	4940      	ldr	r1, [pc, #256]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005578:	4313      	orrs	r3, r2
 800557a:	600b      	str	r3, [r1, #0]
 800557c:	e015      	b.n	80055aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800557e:	4b3f      	ldr	r3, [pc, #252]	; (800567c <HAL_RCC_OscConfig+0x2b0>)
 8005580:	2200      	movs	r2, #0
 8005582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005584:	f7fe fa0a 	bl	800399c <HAL_GetTick>
 8005588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800558c:	f7fe fa06 	bl	800399c <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e17b      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800559e:	4b36      	ldr	r3, [pc, #216]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 0302 	and.w	r3, r3, #2
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d1f0      	bne.n	800558c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d030      	beq.n	8005618 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	695b      	ldr	r3, [r3, #20]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d016      	beq.n	80055ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055be:	4b30      	ldr	r3, [pc, #192]	; (8005680 <HAL_RCC_OscConfig+0x2b4>)
 80055c0:	2201      	movs	r2, #1
 80055c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c4:	f7fe f9ea 	bl	800399c <HAL_GetTick>
 80055c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ca:	e008      	b.n	80055de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055cc:	f7fe f9e6 	bl	800399c <HAL_GetTick>
 80055d0:	4602      	mov	r2, r0
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	1ad3      	subs	r3, r2, r3
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d901      	bls.n	80055de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e15b      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055de:	4b26      	ldr	r3, [pc, #152]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 80055e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d0f0      	beq.n	80055cc <HAL_RCC_OscConfig+0x200>
 80055ea:	e015      	b.n	8005618 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055ec:	4b24      	ldr	r3, [pc, #144]	; (8005680 <HAL_RCC_OscConfig+0x2b4>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055f2:	f7fe f9d3 	bl	800399c <HAL_GetTick>
 80055f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055fa:	f7fe f9cf 	bl	800399c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b02      	cmp	r3, #2
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e144      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800560c:	4b1a      	ldr	r3, [pc, #104]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800560e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005610:	f003 0302 	and.w	r3, r3, #2
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1f0      	bne.n	80055fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 0304 	and.w	r3, r3, #4
 8005620:	2b00      	cmp	r3, #0
 8005622:	f000 80a0 	beq.w	8005766 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005626:	2300      	movs	r3, #0
 8005628:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800562a:	4b13      	ldr	r3, [pc, #76]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10f      	bne.n	8005656 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005636:	2300      	movs	r3, #0
 8005638:	60bb      	str	r3, [r7, #8]
 800563a:	4b0f      	ldr	r3, [pc, #60]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 800563c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563e:	4a0e      	ldr	r2, [pc, #56]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005644:	6413      	str	r3, [r2, #64]	; 0x40
 8005646:	4b0c      	ldr	r3, [pc, #48]	; (8005678 <HAL_RCC_OscConfig+0x2ac>)
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800564e:	60bb      	str	r3, [r7, #8]
 8005650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005652:	2301      	movs	r3, #1
 8005654:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005656:	4b0b      	ldr	r3, [pc, #44]	; (8005684 <HAL_RCC_OscConfig+0x2b8>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800565e:	2b00      	cmp	r3, #0
 8005660:	d121      	bne.n	80056a6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005662:	4b08      	ldr	r3, [pc, #32]	; (8005684 <HAL_RCC_OscConfig+0x2b8>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a07      	ldr	r2, [pc, #28]	; (8005684 <HAL_RCC_OscConfig+0x2b8>)
 8005668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800566c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800566e:	f7fe f995 	bl	800399c <HAL_GetTick>
 8005672:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005674:	e011      	b.n	800569a <HAL_RCC_OscConfig+0x2ce>
 8005676:	bf00      	nop
 8005678:	40023800 	.word	0x40023800
 800567c:	42470000 	.word	0x42470000
 8005680:	42470e80 	.word	0x42470e80
 8005684:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005688:	f7fe f988 	bl	800399c <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	2b02      	cmp	r3, #2
 8005694:	d901      	bls.n	800569a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e0fd      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800569a:	4b81      	ldr	r3, [pc, #516]	; (80058a0 <HAL_RCC_OscConfig+0x4d4>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0f0      	beq.n	8005688 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d106      	bne.n	80056bc <HAL_RCC_OscConfig+0x2f0>
 80056ae:	4b7d      	ldr	r3, [pc, #500]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b2:	4a7c      	ldr	r2, [pc, #496]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	6713      	str	r3, [r2, #112]	; 0x70
 80056ba:	e01c      	b.n	80056f6 <HAL_RCC_OscConfig+0x32a>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b05      	cmp	r3, #5
 80056c2:	d10c      	bne.n	80056de <HAL_RCC_OscConfig+0x312>
 80056c4:	4b77      	ldr	r3, [pc, #476]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c8:	4a76      	ldr	r2, [pc, #472]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056ca:	f043 0304 	orr.w	r3, r3, #4
 80056ce:	6713      	str	r3, [r2, #112]	; 0x70
 80056d0:	4b74      	ldr	r3, [pc, #464]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056d4:	4a73      	ldr	r2, [pc, #460]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056d6:	f043 0301 	orr.w	r3, r3, #1
 80056da:	6713      	str	r3, [r2, #112]	; 0x70
 80056dc:	e00b      	b.n	80056f6 <HAL_RCC_OscConfig+0x32a>
 80056de:	4b71      	ldr	r3, [pc, #452]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e2:	4a70      	ldr	r2, [pc, #448]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056e4:	f023 0301 	bic.w	r3, r3, #1
 80056e8:	6713      	str	r3, [r2, #112]	; 0x70
 80056ea:	4b6e      	ldr	r3, [pc, #440]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ee:	4a6d      	ldr	r2, [pc, #436]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80056f0:	f023 0304 	bic.w	r3, r3, #4
 80056f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d015      	beq.n	800572a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056fe:	f7fe f94d 	bl	800399c <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005704:	e00a      	b.n	800571c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005706:	f7fe f949 	bl	800399c <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	f241 3288 	movw	r2, #5000	; 0x1388
 8005714:	4293      	cmp	r3, r2
 8005716:	d901      	bls.n	800571c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e0bc      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571c:	4b61      	ldr	r3, [pc, #388]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 800571e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d0ee      	beq.n	8005706 <HAL_RCC_OscConfig+0x33a>
 8005728:	e014      	b.n	8005754 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800572a:	f7fe f937 	bl	800399c <HAL_GetTick>
 800572e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005730:	e00a      	b.n	8005748 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005732:	f7fe f933 	bl	800399c <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005740:	4293      	cmp	r3, r2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e0a6      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005748:	4b56      	ldr	r3, [pc, #344]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 800574a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1ee      	bne.n	8005732 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005754:	7dfb      	ldrb	r3, [r7, #23]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d105      	bne.n	8005766 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800575a:	4b52      	ldr	r3, [pc, #328]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 800575c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575e:	4a51      	ldr	r2, [pc, #324]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 8005760:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005764:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	2b00      	cmp	r3, #0
 800576c:	f000 8092 	beq.w	8005894 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005770:	4b4c      	ldr	r3, [pc, #304]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f003 030c 	and.w	r3, r3, #12
 8005778:	2b08      	cmp	r3, #8
 800577a:	d05c      	beq.n	8005836 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	2b02      	cmp	r3, #2
 8005782:	d141      	bne.n	8005808 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005784:	4b48      	ldr	r3, [pc, #288]	; (80058a8 <HAL_RCC_OscConfig+0x4dc>)
 8005786:	2200      	movs	r2, #0
 8005788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800578a:	f7fe f907 	bl	800399c <HAL_GetTick>
 800578e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005790:	e008      	b.n	80057a4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005792:	f7fe f903 	bl	800399c <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e078      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057a4:	4b3f      	ldr	r3, [pc, #252]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1f0      	bne.n	8005792 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	69da      	ldr	r2, [r3, #28]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	431a      	orrs	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057be:	019b      	lsls	r3, r3, #6
 80057c0:	431a      	orrs	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	085b      	lsrs	r3, r3, #1
 80057c8:	3b01      	subs	r3, #1
 80057ca:	041b      	lsls	r3, r3, #16
 80057cc:	431a      	orrs	r2, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d2:	061b      	lsls	r3, r3, #24
 80057d4:	4933      	ldr	r1, [pc, #204]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80057d6:	4313      	orrs	r3, r2
 80057d8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057da:	4b33      	ldr	r3, [pc, #204]	; (80058a8 <HAL_RCC_OscConfig+0x4dc>)
 80057dc:	2201      	movs	r2, #1
 80057de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e0:	f7fe f8dc 	bl	800399c <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057e6:	e008      	b.n	80057fa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057e8:	f7fe f8d8 	bl	800399c <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b02      	cmp	r3, #2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e04d      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057fa:	4b2a      	ldr	r3, [pc, #168]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0f0      	beq.n	80057e8 <HAL_RCC_OscConfig+0x41c>
 8005806:	e045      	b.n	8005894 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005808:	4b27      	ldr	r3, [pc, #156]	; (80058a8 <HAL_RCC_OscConfig+0x4dc>)
 800580a:	2200      	movs	r2, #0
 800580c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800580e:	f7fe f8c5 	bl	800399c <HAL_GetTick>
 8005812:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005814:	e008      	b.n	8005828 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005816:	f7fe f8c1 	bl	800399c <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	2b02      	cmp	r3, #2
 8005822:	d901      	bls.n	8005828 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005824:	2303      	movs	r3, #3
 8005826:	e036      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005828:	4b1e      	ldr	r3, [pc, #120]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1f0      	bne.n	8005816 <HAL_RCC_OscConfig+0x44a>
 8005834:	e02e      	b.n	8005894 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d101      	bne.n	8005842 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e029      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005842:	4b18      	ldr	r3, [pc, #96]	; (80058a4 <HAL_RCC_OscConfig+0x4d8>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	69db      	ldr	r3, [r3, #28]
 8005852:	429a      	cmp	r2, r3
 8005854:	d11c      	bne.n	8005890 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005860:	429a      	cmp	r2, r3
 8005862:	d115      	bne.n	8005890 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005864:	68fa      	ldr	r2, [r7, #12]
 8005866:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800586a:	4013      	ands	r3, r2
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005870:	4293      	cmp	r3, r2
 8005872:	d10d      	bne.n	8005890 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800587e:	429a      	cmp	r2, r3
 8005880:	d106      	bne.n	8005890 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800588c:	429a      	cmp	r2, r3
 800588e:	d001      	beq.n	8005894 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e000      	b.n	8005896 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3718      	adds	r7, #24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	40007000 	.word	0x40007000
 80058a4:	40023800 	.word	0x40023800
 80058a8:	42470060 	.word	0x42470060

080058ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e0cc      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058c0:	4b68      	ldr	r3, [pc, #416]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 030f 	and.w	r3, r3, #15
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d90c      	bls.n	80058e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ce:	4b65      	ldr	r3, [pc, #404]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80058d0:	683a      	ldr	r2, [r7, #0]
 80058d2:	b2d2      	uxtb	r2, r2
 80058d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058d6:	4b63      	ldr	r3, [pc, #396]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 030f 	and.w	r3, r3, #15
 80058de:	683a      	ldr	r2, [r7, #0]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	d001      	beq.n	80058e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e0b8      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d020      	beq.n	8005936 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f003 0304 	and.w	r3, r3, #4
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005900:	4b59      	ldr	r3, [pc, #356]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	4a58      	ldr	r2, [pc, #352]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005906:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800590a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0308 	and.w	r3, r3, #8
 8005914:	2b00      	cmp	r3, #0
 8005916:	d005      	beq.n	8005924 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005918:	4b53      	ldr	r3, [pc, #332]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	4a52      	ldr	r2, [pc, #328]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800591e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005922:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005924:	4b50      	ldr	r3, [pc, #320]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	494d      	ldr	r1, [pc, #308]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005932:	4313      	orrs	r3, r2
 8005934:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d044      	beq.n	80059cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d107      	bne.n	800595a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800594a:	4b47      	ldr	r3, [pc, #284]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005952:	2b00      	cmp	r3, #0
 8005954:	d119      	bne.n	800598a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e07f      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2b02      	cmp	r3, #2
 8005960:	d003      	beq.n	800596a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005966:	2b03      	cmp	r3, #3
 8005968:	d107      	bne.n	800597a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800596a:	4b3f      	ldr	r3, [pc, #252]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d109      	bne.n	800598a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e06f      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800597a:	4b3b      	ldr	r3, [pc, #236]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d101      	bne.n	800598a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	e067      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800598a:	4b37      	ldr	r3, [pc, #220]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	f023 0203 	bic.w	r2, r3, #3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	4934      	ldr	r1, [pc, #208]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005998:	4313      	orrs	r3, r2
 800599a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800599c:	f7fd fffe 	bl	800399c <HAL_GetTick>
 80059a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059a2:	e00a      	b.n	80059ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a4:	f7fd fffa 	bl	800399c <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e04f      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ba:	4b2b      	ldr	r3, [pc, #172]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 020c 	and.w	r2, r3, #12
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d1eb      	bne.n	80059a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059cc:	4b25      	ldr	r3, [pc, #148]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d20c      	bcs.n	80059f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059da:	4b22      	ldr	r3, [pc, #136]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80059dc:	683a      	ldr	r2, [r7, #0]
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059e2:	4b20      	ldr	r3, [pc, #128]	; (8005a64 <HAL_RCC_ClockConfig+0x1b8>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d001      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e032      	b.n	8005a5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0304 	and.w	r3, r3, #4
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d008      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a00:	4b19      	ldr	r3, [pc, #100]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	4916      	ldr	r1, [pc, #88]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0308 	and.w	r3, r3, #8
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d009      	beq.n	8005a32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a1e:	4b12      	ldr	r3, [pc, #72]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	490e      	ldr	r1, [pc, #56]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a32:	f000 f821 	bl	8005a78 <HAL_RCC_GetSysClockFreq>
 8005a36:	4602      	mov	r2, r0
 8005a38:	4b0b      	ldr	r3, [pc, #44]	; (8005a68 <HAL_RCC_ClockConfig+0x1bc>)
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	091b      	lsrs	r3, r3, #4
 8005a3e:	f003 030f 	and.w	r3, r3, #15
 8005a42:	490a      	ldr	r1, [pc, #40]	; (8005a6c <HAL_RCC_ClockConfig+0x1c0>)
 8005a44:	5ccb      	ldrb	r3, [r1, r3]
 8005a46:	fa22 f303 	lsr.w	r3, r2, r3
 8005a4a:	4a09      	ldr	r2, [pc, #36]	; (8005a70 <HAL_RCC_ClockConfig+0x1c4>)
 8005a4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a4e:	4b09      	ldr	r3, [pc, #36]	; (8005a74 <HAL_RCC_ClockConfig+0x1c8>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fc f824 	bl	8001aa0 <HAL_InitTick>

  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3710      	adds	r7, #16
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
 8005a62:	bf00      	nop
 8005a64:	40023c00 	.word	0x40023c00
 8005a68:	40023800 	.word	0x40023800
 8005a6c:	0800b498 	.word	0x0800b498
 8005a70:	20000000 	.word	0x20000000
 8005a74:	20000010 	.word	0x20000010

08005a78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a78:	b5b0      	push	{r4, r5, r7, lr}
 8005a7a:	b084      	sub	sp, #16
 8005a7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a7e:	2100      	movs	r1, #0
 8005a80:	6079      	str	r1, [r7, #4]
 8005a82:	2100      	movs	r1, #0
 8005a84:	60f9      	str	r1, [r7, #12]
 8005a86:	2100      	movs	r1, #0
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005a8a:	2100      	movs	r1, #0
 8005a8c:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a8e:	4952      	ldr	r1, [pc, #328]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005a90:	6889      	ldr	r1, [r1, #8]
 8005a92:	f001 010c 	and.w	r1, r1, #12
 8005a96:	2908      	cmp	r1, #8
 8005a98:	d00d      	beq.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x3e>
 8005a9a:	2908      	cmp	r1, #8
 8005a9c:	f200 8094 	bhi.w	8005bc8 <HAL_RCC_GetSysClockFreq+0x150>
 8005aa0:	2900      	cmp	r1, #0
 8005aa2:	d002      	beq.n	8005aaa <HAL_RCC_GetSysClockFreq+0x32>
 8005aa4:	2904      	cmp	r1, #4
 8005aa6:	d003      	beq.n	8005ab0 <HAL_RCC_GetSysClockFreq+0x38>
 8005aa8:	e08e      	b.n	8005bc8 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005aaa:	4b4c      	ldr	r3, [pc, #304]	; (8005bdc <HAL_RCC_GetSysClockFreq+0x164>)
 8005aac:	60bb      	str	r3, [r7, #8]
       break;
 8005aae:	e08e      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ab0:	4b4b      	ldr	r3, [pc, #300]	; (8005be0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ab2:	60bb      	str	r3, [r7, #8]
      break;
 8005ab4:	e08b      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ab6:	4948      	ldr	r1, [pc, #288]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ab8:	6849      	ldr	r1, [r1, #4]
 8005aba:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8005abe:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ac0:	4945      	ldr	r1, [pc, #276]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ac2:	6849      	ldr	r1, [r1, #4]
 8005ac4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8005ac8:	2900      	cmp	r1, #0
 8005aca:	d024      	beq.n	8005b16 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005acc:	4942      	ldr	r1, [pc, #264]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005ace:	6849      	ldr	r1, [r1, #4]
 8005ad0:	0989      	lsrs	r1, r1, #6
 8005ad2:	4608      	mov	r0, r1
 8005ad4:	f04f 0100 	mov.w	r1, #0
 8005ad8:	f240 14ff 	movw	r4, #511	; 0x1ff
 8005adc:	f04f 0500 	mov.w	r5, #0
 8005ae0:	ea00 0204 	and.w	r2, r0, r4
 8005ae4:	ea01 0305 	and.w	r3, r1, r5
 8005ae8:	493d      	ldr	r1, [pc, #244]	; (8005be0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005aea:	fb01 f003 	mul.w	r0, r1, r3
 8005aee:	2100      	movs	r1, #0
 8005af0:	fb01 f102 	mul.w	r1, r1, r2
 8005af4:	1844      	adds	r4, r0, r1
 8005af6:	493a      	ldr	r1, [pc, #232]	; (8005be0 <HAL_RCC_GetSysClockFreq+0x168>)
 8005af8:	fba2 0101 	umull	r0, r1, r2, r1
 8005afc:	1863      	adds	r3, r4, r1
 8005afe:	4619      	mov	r1, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	461a      	mov	r2, r3
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	f7fb f840 	bl	8000b8c <__aeabi_uldivmod>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4613      	mov	r3, r2
 8005b12:	60fb      	str	r3, [r7, #12]
 8005b14:	e04a      	b.n	8005bac <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b16:	4b30      	ldr	r3, [pc, #192]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	099b      	lsrs	r3, r3, #6
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	f04f 0300 	mov.w	r3, #0
 8005b22:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005b26:	f04f 0100 	mov.w	r1, #0
 8005b2a:	ea02 0400 	and.w	r4, r2, r0
 8005b2e:	ea03 0501 	and.w	r5, r3, r1
 8005b32:	4620      	mov	r0, r4
 8005b34:	4629      	mov	r1, r5
 8005b36:	f04f 0200 	mov.w	r2, #0
 8005b3a:	f04f 0300 	mov.w	r3, #0
 8005b3e:	014b      	lsls	r3, r1, #5
 8005b40:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005b44:	0142      	lsls	r2, r0, #5
 8005b46:	4610      	mov	r0, r2
 8005b48:	4619      	mov	r1, r3
 8005b4a:	1b00      	subs	r0, r0, r4
 8005b4c:	eb61 0105 	sbc.w	r1, r1, r5
 8005b50:	f04f 0200 	mov.w	r2, #0
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	018b      	lsls	r3, r1, #6
 8005b5a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005b5e:	0182      	lsls	r2, r0, #6
 8005b60:	1a12      	subs	r2, r2, r0
 8005b62:	eb63 0301 	sbc.w	r3, r3, r1
 8005b66:	f04f 0000 	mov.w	r0, #0
 8005b6a:	f04f 0100 	mov.w	r1, #0
 8005b6e:	00d9      	lsls	r1, r3, #3
 8005b70:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b74:	00d0      	lsls	r0, r2, #3
 8005b76:	4602      	mov	r2, r0
 8005b78:	460b      	mov	r3, r1
 8005b7a:	1912      	adds	r2, r2, r4
 8005b7c:	eb45 0303 	adc.w	r3, r5, r3
 8005b80:	f04f 0000 	mov.w	r0, #0
 8005b84:	f04f 0100 	mov.w	r1, #0
 8005b88:	0299      	lsls	r1, r3, #10
 8005b8a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005b8e:	0290      	lsls	r0, r2, #10
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4610      	mov	r0, r2
 8005b96:	4619      	mov	r1, r3
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	461a      	mov	r2, r3
 8005b9c:	f04f 0300 	mov.w	r3, #0
 8005ba0:	f7fa fff4 	bl	8000b8c <__aeabi_uldivmod>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	4613      	mov	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005bac:	4b0a      	ldr	r3, [pc, #40]	; (8005bd8 <HAL_RCC_GetSysClockFreq+0x160>)
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	0c1b      	lsrs	r3, r3, #16
 8005bb2:	f003 0303 	and.w	r3, r3, #3
 8005bb6:	3301      	adds	r3, #1
 8005bb8:	005b      	lsls	r3, r3, #1
 8005bba:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bc4:	60bb      	str	r3, [r7, #8]
      break;
 8005bc6:	e002      	b.n	8005bce <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bc8:	4b04      	ldr	r3, [pc, #16]	; (8005bdc <HAL_RCC_GetSysClockFreq+0x164>)
 8005bca:	60bb      	str	r3, [r7, #8]
      break;
 8005bcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bce:	68bb      	ldr	r3, [r7, #8]
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bdb0      	pop	{r4, r5, r7, pc}
 8005bd8:	40023800 	.word	0x40023800
 8005bdc:	00f42400 	.word	0x00f42400
 8005be0:	00b71b00 	.word	0x00b71b00

08005be4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005be8:	4b03      	ldr	r3, [pc, #12]	; (8005bf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bea:	681b      	ldr	r3, [r3, #0]
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	20000000 	.word	0x20000000

08005bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c00:	f7ff fff0 	bl	8005be4 <HAL_RCC_GetHCLKFreq>
 8005c04:	4602      	mov	r2, r0
 8005c06:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	0a9b      	lsrs	r3, r3, #10
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	4903      	ldr	r1, [pc, #12]	; (8005c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c12:	5ccb      	ldrb	r3, [r1, r3]
 8005c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	bd80      	pop	{r7, pc}
 8005c1c:	40023800 	.word	0x40023800
 8005c20:	0800b4a8 	.word	0x0800b4a8

08005c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c28:	f7ff ffdc 	bl	8005be4 <HAL_RCC_GetHCLKFreq>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	4b05      	ldr	r3, [pc, #20]	; (8005c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	0b5b      	lsrs	r3, r3, #13
 8005c34:	f003 0307 	and.w	r3, r3, #7
 8005c38:	4903      	ldr	r1, [pc, #12]	; (8005c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c3a:	5ccb      	ldrb	r3, [r1, r3]
 8005c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	40023800 	.word	0x40023800
 8005c48:	0800b4a8 	.word	0x0800b4a8

08005c4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
 8005c54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	220f      	movs	r2, #15
 8005c5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005c5c:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f003 0203 	and.w	r2, r3, #3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005c68:	4b0f      	ldr	r3, [pc, #60]	; (8005ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005c74:	4b0c      	ldr	r3, [pc, #48]	; (8005ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005c80:	4b09      	ldr	r3, [pc, #36]	; (8005ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	08db      	lsrs	r3, r3, #3
 8005c86:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005c8e:	4b07      	ldr	r3, [pc, #28]	; (8005cac <HAL_RCC_GetClockConfig+0x60>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 020f 	and.w	r2, r3, #15
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	601a      	str	r2, [r3, #0]
}
 8005c9a:	bf00      	nop
 8005c9c:	370c      	adds	r7, #12
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	40023800 	.word	0x40023800
 8005cac:	40023c00 	.word	0x40023c00

08005cb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b082      	sub	sp, #8
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e056      	b.n	8005d70 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d106      	bne.n	8005ce2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7fb fddd 	bl	800189c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cf8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685a      	ldr	r2, [r3, #4]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	431a      	orrs	r2, r3
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	68db      	ldr	r3, [r3, #12]
 8005d08:	431a      	orrs	r2, r3
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	691b      	ldr	r3, [r3, #16]
 8005d0e:	431a      	orrs	r2, r3
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	695b      	ldr	r3, [r3, #20]
 8005d14:	431a      	orrs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	69db      	ldr	r3, [r3, #28]
 8005d24:	431a      	orrs	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a1b      	ldr	r3, [r3, #32]
 8005d2a:	ea42 0103 	orr.w	r1, r2, r3
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	0c1b      	lsrs	r3, r3, #16
 8005d40:	f003 0104 	and.w	r1, r3, #4
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	69da      	ldr	r2, [r3, #28]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d5e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2201      	movs	r2, #1
 8005d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3708      	adds	r7, #8
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b082      	sub	sp, #8
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d101      	bne.n	8005d8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e01d      	b.n	8005dc6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d106      	bne.n	8005da4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f7fc f856 	bl	8001e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	3304      	adds	r3, #4
 8005db4:	4619      	mov	r1, r3
 8005db6:	4610      	mov	r0, r2
 8005db8:	f000 fb50 	bl	800645c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b085      	sub	sp, #20
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68da      	ldr	r2, [r3, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f042 0201 	orr.w	r2, r2, #1
 8005de4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2b06      	cmp	r3, #6
 8005df6:	d007      	beq.n	8005e08 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e08:	2300      	movs	r3, #0
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3714      	adds	r7, #20
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e14:	4770      	bx	lr

08005e16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b082      	sub	sp, #8
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d101      	bne.n	8005e28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e01d      	b.n	8005e64 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d106      	bne.n	8005e42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005e3c:	6878      	ldr	r0, [r7, #4]
 8005e3e:	f7fb ffe5 	bl	8001e0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681a      	ldr	r2, [r3, #0]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	3304      	adds	r3, #4
 8005e52:	4619      	mov	r1, r3
 8005e54:	4610      	mov	r0, r2
 8005e56:	f000 fb01 	bl	800645c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3708      	adds	r7, #8
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	6839      	ldr	r1, [r7, #0]
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 fdd6 	bl	8006a30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a15      	ldr	r2, [pc, #84]	; (8005ee0 <HAL_TIM_PWM_Start+0x74>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d004      	beq.n	8005e98 <HAL_TIM_PWM_Start+0x2c>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a14      	ldr	r2, [pc, #80]	; (8005ee4 <HAL_TIM_PWM_Start+0x78>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d101      	bne.n	8005e9c <HAL_TIM_PWM_Start+0x30>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e000      	b.n	8005e9e <HAL_TIM_PWM_Start+0x32>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005eb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	f003 0307 	and.w	r3, r3, #7
 8005ebc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	2b06      	cmp	r3, #6
 8005ec2:	d007      	beq.n	8005ed4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40010000 	.word	0x40010000
 8005ee4:	40010400 	.word	0x40010400

08005ee8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	f003 0302 	and.w	r3, r3, #2
 8005efa:	2b02      	cmp	r3, #2
 8005efc:	d122      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d11b      	bne.n	8005f44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f06f 0202 	mvn.w	r2, #2
 8005f14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	f003 0303 	and.w	r3, r3, #3
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d003      	beq.n	8005f32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f000 fa78 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 8005f30:	e005      	b.n	8005f3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fa6a 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 fa7b 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	691b      	ldr	r3, [r3, #16]
 8005f4a:	f003 0304 	and.w	r3, r3, #4
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	d122      	bne.n	8005f98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f003 0304 	and.w	r3, r3, #4
 8005f5c:	2b04      	cmp	r3, #4
 8005f5e:	d11b      	bne.n	8005f98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f06f 0204 	mvn.w	r2, #4
 8005f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d003      	beq.n	8005f86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 fa4e 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 8005f84:	e005      	b.n	8005f92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f000 fa40 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f000 fa51 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	f003 0308 	and.w	r3, r3, #8
 8005fa2:	2b08      	cmp	r3, #8
 8005fa4:	d122      	bne.n	8005fec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	f003 0308 	and.w	r3, r3, #8
 8005fb0:	2b08      	cmp	r3, #8
 8005fb2:	d11b      	bne.n	8005fec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f06f 0208 	mvn.w	r2, #8
 8005fbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2204      	movs	r2, #4
 8005fc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	69db      	ldr	r3, [r3, #28]
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa24 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 8005fd8:	e005      	b.n	8005fe6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa16 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 fa27 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	f003 0310 	and.w	r3, r3, #16
 8005ff6:	2b10      	cmp	r3, #16
 8005ff8:	d122      	bne.n	8006040 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f003 0310 	and.w	r3, r3, #16
 8006004:	2b10      	cmp	r3, #16
 8006006:	d11b      	bne.n	8006040 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0210 	mvn.w	r2, #16
 8006010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2208      	movs	r2, #8
 8006016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 f9fa 	bl	8006420 <HAL_TIM_IC_CaptureCallback>
 800602c:	e005      	b.n	800603a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 f9ec 	bl	800640c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 f9fd 	bl	8006434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	2b01      	cmp	r3, #1
 800604c:	d10e      	bne.n	800606c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	2b01      	cmp	r3, #1
 800605a:	d107      	bne.n	800606c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f06f 0201 	mvn.w	r2, #1
 8006064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7fb fbca 	bl	8001800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006076:	2b80      	cmp	r3, #128	; 0x80
 8006078:	d10e      	bne.n	8006098 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006084:	2b80      	cmp	r3, #128	; 0x80
 8006086:	d107      	bne.n	8006098 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fd78 	bl	8006b88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a2:	2b40      	cmp	r3, #64	; 0x40
 80060a4:	d10e      	bne.n	80060c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b0:	2b40      	cmp	r3, #64	; 0x40
 80060b2:	d107      	bne.n	80060c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80060bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f9c2 	bl	8006448 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	f003 0320 	and.w	r3, r3, #32
 80060ce:	2b20      	cmp	r3, #32
 80060d0:	d10e      	bne.n	80060f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68db      	ldr	r3, [r3, #12]
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b20      	cmp	r3, #32
 80060de:	d107      	bne.n	80060f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f06f 0220 	mvn.w	r2, #32
 80060e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fd42 	bl	8006b74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060f0:	bf00      	nop
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800610e:	2302      	movs	r3, #2
 8006110:	e0b4      	b.n	800627c <HAL_TIM_PWM_ConfigChannel+0x184>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2202      	movs	r2, #2
 800611e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b0c      	cmp	r3, #12
 8006126:	f200 809f 	bhi.w	8006268 <HAL_TIM_PWM_ConfigChannel+0x170>
 800612a:	a201      	add	r2, pc, #4	; (adr r2, 8006130 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800612c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006130:	08006165 	.word	0x08006165
 8006134:	08006269 	.word	0x08006269
 8006138:	08006269 	.word	0x08006269
 800613c:	08006269 	.word	0x08006269
 8006140:	080061a5 	.word	0x080061a5
 8006144:	08006269 	.word	0x08006269
 8006148:	08006269 	.word	0x08006269
 800614c:	08006269 	.word	0x08006269
 8006150:	080061e7 	.word	0x080061e7
 8006154:	08006269 	.word	0x08006269
 8006158:	08006269 	.word	0x08006269
 800615c:	08006269 	.word	0x08006269
 8006160:	08006227 	.word	0x08006227
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68b9      	ldr	r1, [r7, #8]
 800616a:	4618      	mov	r0, r3
 800616c:	f000 fa16 	bl	800659c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	699a      	ldr	r2, [r3, #24]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f042 0208 	orr.w	r2, r2, #8
 800617e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	699a      	ldr	r2, [r3, #24]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0204 	bic.w	r2, r2, #4
 800618e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6999      	ldr	r1, [r3, #24]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	691a      	ldr	r2, [r3, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	430a      	orrs	r2, r1
 80061a0:	619a      	str	r2, [r3, #24]
      break;
 80061a2:	e062      	b.n	800626a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68b9      	ldr	r1, [r7, #8]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f000 fa66 	bl	800667c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	699a      	ldr	r2, [r3, #24]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	699a      	ldr	r2, [r3, #24]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	6999      	ldr	r1, [r3, #24]
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	021a      	lsls	r2, r3, #8
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	430a      	orrs	r2, r1
 80061e2:	619a      	str	r2, [r3, #24]
      break;
 80061e4:	e041      	b.n	800626a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	68b9      	ldr	r1, [r7, #8]
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fabb 	bl	8006768 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	69da      	ldr	r2, [r3, #28]
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f042 0208 	orr.w	r2, r2, #8
 8006200:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	69da      	ldr	r2, [r3, #28]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f022 0204 	bic.w	r2, r2, #4
 8006210:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	69d9      	ldr	r1, [r3, #28]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	691a      	ldr	r2, [r3, #16]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	430a      	orrs	r2, r1
 8006222:	61da      	str	r2, [r3, #28]
      break;
 8006224:	e021      	b.n	800626a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	4618      	mov	r0, r3
 800622e:	f000 fb0f 	bl	8006850 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	69da      	ldr	r2, [r3, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	69d9      	ldr	r1, [r3, #28]
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	021a      	lsls	r2, r3, #8
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	61da      	str	r2, [r3, #28]
      break;
 8006266:	e000      	b.n	800626a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8006268:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800627a:	2300      	movs	r3, #0
}
 800627c:	4618      	mov	r0, r3
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
 800628c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006294:	2b01      	cmp	r3, #1
 8006296:	d101      	bne.n	800629c <HAL_TIM_ConfigClockSource+0x18>
 8006298:	2302      	movs	r3, #2
 800629a:	e0b3      	b.n	8006404 <HAL_TIM_ConfigClockSource+0x180>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2202      	movs	r2, #2
 80062a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689b      	ldr	r3, [r3, #8]
 80062b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80062ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062c2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062d4:	d03e      	beq.n	8006354 <HAL_TIM_ConfigClockSource+0xd0>
 80062d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062da:	f200 8087 	bhi.w	80063ec <HAL_TIM_ConfigClockSource+0x168>
 80062de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062e2:	f000 8085 	beq.w	80063f0 <HAL_TIM_ConfigClockSource+0x16c>
 80062e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062ea:	d87f      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 80062ec:	2b70      	cmp	r3, #112	; 0x70
 80062ee:	d01a      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0xa2>
 80062f0:	2b70      	cmp	r3, #112	; 0x70
 80062f2:	d87b      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 80062f4:	2b60      	cmp	r3, #96	; 0x60
 80062f6:	d050      	beq.n	800639a <HAL_TIM_ConfigClockSource+0x116>
 80062f8:	2b60      	cmp	r3, #96	; 0x60
 80062fa:	d877      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 80062fc:	2b50      	cmp	r3, #80	; 0x50
 80062fe:	d03c      	beq.n	800637a <HAL_TIM_ConfigClockSource+0xf6>
 8006300:	2b50      	cmp	r3, #80	; 0x50
 8006302:	d873      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 8006304:	2b40      	cmp	r3, #64	; 0x40
 8006306:	d058      	beq.n	80063ba <HAL_TIM_ConfigClockSource+0x136>
 8006308:	2b40      	cmp	r3, #64	; 0x40
 800630a:	d86f      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 800630c:	2b30      	cmp	r3, #48	; 0x30
 800630e:	d064      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x156>
 8006310:	2b30      	cmp	r3, #48	; 0x30
 8006312:	d86b      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 8006314:	2b20      	cmp	r3, #32
 8006316:	d060      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x156>
 8006318:	2b20      	cmp	r3, #32
 800631a:	d867      	bhi.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
 800631c:	2b00      	cmp	r3, #0
 800631e:	d05c      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x156>
 8006320:	2b10      	cmp	r3, #16
 8006322:	d05a      	beq.n	80063da <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006324:	e062      	b.n	80063ec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6818      	ldr	r0, [r3, #0]
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	6899      	ldr	r1, [r3, #8]
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	685a      	ldr	r2, [r3, #4]
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	f000 fb5b 	bl	80069f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006348:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	609a      	str	r2, [r3, #8]
      break;
 8006352:	e04e      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6818      	ldr	r0, [r3, #0]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	6899      	ldr	r1, [r3, #8]
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685a      	ldr	r2, [r3, #4]
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f000 fb44 	bl	80069f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689a      	ldr	r2, [r3, #8]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006376:	609a      	str	r2, [r3, #8]
      break;
 8006378:	e03b      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6818      	ldr	r0, [r3, #0]
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	6859      	ldr	r1, [r3, #4]
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	68db      	ldr	r3, [r3, #12]
 8006386:	461a      	mov	r2, r3
 8006388:	f000 fab8 	bl	80068fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2150      	movs	r1, #80	; 0x50
 8006392:	4618      	mov	r0, r3
 8006394:	f000 fb11 	bl	80069ba <TIM_ITRx_SetConfig>
      break;
 8006398:	e02b      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6818      	ldr	r0, [r3, #0]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	6859      	ldr	r1, [r3, #4]
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	461a      	mov	r2, r3
 80063a8:	f000 fad7 	bl	800695a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2160      	movs	r1, #96	; 0x60
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 fb01 	bl	80069ba <TIM_ITRx_SetConfig>
      break;
 80063b8:	e01b      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6818      	ldr	r0, [r3, #0]
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	6859      	ldr	r1, [r3, #4]
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	461a      	mov	r2, r3
 80063c8:	f000 fa98 	bl	80068fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2140      	movs	r1, #64	; 0x40
 80063d2:	4618      	mov	r0, r3
 80063d4:	f000 faf1 	bl	80069ba <TIM_ITRx_SetConfig>
      break;
 80063d8:	e00b      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4619      	mov	r1, r3
 80063e4:	4610      	mov	r0, r2
 80063e6:	f000 fae8 	bl	80069ba <TIM_ITRx_SetConfig>
      break;
 80063ea:	e002      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80063ec:	bf00      	nop
 80063ee:	e000      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80063f0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2201      	movs	r2, #1
 80063f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800640c:	b480      	push	{r7}
 800640e:	b083      	sub	sp, #12
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006414:	bf00      	nop
 8006416:	370c      	adds	r7, #12
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr

08006420 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006420:	b480      	push	{r7}
 8006422:	b083      	sub	sp, #12
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006450:	bf00      	nop
 8006452:	370c      	adds	r7, #12
 8006454:	46bd      	mov	sp, r7
 8006456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645a:	4770      	bx	lr

0800645c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
 8006464:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a40      	ldr	r2, [pc, #256]	; (8006570 <TIM_Base_SetConfig+0x114>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d013      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800647a:	d00f      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a3d      	ldr	r2, [pc, #244]	; (8006574 <TIM_Base_SetConfig+0x118>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d00b      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a3c      	ldr	r2, [pc, #240]	; (8006578 <TIM_Base_SetConfig+0x11c>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d007      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a3b      	ldr	r2, [pc, #236]	; (800657c <TIM_Base_SetConfig+0x120>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d003      	beq.n	800649c <TIM_Base_SetConfig+0x40>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	4a3a      	ldr	r2, [pc, #232]	; (8006580 <TIM_Base_SetConfig+0x124>)
 8006498:	4293      	cmp	r3, r2
 800649a:	d108      	bne.n	80064ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a2f      	ldr	r2, [pc, #188]	; (8006570 <TIM_Base_SetConfig+0x114>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d02b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064bc:	d027      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a2c      	ldr	r2, [pc, #176]	; (8006574 <TIM_Base_SetConfig+0x118>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d023      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a2b      	ldr	r2, [pc, #172]	; (8006578 <TIM_Base_SetConfig+0x11c>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d01f      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a2a      	ldr	r2, [pc, #168]	; (800657c <TIM_Base_SetConfig+0x120>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d01b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a29      	ldr	r2, [pc, #164]	; (8006580 <TIM_Base_SetConfig+0x124>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d017      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a28      	ldr	r2, [pc, #160]	; (8006584 <TIM_Base_SetConfig+0x128>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d013      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a27      	ldr	r2, [pc, #156]	; (8006588 <TIM_Base_SetConfig+0x12c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d00f      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a26      	ldr	r2, [pc, #152]	; (800658c <TIM_Base_SetConfig+0x130>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00b      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a25      	ldr	r2, [pc, #148]	; (8006590 <TIM_Base_SetConfig+0x134>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d007      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a24      	ldr	r2, [pc, #144]	; (8006594 <TIM_Base_SetConfig+0x138>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d003      	beq.n	800650e <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a23      	ldr	r2, [pc, #140]	; (8006598 <TIM_Base_SetConfig+0x13c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d108      	bne.n	8006520 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006514:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	68db      	ldr	r3, [r3, #12]
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	4313      	orrs	r3, r2
 800651e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	695b      	ldr	r3, [r3, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	68fa      	ldr	r2, [r7, #12]
 8006532:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	689a      	ldr	r2, [r3, #8]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a0a      	ldr	r2, [pc, #40]	; (8006570 <TIM_Base_SetConfig+0x114>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_Base_SetConfig+0xf8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a0c      	ldr	r2, [pc, #48]	; (8006580 <TIM_Base_SetConfig+0x124>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d103      	bne.n	800655c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	691a      	ldr	r2, [r3, #16]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	615a      	str	r2, [r3, #20]
}
 8006562:	bf00      	nop
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40010000 	.word	0x40010000
 8006574:	40000400 	.word	0x40000400
 8006578:	40000800 	.word	0x40000800
 800657c:	40000c00 	.word	0x40000c00
 8006580:	40010400 	.word	0x40010400
 8006584:	40014000 	.word	0x40014000
 8006588:	40014400 	.word	0x40014400
 800658c:	40014800 	.word	0x40014800
 8006590:	40001800 	.word	0x40001800
 8006594:	40001c00 	.word	0x40001c00
 8006598:	40002000 	.word	0x40002000

0800659c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800659c:	b480      	push	{r7}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
 80065a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a1b      	ldr	r3, [r3, #32]
 80065aa:	f023 0201 	bic.w	r2, r3, #1
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a1b      	ldr	r3, [r3, #32]
 80065b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	699b      	ldr	r3, [r3, #24]
 80065c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f023 0302 	bic.w	r3, r3, #2
 80065e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a20      	ldr	r2, [pc, #128]	; (8006674 <TIM_OC1_SetConfig+0xd8>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d003      	beq.n	8006600 <TIM_OC1_SetConfig+0x64>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a1f      	ldr	r2, [pc, #124]	; (8006678 <TIM_OC1_SetConfig+0xdc>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d10c      	bne.n	800661a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	f023 0308 	bic.w	r3, r3, #8
 8006606:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
 800660c:	697a      	ldr	r2, [r7, #20]
 800660e:	4313      	orrs	r3, r2
 8006610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f023 0304 	bic.w	r3, r3, #4
 8006618:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a15      	ldr	r2, [pc, #84]	; (8006674 <TIM_OC1_SetConfig+0xd8>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d003      	beq.n	800662a <TIM_OC1_SetConfig+0x8e>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a14      	ldr	r2, [pc, #80]	; (8006678 <TIM_OC1_SetConfig+0xdc>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d111      	bne.n	800664e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	4313      	orrs	r3, r2
 800664c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	693a      	ldr	r2, [r7, #16]
 8006652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685a      	ldr	r2, [r3, #4]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	697a      	ldr	r2, [r7, #20]
 8006666:	621a      	str	r2, [r3, #32]
}
 8006668:	bf00      	nop
 800666a:	371c      	adds	r7, #28
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr
 8006674:	40010000 	.word	0x40010000
 8006678:	40010400 	.word	0x40010400

0800667c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800667c:	b480      	push	{r7}
 800667e:	b087      	sub	sp, #28
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	f023 0210 	bic.w	r2, r3, #16
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a1b      	ldr	r3, [r3, #32]
 8006696:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	021b      	lsls	r3, r3, #8
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066c0:	697b      	ldr	r3, [r7, #20]
 80066c2:	f023 0320 	bic.w	r3, r3, #32
 80066c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	011b      	lsls	r3, r3, #4
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a22      	ldr	r2, [pc, #136]	; (8006760 <TIM_OC2_SetConfig+0xe4>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d003      	beq.n	80066e4 <TIM_OC2_SetConfig+0x68>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a21      	ldr	r2, [pc, #132]	; (8006764 <TIM_OC2_SetConfig+0xe8>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d10d      	bne.n	8006700 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	011b      	lsls	r3, r3, #4
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	4313      	orrs	r3, r2
 80066f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a17      	ldr	r2, [pc, #92]	; (8006760 <TIM_OC2_SetConfig+0xe4>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d003      	beq.n	8006710 <TIM_OC2_SetConfig+0x94>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a16      	ldr	r2, [pc, #88]	; (8006764 <TIM_OC2_SetConfig+0xe8>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d113      	bne.n	8006738 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800671e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4313      	orrs	r3, r2
 800672a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	699b      	ldr	r3, [r3, #24]
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	4313      	orrs	r3, r2
 8006736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	621a      	str	r2, [r3, #32]
}
 8006752:	bf00      	nop
 8006754:	371c      	adds	r7, #28
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	40010000 	.word	0x40010000
 8006764:	40010400 	.word	0x40010400

08006768 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a1b      	ldr	r3, [r3, #32]
 8006782:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	69db      	ldr	r3, [r3, #28]
 800678e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f023 0303 	bic.w	r3, r3, #3
 800679e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	021b      	lsls	r3, r3, #8
 80067b8:	697a      	ldr	r2, [r7, #20]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a21      	ldr	r2, [pc, #132]	; (8006848 <TIM_OC3_SetConfig+0xe0>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d003      	beq.n	80067ce <TIM_OC3_SetConfig+0x66>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a20      	ldr	r2, [pc, #128]	; (800684c <TIM_OC3_SetConfig+0xe4>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d10d      	bne.n	80067ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80067d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	021b      	lsls	r3, r3, #8
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	4313      	orrs	r3, r2
 80067e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80067e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a16      	ldr	r2, [pc, #88]	; (8006848 <TIM_OC3_SetConfig+0xe0>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d003      	beq.n	80067fa <TIM_OC3_SetConfig+0x92>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a15      	ldr	r2, [pc, #84]	; (800684c <TIM_OC3_SetConfig+0xe4>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d113      	bne.n	8006822 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006800:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006808:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	011b      	lsls	r3, r3, #4
 8006810:	693a      	ldr	r2, [r7, #16]
 8006812:	4313      	orrs	r3, r2
 8006814:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	011b      	lsls	r3, r3, #4
 800681c:	693a      	ldr	r2, [r7, #16]
 800681e:	4313      	orrs	r3, r2
 8006820:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685a      	ldr	r2, [r3, #4]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	697a      	ldr	r2, [r7, #20]
 800683a:	621a      	str	r2, [r3, #32]
}
 800683c:	bf00      	nop
 800683e:	371c      	adds	r7, #28
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr
 8006848:	40010000 	.word	0x40010000
 800684c:	40010400 	.word	0x40010400

08006850 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006850:	b480      	push	{r7}
 8006852:	b087      	sub	sp, #28
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a1b      	ldr	r3, [r3, #32]
 800685e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	69db      	ldr	r3, [r3, #28]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800687e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	4313      	orrs	r3, r2
 8006892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800689a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	031b      	lsls	r3, r3, #12
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	4313      	orrs	r3, r2
 80068a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a12      	ldr	r2, [pc, #72]	; (80068f4 <TIM_OC4_SetConfig+0xa4>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d003      	beq.n	80068b8 <TIM_OC4_SetConfig+0x68>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a11      	ldr	r2, [pc, #68]	; (80068f8 <TIM_OC4_SetConfig+0xa8>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d109      	bne.n	80068cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	019b      	lsls	r3, r3, #6
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	697a      	ldr	r2, [r7, #20]
 80068d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	68fa      	ldr	r2, [r7, #12]
 80068d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	621a      	str	r2, [r3, #32]
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	40010000 	.word	0x40010000
 80068f8:	40010400 	.word	0x40010400

080068fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b087      	sub	sp, #28
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6a1b      	ldr	r3, [r3, #32]
 800690c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	f023 0201 	bic.w	r2, r3, #1
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006926:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	011b      	lsls	r3, r3, #4
 800692c:	693a      	ldr	r2, [r7, #16]
 800692e:	4313      	orrs	r3, r2
 8006930:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f023 030a 	bic.w	r3, r3, #10
 8006938:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800693a:	697a      	ldr	r2, [r7, #20]
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	4313      	orrs	r3, r2
 8006940:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	621a      	str	r2, [r3, #32]
}
 800694e:	bf00      	nop
 8006950:	371c      	adds	r7, #28
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr

0800695a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800695a:	b480      	push	{r7}
 800695c:	b087      	sub	sp, #28
 800695e:	af00      	add	r7, sp, #0
 8006960:	60f8      	str	r0, [r7, #12]
 8006962:	60b9      	str	r1, [r7, #8]
 8006964:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	f023 0210 	bic.w	r2, r3, #16
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006984:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	031b      	lsls	r3, r3, #12
 800698a:	697a      	ldr	r2, [r7, #20]
 800698c:	4313      	orrs	r3, r2
 800698e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006996:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	011b      	lsls	r3, r3, #4
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	697a      	ldr	r2, [r7, #20]
 80069a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	621a      	str	r2, [r3, #32]
}
 80069ae:	bf00      	nop
 80069b0:	371c      	adds	r7, #28
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069ba:	b480      	push	{r7}
 80069bc:	b085      	sub	sp, #20
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	689b      	ldr	r3, [r3, #8]
 80069c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069d2:	683a      	ldr	r2, [r7, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	f043 0307 	orr.w	r3, r3, #7
 80069dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	609a      	str	r2, [r3, #8]
}
 80069e4:	bf00      	nop
 80069e6:	3714      	adds	r7, #20
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
 80069fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	021a      	lsls	r2, r3, #8
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	431a      	orrs	r2, r3
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	609a      	str	r2, [r3, #8]
}
 8006a24:	bf00      	nop
 8006a26:	371c      	adds	r7, #28
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2e:	4770      	bx	lr

08006a30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b087      	sub	sp, #28
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	60f8      	str	r0, [r7, #12]
 8006a38:	60b9      	str	r1, [r7, #8]
 8006a3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	f003 031f 	and.w	r3, r3, #31
 8006a42:	2201      	movs	r2, #1
 8006a44:	fa02 f303 	lsl.w	r3, r2, r3
 8006a48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6a1a      	ldr	r2, [r3, #32]
 8006a4e:	697b      	ldr	r3, [r7, #20]
 8006a50:	43db      	mvns	r3, r3
 8006a52:	401a      	ands	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6a1a      	ldr	r2, [r3, #32]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f003 031f 	and.w	r3, r3, #31
 8006a62:	6879      	ldr	r1, [r7, #4]
 8006a64:	fa01 f303 	lsl.w	r3, r1, r3
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	621a      	str	r2, [r3, #32]
}
 8006a6e:	bf00      	nop
 8006a70:	371c      	adds	r7, #28
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
	...

08006a7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d101      	bne.n	8006a94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a90:	2302      	movs	r3, #2
 8006a92:	e05a      	b.n	8006b4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2201      	movs	r2, #1
 8006a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2202      	movs	r2, #2
 8006aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68fa      	ldr	r2, [r7, #12]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a21      	ldr	r2, [pc, #132]	; (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d022      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae0:	d01d      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a1d      	ldr	r2, [pc, #116]	; (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d018      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a1b      	ldr	r2, [pc, #108]	; (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d013      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a1a      	ldr	r2, [pc, #104]	; (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d00e      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a18      	ldr	r2, [pc, #96]	; (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d009      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a17      	ldr	r2, [pc, #92]	; (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d004      	beq.n	8006b1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4a15      	ldr	r2, [pc, #84]	; (8006b70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d10c      	bne.n	8006b38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68ba      	ldr	r2, [r7, #8]
 8006b36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2201      	movs	r2, #1
 8006b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3714      	adds	r7, #20
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40000400 	.word	0x40000400
 8006b60:	40000800 	.word	0x40000800
 8006b64:	40000c00 	.word	0x40000c00
 8006b68:	40010400 	.word	0x40010400
 8006b6c:	40014000 	.word	0x40014000
 8006b70:	40001800 	.word	0x40001800

08006b74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b082      	sub	sp, #8
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d101      	bne.n	8006bae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e03f      	b.n	8006c2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d106      	bne.n	8006bc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f7fb fa48 	bl	8002058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2224      	movs	r2, #36	; 0x24
 8006bcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	68da      	ldr	r2, [r3, #12]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006bde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f000 fc41 	bl	8007468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	695a      	ldr	r2, [r3, #20]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	68da      	ldr	r2, [r3, #12]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2220      	movs	r2, #32
 8006c28:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
	...

08006c38 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b086      	sub	sp, #24
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	4613      	mov	r3, r2
 8006c44:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b20      	cmp	r3, #32
 8006c50:	d166      	bne.n	8006d20 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d002      	beq.n	8006c5e <HAL_UART_Receive_DMA+0x26>
 8006c58:	88fb      	ldrh	r3, [r7, #6]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e05f      	b.n	8006d22 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d101      	bne.n	8006c70 <HAL_UART_Receive_DMA+0x38>
 8006c6c:	2302      	movs	r3, #2
 8006c6e:	e058      	b.n	8006d22 <HAL_UART_Receive_DMA+0xea>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	88fa      	ldrh	r2, [r7, #6]
 8006c82:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2222      	movs	r2, #34	; 0x22
 8006c8e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c96:	4a25      	ldr	r2, [pc, #148]	; (8006d2c <HAL_UART_Receive_DMA+0xf4>)
 8006c98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c9e:	4a24      	ldr	r2, [pc, #144]	; (8006d30 <HAL_UART_Receive_DMA+0xf8>)
 8006ca0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ca6:	4a23      	ldr	r2, [pc, #140]	; (8006d34 <HAL_UART_Receive_DMA+0xfc>)
 8006ca8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cae:	2200      	movs	r2, #0
 8006cb0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8006cb2:	f107 0308 	add.w	r3, r7, #8
 8006cb6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	3304      	adds	r3, #4
 8006cc2:	4619      	mov	r1, r3
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	88fb      	ldrh	r3, [r7, #6]
 8006cca:	f7fd feb1 	bl	8004a30 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006cce:	2300      	movs	r3, #0
 8006cd0:	613b      	str	r3, [r7, #16]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	613b      	str	r3, [r7, #16]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cfa:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695a      	ldr	r2, [r3, #20]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0201 	orr.w	r2, r2, #1
 8006d0a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	695a      	ldr	r2, [r3, #20]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d1a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	e000      	b.n	8006d22 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006d20:	2302      	movs	r3, #2
  }
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	3718      	adds	r7, #24
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bd80      	pop	{r7, pc}
 8006d2a:	bf00      	nop
 8006d2c:	080070e1 	.word	0x080070e1
 8006d30:	08007149 	.word	0x08007149
 8006d34:	08007165 	.word	0x08007165

08006d38 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b085      	sub	sp, #20
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006d40:	2300      	movs	r3, #0
 8006d42:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_UART_DMAPause+0x1a>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e050      	b.n	8006df4 <HAL_UART_DMAPause+0xbc>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	695b      	ldr	r3, [r3, #20]
 8006d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d64:	2b80      	cmp	r3, #128	; 0x80
 8006d66:	bf0c      	ite	eq
 8006d68:	2301      	moveq	r3, #1
 8006d6a:	2300      	movne	r3, #0
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	2b21      	cmp	r3, #33	; 0x21
 8006d7a:	d10a      	bne.n	8006d92 <HAL_UART_DMAPause+0x5a>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d007      	beq.n	8006d92 <HAL_UART_DMAPause+0x5a>
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	695a      	ldr	r2, [r3, #20]
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d90:	615a      	str	r2, [r3, #20]
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d9c:	2b40      	cmp	r3, #64	; 0x40
 8006d9e:	bf0c      	ite	eq
 8006da0:	2301      	moveq	r3, #1
 8006da2:	2300      	movne	r3, #0
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	2b22      	cmp	r3, #34	; 0x22
 8006db2:	d11a      	bne.n	8006dea <HAL_UART_DMAPause+0xb2>
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d017      	beq.n	8006dea <HAL_UART_DMAPause+0xb2>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68da      	ldr	r2, [r3, #12]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006dc8:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	695a      	ldr	r2, [r3, #20]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f022 0201 	bic.w	r2, r2, #1
 8006dd8:	615a      	str	r2, [r3, #20]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	695a      	ldr	r2, [r3, #20]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006de8:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006df2:	2300      	movs	r3, #0
}
 8006df4:	4618      	mov	r0, r3
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d101      	bne.n	8006e16 <HAL_UART_DMAResume+0x16>
 8006e12:	2302      	movs	r3, #2
 8006e14:	e03f      	b.n	8006e96 <HAL_UART_DMAResume+0x96>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b21      	cmp	r3, #33	; 0x21
 8006e28:	d107      	bne.n	8006e3a <HAL_UART_DMAResume+0x3a>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	695a      	ldr	r2, [r3, #20]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e38:	615a      	str	r2, [r3, #20]
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e40:	b2db      	uxtb	r3, r3
 8006e42:	2b22      	cmp	r3, #34	; 0x22
 8006e44:	d122      	bne.n	8006e8c <HAL_UART_DMAResume+0x8c>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8006e46:	2300      	movs	r3, #0
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	60fb      	str	r3, [r7, #12]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	60fb      	str	r3, [r7, #12]
 8006e5a:	68fb      	ldr	r3, [r7, #12]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e6a:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	695a      	ldr	r2, [r3, #20]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f042 0201 	orr.w	r2, r2, #1
 8006e7a:	615a      	str	r2, [r3, #20]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	695a      	ldr	r2, [r3, #20]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e8a:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006e94:	2300      	movs	r3, #0
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	3714      	adds	r7, #20
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr
	...

08006ea4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b088      	sub	sp, #32
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	695b      	ldr	r3, [r3, #20]
 8006ec2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006ec4:	2300      	movs	r3, #0
 8006ec6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	f003 030f 	and.w	r3, r3, #15
 8006ed2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d10d      	bne.n	8006ef6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eda:	69fb      	ldr	r3, [r7, #28]
 8006edc:	f003 0320 	and.w	r3, r3, #32
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d008      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x52>
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	f003 0320 	and.w	r3, r3, #32
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d003      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fa38 	bl	8007364 <UART_Receive_IT>
      return;
 8006ef4:	e0d0      	b.n	8007098 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f000 80b0 	beq.w	800705e <HAL_UART_IRQHandler+0x1ba>
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d105      	bne.n	8006f14 <HAL_UART_IRQHandler+0x70>
 8006f08:	69bb      	ldr	r3, [r7, #24]
 8006f0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 80a5 	beq.w	800705e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f14:	69fb      	ldr	r3, [r7, #28]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d00a      	beq.n	8006f34 <HAL_UART_IRQHandler+0x90>
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d005      	beq.n	8006f34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2c:	f043 0201 	orr.w	r2, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f34:	69fb      	ldr	r3, [r7, #28]
 8006f36:	f003 0304 	and.w	r3, r3, #4
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00a      	beq.n	8006f54 <HAL_UART_IRQHandler+0xb0>
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f003 0301 	and.w	r3, r3, #1
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4c:	f043 0202 	orr.w	r2, r3, #2
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00a      	beq.n	8006f74 <HAL_UART_IRQHandler+0xd0>
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d005      	beq.n	8006f74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f6c:	f043 0204 	orr.w	r2, r3, #4
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	f003 0308 	and.w	r3, r3, #8
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00f      	beq.n	8006f9e <HAL_UART_IRQHandler+0xfa>
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	f003 0320 	and.w	r3, r3, #32
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <HAL_UART_IRQHandler+0xee>
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d005      	beq.n	8006f9e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f96:	f043 0208 	orr.w	r2, r3, #8
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d077      	beq.n	8007096 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d007      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x11c>
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	f003 0320 	and.w	r3, r3, #32
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d002      	beq.n	8006fc0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f9d2 	bl	8007364 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	695b      	ldr	r3, [r3, #20]
 8006fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fca:	2b40      	cmp	r3, #64	; 0x40
 8006fcc:	bf0c      	ite	eq
 8006fce:	2301      	moveq	r3, #1
 8006fd0:	2300      	movne	r3, #0
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fda:	f003 0308 	and.w	r3, r3, #8
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d102      	bne.n	8006fe8 <HAL_UART_IRQHandler+0x144>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d031      	beq.n	800704c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 f91b 	bl	8007224 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ff8:	2b40      	cmp	r3, #64	; 0x40
 8006ffa:	d123      	bne.n	8007044 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	695a      	ldr	r2, [r3, #20]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800700a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007010:	2b00      	cmp	r3, #0
 8007012:	d013      	beq.n	800703c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007018:	4a21      	ldr	r2, [pc, #132]	; (80070a0 <HAL_UART_IRQHandler+0x1fc>)
 800701a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007020:	4618      	mov	r0, r3
 8007022:	f7fd fd5d 	bl	8004ae0 <HAL_DMA_Abort_IT>
 8007026:	4603      	mov	r3, r0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d016      	beq.n	800705a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007030:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007036:	4610      	mov	r0, r2
 8007038:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800703a:	e00e      	b.n	800705a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 f845 	bl	80070cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007042:	e00a      	b.n	800705a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f841 	bl	80070cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800704a:	e006      	b.n	800705a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f83d 	bl	80070cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007058:	e01d      	b.n	8007096 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800705a:	bf00      	nop
    return;
 800705c:	e01b      	b.n	8007096 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800705e:	69fb      	ldr	r3, [r7, #28]
 8007060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007064:	2b00      	cmp	r3, #0
 8007066:	d008      	beq.n	800707a <HAL_UART_IRQHandler+0x1d6>
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800706e:	2b00      	cmp	r3, #0
 8007070:	d003      	beq.n	800707a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f908 	bl	8007288 <UART_Transmit_IT>
    return;
 8007078:	e00e      	b.n	8007098 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007080:	2b00      	cmp	r3, #0
 8007082:	d009      	beq.n	8007098 <HAL_UART_IRQHandler+0x1f4>
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	d004      	beq.n	8007098 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f950 	bl	8007334 <UART_EndTransmit_IT>
    return;
 8007094:	e000      	b.n	8007098 <HAL_UART_IRQHandler+0x1f4>
    return;
 8007096:	bf00      	nop
  }
}
 8007098:	3720      	adds	r7, #32
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	08007261 	.word	0x08007261

080070a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80070c0:	bf00      	nop
 80070c2:	370c      	adds	r7, #12
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ec:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d11e      	bne.n	800713a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68da      	ldr	r2, [r3, #12]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007110:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	695a      	ldr	r2, [r3, #20]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f022 0201 	bic.w	r2, r2, #1
 8007120:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	695a      	ldr	r2, [r3, #20]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007130:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2220      	movs	r2, #32
 8007136:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800713a:	68f8      	ldr	r0, [r7, #12]
 800713c:	f7f9 ffe4 	bl	8001108 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007140:	bf00      	nop
 8007142:	3710      	adds	r7, #16
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}

08007148 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007154:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f7ff ffae 	bl	80070b8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800715c:	bf00      	nop
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b084      	sub	sp, #16
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800716c:	2300      	movs	r3, #0
 800716e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007180:	2b80      	cmp	r3, #128	; 0x80
 8007182:	bf0c      	ite	eq
 8007184:	2301      	moveq	r3, #1
 8007186:	2300      	movne	r3, #0
 8007188:	b2db      	uxtb	r3, r3
 800718a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b21      	cmp	r3, #33	; 0x21
 8007196:	d108      	bne.n	80071aa <UART_DMAError+0x46>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d005      	beq.n	80071aa <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	2200      	movs	r2, #0
 80071a2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80071a4:	68b8      	ldr	r0, [r7, #8]
 80071a6:	f000 f827 	bl	80071f8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	695b      	ldr	r3, [r3, #20]
 80071b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b4:	2b40      	cmp	r3, #64	; 0x40
 80071b6:	bf0c      	ite	eq
 80071b8:	2301      	moveq	r3, #1
 80071ba:	2300      	movne	r3, #0
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b22      	cmp	r3, #34	; 0x22
 80071ca:	d108      	bne.n	80071de <UART_DMAError+0x7a>
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d005      	beq.n	80071de <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	2200      	movs	r2, #0
 80071d6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80071d8:	68b8      	ldr	r0, [r7, #8]
 80071da:	f000 f823 	bl	8007224 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071e2:	f043 0210 	orr.w	r2, r3, #16
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071ea:	68b8      	ldr	r0, [r7, #8]
 80071ec:	f7ff ff6e 	bl	80070cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071f0:	bf00      	nop
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68da      	ldr	r2, [r3, #12]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800720e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2220      	movs	r2, #32
 8007214:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007218:	bf00      	nop
 800721a:	370c      	adds	r7, #12
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68da      	ldr	r2, [r3, #12]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800723a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695a      	ldr	r2, [r3, #20]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f022 0201 	bic.w	r2, r2, #1
 800724a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2220      	movs	r2, #32
 8007250:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800726c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2200      	movs	r2, #0
 8007278:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800727a:	68f8      	ldr	r0, [r7, #12]
 800727c:	f7ff ff26 	bl	80070cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007280:	bf00      	nop
 8007282:	3710      	adds	r7, #16
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}

08007288 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b085      	sub	sp, #20
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b21      	cmp	r3, #33	; 0x21
 800729a:	d144      	bne.n	8007326 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072a4:	d11a      	bne.n	80072dc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6a1b      	ldr	r3, [r3, #32]
 80072aa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072ba:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d105      	bne.n	80072d0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	1c9a      	adds	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	621a      	str	r2, [r3, #32]
 80072ce:	e00e      	b.n	80072ee <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a1b      	ldr	r3, [r3, #32]
 80072d4:	1c5a      	adds	r2, r3, #1
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	621a      	str	r2, [r3, #32]
 80072da:	e008      	b.n	80072ee <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6a1b      	ldr	r3, [r3, #32]
 80072e0:	1c59      	adds	r1, r3, #1
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	6211      	str	r1, [r2, #32]
 80072e6:	781a      	ldrb	r2, [r3, #0]
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	4619      	mov	r1, r3
 80072fc:	84d1      	strh	r1, [r2, #38]	; 0x26
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10f      	bne.n	8007322 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	68da      	ldr	r2, [r3, #12]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007310:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68da      	ldr	r2, [r3, #12]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007320:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007322:	2300      	movs	r3, #0
 8007324:	e000      	b.n	8007328 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007326:	2302      	movs	r3, #2
  }
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68da      	ldr	r2, [r3, #12]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800734a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7ff fea5 	bl	80070a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3708      	adds	r7, #8
 8007360:	46bd      	mov	sp, r7
 8007362:	bd80      	pop	{r7, pc}

08007364 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b084      	sub	sp, #16
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b22      	cmp	r3, #34	; 0x22
 8007376:	d171      	bne.n	800745c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	689b      	ldr	r3, [r3, #8]
 800737c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007380:	d123      	bne.n	80073ca <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007386:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10e      	bne.n	80073ae <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	b29b      	uxth	r3, r3
 8007398:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800739c:	b29a      	uxth	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a6:	1c9a      	adds	r2, r3, #2
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	629a      	str	r2, [r3, #40]	; 0x28
 80073ac:	e029      	b.n	8007402 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	629a      	str	r2, [r3, #40]	; 0x28
 80073c8:	e01b      	b.n	8007402 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d10a      	bne.n	80073e8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6858      	ldr	r0, [r3, #4]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073dc:	1c59      	adds	r1, r3, #1
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	6291      	str	r1, [r2, #40]	; 0x28
 80073e2:	b2c2      	uxtb	r2, r0
 80073e4:	701a      	strb	r2, [r3, #0]
 80073e6:	e00c      	b.n	8007402 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073f4:	1c58      	adds	r0, r3, #1
 80073f6:	6879      	ldr	r1, [r7, #4]
 80073f8:	6288      	str	r0, [r1, #40]	; 0x28
 80073fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80073fe:	b2d2      	uxtb	r2, r2
 8007400:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007406:	b29b      	uxth	r3, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	b29b      	uxth	r3, r3
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	4619      	mov	r1, r3
 8007410:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007412:	2b00      	cmp	r3, #0
 8007414:	d120      	bne.n	8007458 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68da      	ldr	r2, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f022 0220 	bic.w	r2, r2, #32
 8007424:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68da      	ldr	r2, [r3, #12]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007434:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	695a      	ldr	r2, [r3, #20]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f022 0201 	bic.w	r2, r2, #1
 8007444:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2220      	movs	r2, #32
 800744a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800744e:	6878      	ldr	r0, [r7, #4]
 8007450:	f7f9 fe5a 	bl	8001108 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007454:	2300      	movs	r3, #0
 8007456:	e002      	b.n	800745e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007458:	2300      	movs	r3, #0
 800745a:	e000      	b.n	800745e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800745c:	2302      	movs	r3, #2
  }
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
	...

08007468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800746c:	b0bd      	sub	sp, #244	; 0xf4
 800746e:	af00      	add	r7, sp, #0
 8007470:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007484:	68d9      	ldr	r1, [r3, #12]
 8007486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	ea40 0301 	orr.w	r3, r0, r1
 8007490:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	431a      	orrs	r2, r3
 80074a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	431a      	orrs	r2, r3
 80074a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074ac:	69db      	ldr	r3, [r3, #28]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 80074b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80074c0:	f021 010c 	bic.w	r1, r1, #12
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80074ce:	430b      	orrs	r3, r1
 80074d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	695b      	ldr	r3, [r3, #20]
 80074da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80074de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074e2:	6999      	ldr	r1, [r3, #24]
 80074e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	ea40 0301 	orr.w	r3, r0, r1
 80074ee:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074fa:	f040 81a5 	bne.w	8007848 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	4bcd      	ldr	r3, [pc, #820]	; (800783c <UART_SetConfig+0x3d4>)
 8007506:	429a      	cmp	r2, r3
 8007508:	d006      	beq.n	8007518 <UART_SetConfig+0xb0>
 800750a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	4bcb      	ldr	r3, [pc, #812]	; (8007840 <UART_SetConfig+0x3d8>)
 8007512:	429a      	cmp	r2, r3
 8007514:	f040 80cb 	bne.w	80076ae <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007518:	f7fe fb84 	bl	8005c24 <HAL_RCC_GetPCLK2Freq>
 800751c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007520:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007524:	461c      	mov	r4, r3
 8007526:	f04f 0500 	mov.w	r5, #0
 800752a:	4622      	mov	r2, r4
 800752c:	462b      	mov	r3, r5
 800752e:	1891      	adds	r1, r2, r2
 8007530:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8007534:	415b      	adcs	r3, r3
 8007536:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800753a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800753e:	1912      	adds	r2, r2, r4
 8007540:	eb45 0303 	adc.w	r3, r5, r3
 8007544:	f04f 0000 	mov.w	r0, #0
 8007548:	f04f 0100 	mov.w	r1, #0
 800754c:	00d9      	lsls	r1, r3, #3
 800754e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007552:	00d0      	lsls	r0, r2, #3
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	1911      	adds	r1, r2, r4
 800755a:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800755e:	416b      	adcs	r3, r5
 8007560:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	461a      	mov	r2, r3
 800756c:	f04f 0300 	mov.w	r3, #0
 8007570:	1891      	adds	r1, r2, r2
 8007572:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8007576:	415b      	adcs	r3, r3
 8007578:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800757c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8007580:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8007584:	f7f9 fb02 	bl	8000b8c <__aeabi_uldivmod>
 8007588:	4602      	mov	r2, r0
 800758a:	460b      	mov	r3, r1
 800758c:	4bad      	ldr	r3, [pc, #692]	; (8007844 <UART_SetConfig+0x3dc>)
 800758e:	fba3 2302 	umull	r2, r3, r3, r2
 8007592:	095b      	lsrs	r3, r3, #5
 8007594:	011e      	lsls	r6, r3, #4
 8007596:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800759a:	461c      	mov	r4, r3
 800759c:	f04f 0500 	mov.w	r5, #0
 80075a0:	4622      	mov	r2, r4
 80075a2:	462b      	mov	r3, r5
 80075a4:	1891      	adds	r1, r2, r2
 80075a6:	67b9      	str	r1, [r7, #120]	; 0x78
 80075a8:	415b      	adcs	r3, r3
 80075aa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80075ac:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80075b0:	1912      	adds	r2, r2, r4
 80075b2:	eb45 0303 	adc.w	r3, r5, r3
 80075b6:	f04f 0000 	mov.w	r0, #0
 80075ba:	f04f 0100 	mov.w	r1, #0
 80075be:	00d9      	lsls	r1, r3, #3
 80075c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80075c4:	00d0      	lsls	r0, r2, #3
 80075c6:	4602      	mov	r2, r0
 80075c8:	460b      	mov	r3, r1
 80075ca:	1911      	adds	r1, r2, r4
 80075cc:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80075d0:	416b      	adcs	r3, r5
 80075d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80075d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	461a      	mov	r2, r3
 80075de:	f04f 0300 	mov.w	r3, #0
 80075e2:	1891      	adds	r1, r2, r2
 80075e4:	6739      	str	r1, [r7, #112]	; 0x70
 80075e6:	415b      	adcs	r3, r3
 80075e8:	677b      	str	r3, [r7, #116]	; 0x74
 80075ea:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80075ee:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80075f2:	f7f9 facb 	bl	8000b8c <__aeabi_uldivmod>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	4b92      	ldr	r3, [pc, #584]	; (8007844 <UART_SetConfig+0x3dc>)
 80075fc:	fba3 1302 	umull	r1, r3, r3, r2
 8007600:	095b      	lsrs	r3, r3, #5
 8007602:	2164      	movs	r1, #100	; 0x64
 8007604:	fb01 f303 	mul.w	r3, r1, r3
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	00db      	lsls	r3, r3, #3
 800760c:	3332      	adds	r3, #50	; 0x32
 800760e:	4a8d      	ldr	r2, [pc, #564]	; (8007844 <UART_SetConfig+0x3dc>)
 8007610:	fba2 2303 	umull	r2, r3, r2, r3
 8007614:	095b      	lsrs	r3, r3, #5
 8007616:	005b      	lsls	r3, r3, #1
 8007618:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800761c:	441e      	add	r6, r3
 800761e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007622:	4618      	mov	r0, r3
 8007624:	f04f 0100 	mov.w	r1, #0
 8007628:	4602      	mov	r2, r0
 800762a:	460b      	mov	r3, r1
 800762c:	1894      	adds	r4, r2, r2
 800762e:	66bc      	str	r4, [r7, #104]	; 0x68
 8007630:	415b      	adcs	r3, r3
 8007632:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007634:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8007638:	1812      	adds	r2, r2, r0
 800763a:	eb41 0303 	adc.w	r3, r1, r3
 800763e:	f04f 0400 	mov.w	r4, #0
 8007642:	f04f 0500 	mov.w	r5, #0
 8007646:	00dd      	lsls	r5, r3, #3
 8007648:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800764c:	00d4      	lsls	r4, r2, #3
 800764e:	4622      	mov	r2, r4
 8007650:	462b      	mov	r3, r5
 8007652:	1814      	adds	r4, r2, r0
 8007654:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8007658:	414b      	adcs	r3, r1
 800765a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800765e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	461a      	mov	r2, r3
 8007666:	f04f 0300 	mov.w	r3, #0
 800766a:	1891      	adds	r1, r2, r2
 800766c:	6639      	str	r1, [r7, #96]	; 0x60
 800766e:	415b      	adcs	r3, r3
 8007670:	667b      	str	r3, [r7, #100]	; 0x64
 8007672:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8007676:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800767a:	f7f9 fa87 	bl	8000b8c <__aeabi_uldivmod>
 800767e:	4602      	mov	r2, r0
 8007680:	460b      	mov	r3, r1
 8007682:	4b70      	ldr	r3, [pc, #448]	; (8007844 <UART_SetConfig+0x3dc>)
 8007684:	fba3 1302 	umull	r1, r3, r3, r2
 8007688:	095b      	lsrs	r3, r3, #5
 800768a:	2164      	movs	r1, #100	; 0x64
 800768c:	fb01 f303 	mul.w	r3, r1, r3
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	00db      	lsls	r3, r3, #3
 8007694:	3332      	adds	r3, #50	; 0x32
 8007696:	4a6b      	ldr	r2, [pc, #428]	; (8007844 <UART_SetConfig+0x3dc>)
 8007698:	fba2 2303 	umull	r2, r3, r2, r3
 800769c:	095b      	lsrs	r3, r3, #5
 800769e:	f003 0207 	and.w	r2, r3, #7
 80076a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4432      	add	r2, r6
 80076aa:	609a      	str	r2, [r3, #8]
 80076ac:	e26d      	b.n	8007b8a <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076ae:	f7fe faa5 	bl	8005bfc <HAL_RCC_GetPCLK1Freq>
 80076b2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80076ba:	461c      	mov	r4, r3
 80076bc:	f04f 0500 	mov.w	r5, #0
 80076c0:	4622      	mov	r2, r4
 80076c2:	462b      	mov	r3, r5
 80076c4:	1891      	adds	r1, r2, r2
 80076c6:	65b9      	str	r1, [r7, #88]	; 0x58
 80076c8:	415b      	adcs	r3, r3
 80076ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076cc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80076d0:	1912      	adds	r2, r2, r4
 80076d2:	eb45 0303 	adc.w	r3, r5, r3
 80076d6:	f04f 0000 	mov.w	r0, #0
 80076da:	f04f 0100 	mov.w	r1, #0
 80076de:	00d9      	lsls	r1, r3, #3
 80076e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80076e4:	00d0      	lsls	r0, r2, #3
 80076e6:	4602      	mov	r2, r0
 80076e8:	460b      	mov	r3, r1
 80076ea:	1911      	adds	r1, r2, r4
 80076ec:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80076f0:	416b      	adcs	r3, r5
 80076f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80076f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	461a      	mov	r2, r3
 80076fe:	f04f 0300 	mov.w	r3, #0
 8007702:	1891      	adds	r1, r2, r2
 8007704:	6539      	str	r1, [r7, #80]	; 0x50
 8007706:	415b      	adcs	r3, r3
 8007708:	657b      	str	r3, [r7, #84]	; 0x54
 800770a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800770e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8007712:	f7f9 fa3b 	bl	8000b8c <__aeabi_uldivmod>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	4b4a      	ldr	r3, [pc, #296]	; (8007844 <UART_SetConfig+0x3dc>)
 800771c:	fba3 2302 	umull	r2, r3, r3, r2
 8007720:	095b      	lsrs	r3, r3, #5
 8007722:	011e      	lsls	r6, r3, #4
 8007724:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007728:	461c      	mov	r4, r3
 800772a:	f04f 0500 	mov.w	r5, #0
 800772e:	4622      	mov	r2, r4
 8007730:	462b      	mov	r3, r5
 8007732:	1891      	adds	r1, r2, r2
 8007734:	64b9      	str	r1, [r7, #72]	; 0x48
 8007736:	415b      	adcs	r3, r3
 8007738:	64fb      	str	r3, [r7, #76]	; 0x4c
 800773a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800773e:	1912      	adds	r2, r2, r4
 8007740:	eb45 0303 	adc.w	r3, r5, r3
 8007744:	f04f 0000 	mov.w	r0, #0
 8007748:	f04f 0100 	mov.w	r1, #0
 800774c:	00d9      	lsls	r1, r3, #3
 800774e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007752:	00d0      	lsls	r0, r2, #3
 8007754:	4602      	mov	r2, r0
 8007756:	460b      	mov	r3, r1
 8007758:	1911      	adds	r1, r2, r4
 800775a:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800775e:	416b      	adcs	r3, r5
 8007760:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	461a      	mov	r2, r3
 800776c:	f04f 0300 	mov.w	r3, #0
 8007770:	1891      	adds	r1, r2, r2
 8007772:	6439      	str	r1, [r7, #64]	; 0x40
 8007774:	415b      	adcs	r3, r3
 8007776:	647b      	str	r3, [r7, #68]	; 0x44
 8007778:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800777c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8007780:	f7f9 fa04 	bl	8000b8c <__aeabi_uldivmod>
 8007784:	4602      	mov	r2, r0
 8007786:	460b      	mov	r3, r1
 8007788:	4b2e      	ldr	r3, [pc, #184]	; (8007844 <UART_SetConfig+0x3dc>)
 800778a:	fba3 1302 	umull	r1, r3, r3, r2
 800778e:	095b      	lsrs	r3, r3, #5
 8007790:	2164      	movs	r1, #100	; 0x64
 8007792:	fb01 f303 	mul.w	r3, r1, r3
 8007796:	1ad3      	subs	r3, r2, r3
 8007798:	00db      	lsls	r3, r3, #3
 800779a:	3332      	adds	r3, #50	; 0x32
 800779c:	4a29      	ldr	r2, [pc, #164]	; (8007844 <UART_SetConfig+0x3dc>)
 800779e:	fba2 2303 	umull	r2, r3, r2, r3
 80077a2:	095b      	lsrs	r3, r3, #5
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80077aa:	441e      	add	r6, r3
 80077ac:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80077b0:	4618      	mov	r0, r3
 80077b2:	f04f 0100 	mov.w	r1, #0
 80077b6:	4602      	mov	r2, r0
 80077b8:	460b      	mov	r3, r1
 80077ba:	1894      	adds	r4, r2, r2
 80077bc:	63bc      	str	r4, [r7, #56]	; 0x38
 80077be:	415b      	adcs	r3, r3
 80077c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80077c2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80077c6:	1812      	adds	r2, r2, r0
 80077c8:	eb41 0303 	adc.w	r3, r1, r3
 80077cc:	f04f 0400 	mov.w	r4, #0
 80077d0:	f04f 0500 	mov.w	r5, #0
 80077d4:	00dd      	lsls	r5, r3, #3
 80077d6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80077da:	00d4      	lsls	r4, r2, #3
 80077dc:	4622      	mov	r2, r4
 80077de:	462b      	mov	r3, r5
 80077e0:	1814      	adds	r4, r2, r0
 80077e2:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80077e6:	414b      	adcs	r3, r1
 80077e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	461a      	mov	r2, r3
 80077f4:	f04f 0300 	mov.w	r3, #0
 80077f8:	1891      	adds	r1, r2, r2
 80077fa:	6339      	str	r1, [r7, #48]	; 0x30
 80077fc:	415b      	adcs	r3, r3
 80077fe:	637b      	str	r3, [r7, #52]	; 0x34
 8007800:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8007804:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007808:	f7f9 f9c0 	bl	8000b8c <__aeabi_uldivmod>
 800780c:	4602      	mov	r2, r0
 800780e:	460b      	mov	r3, r1
 8007810:	4b0c      	ldr	r3, [pc, #48]	; (8007844 <UART_SetConfig+0x3dc>)
 8007812:	fba3 1302 	umull	r1, r3, r3, r2
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	2164      	movs	r1, #100	; 0x64
 800781a:	fb01 f303 	mul.w	r3, r1, r3
 800781e:	1ad3      	subs	r3, r2, r3
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	3332      	adds	r3, #50	; 0x32
 8007824:	4a07      	ldr	r2, [pc, #28]	; (8007844 <UART_SetConfig+0x3dc>)
 8007826:	fba2 2303 	umull	r2, r3, r2, r3
 800782a:	095b      	lsrs	r3, r3, #5
 800782c:	f003 0207 	and.w	r2, r3, #7
 8007830:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4432      	add	r2, r6
 8007838:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800783a:	e1a6      	b.n	8007b8a <UART_SetConfig+0x722>
 800783c:	40011000 	.word	0x40011000
 8007840:	40011400 	.word	0x40011400
 8007844:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	4bd1      	ldr	r3, [pc, #836]	; (8007b94 <UART_SetConfig+0x72c>)
 8007850:	429a      	cmp	r2, r3
 8007852:	d006      	beq.n	8007862 <UART_SetConfig+0x3fa>
 8007854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	4bcf      	ldr	r3, [pc, #828]	; (8007b98 <UART_SetConfig+0x730>)
 800785c:	429a      	cmp	r2, r3
 800785e:	f040 80ca 	bne.w	80079f6 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007862:	f7fe f9df 	bl	8005c24 <HAL_RCC_GetPCLK2Freq>
 8007866:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800786a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800786e:	461c      	mov	r4, r3
 8007870:	f04f 0500 	mov.w	r5, #0
 8007874:	4622      	mov	r2, r4
 8007876:	462b      	mov	r3, r5
 8007878:	1891      	adds	r1, r2, r2
 800787a:	62b9      	str	r1, [r7, #40]	; 0x28
 800787c:	415b      	adcs	r3, r3
 800787e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007880:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007884:	1912      	adds	r2, r2, r4
 8007886:	eb45 0303 	adc.w	r3, r5, r3
 800788a:	f04f 0000 	mov.w	r0, #0
 800788e:	f04f 0100 	mov.w	r1, #0
 8007892:	00d9      	lsls	r1, r3, #3
 8007894:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007898:	00d0      	lsls	r0, r2, #3
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	eb12 0a04 	adds.w	sl, r2, r4
 80078a2:	eb43 0b05 	adc.w	fp, r3, r5
 80078a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	4618      	mov	r0, r3
 80078ae:	f04f 0100 	mov.w	r1, #0
 80078b2:	f04f 0200 	mov.w	r2, #0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	008b      	lsls	r3, r1, #2
 80078bc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80078c0:	0082      	lsls	r2, r0, #2
 80078c2:	4650      	mov	r0, sl
 80078c4:	4659      	mov	r1, fp
 80078c6:	f7f9 f961 	bl	8000b8c <__aeabi_uldivmod>
 80078ca:	4602      	mov	r2, r0
 80078cc:	460b      	mov	r3, r1
 80078ce:	4bb3      	ldr	r3, [pc, #716]	; (8007b9c <UART_SetConfig+0x734>)
 80078d0:	fba3 2302 	umull	r2, r3, r3, r2
 80078d4:	095b      	lsrs	r3, r3, #5
 80078d6:	011e      	lsls	r6, r3, #4
 80078d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80078dc:	4618      	mov	r0, r3
 80078de:	f04f 0100 	mov.w	r1, #0
 80078e2:	4602      	mov	r2, r0
 80078e4:	460b      	mov	r3, r1
 80078e6:	1894      	adds	r4, r2, r2
 80078e8:	623c      	str	r4, [r7, #32]
 80078ea:	415b      	adcs	r3, r3
 80078ec:	627b      	str	r3, [r7, #36]	; 0x24
 80078ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078f2:	1812      	adds	r2, r2, r0
 80078f4:	eb41 0303 	adc.w	r3, r1, r3
 80078f8:	f04f 0400 	mov.w	r4, #0
 80078fc:	f04f 0500 	mov.w	r5, #0
 8007900:	00dd      	lsls	r5, r3, #3
 8007902:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007906:	00d4      	lsls	r4, r2, #3
 8007908:	4622      	mov	r2, r4
 800790a:	462b      	mov	r3, r5
 800790c:	1814      	adds	r4, r2, r0
 800790e:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8007912:	414b      	adcs	r3, r1
 8007914:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	4618      	mov	r0, r3
 8007920:	f04f 0100 	mov.w	r1, #0
 8007924:	f04f 0200 	mov.w	r2, #0
 8007928:	f04f 0300 	mov.w	r3, #0
 800792c:	008b      	lsls	r3, r1, #2
 800792e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007932:	0082      	lsls	r2, r0, #2
 8007934:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8007938:	f7f9 f928 	bl	8000b8c <__aeabi_uldivmod>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4b96      	ldr	r3, [pc, #600]	; (8007b9c <UART_SetConfig+0x734>)
 8007942:	fba3 1302 	umull	r1, r3, r3, r2
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	2164      	movs	r1, #100	; 0x64
 800794a:	fb01 f303 	mul.w	r3, r1, r3
 800794e:	1ad3      	subs	r3, r2, r3
 8007950:	011b      	lsls	r3, r3, #4
 8007952:	3332      	adds	r3, #50	; 0x32
 8007954:	4a91      	ldr	r2, [pc, #580]	; (8007b9c <UART_SetConfig+0x734>)
 8007956:	fba2 2303 	umull	r2, r3, r2, r3
 800795a:	095b      	lsrs	r3, r3, #5
 800795c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007960:	441e      	add	r6, r3
 8007962:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007966:	4618      	mov	r0, r3
 8007968:	f04f 0100 	mov.w	r1, #0
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	1894      	adds	r4, r2, r2
 8007972:	61bc      	str	r4, [r7, #24]
 8007974:	415b      	adcs	r3, r3
 8007976:	61fb      	str	r3, [r7, #28]
 8007978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800797c:	1812      	adds	r2, r2, r0
 800797e:	eb41 0303 	adc.w	r3, r1, r3
 8007982:	f04f 0400 	mov.w	r4, #0
 8007986:	f04f 0500 	mov.w	r5, #0
 800798a:	00dd      	lsls	r5, r3, #3
 800798c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007990:	00d4      	lsls	r4, r2, #3
 8007992:	4622      	mov	r2, r4
 8007994:	462b      	mov	r3, r5
 8007996:	1814      	adds	r4, r2, r0
 8007998:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800799c:	414b      	adcs	r3, r1
 800799e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80079a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	4618      	mov	r0, r3
 80079aa:	f04f 0100 	mov.w	r1, #0
 80079ae:	f04f 0200 	mov.w	r2, #0
 80079b2:	f04f 0300 	mov.w	r3, #0
 80079b6:	008b      	lsls	r3, r1, #2
 80079b8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80079bc:	0082      	lsls	r2, r0, #2
 80079be:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80079c2:	f7f9 f8e3 	bl	8000b8c <__aeabi_uldivmod>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	4b74      	ldr	r3, [pc, #464]	; (8007b9c <UART_SetConfig+0x734>)
 80079cc:	fba3 1302 	umull	r1, r3, r3, r2
 80079d0:	095b      	lsrs	r3, r3, #5
 80079d2:	2164      	movs	r1, #100	; 0x64
 80079d4:	fb01 f303 	mul.w	r3, r1, r3
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	011b      	lsls	r3, r3, #4
 80079dc:	3332      	adds	r3, #50	; 0x32
 80079de:	4a6f      	ldr	r2, [pc, #444]	; (8007b9c <UART_SetConfig+0x734>)
 80079e0:	fba2 2303 	umull	r2, r3, r2, r3
 80079e4:	095b      	lsrs	r3, r3, #5
 80079e6:	f003 020f 	and.w	r2, r3, #15
 80079ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4432      	add	r2, r6
 80079f2:	609a      	str	r2, [r3, #8]
 80079f4:	e0c9      	b.n	8007b8a <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 80079f6:	f7fe f901 	bl	8005bfc <HAL_RCC_GetPCLK1Freq>
 80079fa:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007a02:	461c      	mov	r4, r3
 8007a04:	f04f 0500 	mov.w	r5, #0
 8007a08:	4622      	mov	r2, r4
 8007a0a:	462b      	mov	r3, r5
 8007a0c:	1891      	adds	r1, r2, r2
 8007a0e:	6139      	str	r1, [r7, #16]
 8007a10:	415b      	adcs	r3, r3
 8007a12:	617b      	str	r3, [r7, #20]
 8007a14:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007a18:	1912      	adds	r2, r2, r4
 8007a1a:	eb45 0303 	adc.w	r3, r5, r3
 8007a1e:	f04f 0000 	mov.w	r0, #0
 8007a22:	f04f 0100 	mov.w	r1, #0
 8007a26:	00d9      	lsls	r1, r3, #3
 8007a28:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007a2c:	00d0      	lsls	r0, r2, #3
 8007a2e:	4602      	mov	r2, r0
 8007a30:	460b      	mov	r3, r1
 8007a32:	eb12 0804 	adds.w	r8, r2, r4
 8007a36:	eb43 0905 	adc.w	r9, r3, r5
 8007a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	4618      	mov	r0, r3
 8007a42:	f04f 0100 	mov.w	r1, #0
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	f04f 0300 	mov.w	r3, #0
 8007a4e:	008b      	lsls	r3, r1, #2
 8007a50:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007a54:	0082      	lsls	r2, r0, #2
 8007a56:	4640      	mov	r0, r8
 8007a58:	4649      	mov	r1, r9
 8007a5a:	f7f9 f897 	bl	8000b8c <__aeabi_uldivmod>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	460b      	mov	r3, r1
 8007a62:	4b4e      	ldr	r3, [pc, #312]	; (8007b9c <UART_SetConfig+0x734>)
 8007a64:	fba3 2302 	umull	r2, r3, r3, r2
 8007a68:	095b      	lsrs	r3, r3, #5
 8007a6a:	011e      	lsls	r6, r3, #4
 8007a6c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007a70:	4618      	mov	r0, r3
 8007a72:	f04f 0100 	mov.w	r1, #0
 8007a76:	4602      	mov	r2, r0
 8007a78:	460b      	mov	r3, r1
 8007a7a:	1894      	adds	r4, r2, r2
 8007a7c:	60bc      	str	r4, [r7, #8]
 8007a7e:	415b      	adcs	r3, r3
 8007a80:	60fb      	str	r3, [r7, #12]
 8007a82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a86:	1812      	adds	r2, r2, r0
 8007a88:	eb41 0303 	adc.w	r3, r1, r3
 8007a8c:	f04f 0400 	mov.w	r4, #0
 8007a90:	f04f 0500 	mov.w	r5, #0
 8007a94:	00dd      	lsls	r5, r3, #3
 8007a96:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007a9a:	00d4      	lsls	r4, r2, #3
 8007a9c:	4622      	mov	r2, r4
 8007a9e:	462b      	mov	r3, r5
 8007aa0:	1814      	adds	r4, r2, r0
 8007aa2:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8007aa6:	414b      	adcs	r3, r1
 8007aa8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f04f 0100 	mov.w	r1, #0
 8007ab8:	f04f 0200 	mov.w	r2, #0
 8007abc:	f04f 0300 	mov.w	r3, #0
 8007ac0:	008b      	lsls	r3, r1, #2
 8007ac2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007ac6:	0082      	lsls	r2, r0, #2
 8007ac8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007acc:	f7f9 f85e 	bl	8000b8c <__aeabi_uldivmod>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	460b      	mov	r3, r1
 8007ad4:	4b31      	ldr	r3, [pc, #196]	; (8007b9c <UART_SetConfig+0x734>)
 8007ad6:	fba3 1302 	umull	r1, r3, r3, r2
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	2164      	movs	r1, #100	; 0x64
 8007ade:	fb01 f303 	mul.w	r3, r1, r3
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	011b      	lsls	r3, r3, #4
 8007ae6:	3332      	adds	r3, #50	; 0x32
 8007ae8:	4a2c      	ldr	r2, [pc, #176]	; (8007b9c <UART_SetConfig+0x734>)
 8007aea:	fba2 2303 	umull	r2, r3, r2, r3
 8007aee:	095b      	lsrs	r3, r3, #5
 8007af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007af4:	441e      	add	r6, r3
 8007af6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007afa:	4618      	mov	r0, r3
 8007afc:	f04f 0100 	mov.w	r1, #0
 8007b00:	4602      	mov	r2, r0
 8007b02:	460b      	mov	r3, r1
 8007b04:	1894      	adds	r4, r2, r2
 8007b06:	603c      	str	r4, [r7, #0]
 8007b08:	415b      	adcs	r3, r3
 8007b0a:	607b      	str	r3, [r7, #4]
 8007b0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b10:	1812      	adds	r2, r2, r0
 8007b12:	eb41 0303 	adc.w	r3, r1, r3
 8007b16:	f04f 0400 	mov.w	r4, #0
 8007b1a:	f04f 0500 	mov.w	r5, #0
 8007b1e:	00dd      	lsls	r5, r3, #3
 8007b20:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007b24:	00d4      	lsls	r4, r2, #3
 8007b26:	4622      	mov	r2, r4
 8007b28:	462b      	mov	r3, r5
 8007b2a:	1814      	adds	r4, r2, r0
 8007b2c:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8007b30:	414b      	adcs	r3, r1
 8007b32:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f04f 0100 	mov.w	r1, #0
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	f04f 0300 	mov.w	r3, #0
 8007b4a:	008b      	lsls	r3, r1, #2
 8007b4c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8007b50:	0082      	lsls	r2, r0, #2
 8007b52:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8007b56:	f7f9 f819 	bl	8000b8c <__aeabi_uldivmod>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	460b      	mov	r3, r1
 8007b5e:	4b0f      	ldr	r3, [pc, #60]	; (8007b9c <UART_SetConfig+0x734>)
 8007b60:	fba3 1302 	umull	r1, r3, r3, r2
 8007b64:	095b      	lsrs	r3, r3, #5
 8007b66:	2164      	movs	r1, #100	; 0x64
 8007b68:	fb01 f303 	mul.w	r3, r1, r3
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	011b      	lsls	r3, r3, #4
 8007b70:	3332      	adds	r3, #50	; 0x32
 8007b72:	4a0a      	ldr	r2, [pc, #40]	; (8007b9c <UART_SetConfig+0x734>)
 8007b74:	fba2 2303 	umull	r2, r3, r2, r3
 8007b78:	095b      	lsrs	r3, r3, #5
 8007b7a:	f003 020f 	and.w	r2, r3, #15
 8007b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4432      	add	r2, r6
 8007b86:	609a      	str	r2, [r3, #8]
}
 8007b88:	e7ff      	b.n	8007b8a <UART_SetConfig+0x722>
 8007b8a:	bf00      	nop
 8007b8c:	37f4      	adds	r7, #244	; 0xf4
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b94:	40011000 	.word	0x40011000
 8007b98:	40011400 	.word	0x40011400
 8007b9c:	51eb851f 	.word	0x51eb851f

08007ba0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007ba0:	b480      	push	{r7}
 8007ba2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007ba4:	bf00      	nop
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr
	...

08007bb0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007bb0:	b480      	push	{r7}
 8007bb2:	b085      	sub	sp, #20
 8007bb4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bb6:	f3ef 8305 	mrs	r3, IPSR
 8007bba:	60bb      	str	r3, [r7, #8]
  return(result);
 8007bbc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d10f      	bne.n	8007be2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8007bc6:	607b      	str	r3, [r7, #4]
  return(result);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d105      	bne.n	8007bda <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007bce:	f3ef 8311 	mrs	r3, BASEPRI
 8007bd2:	603b      	str	r3, [r7, #0]
  return(result);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d007      	beq.n	8007bea <osKernelInitialize+0x3a>
 8007bda:	4b0e      	ldr	r3, [pc, #56]	; (8007c14 <osKernelInitialize+0x64>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d103      	bne.n	8007bea <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8007be2:	f06f 0305 	mvn.w	r3, #5
 8007be6:	60fb      	str	r3, [r7, #12]
 8007be8:	e00c      	b.n	8007c04 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007bea:	4b0a      	ldr	r3, [pc, #40]	; (8007c14 <osKernelInitialize+0x64>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d105      	bne.n	8007bfe <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007bf2:	4b08      	ldr	r3, [pc, #32]	; (8007c14 <osKernelInitialize+0x64>)
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	e002      	b.n	8007c04 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8007bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8007c02:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007c04:	68fb      	ldr	r3, [r7, #12]
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3714      	adds	r7, #20
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop
 8007c14:	20004ed8 	.word	0x20004ed8

08007c18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b084      	sub	sp, #16
 8007c1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c1e:	f3ef 8305 	mrs	r3, IPSR
 8007c22:	60bb      	str	r3, [r7, #8]
  return(result);
 8007c24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d10f      	bne.n	8007c4a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c2a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c2e:	607b      	str	r3, [r7, #4]
  return(result);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d105      	bne.n	8007c42 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007c36:	f3ef 8311 	mrs	r3, BASEPRI
 8007c3a:	603b      	str	r3, [r7, #0]
  return(result);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d007      	beq.n	8007c52 <osKernelStart+0x3a>
 8007c42:	4b0f      	ldr	r3, [pc, #60]	; (8007c80 <osKernelStart+0x68>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2b02      	cmp	r3, #2
 8007c48:	d103      	bne.n	8007c52 <osKernelStart+0x3a>
    stat = osErrorISR;
 8007c4a:	f06f 0305 	mvn.w	r3, #5
 8007c4e:	60fb      	str	r3, [r7, #12]
 8007c50:	e010      	b.n	8007c74 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007c52:	4b0b      	ldr	r3, [pc, #44]	; (8007c80 <osKernelStart+0x68>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	d109      	bne.n	8007c6e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007c5a:	f7ff ffa1 	bl	8007ba0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007c5e:	4b08      	ldr	r3, [pc, #32]	; (8007c80 <osKernelStart+0x68>)
 8007c60:	2202      	movs	r2, #2
 8007c62:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007c64:	f001 fdec 	bl	8009840 <vTaskStartScheduler>
      stat = osOK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	60fb      	str	r3, [r7, #12]
 8007c6c:	e002      	b.n	8007c74 <osKernelStart+0x5c>
    } else {
      stat = osError;
 8007c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c72:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007c74:	68fb      	ldr	r3, [r7, #12]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3710      	adds	r7, #16
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20004ed8 	.word	0x20004ed8

08007c84 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b090      	sub	sp, #64	; 0x40
 8007c88:	af04      	add	r7, sp, #16
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007c90:	2300      	movs	r3, #0
 8007c92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c94:	f3ef 8305 	mrs	r3, IPSR
 8007c98:	61fb      	str	r3, [r7, #28]
  return(result);
 8007c9a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f040 808f 	bne.w	8007dc0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ca2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca6:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d105      	bne.n	8007cba <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007cae:	f3ef 8311 	mrs	r3, BASEPRI
 8007cb2:	617b      	str	r3, [r7, #20]
  return(result);
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d003      	beq.n	8007cc2 <osThreadNew+0x3e>
 8007cba:	4b44      	ldr	r3, [pc, #272]	; (8007dcc <osThreadNew+0x148>)
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2b02      	cmp	r3, #2
 8007cc0:	d07e      	beq.n	8007dc0 <osThreadNew+0x13c>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d07b      	beq.n	8007dc0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8007cc8:	2380      	movs	r3, #128	; 0x80
 8007cca:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007ccc:	2318      	movs	r3, #24
 8007cce:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8007cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8007cd8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d045      	beq.n	8007d6c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <osThreadNew+0x6a>
        name = attr->name;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	699b      	ldr	r3, [r3, #24]
 8007cfa:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d008      	beq.n	8007d14 <osThreadNew+0x90>
 8007d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d04:	2b38      	cmp	r3, #56	; 0x38
 8007d06:	d805      	bhi.n	8007d14 <osThreadNew+0x90>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	f003 0301 	and.w	r3, r3, #1
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d001      	beq.n	8007d18 <osThreadNew+0x94>
        return (NULL);
 8007d14:	2300      	movs	r3, #0
 8007d16:	e054      	b.n	8007dc2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d003      	beq.n	8007d28 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	089b      	lsrs	r3, r3, #2
 8007d26:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d00e      	beq.n	8007d4e <osThreadNew+0xca>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	2b5b      	cmp	r3, #91	; 0x5b
 8007d36:	d90a      	bls.n	8007d4e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d006      	beq.n	8007d4e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <osThreadNew+0xca>
        mem = 1;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	623b      	str	r3, [r7, #32]
 8007d4c:	e010      	b.n	8007d70 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d10c      	bne.n	8007d70 <osThreadNew+0xec>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	68db      	ldr	r3, [r3, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d108      	bne.n	8007d70 <osThreadNew+0xec>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d104      	bne.n	8007d70 <osThreadNew+0xec>
          mem = 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	623b      	str	r3, [r7, #32]
 8007d6a:	e001      	b.n	8007d70 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007d70:	6a3b      	ldr	r3, [r7, #32]
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d110      	bne.n	8007d98 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d7e:	9202      	str	r2, [sp, #8]
 8007d80:	9301      	str	r3, [sp, #4]
 8007d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d84:	9300      	str	r3, [sp, #0]
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007d8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d8c:	68f8      	ldr	r0, [r7, #12]
 8007d8e:	f001 fb81 	bl	8009494 <xTaskCreateStatic>
 8007d92:	4603      	mov	r3, r0
 8007d94:	613b      	str	r3, [r7, #16]
 8007d96:	e013      	b.n	8007dc0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8007d98:	6a3b      	ldr	r3, [r7, #32]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d110      	bne.n	8007dc0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	f107 0310 	add.w	r3, r7, #16
 8007da6:	9301      	str	r3, [sp, #4]
 8007da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007daa:	9300      	str	r3, [sp, #0]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007db0:	68f8      	ldr	r0, [r7, #12]
 8007db2:	f001 fbcc 	bl	800954e <xTaskCreate>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d001      	beq.n	8007dc0 <osThreadNew+0x13c>
          hTask = NULL;
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007dc0:	693b      	ldr	r3, [r7, #16]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3730      	adds	r7, #48	; 0x30
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	20004ed8 	.word	0x20004ed8

08007dd0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007dd8:	f3ef 8305 	mrs	r3, IPSR
 8007ddc:	613b      	str	r3, [r7, #16]
  return(result);
 8007dde:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d10f      	bne.n	8007e04 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007de4:	f3ef 8310 	mrs	r3, PRIMASK
 8007de8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d105      	bne.n	8007dfc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007df0:	f3ef 8311 	mrs	r3, BASEPRI
 8007df4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d007      	beq.n	8007e0c <osDelay+0x3c>
 8007dfc:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <osDelay+0x58>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d103      	bne.n	8007e0c <osDelay+0x3c>
    stat = osErrorISR;
 8007e04:	f06f 0305 	mvn.w	r3, #5
 8007e08:	617b      	str	r3, [r7, #20]
 8007e0a:	e007      	b.n	8007e1c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d002      	beq.n	8007e1c <osDelay+0x4c>
      vTaskDelay(ticks);
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f001 fcde 	bl	80097d8 <vTaskDelay>
    }
  }

  return (stat);
 8007e1c:	697b      	ldr	r3, [r7, #20]
}
 8007e1e:	4618      	mov	r0, r3
 8007e20:	3718      	adds	r7, #24
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	20004ed8 	.word	0x20004ed8

08007e2c <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b088      	sub	sp, #32
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8007e34:	2300      	movs	r3, #0
 8007e36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e38:	f3ef 8305 	mrs	r3, IPSR
 8007e3c:	617b      	str	r3, [r7, #20]
  return(result);
 8007e3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ()) {
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d13d      	bne.n	8007ec0 <osEventFlagsNew+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e44:	f3ef 8310 	mrs	r3, PRIMASK
 8007e48:	613b      	str	r3, [r7, #16]
  return(result);
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d105      	bne.n	8007e5c <osEventFlagsNew+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e50:	f3ef 8311 	mrs	r3, BASEPRI
 8007e54:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d003      	beq.n	8007e64 <osEventFlagsNew+0x38>
 8007e5c:	4b1b      	ldr	r3, [pc, #108]	; (8007ecc <osEventFlagsNew+0xa0>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2b02      	cmp	r3, #2
 8007e62:	d02d      	beq.n	8007ec0 <osEventFlagsNew+0x94>
    mem = -1;
 8007e64:	f04f 33ff 	mov.w	r3, #4294967295
 8007e68:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d015      	beq.n	8007e9c <osEventFlagsNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d006      	beq.n	8007e86 <osEventFlagsNew+0x5a>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	68db      	ldr	r3, [r3, #12]
 8007e7c:	2b1f      	cmp	r3, #31
 8007e7e:	d902      	bls.n	8007e86 <osEventFlagsNew+0x5a>
        mem = 1;
 8007e80:	2301      	movs	r3, #1
 8007e82:	61bb      	str	r3, [r7, #24]
 8007e84:	e00c      	b.n	8007ea0 <osEventFlagsNew+0x74>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d108      	bne.n	8007ea0 <osEventFlagsNew+0x74>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d104      	bne.n	8007ea0 <osEventFlagsNew+0x74>
          mem = 0;
 8007e96:	2300      	movs	r3, #0
 8007e98:	61bb      	str	r3, [r7, #24]
 8007e9a:	e001      	b.n	8007ea0 <osEventFlagsNew+0x74>
        }
      }
    }
    else {
      mem = 0;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007ea0:	69bb      	ldr	r3, [r7, #24]
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d106      	bne.n	8007eb4 <osEventFlagsNew+0x88>
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f000 f9f2 	bl	8008294 <xEventGroupCreateStatic>
 8007eb0:	61f8      	str	r0, [r7, #28]
 8007eb2:	e005      	b.n	8007ec0 <osEventFlagsNew+0x94>
    }
    else {
      if (mem == 0) {
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d102      	bne.n	8007ec0 <osEventFlagsNew+0x94>
        hEventGroup = xEventGroupCreate();
 8007eba:	f000 fa22 	bl	8008302 <xEventGroupCreate>
 8007ebe:	61f8      	str	r0, [r7, #28]
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8007ec0:	69fb      	ldr	r3, [r7, #28]
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3720      	adds	r7, #32
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
 8007eca:	bf00      	nop
 8007ecc:	20004ed8 	.word	0x20004ed8

08007ed0 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d004      	beq.n	8007eee <osEventFlagsSet+0x1e>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d003      	beq.n	8007ef6 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007eee:	f06f 0303 	mvn.w	r3, #3
 8007ef2:	61fb      	str	r3, [r7, #28]
 8007ef4:	e03a      	b.n	8007f6c <osEventFlagsSet+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ef6:	f3ef 8305 	mrs	r3, IPSR
 8007efa:	617b      	str	r3, [r7, #20]
  return(result);
 8007efc:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10f      	bne.n	8007f22 <osEventFlagsSet+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f02:	f3ef 8310 	mrs	r3, PRIMASK
 8007f06:	613b      	str	r3, [r7, #16]
  return(result);
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d105      	bne.n	8007f1a <osEventFlagsSet+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f0e:	f3ef 8311 	mrs	r3, BASEPRI
 8007f12:	60fb      	str	r3, [r7, #12]
  return(result);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d021      	beq.n	8007f5e <osEventFlagsSet+0x8e>
 8007f1a:	4b17      	ldr	r3, [pc, #92]	; (8007f78 <osEventFlagsSet+0xa8>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d11d      	bne.n	8007f5e <osEventFlagsSet+0x8e>
    yield = pdFALSE;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007f26:	f107 0308 	add.w	r3, r7, #8
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	69b8      	ldr	r0, [r7, #24]
 8007f30:	f000 fc08 	bl	8008744 <xEventGroupSetBitsFromISR>
 8007f34:	4603      	mov	r3, r0
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d103      	bne.n	8007f42 <osEventFlagsSet+0x72>
      rflags = (uint32_t)osErrorResource;
 8007f3a:	f06f 0302 	mvn.w	r3, #2
 8007f3e:	61fb      	str	r3, [r7, #28]
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007f40:	e013      	b.n	8007f6a <osEventFlagsSet+0x9a>
    } else {
      rflags = flags;
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	61fb      	str	r3, [r7, #28]
      portYIELD_FROM_ISR (yield);
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00e      	beq.n	8007f6a <osEventFlagsSet+0x9a>
 8007f4c:	4b0b      	ldr	r3, [pc, #44]	; (8007f7c <osEventFlagsSet+0xac>)
 8007f4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f52:	601a      	str	r2, [r3, #0]
 8007f54:	f3bf 8f4f 	dsb	sy
 8007f58:	f3bf 8f6f 	isb	sy
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007f5c:	e005      	b.n	8007f6a <osEventFlagsSet+0x9a>
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8007f5e:	6839      	ldr	r1, [r7, #0]
 8007f60:	69b8      	ldr	r0, [r7, #24]
 8007f62:	f000 fb27 	bl	80085b4 <xEventGroupSetBits>
 8007f66:	61f8      	str	r0, [r7, #28]
 8007f68:	e000      	b.n	8007f6c <osEventFlagsSet+0x9c>
    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8007f6a:	bf00      	nop
  }

  return (rflags);
 8007f6c:	69fb      	ldr	r3, [r7, #28]
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3720      	adds	r7, #32
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	20004ed8 	.word	0x20004ed8
 8007f7c:	e000ed04 	.word	0xe000ed04

08007f80 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b088      	sub	sp, #32
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	61bb      	str	r3, [r7, #24]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d004      	beq.n	8007f9e <osEventFlagsClear+0x1e>
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8007f9e:	f06f 0303 	mvn.w	r3, #3
 8007fa2:	61fb      	str	r3, [r7, #28]
 8007fa4:	e029      	b.n	8007ffa <osEventFlagsClear+0x7a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fa6:	f3ef 8305 	mrs	r3, IPSR
 8007faa:	617b      	str	r3, [r7, #20]
  return(result);
 8007fac:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10f      	bne.n	8007fd2 <osEventFlagsClear+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fb2:	f3ef 8310 	mrs	r3, PRIMASK
 8007fb6:	613b      	str	r3, [r7, #16]
  return(result);
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d105      	bne.n	8007fca <osEventFlagsClear+0x4a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007fbe:	f3ef 8311 	mrs	r3, BASEPRI
 8007fc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d012      	beq.n	8007ff0 <osEventFlagsClear+0x70>
 8007fca:	4b0e      	ldr	r3, [pc, #56]	; (8008004 <osEventFlagsClear+0x84>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2b02      	cmp	r3, #2
 8007fd0:	d10e      	bne.n	8007ff0 <osEventFlagsClear+0x70>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8007fd2:	69b8      	ldr	r0, [r7, #24]
 8007fd4:	f000 faca 	bl	800856c <xEventGroupGetBitsFromISR>
 8007fd8:	61f8      	str	r0, [r7, #28]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	69b8      	ldr	r0, [r7, #24]
 8007fde:	f000 fab1 	bl	8008544 <xEventGroupClearBitsFromISR>
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d108      	bne.n	8007ffa <osEventFlagsClear+0x7a>
      rflags = (uint32_t)osErrorResource;
 8007fe8:	f06f 0302 	mvn.w	r3, #2
 8007fec:	61fb      	str	r3, [r7, #28]
    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8007fee:	e004      	b.n	8007ffa <osEventFlagsClear+0x7a>
    }
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8007ff0:	6839      	ldr	r1, [r7, #0]
 8007ff2:	69b8      	ldr	r0, [r7, #24]
 8007ff4:	f000 fa6e 	bl	80084d4 <xEventGroupClearBits>
 8007ff8:	61f8      	str	r0, [r7, #28]
  }

  return (rflags);
 8007ffa:	69fb      	ldr	r3, [r7, #28]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3720      	adds	r7, #32
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}
 8008004:	20004ed8 	.word	0x20004ed8

08008008 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8008008:	b580      	push	{r7, lr}
 800800a:	b08e      	sub	sp, #56	; 0x38
 800800c:	af02      	add	r7, sp, #8
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
 8008014:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	623b      	str	r3, [r7, #32]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d004      	beq.n	800802a <osEventFlagsWait+0x22>
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800802a:	f06f 0303 	mvn.w	r3, #3
 800802e:	627b      	str	r3, [r7, #36]	; 0x24
 8008030:	e059      	b.n	80080e6 <osEventFlagsWait+0xde>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008032:	f3ef 8305 	mrs	r3, IPSR
 8008036:	61fb      	str	r3, [r7, #28]
  return(result);
 8008038:	69fb      	ldr	r3, [r7, #28]
  }
  else if (IS_IRQ()) {
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10f      	bne.n	800805e <osEventFlagsWait+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800803e:	f3ef 8310 	mrs	r3, PRIMASK
 8008042:	61bb      	str	r3, [r7, #24]
  return(result);
 8008044:	69bb      	ldr	r3, [r7, #24]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d105      	bne.n	8008056 <osEventFlagsWait+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800804a:	f3ef 8311 	mrs	r3, BASEPRI
 800804e:	617b      	str	r3, [r7, #20]
  return(result);
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d007      	beq.n	8008066 <osEventFlagsWait+0x5e>
 8008056:	4b26      	ldr	r3, [pc, #152]	; (80080f0 <osEventFlagsWait+0xe8>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b02      	cmp	r3, #2
 800805c:	d103      	bne.n	8008066 <osEventFlagsWait+0x5e>
    rflags = (uint32_t)osErrorISR;
 800805e:	f06f 0305 	mvn.w	r3, #5
 8008062:	627b      	str	r3, [r7, #36]	; 0x24
 8008064:	e03f      	b.n	80080e6 <osEventFlagsWait+0xde>
  }
  else {
    if (options & osFlagsWaitAll) {
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b00      	cmp	r3, #0
 800806e:	d002      	beq.n	8008076 <osEventFlagsWait+0x6e>
      wait_all = pdTRUE;
 8008070:	2301      	movs	r3, #1
 8008072:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008074:	e001      	b.n	800807a <osEventFlagsWait+0x72>
    } else {
      wait_all = pdFAIL;
 8008076:	2300      	movs	r3, #0
 8008078:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    if (options & osFlagsNoClear) {
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f003 0302 	and.w	r3, r3, #2
 8008080:	2b00      	cmp	r3, #0
 8008082:	d002      	beq.n	800808a <osEventFlagsWait+0x82>
      exit_clr = pdFAIL;
 8008084:	2300      	movs	r3, #0
 8008086:	62bb      	str	r3, [r7, #40]	; 0x28
 8008088:	e001      	b.n	800808e <osEventFlagsWait+0x86>
    } else {
      exit_clr = pdTRUE;
 800808a:	2301      	movs	r3, #1
 800808c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008094:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008096:	68b9      	ldr	r1, [r7, #8]
 8008098:	6a38      	ldr	r0, [r7, #32]
 800809a:	f000 f94d 	bl	8008338 <xEventGroupWaitBits>
 800809e:	6278      	str	r0, [r7, #36]	; 0x24

    if (options & osFlagsWaitAll) {
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f003 0301 	and.w	r3, r3, #1
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d00e      	beq.n	80080c8 <osEventFlagsWait+0xc0>
      if (flags != rflags) {
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d019      	beq.n	80080e6 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 80080b2:	683b      	ldr	r3, [r7, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d003      	beq.n	80080c0 <osEventFlagsWait+0xb8>
          rflags = (uint32_t)osErrorTimeout;
 80080b8:	f06f 0301 	mvn.w	r3, #1
 80080bc:	627b      	str	r3, [r7, #36]	; 0x24
 80080be:	e012      	b.n	80080e6 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 80080c0:	f06f 0302 	mvn.w	r3, #2
 80080c4:	627b      	str	r3, [r7, #36]	; 0x24
 80080c6:	e00e      	b.n	80080e6 <osEventFlagsWait+0xde>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80080c8:	68ba      	ldr	r2, [r7, #8]
 80080ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080cc:	4013      	ands	r3, r2
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d109      	bne.n	80080e6 <osEventFlagsWait+0xde>
        if (timeout > 0U) {
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d003      	beq.n	80080e0 <osEventFlagsWait+0xd8>
          rflags = (uint32_t)osErrorTimeout;
 80080d8:	f06f 0301 	mvn.w	r3, #1
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
 80080de:	e002      	b.n	80080e6 <osEventFlagsWait+0xde>
        } else {
          rflags = (uint32_t)osErrorResource;
 80080e0:	f06f 0302 	mvn.w	r3, #2
 80080e4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }
  }

  return (rflags);
 80080e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3730      	adds	r7, #48	; 0x30
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	20004ed8 	.word	0x20004ed8

080080f4 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b08c      	sub	sp, #48	; 0x30
 80080f8:	af02      	add	r7, sp, #8
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008100:	2300      	movs	r3, #0
 8008102:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008104:	f3ef 8305 	mrs	r3, IPSR
 8008108:	61bb      	str	r3, [r7, #24]
  return(result);
 800810a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800810c:	2b00      	cmp	r3, #0
 800810e:	f040 8086 	bne.w	800821e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008112:	f3ef 8310 	mrs	r3, PRIMASK
 8008116:	617b      	str	r3, [r7, #20]
  return(result);
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d105      	bne.n	800812a <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800811e:	f3ef 8311 	mrs	r3, BASEPRI
 8008122:	613b      	str	r3, [r7, #16]
  return(result);
 8008124:	693b      	ldr	r3, [r7, #16]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d003      	beq.n	8008132 <osSemaphoreNew+0x3e>
 800812a:	4b3f      	ldr	r3, [pc, #252]	; (8008228 <osSemaphoreNew+0x134>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	2b02      	cmp	r3, #2
 8008130:	d075      	beq.n	800821e <osSemaphoreNew+0x12a>
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d072      	beq.n	800821e <osSemaphoreNew+0x12a>
 8008138:	68ba      	ldr	r2, [r7, #8]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	429a      	cmp	r2, r3
 800813e:	d86e      	bhi.n	800821e <osSemaphoreNew+0x12a>
    mem = -1;
 8008140:	f04f 33ff 	mov.w	r3, #4294967295
 8008144:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d015      	beq.n	8008178 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d006      	beq.n	8008162 <osSemaphoreNew+0x6e>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	2b4f      	cmp	r3, #79	; 0x4f
 800815a:	d902      	bls.n	8008162 <osSemaphoreNew+0x6e>
        mem = 1;
 800815c:	2301      	movs	r3, #1
 800815e:	623b      	str	r3, [r7, #32]
 8008160:	e00c      	b.n	800817c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d108      	bne.n	800817c <osSemaphoreNew+0x88>
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	68db      	ldr	r3, [r3, #12]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d104      	bne.n	800817c <osSemaphoreNew+0x88>
          mem = 0;
 8008172:	2300      	movs	r3, #0
 8008174:	623b      	str	r3, [r7, #32]
 8008176:	e001      	b.n	800817c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8008178:	2300      	movs	r3, #0
 800817a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800817c:	6a3b      	ldr	r3, [r7, #32]
 800817e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008182:	d04c      	beq.n	800821e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d128      	bne.n	80081dc <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800818a:	6a3b      	ldr	r3, [r7, #32]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d10a      	bne.n	80081a6 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	2203      	movs	r2, #3
 8008196:	9200      	str	r2, [sp, #0]
 8008198:	2200      	movs	r2, #0
 800819a:	2100      	movs	r1, #0
 800819c:	2001      	movs	r0, #1
 800819e:	f000 fc01 	bl	80089a4 <xQueueGenericCreateStatic>
 80081a2:	6278      	str	r0, [r7, #36]	; 0x24
 80081a4:	e005      	b.n	80081b2 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80081a6:	2203      	movs	r2, #3
 80081a8:	2100      	movs	r1, #0
 80081aa:	2001      	movs	r0, #1
 80081ac:	f000 fc72 	bl	8008a94 <xQueueGenericCreate>
 80081b0:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80081b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d022      	beq.n	80081fe <osSemaphoreNew+0x10a>
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d01f      	beq.n	80081fe <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80081be:	2300      	movs	r3, #0
 80081c0:	2200      	movs	r2, #0
 80081c2:	2100      	movs	r1, #0
 80081c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80081c6:	f000 fd33 	bl	8008c30 <xQueueGenericSend>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d016      	beq.n	80081fe <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80081d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80081d2:	f000 ffa3 	bl	800911c <vQueueDelete>
            hSemaphore = NULL;
 80081d6:	2300      	movs	r3, #0
 80081d8:	627b      	str	r3, [r7, #36]	; 0x24
 80081da:	e010      	b.n	80081fe <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80081dc:	6a3b      	ldr	r3, [r7, #32]
 80081de:	2b01      	cmp	r3, #1
 80081e0:	d108      	bne.n	80081f4 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	689b      	ldr	r3, [r3, #8]
 80081e6:	461a      	mov	r2, r3
 80081e8:	68b9      	ldr	r1, [r7, #8]
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f000 fcb5 	bl	8008b5a <xQueueCreateCountingSemaphoreStatic>
 80081f0:	6278      	str	r0, [r7, #36]	; 0x24
 80081f2:	e004      	b.n	80081fe <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80081f4:	68b9      	ldr	r1, [r7, #8]
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f000 fce6 	bl	8008bc8 <xQueueCreateCountingSemaphore>
 80081fc:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80081fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008200:	2b00      	cmp	r3, #0
 8008202:	d00c      	beq.n	800821e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <osSemaphoreNew+0x11e>
          name = attr->name;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	61fb      	str	r3, [r7, #28]
 8008210:	e001      	b.n	8008216 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8008212:	2300      	movs	r3, #0
 8008214:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008216:	69f9      	ldr	r1, [r7, #28]
 8008218:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800821a:	f001 f8b3 	bl	8009384 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008220:	4618      	mov	r0, r3
 8008222:	3728      	adds	r7, #40	; 0x28
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}
 8008228:	20004ed8 	.word	0x20004ed8

0800822c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4a07      	ldr	r2, [pc, #28]	; (8008258 <vApplicationGetIdleTaskMemory+0x2c>)
 800823c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	4a06      	ldr	r2, [pc, #24]	; (800825c <vApplicationGetIdleTaskMemory+0x30>)
 8008242:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2280      	movs	r2, #128	; 0x80
 8008248:	601a      	str	r2, [r3, #0]
}
 800824a:	bf00      	nop
 800824c:	3714      	adds	r7, #20
 800824e:	46bd      	mov	sp, r7
 8008250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008254:	4770      	bx	lr
 8008256:	bf00      	nop
 8008258:	20004edc 	.word	0x20004edc
 800825c:	20004f38 	.word	0x20004f38

08008260 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	60f8      	str	r0, [r7, #12]
 8008268:	60b9      	str	r1, [r7, #8]
 800826a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	4a07      	ldr	r2, [pc, #28]	; (800828c <vApplicationGetTimerTaskMemory+0x2c>)
 8008270:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	4a06      	ldr	r2, [pc, #24]	; (8008290 <vApplicationGetTimerTaskMemory+0x30>)
 8008276:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800827e:	601a      	str	r2, [r3, #0]
}
 8008280:	bf00      	nop
 8008282:	3714      	adds	r7, #20
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	20005138 	.word	0x20005138
 8008290:	20005194 	.word	0x20005194

08008294 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80082b4:	bf00      	nop
 80082b6:	e7fe      	b.n	80082b6 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80082b8:	2320      	movs	r3, #32
 80082ba:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	2b20      	cmp	r3, #32
 80082c0:	d00a      	beq.n	80082d8 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	60fb      	str	r3, [r7, #12]
}
 80082d4:	bf00      	nop
 80082d6:	e7fe      	b.n	80082d6 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	2200      	movs	r2, #0
 80082e6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	3304      	adds	r3, #4
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 fa3d 	bl	800876c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80082f2:	697b      	ldr	r3, [r7, #20]
 80082f4:	2201      	movs	r2, #1
 80082f6:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80082f8:	697b      	ldr	r3, [r7, #20]
	}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3718      	adds	r7, #24
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}

08008302 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8008302:	b580      	push	{r7, lr}
 8008304:	b082      	sub	sp, #8
 8008306:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8008308:	2020      	movs	r0, #32
 800830a:	f002 fe35 	bl	800af78 <pvPortMalloc>
 800830e:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00a      	beq.n	800832c <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	3304      	adds	r3, #4
 8008320:	4618      	mov	r0, r3
 8008322:	f000 fa23 	bl	800876c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 800832c:	687b      	ldr	r3, [r7, #4]
	}
 800832e:	4618      	mov	r0, r3
 8008330:	3708      	adds	r7, #8
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
	...

08008338 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b090      	sub	sp, #64	; 0x40
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
 8008344:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800834a:	2300      	movs	r3, #0
 800834c:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800834e:	2300      	movs	r3, #0
 8008350:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d10a      	bne.n	800836e <xEventGroupWaitBits+0x36>
	__asm volatile
 8008358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835c:	f383 8811 	msr	BASEPRI, r3
 8008360:	f3bf 8f6f 	isb	sy
 8008364:	f3bf 8f4f 	dsb	sy
 8008368:	623b      	str	r3, [r7, #32]
}
 800836a:	bf00      	nop
 800836c:	e7fe      	b.n	800836c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00a      	beq.n	800838e <xEventGroupWaitBits+0x56>
	__asm volatile
 8008378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800837c:	f383 8811 	msr	BASEPRI, r3
 8008380:	f3bf 8f6f 	isb	sy
 8008384:	f3bf 8f4f 	dsb	sy
 8008388:	61fb      	str	r3, [r7, #28]
}
 800838a:	bf00      	nop
 800838c:	e7fe      	b.n	800838c <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d10a      	bne.n	80083aa <xEventGroupWaitBits+0x72>
	__asm volatile
 8008394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008398:	f383 8811 	msr	BASEPRI, r3
 800839c:	f3bf 8f6f 	isb	sy
 80083a0:	f3bf 8f4f 	dsb	sy
 80083a4:	61bb      	str	r3, [r7, #24]
}
 80083a6:	bf00      	nop
 80083a8:	e7fe      	b.n	80083a8 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083aa:	f001 ff2f 	bl	800a20c <xTaskGetSchedulerState>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d102      	bne.n	80083ba <xEventGroupWaitBits+0x82>
 80083b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <xEventGroupWaitBits+0x86>
 80083ba:	2301      	movs	r3, #1
 80083bc:	e000      	b.n	80083c0 <xEventGroupWaitBits+0x88>
 80083be:	2300      	movs	r3, #0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10a      	bne.n	80083da <xEventGroupWaitBits+0xa2>
	__asm volatile
 80083c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	617b      	str	r3, [r7, #20]
}
 80083d6:	bf00      	nop
 80083d8:	e7fe      	b.n	80083d8 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80083da:	f001 fa97 	bl	800990c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80083de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80083e4:	683a      	ldr	r2, [r7, #0]
 80083e6:	68b9      	ldr	r1, [r7, #8]
 80083e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80083ea:	f000 f988 	bl	80086fe <prvTestWaitCondition>
 80083ee:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80083f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00e      	beq.n	8008414 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80083f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083f8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80083fa:	2300      	movs	r3, #0
 80083fc:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d028      	beq.n	8008456 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8008404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	43db      	mvns	r3, r3
 800840c:	401a      	ands	r2, r3
 800840e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008410:	601a      	str	r2, [r3, #0]
 8008412:	e020      	b.n	8008456 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8008414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008416:	2b00      	cmp	r3, #0
 8008418:	d104      	bne.n	8008424 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 800841a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800841c:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800841e:	2301      	movs	r3, #1
 8008420:	633b      	str	r3, [r7, #48]	; 0x30
 8008422:	e018      	b.n	8008456 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d003      	beq.n	8008432 <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 800842a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800842c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008430:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d003      	beq.n	8008440 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8008438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800843a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800843e:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8008440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008442:	1d18      	adds	r0, r3, #4
 8008444:	68ba      	ldr	r2, [r7, #8]
 8008446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008448:	4313      	orrs	r3, r2
 800844a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800844c:	4619      	mov	r1, r3
 800844e:	f001 fc55 	bl	8009cfc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8008452:	2300      	movs	r3, #0
 8008454:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8008456:	f001 fa67 	bl	8009928 <xTaskResumeAll>
 800845a:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 800845c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800845e:	2b00      	cmp	r3, #0
 8008460:	d031      	beq.n	80084c6 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8008462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008464:	2b00      	cmp	r3, #0
 8008466:	d107      	bne.n	8008478 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8008468:	4b19      	ldr	r3, [pc, #100]	; (80084d0 <xEventGroupWaitBits+0x198>)
 800846a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846e:	601a      	str	r2, [r3, #0]
 8008470:	f3bf 8f4f 	dsb	sy
 8008474:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8008478:	f001 ff54 	bl	800a324 <uxTaskResetEventItemValue>
 800847c:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800847e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d11a      	bne.n	80084be <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8008488:	f002 fc54 	bl	800ad34 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 800848c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	68b9      	ldr	r1, [r7, #8]
 8008496:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008498:	f000 f931 	bl	80086fe <prvTestWaitCondition>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d009      	beq.n	80084b6 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d006      	beq.n	80084b6 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80084a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	43db      	mvns	r3, r3
 80084b0:	401a      	ands	r2, r3
 80084b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084b4:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80084b6:	2301      	movs	r3, #1
 80084b8:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80084ba:	f002 fc6b 	bl	800ad94 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80084be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80084c4:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80084c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3740      	adds	r7, #64	; 0x40
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	e000ed04 	.word	0xe000ed04

080084d4 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b086      	sub	sp, #24
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d10a      	bne.n	80084fe <xEventGroupClearBits+0x2a>
	__asm volatile
 80084e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ec:	f383 8811 	msr	BASEPRI, r3
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	f3bf 8f4f 	dsb	sy
 80084f8:	60fb      	str	r3, [r7, #12]
}
 80084fa:	bf00      	nop
 80084fc:	e7fe      	b.n	80084fc <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00a      	beq.n	800851e <xEventGroupClearBits+0x4a>
	__asm volatile
 8008508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800850c:	f383 8811 	msr	BASEPRI, r3
 8008510:	f3bf 8f6f 	isb	sy
 8008514:	f3bf 8f4f 	dsb	sy
 8008518:	60bb      	str	r3, [r7, #8]
}
 800851a:	bf00      	nop
 800851c:	e7fe      	b.n	800851c <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 800851e:	f002 fc09 	bl	800ad34 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	43db      	mvns	r3, r3
 8008530:	401a      	ands	r2, r3
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8008536:	f002 fc2d 	bl	800ad94 <vPortExitCritical>

	return uxReturn;
 800853a:	693b      	ldr	r3, [r7, #16]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3718      	adds	r7, #24
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800854e:	2300      	movs	r3, #0
 8008550:	683a      	ldr	r2, [r7, #0]
 8008552:	6879      	ldr	r1, [r7, #4]
 8008554:	4804      	ldr	r0, [pc, #16]	; (8008568 <xEventGroupClearBitsFromISR+0x24>)
 8008556:	f002 fa9f 	bl	800aa98 <xTimerPendFunctionCallFromISR>
 800855a:	60f8      	str	r0, [r7, #12]

		return xReturn;
 800855c:	68fb      	ldr	r3, [r7, #12]
	}
 800855e:	4618      	mov	r0, r3
 8008560:	3710      	adds	r7, #16
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	080086e5 	.word	0x080086e5

0800856c <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 800856c:	b480      	push	{r7}
 800856e:	b089      	sub	sp, #36	; 0x24
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008578:	f3ef 8211 	mrs	r2, BASEPRI
 800857c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	60fa      	str	r2, [r7, #12]
 800858e:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008590:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008592:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8008594:	69fb      	ldr	r3, [r7, #28]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	617b      	str	r3, [r7, #20]
 800859a:	69bb      	ldr	r3, [r7, #24]
 800859c:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80085a4:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80085a6:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 80085a8:	4618      	mov	r0, r3
 80085aa:	3724      	adds	r7, #36	; 0x24
 80085ac:	46bd      	mov	sp, r7
 80085ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b2:	4770      	bx	lr

080085b4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08e      	sub	sp, #56	; 0x38
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
 80085bc:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80085be:	2300      	movs	r3, #0
 80085c0:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80085c6:	2300      	movs	r3, #0
 80085c8:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d10a      	bne.n	80085e6 <xEventGroupSetBits+0x32>
	__asm volatile
 80085d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	613b      	str	r3, [r7, #16]
}
 80085e2:	bf00      	nop
 80085e4:	e7fe      	b.n	80085e4 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00a      	beq.n	8008606 <xEventGroupSetBits+0x52>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	60fb      	str	r3, [r7, #12]
}
 8008602:	bf00      	nop
 8008604:	e7fe      	b.n	8008604 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8008606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008608:	3304      	adds	r3, #4
 800860a:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800860c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860e:	3308      	adds	r3, #8
 8008610:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8008612:	f001 f97b 	bl	800990c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8008616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008618:	68db      	ldr	r3, [r3, #12]
 800861a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800861c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	431a      	orrs	r2, r3
 8008624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008626:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8008628:	e03c      	b.n	80086a4 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800862a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862c:	685b      	ldr	r3, [r3, #4]
 800862e:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8008630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8008636:	2300      	movs	r3, #0
 8008638:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800863a:	69bb      	ldr	r3, [r7, #24]
 800863c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8008640:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008648:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008650:	2b00      	cmp	r3, #0
 8008652:	d108      	bne.n	8008666 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8008654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	69bb      	ldr	r3, [r7, #24]
 800865a:	4013      	ands	r3, r2
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00b      	beq.n	8008678 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8008660:	2301      	movs	r3, #1
 8008662:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008664:	e008      	b.n	8008678 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	4013      	ands	r3, r2
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	429a      	cmp	r2, r3
 8008672:	d101      	bne.n	8008678 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8008674:	2301      	movs	r3, #1
 8008676:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8008678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800867a:	2b00      	cmp	r3, #0
 800867c:	d010      	beq.n	80086a0 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008684:	2b00      	cmp	r3, #0
 8008686:	d003      	beq.n	8008690 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8008688:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	4313      	orrs	r3, r2
 800868e:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8008690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008698:	4619      	mov	r1, r3
 800869a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800869c:	f001 fbfa 	bl	8009e94 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80086a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086a6:	6a3b      	ldr	r3, [r7, #32]
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d1be      	bne.n	800862a <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80086ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ae:	681a      	ldr	r2, [r3, #0]
 80086b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b2:	43db      	mvns	r3, r3
 80086b4:	401a      	ands	r2, r3
 80086b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b8:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80086ba:	f001 f935 	bl	8009928 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80086be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c0:	681b      	ldr	r3, [r3, #0]
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3738      	adds	r7, #56	; 0x38
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80086ca:	b580      	push	{r7, lr}
 80086cc:	b082      	sub	sp, #8
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
 80086d2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80086d4:	6839      	ldr	r1, [r7, #0]
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff ff6c 	bl	80085b4 <xEventGroupSetBits>
}
 80086dc:	bf00      	nop
 80086de:	3708      	adds	r7, #8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80086ee:	6839      	ldr	r1, [r7, #0]
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f7ff feef 	bl	80084d4 <xEventGroupClearBits>
}
 80086f6:	bf00      	nop
 80086f8:	3708      	adds	r7, #8
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80086fe:	b480      	push	{r7}
 8008700:	b087      	sub	sp, #28
 8008702:	af00      	add	r7, sp, #0
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800870a:	2300      	movs	r3, #0
 800870c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d107      	bne.n	8008724 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	4013      	ands	r3, r2
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00a      	beq.n	8008734 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800871e:	2301      	movs	r3, #1
 8008720:	617b      	str	r3, [r7, #20]
 8008722:	e007      	b.n	8008734 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	4013      	ands	r3, r2
 800872a:	68ba      	ldr	r2, [r7, #8]
 800872c:	429a      	cmp	r2, r3
 800872e:	d101      	bne.n	8008734 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8008730:	2301      	movs	r3, #1
 8008732:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8008734:	697b      	ldr	r3, [r7, #20]
}
 8008736:	4618      	mov	r0, r3
 8008738:	371c      	adds	r7, #28
 800873a:	46bd      	mov	sp, r7
 800873c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008740:	4770      	bx	lr
	...

08008744 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	68ba      	ldr	r2, [r7, #8]
 8008754:	68f9      	ldr	r1, [r7, #12]
 8008756:	4804      	ldr	r0, [pc, #16]	; (8008768 <xEventGroupSetBitsFromISR+0x24>)
 8008758:	f002 f99e 	bl	800aa98 <xTimerPendFunctionCallFromISR>
 800875c:	6178      	str	r0, [r7, #20]

		return xReturn;
 800875e:	697b      	ldr	r3, [r7, #20]
	}
 8008760:	4618      	mov	r0, r3
 8008762:	3718      	adds	r7, #24
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}
 8008768:	080086cb 	.word	0x080086cb

0800876c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f103 0208 	add.w	r2, r3, #8
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f04f 32ff 	mov.w	r2, #4294967295
 8008784:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f103 0208 	add.w	r2, r3, #8
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f103 0208 	add.w	r2, r3, #8
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80087a0:	bf00      	nop
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2200      	movs	r2, #0
 80087b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80087ba:	bf00      	nop
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr

080087c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087c6:	b480      	push	{r7}
 80087c8:	b085      	sub	sp, #20
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	685b      	ldr	r3, [r3, #4]
 80087d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	689a      	ldr	r2, [r3, #8]
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	683a      	ldr	r2, [r7, #0]
 80087ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	683a      	ldr	r2, [r7, #0]
 80087f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	1c5a      	adds	r2, r3, #1
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	601a      	str	r2, [r3, #0]
}
 8008802:	bf00      	nop
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880c:	4770      	bx	lr

0800880e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800880e:	b480      	push	{r7}
 8008810:	b085      	sub	sp, #20
 8008812:	af00      	add	r7, sp, #0
 8008814:	6078      	str	r0, [r7, #4]
 8008816:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008824:	d103      	bne.n	800882e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	691b      	ldr	r3, [r3, #16]
 800882a:	60fb      	str	r3, [r7, #12]
 800882c:	e00c      	b.n	8008848 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	3308      	adds	r3, #8
 8008832:	60fb      	str	r3, [r7, #12]
 8008834:	e002      	b.n	800883c <vListInsert+0x2e>
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	60fb      	str	r3, [r7, #12]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68ba      	ldr	r2, [r7, #8]
 8008844:	429a      	cmp	r2, r3
 8008846:	d2f6      	bcs.n	8008836 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	685b      	ldr	r3, [r3, #4]
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	683a      	ldr	r2, [r7, #0]
 8008862:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	1c5a      	adds	r2, r3, #1
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	601a      	str	r2, [r3, #0]
}
 8008874:	bf00      	nop
 8008876:	3714      	adds	r7, #20
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	687a      	ldr	r2, [r7, #4]
 8008894:	6892      	ldr	r2, [r2, #8]
 8008896:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	687a      	ldr	r2, [r7, #4]
 800889e:	6852      	ldr	r2, [r2, #4]
 80088a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d103      	bne.n	80088b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	689a      	ldr	r2, [r3, #8]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	1e5a      	subs	r2, r3, #1
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3714      	adds	r7, #20
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr

080088d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b084      	sub	sp, #16
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10a      	bne.n	80088fe <xQueueGenericReset+0x2a>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	60bb      	str	r3, [r7, #8]
}
 80088fa:	bf00      	nop
 80088fc:	e7fe      	b.n	80088fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80088fe:	f002 fa19 	bl	800ad34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800890a:	68f9      	ldr	r1, [r7, #12]
 800890c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800890e:	fb01 f303 	mul.w	r3, r1, r3
 8008912:	441a      	add	r2, r3
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800892e:	3b01      	subs	r3, #1
 8008930:	68f9      	ldr	r1, [r7, #12]
 8008932:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008934:	fb01 f303 	mul.w	r3, r1, r3
 8008938:	441a      	add	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	22ff      	movs	r2, #255	; 0xff
 8008942:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	22ff      	movs	r2, #255	; 0xff
 800894a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d114      	bne.n	800897e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d01a      	beq.n	8008992 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	3310      	adds	r3, #16
 8008960:	4618      	mov	r0, r3
 8008962:	f001 fa33 	bl	8009dcc <xTaskRemoveFromEventList>
 8008966:	4603      	mov	r3, r0
 8008968:	2b00      	cmp	r3, #0
 800896a:	d012      	beq.n	8008992 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800896c:	4b0c      	ldr	r3, [pc, #48]	; (80089a0 <xQueueGenericReset+0xcc>)
 800896e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	f3bf 8f4f 	dsb	sy
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	e009      	b.n	8008992 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	3310      	adds	r3, #16
 8008982:	4618      	mov	r0, r3
 8008984:	f7ff fef2 	bl	800876c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	3324      	adds	r3, #36	; 0x24
 800898c:	4618      	mov	r0, r3
 800898e:	f7ff feed 	bl	800876c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008992:	f002 f9ff 	bl	800ad94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008996:	2301      	movs	r3, #1
}
 8008998:	4618      	mov	r0, r3
 800899a:	3710      	adds	r7, #16
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	e000ed04 	.word	0xe000ed04

080089a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08e      	sub	sp, #56	; 0x38
 80089a8:	af02      	add	r7, sp, #8
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	607a      	str	r2, [r7, #4]
 80089b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d10a      	bne.n	80089ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80089b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089bc:	f383 8811 	msr	BASEPRI, r3
 80089c0:	f3bf 8f6f 	isb	sy
 80089c4:	f3bf 8f4f 	dsb	sy
 80089c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80089ca:	bf00      	nop
 80089cc:	e7fe      	b.n	80089cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10a      	bne.n	80089ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80089d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80089e6:	bf00      	nop
 80089e8:	e7fe      	b.n	80089e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <xQueueGenericCreateStatic+0x52>
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d001      	beq.n	80089fa <xQueueGenericCreateStatic+0x56>
 80089f6:	2301      	movs	r3, #1
 80089f8:	e000      	b.n	80089fc <xQueueGenericCreateStatic+0x58>
 80089fa:	2300      	movs	r3, #0
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d10a      	bne.n	8008a16 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a04:	f383 8811 	msr	BASEPRI, r3
 8008a08:	f3bf 8f6f 	isb	sy
 8008a0c:	f3bf 8f4f 	dsb	sy
 8008a10:	623b      	str	r3, [r7, #32]
}
 8008a12:	bf00      	nop
 8008a14:	e7fe      	b.n	8008a14 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d102      	bne.n	8008a22 <xQueueGenericCreateStatic+0x7e>
 8008a1c:	68bb      	ldr	r3, [r7, #8]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d101      	bne.n	8008a26 <xQueueGenericCreateStatic+0x82>
 8008a22:	2301      	movs	r3, #1
 8008a24:	e000      	b.n	8008a28 <xQueueGenericCreateStatic+0x84>
 8008a26:	2300      	movs	r3, #0
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d10a      	bne.n	8008a42 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a30:	f383 8811 	msr	BASEPRI, r3
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	61fb      	str	r3, [r7, #28]
}
 8008a3e:	bf00      	nop
 8008a40:	e7fe      	b.n	8008a40 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008a42:	2350      	movs	r3, #80	; 0x50
 8008a44:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	2b50      	cmp	r3, #80	; 0x50
 8008a4a:	d00a      	beq.n	8008a62 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	61bb      	str	r3, [r7, #24]
}
 8008a5e:	bf00      	nop
 8008a60:	e7fe      	b.n	8008a60 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008a62:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00d      	beq.n	8008a8a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a70:	2201      	movs	r2, #1
 8008a72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a76:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008a7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a7c:	9300      	str	r3, [sp, #0]
 8008a7e:	4613      	mov	r3, r2
 8008a80:	687a      	ldr	r2, [r7, #4]
 8008a82:	68b9      	ldr	r1, [r7, #8]
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f000 f845 	bl	8008b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3730      	adds	r7, #48	; 0x30
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}

08008a94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b08a      	sub	sp, #40	; 0x28
 8008a98:	af02      	add	r7, sp, #8
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	4613      	mov	r3, r2
 8008aa0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d10a      	bne.n	8008abe <xQueueGenericCreate+0x2a>
	__asm volatile
 8008aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aac:	f383 8811 	msr	BASEPRI, r3
 8008ab0:	f3bf 8f6f 	isb	sy
 8008ab4:	f3bf 8f4f 	dsb	sy
 8008ab8:	613b      	str	r3, [r7, #16]
}
 8008aba:	bf00      	nop
 8008abc:	e7fe      	b.n	8008abc <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d102      	bne.n	8008aca <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	61fb      	str	r3, [r7, #28]
 8008ac8:	e004      	b.n	8008ad4 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	68ba      	ldr	r2, [r7, #8]
 8008ace:	fb02 f303 	mul.w	r3, r2, r3
 8008ad2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008ad4:	69fb      	ldr	r3, [r7, #28]
 8008ad6:	3350      	adds	r3, #80	; 0x50
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f002 fa4d 	bl	800af78 <pvPortMalloc>
 8008ade:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008ae0:	69bb      	ldr	r3, [r7, #24]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d011      	beq.n	8008b0a <xQueueGenericCreate+0x76>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	3350      	adds	r3, #80	; 0x50
 8008aee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008af8:	79fa      	ldrb	r2, [r7, #7]
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	4613      	mov	r3, r2
 8008b00:	697a      	ldr	r2, [r7, #20]
 8008b02:	68b9      	ldr	r1, [r7, #8]
 8008b04:	68f8      	ldr	r0, [r7, #12]
 8008b06:	f000 f805 	bl	8008b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008b0a:	69bb      	ldr	r3, [r7, #24]
	}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3720      	adds	r7, #32
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	60f8      	str	r0, [r7, #12]
 8008b1c:	60b9      	str	r1, [r7, #8]
 8008b1e:	607a      	str	r2, [r7, #4]
 8008b20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008b22:	68bb      	ldr	r3, [r7, #8]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d103      	bne.n	8008b30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	69ba      	ldr	r2, [r7, #24]
 8008b2c:	601a      	str	r2, [r3, #0]
 8008b2e:	e002      	b.n	8008b36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	687a      	ldr	r2, [r7, #4]
 8008b34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	68ba      	ldr	r2, [r7, #8]
 8008b40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008b42:	2101      	movs	r1, #1
 8008b44:	69b8      	ldr	r0, [r7, #24]
 8008b46:	f7ff fec5 	bl	80088d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008b4a:	69bb      	ldr	r3, [r7, #24]
 8008b4c:	78fa      	ldrb	r2, [r7, #3]
 8008b4e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b08a      	sub	sp, #40	; 0x28
 8008b5e:	af02      	add	r7, sp, #8
 8008b60:	60f8      	str	r0, [r7, #12]
 8008b62:	60b9      	str	r1, [r7, #8]
 8008b64:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d10a      	bne.n	8008b82 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b70:	f383 8811 	msr	BASEPRI, r3
 8008b74:	f3bf 8f6f 	isb	sy
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	61bb      	str	r3, [r7, #24]
}
 8008b7e:	bf00      	nop
 8008b80:	e7fe      	b.n	8008b80 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008b82:	68ba      	ldr	r2, [r7, #8]
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d90a      	bls.n	8008ba0 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	617b      	str	r3, [r7, #20]
}
 8008b9c:	bf00      	nop
 8008b9e:	e7fe      	b.n	8008b9e <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008ba0:	2302      	movs	r3, #2
 8008ba2:	9300      	str	r3, [sp, #0]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2200      	movs	r2, #0
 8008ba8:	2100      	movs	r1, #0
 8008baa:	68f8      	ldr	r0, [r7, #12]
 8008bac:	f7ff fefa 	bl	80089a4 <xQueueGenericCreateStatic>
 8008bb0:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008bb2:	69fb      	ldr	r3, [r7, #28]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d002      	beq.n	8008bbe <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	68ba      	ldr	r2, [r7, #8]
 8008bbc:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008bbe:	69fb      	ldr	r3, [r7, #28]
	}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	3720      	adds	r7, #32
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b086      	sub	sp, #24
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
 8008bd0:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d10a      	bne.n	8008bee <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	613b      	str	r3, [r7, #16]
}
 8008bea:	bf00      	nop
 8008bec:	e7fe      	b.n	8008bec <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008bee:	683a      	ldr	r2, [r7, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	429a      	cmp	r2, r3
 8008bf4:	d90a      	bls.n	8008c0c <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8008bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bfa:	f383 8811 	msr	BASEPRI, r3
 8008bfe:	f3bf 8f6f 	isb	sy
 8008c02:	f3bf 8f4f 	dsb	sy
 8008c06:	60fb      	str	r3, [r7, #12]
}
 8008c08:	bf00      	nop
 8008c0a:	e7fe      	b.n	8008c0a <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008c0c:	2202      	movs	r2, #2
 8008c0e:	2100      	movs	r1, #0
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f7ff ff3f 	bl	8008a94 <xQueueGenericCreate>
 8008c16:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d002      	beq.n	8008c24 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	683a      	ldr	r2, [r7, #0]
 8008c22:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008c24:	697b      	ldr	r3, [r7, #20]
	}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3718      	adds	r7, #24
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
	...

08008c30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b08e      	sub	sp, #56	; 0x38
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	60f8      	str	r0, [r7, #12]
 8008c38:	60b9      	str	r1, [r7, #8]
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d10a      	bne.n	8008c62 <xQueueGenericSend+0x32>
	__asm volatile
 8008c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c50:	f383 8811 	msr	BASEPRI, r3
 8008c54:	f3bf 8f6f 	isb	sy
 8008c58:	f3bf 8f4f 	dsb	sy
 8008c5c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008c5e:	bf00      	nop
 8008c60:	e7fe      	b.n	8008c60 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d103      	bne.n	8008c70 <xQueueGenericSend+0x40>
 8008c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <xQueueGenericSend+0x44>
 8008c70:	2301      	movs	r3, #1
 8008c72:	e000      	b.n	8008c76 <xQueueGenericSend+0x46>
 8008c74:	2300      	movs	r3, #0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d10a      	bne.n	8008c90 <xQueueGenericSend+0x60>
	__asm volatile
 8008c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c7e:	f383 8811 	msr	BASEPRI, r3
 8008c82:	f3bf 8f6f 	isb	sy
 8008c86:	f3bf 8f4f 	dsb	sy
 8008c8a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008c8c:	bf00      	nop
 8008c8e:	e7fe      	b.n	8008c8e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d103      	bne.n	8008c9e <xQueueGenericSend+0x6e>
 8008c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d101      	bne.n	8008ca2 <xQueueGenericSend+0x72>
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e000      	b.n	8008ca4 <xQueueGenericSend+0x74>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d10a      	bne.n	8008cbe <xQueueGenericSend+0x8e>
	__asm volatile
 8008ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cac:	f383 8811 	msr	BASEPRI, r3
 8008cb0:	f3bf 8f6f 	isb	sy
 8008cb4:	f3bf 8f4f 	dsb	sy
 8008cb8:	623b      	str	r3, [r7, #32]
}
 8008cba:	bf00      	nop
 8008cbc:	e7fe      	b.n	8008cbc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008cbe:	f001 faa5 	bl	800a20c <xTaskGetSchedulerState>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d102      	bne.n	8008cce <xQueueGenericSend+0x9e>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d101      	bne.n	8008cd2 <xQueueGenericSend+0xa2>
 8008cce:	2301      	movs	r3, #1
 8008cd0:	e000      	b.n	8008cd4 <xQueueGenericSend+0xa4>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d10a      	bne.n	8008cee <xQueueGenericSend+0xbe>
	__asm volatile
 8008cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cdc:	f383 8811 	msr	BASEPRI, r3
 8008ce0:	f3bf 8f6f 	isb	sy
 8008ce4:	f3bf 8f4f 	dsb	sy
 8008ce8:	61fb      	str	r3, [r7, #28]
}
 8008cea:	bf00      	nop
 8008cec:	e7fe      	b.n	8008cec <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008cee:	f002 f821 	bl	800ad34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d302      	bcc.n	8008d04 <xQueueGenericSend+0xd4>
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d129      	bne.n	8008d58 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d04:	683a      	ldr	r2, [r7, #0]
 8008d06:	68b9      	ldr	r1, [r7, #8]
 8008d08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008d0a:	f000 fa2a 	bl	8009162 <prvCopyDataToQueue>
 8008d0e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d010      	beq.n	8008d3a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1a:	3324      	adds	r3, #36	; 0x24
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f001 f855 	bl	8009dcc <xTaskRemoveFromEventList>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d013      	beq.n	8008d50 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008d28:	4b3f      	ldr	r3, [pc, #252]	; (8008e28 <xQueueGenericSend+0x1f8>)
 8008d2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d2e:	601a      	str	r2, [r3, #0]
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	f3bf 8f6f 	isb	sy
 8008d38:	e00a      	b.n	8008d50 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d007      	beq.n	8008d50 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008d40:	4b39      	ldr	r3, [pc, #228]	; (8008e28 <xQueueGenericSend+0x1f8>)
 8008d42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d46:	601a      	str	r2, [r3, #0]
 8008d48:	f3bf 8f4f 	dsb	sy
 8008d4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008d50:	f002 f820 	bl	800ad94 <vPortExitCritical>
				return pdPASS;
 8008d54:	2301      	movs	r3, #1
 8008d56:	e063      	b.n	8008e20 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d103      	bne.n	8008d66 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d5e:	f002 f819 	bl	800ad94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008d62:	2300      	movs	r3, #0
 8008d64:	e05c      	b.n	8008e20 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d106      	bne.n	8008d7a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d6c:	f107 0314 	add.w	r3, r7, #20
 8008d70:	4618      	mov	r0, r3
 8008d72:	f001 f8f1 	bl	8009f58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d76:	2301      	movs	r3, #1
 8008d78:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d7a:	f002 f80b 	bl	800ad94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d7e:	f000 fdc5 	bl	800990c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d82:	f001 ffd7 	bl	800ad34 <vPortEnterCritical>
 8008d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d8c:	b25b      	sxtb	r3, r3
 8008d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d92:	d103      	bne.n	8008d9c <xQueueGenericSend+0x16c>
 8008d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008da2:	b25b      	sxtb	r3, r3
 8008da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008da8:	d103      	bne.n	8008db2 <xQueueGenericSend+0x182>
 8008daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008db2:	f001 ffef 	bl	800ad94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008db6:	1d3a      	adds	r2, r7, #4
 8008db8:	f107 0314 	add.w	r3, r7, #20
 8008dbc:	4611      	mov	r1, r2
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f001 f8e0 	bl	8009f84 <xTaskCheckForTimeOut>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d124      	bne.n	8008e14 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008dca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008dcc:	f000 fac1 	bl	8009352 <prvIsQueueFull>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d018      	beq.n	8008e08 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008dd8:	3310      	adds	r3, #16
 8008dda:	687a      	ldr	r2, [r7, #4]
 8008ddc:	4611      	mov	r1, r2
 8008dde:	4618      	mov	r0, r3
 8008de0:	f000 ff68 	bl	8009cb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008de4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008de6:	f000 fa4c 	bl	8009282 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008dea:	f000 fd9d 	bl	8009928 <xTaskResumeAll>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f47f af7c 	bne.w	8008cee <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008df6:	4b0c      	ldr	r3, [pc, #48]	; (8008e28 <xQueueGenericSend+0x1f8>)
 8008df8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dfc:	601a      	str	r2, [r3, #0]
 8008dfe:	f3bf 8f4f 	dsb	sy
 8008e02:	f3bf 8f6f 	isb	sy
 8008e06:	e772      	b.n	8008cee <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008e08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e0a:	f000 fa3a 	bl	8009282 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e0e:	f000 fd8b 	bl	8009928 <xTaskResumeAll>
 8008e12:	e76c      	b.n	8008cee <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008e14:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008e16:	f000 fa34 	bl	8009282 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e1a:	f000 fd85 	bl	8009928 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008e1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3738      	adds	r7, #56	; 0x38
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	e000ed04 	.word	0xe000ed04

08008e2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b08e      	sub	sp, #56	; 0x38
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10a      	bne.n	8008e5a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008e56:	bf00      	nop
 8008e58:	e7fe      	b.n	8008e58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d103      	bne.n	8008e68 <xQueueGenericSendFromISR+0x3c>
 8008e60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d101      	bne.n	8008e6c <xQueueGenericSendFromISR+0x40>
 8008e68:	2301      	movs	r3, #1
 8008e6a:	e000      	b.n	8008e6e <xQueueGenericSendFromISR+0x42>
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d10a      	bne.n	8008e88 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	623b      	str	r3, [r7, #32]
}
 8008e84:	bf00      	nop
 8008e86:	e7fe      	b.n	8008e86 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	2b02      	cmp	r3, #2
 8008e8c:	d103      	bne.n	8008e96 <xQueueGenericSendFromISR+0x6a>
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e92:	2b01      	cmp	r3, #1
 8008e94:	d101      	bne.n	8008e9a <xQueueGenericSendFromISR+0x6e>
 8008e96:	2301      	movs	r3, #1
 8008e98:	e000      	b.n	8008e9c <xQueueGenericSendFromISR+0x70>
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d10a      	bne.n	8008eb6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	61fb      	str	r3, [r7, #28]
}
 8008eb2:	bf00      	nop
 8008eb4:	e7fe      	b.n	8008eb4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008eb6:	f002 f81f 	bl	800aef8 <vPortValidateInterruptPriority>
	__asm volatile
 8008eba:	f3ef 8211 	mrs	r2, BASEPRI
 8008ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	61ba      	str	r2, [r7, #24]
 8008ed0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008ed2:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ed8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ede:	429a      	cmp	r2, r3
 8008ee0:	d302      	bcc.n	8008ee8 <xQueueGenericSendFromISR+0xbc>
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	2b02      	cmp	r3, #2
 8008ee6:	d12c      	bne.n	8008f42 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008ef2:	683a      	ldr	r2, [r7, #0]
 8008ef4:	68b9      	ldr	r1, [r7, #8]
 8008ef6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008ef8:	f000 f933 	bl	8009162 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008efc:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8008f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f04:	d112      	bne.n	8008f2c <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d016      	beq.n	8008f3c <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	3324      	adds	r3, #36	; 0x24
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 ff5a 	bl	8009dcc <xTaskRemoveFromEventList>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00e      	beq.n	8008f3c <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00b      	beq.n	8008f3c <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	601a      	str	r2, [r3, #0]
 8008f2a:	e007      	b.n	8008f3c <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008f2c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008f30:	3301      	adds	r3, #1
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	b25a      	sxtb	r2, r3
 8008f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8008f40:	e001      	b.n	8008f46 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008f42:	2300      	movs	r3, #0
 8008f44:	637b      	str	r3, [r7, #52]	; 0x34
 8008f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f48:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	f383 8811 	msr	BASEPRI, r3
}
 8008f50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3738      	adds	r7, #56	; 0x38
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08c      	sub	sp, #48	; 0x30
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008f70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d10a      	bne.n	8008f8c <xQueueReceive+0x30>
	__asm volatile
 8008f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f7a:	f383 8811 	msr	BASEPRI, r3
 8008f7e:	f3bf 8f6f 	isb	sy
 8008f82:	f3bf 8f4f 	dsb	sy
 8008f86:	623b      	str	r3, [r7, #32]
}
 8008f88:	bf00      	nop
 8008f8a:	e7fe      	b.n	8008f8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d103      	bne.n	8008f9a <xQueueReceive+0x3e>
 8008f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d101      	bne.n	8008f9e <xQueueReceive+0x42>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e000      	b.n	8008fa0 <xQueueReceive+0x44>
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10a      	bne.n	8008fba <xQueueReceive+0x5e>
	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa8:	f383 8811 	msr	BASEPRI, r3
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f3bf 8f4f 	dsb	sy
 8008fb4:	61fb      	str	r3, [r7, #28]
}
 8008fb6:	bf00      	nop
 8008fb8:	e7fe      	b.n	8008fb8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008fba:	f001 f927 	bl	800a20c <xTaskGetSchedulerState>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d102      	bne.n	8008fca <xQueueReceive+0x6e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d101      	bne.n	8008fce <xQueueReceive+0x72>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e000      	b.n	8008fd0 <xQueueReceive+0x74>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10a      	bne.n	8008fea <xQueueReceive+0x8e>
	__asm volatile
 8008fd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	61bb      	str	r3, [r7, #24]
}
 8008fe6:	bf00      	nop
 8008fe8:	e7fe      	b.n	8008fe8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008fea:	f001 fea3 	bl	800ad34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d01f      	beq.n	800903a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008ffa:	68b9      	ldr	r1, [r7, #8]
 8008ffc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ffe:	f000 f91a 	bl	8009236 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009004:	1e5a      	subs	r2, r3, #1
 8009006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009008:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800900a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00f      	beq.n	8009032 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009014:	3310      	adds	r3, #16
 8009016:	4618      	mov	r0, r3
 8009018:	f000 fed8 	bl	8009dcc <xTaskRemoveFromEventList>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d007      	beq.n	8009032 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009022:	4b3d      	ldr	r3, [pc, #244]	; (8009118 <xQueueReceive+0x1bc>)
 8009024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009032:	f001 feaf 	bl	800ad94 <vPortExitCritical>
				return pdPASS;
 8009036:	2301      	movs	r3, #1
 8009038:	e069      	b.n	800910e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d103      	bne.n	8009048 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009040:	f001 fea8 	bl	800ad94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009044:	2300      	movs	r3, #0
 8009046:	e062      	b.n	800910e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800904a:	2b00      	cmp	r3, #0
 800904c:	d106      	bne.n	800905c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800904e:	f107 0310 	add.w	r3, r7, #16
 8009052:	4618      	mov	r0, r3
 8009054:	f000 ff80 	bl	8009f58 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009058:	2301      	movs	r3, #1
 800905a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800905c:	f001 fe9a 	bl	800ad94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009060:	f000 fc54 	bl	800990c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009064:	f001 fe66 	bl	800ad34 <vPortEnterCritical>
 8009068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800906e:	b25b      	sxtb	r3, r3
 8009070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009074:	d103      	bne.n	800907e <xQueueReceive+0x122>
 8009076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009078:	2200      	movs	r2, #0
 800907a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800907e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009080:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009084:	b25b      	sxtb	r3, r3
 8009086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800908a:	d103      	bne.n	8009094 <xQueueReceive+0x138>
 800908c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800908e:	2200      	movs	r2, #0
 8009090:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009094:	f001 fe7e 	bl	800ad94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009098:	1d3a      	adds	r2, r7, #4
 800909a:	f107 0310 	add.w	r3, r7, #16
 800909e:	4611      	mov	r1, r2
 80090a0:	4618      	mov	r0, r3
 80090a2:	f000 ff6f 	bl	8009f84 <xTaskCheckForTimeOut>
 80090a6:	4603      	mov	r3, r0
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d123      	bne.n	80090f4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090ae:	f000 f93a 	bl	8009326 <prvIsQueueEmpty>
 80090b2:	4603      	mov	r3, r0
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d017      	beq.n	80090e8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80090b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ba:	3324      	adds	r3, #36	; 0x24
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	4611      	mov	r1, r2
 80090c0:	4618      	mov	r0, r3
 80090c2:	f000 fdf7 	bl	8009cb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80090c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090c8:	f000 f8db 	bl	8009282 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80090cc:	f000 fc2c 	bl	8009928 <xTaskResumeAll>
 80090d0:	4603      	mov	r3, r0
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d189      	bne.n	8008fea <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80090d6:	4b10      	ldr	r3, [pc, #64]	; (8009118 <xQueueReceive+0x1bc>)
 80090d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090dc:	601a      	str	r2, [r3, #0]
 80090de:	f3bf 8f4f 	dsb	sy
 80090e2:	f3bf 8f6f 	isb	sy
 80090e6:	e780      	b.n	8008fea <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80090e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090ea:	f000 f8ca 	bl	8009282 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80090ee:	f000 fc1b 	bl	8009928 <xTaskResumeAll>
 80090f2:	e77a      	b.n	8008fea <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80090f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80090f6:	f000 f8c4 	bl	8009282 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80090fa:	f000 fc15 	bl	8009928 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80090fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009100:	f000 f911 	bl	8009326 <prvIsQueueEmpty>
 8009104:	4603      	mov	r3, r0
 8009106:	2b00      	cmp	r3, #0
 8009108:	f43f af6f 	beq.w	8008fea <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800910c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800910e:	4618      	mov	r0, r3
 8009110:	3730      	adds	r7, #48	; 0x30
 8009112:	46bd      	mov	sp, r7
 8009114:	bd80      	pop	{r7, pc}
 8009116:	bf00      	nop
 8009118:	e000ed04 	.word	0xe000ed04

0800911c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d10a      	bne.n	8009144 <vQueueDelete+0x28>
	__asm volatile
 800912e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	60bb      	str	r3, [r7, #8]
}
 8009140:	bf00      	nop
 8009142:	e7fe      	b.n	8009142 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009144:	68f8      	ldr	r0, [r7, #12]
 8009146:	f000 f947 	bl	80093d8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009150:	2b00      	cmp	r3, #0
 8009152:	d102      	bne.n	800915a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f001 ffd3 	bl	800b100 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800915a:	bf00      	nop
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009162:	b580      	push	{r7, lr}
 8009164:	b086      	sub	sp, #24
 8009166:	af00      	add	r7, sp, #0
 8009168:	60f8      	str	r0, [r7, #12]
 800916a:	60b9      	str	r1, [r7, #8]
 800916c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800916e:	2300      	movs	r3, #0
 8009170:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009176:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800917c:	2b00      	cmp	r3, #0
 800917e:	d10d      	bne.n	800919c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d14d      	bne.n	8009224 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	689b      	ldr	r3, [r3, #8]
 800918c:	4618      	mov	r0, r3
 800918e:	f001 f85b 	bl	800a248 <xTaskPriorityDisinherit>
 8009192:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2200      	movs	r2, #0
 8009198:	609a      	str	r2, [r3, #8]
 800919a:	e043      	b.n	8009224 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d119      	bne.n	80091d6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6858      	ldr	r0, [r3, #4]
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091aa:	461a      	mov	r2, r3
 80091ac:	68b9      	ldr	r1, [r7, #8]
 80091ae:	f002 f8e1 	bl	800b374 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	685a      	ldr	r2, [r3, #4]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ba:	441a      	add	r2, r3
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	689b      	ldr	r3, [r3, #8]
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d32b      	bcc.n	8009224 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681a      	ldr	r2, [r3, #0]
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	605a      	str	r2, [r3, #4]
 80091d4:	e026      	b.n	8009224 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	68d8      	ldr	r0, [r3, #12]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091de:	461a      	mov	r2, r3
 80091e0:	68b9      	ldr	r1, [r7, #8]
 80091e2:	f002 f8c7 	bl	800b374 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	68da      	ldr	r2, [r3, #12]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ee:	425b      	negs	r3, r3
 80091f0:	441a      	add	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	68da      	ldr	r2, [r3, #12]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d207      	bcs.n	8009212 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	689a      	ldr	r2, [r3, #8]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800920a:	425b      	negs	r3, r3
 800920c:	441a      	add	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b02      	cmp	r3, #2
 8009216:	d105      	bne.n	8009224 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	3b01      	subs	r3, #1
 8009222:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	1c5a      	adds	r2, r3, #1
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800922c:	697b      	ldr	r3, [r7, #20]
}
 800922e:	4618      	mov	r0, r3
 8009230:	3718      	adds	r7, #24
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}

08009236 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b082      	sub	sp, #8
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
 800923e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009244:	2b00      	cmp	r3, #0
 8009246:	d018      	beq.n	800927a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	68da      	ldr	r2, [r3, #12]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009250:	441a      	add	r2, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	68da      	ldr	r2, [r3, #12]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	429a      	cmp	r2, r3
 8009260:	d303      	bcc.n	800926a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	68d9      	ldr	r1, [r3, #12]
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009272:	461a      	mov	r2, r3
 8009274:	6838      	ldr	r0, [r7, #0]
 8009276:	f002 f87d 	bl	800b374 <memcpy>
	}
}
 800927a:	bf00      	nop
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800928a:	f001 fd53 	bl	800ad34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009294:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009296:	e011      	b.n	80092bc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800929c:	2b00      	cmp	r3, #0
 800929e:	d012      	beq.n	80092c6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	3324      	adds	r3, #36	; 0x24
 80092a4:	4618      	mov	r0, r3
 80092a6:	f000 fd91 	bl	8009dcc <xTaskRemoveFromEventList>
 80092aa:	4603      	mov	r3, r0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d001      	beq.n	80092b4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80092b0:	f000 feca 	bl	800a048 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80092b4:	7bfb      	ldrb	r3, [r7, #15]
 80092b6:	3b01      	subs	r3, #1
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80092bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	dce9      	bgt.n	8009298 <prvUnlockQueue+0x16>
 80092c4:	e000      	b.n	80092c8 <prvUnlockQueue+0x46>
					break;
 80092c6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	22ff      	movs	r2, #255	; 0xff
 80092cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80092d0:	f001 fd60 	bl	800ad94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80092d4:	f001 fd2e 	bl	800ad34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80092de:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80092e0:	e011      	b.n	8009306 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d012      	beq.n	8009310 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	3310      	adds	r3, #16
 80092ee:	4618      	mov	r0, r3
 80092f0:	f000 fd6c 	bl	8009dcc <xTaskRemoveFromEventList>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80092fa:	f000 fea5 	bl	800a048 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80092fe:	7bbb      	ldrb	r3, [r7, #14]
 8009300:	3b01      	subs	r3, #1
 8009302:	b2db      	uxtb	r3, r3
 8009304:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009306:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800930a:	2b00      	cmp	r3, #0
 800930c:	dce9      	bgt.n	80092e2 <prvUnlockQueue+0x60>
 800930e:	e000      	b.n	8009312 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009310:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	22ff      	movs	r2, #255	; 0xff
 8009316:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800931a:	f001 fd3b 	bl	800ad94 <vPortExitCritical>
}
 800931e:	bf00      	nop
 8009320:	3710      	adds	r7, #16
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b084      	sub	sp, #16
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800932e:	f001 fd01 	bl	800ad34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009336:	2b00      	cmp	r3, #0
 8009338:	d102      	bne.n	8009340 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800933a:	2301      	movs	r3, #1
 800933c:	60fb      	str	r3, [r7, #12]
 800933e:	e001      	b.n	8009344 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009340:	2300      	movs	r3, #0
 8009342:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009344:	f001 fd26 	bl	800ad94 <vPortExitCritical>

	return xReturn;
 8009348:	68fb      	ldr	r3, [r7, #12]
}
 800934a:	4618      	mov	r0, r3
 800934c:	3710      	adds	r7, #16
 800934e:	46bd      	mov	sp, r7
 8009350:	bd80      	pop	{r7, pc}

08009352 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009352:	b580      	push	{r7, lr}
 8009354:	b084      	sub	sp, #16
 8009356:	af00      	add	r7, sp, #0
 8009358:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800935a:	f001 fceb 	bl	800ad34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009366:	429a      	cmp	r2, r3
 8009368:	d102      	bne.n	8009370 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800936a:	2301      	movs	r3, #1
 800936c:	60fb      	str	r3, [r7, #12]
 800936e:	e001      	b.n	8009374 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009370:	2300      	movs	r3, #0
 8009372:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009374:	f001 fd0e 	bl	800ad94 <vPortExitCritical>

	return xReturn;
 8009378:	68fb      	ldr	r3, [r7, #12]
}
 800937a:	4618      	mov	r0, r3
 800937c:	3710      	adds	r7, #16
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
	...

08009384 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800938e:	2300      	movs	r3, #0
 8009390:	60fb      	str	r3, [r7, #12]
 8009392:	e014      	b.n	80093be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009394:	4a0f      	ldr	r2, [pc, #60]	; (80093d4 <vQueueAddToRegistry+0x50>)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d10b      	bne.n	80093b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80093a0:	490c      	ldr	r1, [pc, #48]	; (80093d4 <vQueueAddToRegistry+0x50>)
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	683a      	ldr	r2, [r7, #0]
 80093a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80093aa:	4a0a      	ldr	r2, [pc, #40]	; (80093d4 <vQueueAddToRegistry+0x50>)
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	00db      	lsls	r3, r3, #3
 80093b0:	4413      	add	r3, r2
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80093b6:	e006      	b.n	80093c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	3301      	adds	r3, #1
 80093bc:	60fb      	str	r3, [r7, #12]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	2b07      	cmp	r3, #7
 80093c2:	d9e7      	bls.n	8009394 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop
 80093c8:	3714      	adds	r7, #20
 80093ca:	46bd      	mov	sp, r7
 80093cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop
 80093d4:	20009e68 	.word	0x20009e68

080093d8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80093e0:	2300      	movs	r3, #0
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	e016      	b.n	8009414 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80093e6:	4a10      	ldr	r2, [pc, #64]	; (8009428 <vQueueUnregisterQueue+0x50>)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	00db      	lsls	r3, r3, #3
 80093ec:	4413      	add	r3, r2
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	429a      	cmp	r2, r3
 80093f4:	d10b      	bne.n	800940e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80093f6:	4a0c      	ldr	r2, [pc, #48]	; (8009428 <vQueueUnregisterQueue+0x50>)
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	2100      	movs	r1, #0
 80093fc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009400:	4a09      	ldr	r2, [pc, #36]	; (8009428 <vQueueUnregisterQueue+0x50>)
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	00db      	lsls	r3, r3, #3
 8009406:	4413      	add	r3, r2
 8009408:	2200      	movs	r2, #0
 800940a:	605a      	str	r2, [r3, #4]
				break;
 800940c:	e006      	b.n	800941c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	3301      	adds	r3, #1
 8009412:	60fb      	str	r3, [r7, #12]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2b07      	cmp	r3, #7
 8009418:	d9e5      	bls.n	80093e6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800941a:	bf00      	nop
 800941c:	bf00      	nop
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	20009e68 	.word	0x20009e68

0800942c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800942c:	b580      	push	{r7, lr}
 800942e:	b086      	sub	sp, #24
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800943c:	f001 fc7a 	bl	800ad34 <vPortEnterCritical>
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009446:	b25b      	sxtb	r3, r3
 8009448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800944c:	d103      	bne.n	8009456 <vQueueWaitForMessageRestricted+0x2a>
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	2200      	movs	r2, #0
 8009452:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800945c:	b25b      	sxtb	r3, r3
 800945e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009462:	d103      	bne.n	800946c <vQueueWaitForMessageRestricted+0x40>
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	2200      	movs	r2, #0
 8009468:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800946c:	f001 fc92 	bl	800ad94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009474:	2b00      	cmp	r3, #0
 8009476:	d106      	bne.n	8009486 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	3324      	adds	r3, #36	; 0x24
 800947c:	687a      	ldr	r2, [r7, #4]
 800947e:	68b9      	ldr	r1, [r7, #8]
 8009480:	4618      	mov	r0, r3
 8009482:	f000 fc77 	bl	8009d74 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009486:	6978      	ldr	r0, [r7, #20]
 8009488:	f7ff fefb 	bl	8009282 <prvUnlockQueue>
	}
 800948c:	bf00      	nop
 800948e:	3718      	adds	r7, #24
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}

08009494 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009494:	b580      	push	{r7, lr}
 8009496:	b08e      	sub	sp, #56	; 0x38
 8009498:	af04      	add	r7, sp, #16
 800949a:	60f8      	str	r0, [r7, #12]
 800949c:	60b9      	str	r1, [r7, #8]
 800949e:	607a      	str	r2, [r7, #4]
 80094a0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80094a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <xTaskCreateStatic+0x2a>
	__asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	623b      	str	r3, [r7, #32]
}
 80094ba:	bf00      	nop
 80094bc:	e7fe      	b.n	80094bc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80094be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10a      	bne.n	80094da <xTaskCreateStatic+0x46>
	__asm volatile
 80094c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094c8:	f383 8811 	msr	BASEPRI, r3
 80094cc:	f3bf 8f6f 	isb	sy
 80094d0:	f3bf 8f4f 	dsb	sy
 80094d4:	61fb      	str	r3, [r7, #28]
}
 80094d6:	bf00      	nop
 80094d8:	e7fe      	b.n	80094d8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80094da:	235c      	movs	r3, #92	; 0x5c
 80094dc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	2b5c      	cmp	r3, #92	; 0x5c
 80094e2:	d00a      	beq.n	80094fa <xTaskCreateStatic+0x66>
	__asm volatile
 80094e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094e8:	f383 8811 	msr	BASEPRI, r3
 80094ec:	f3bf 8f6f 	isb	sy
 80094f0:	f3bf 8f4f 	dsb	sy
 80094f4:	61bb      	str	r3, [r7, #24]
}
 80094f6:	bf00      	nop
 80094f8:	e7fe      	b.n	80094f8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80094fa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80094fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d01e      	beq.n	8009540 <xTaskCreateStatic+0xac>
 8009502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009504:	2b00      	cmp	r3, #0
 8009506:	d01b      	beq.n	8009540 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800950a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800950c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800950e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009510:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009514:	2202      	movs	r2, #2
 8009516:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800951a:	2300      	movs	r3, #0
 800951c:	9303      	str	r3, [sp, #12]
 800951e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009520:	9302      	str	r3, [sp, #8]
 8009522:	f107 0314 	add.w	r3, r7, #20
 8009526:	9301      	str	r3, [sp, #4]
 8009528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800952a:	9300      	str	r3, [sp, #0]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	68b9      	ldr	r1, [r7, #8]
 8009532:	68f8      	ldr	r0, [r7, #12]
 8009534:	f000 f850 	bl	80095d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009538:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800953a:	f000 f8dd 	bl	80096f8 <prvAddNewTaskToReadyList>
 800953e:	e001      	b.n	8009544 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009540:	2300      	movs	r3, #0
 8009542:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009544:	697b      	ldr	r3, [r7, #20]
	}
 8009546:	4618      	mov	r0, r3
 8009548:	3728      	adds	r7, #40	; 0x28
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}

0800954e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800954e:	b580      	push	{r7, lr}
 8009550:	b08c      	sub	sp, #48	; 0x30
 8009552:	af04      	add	r7, sp, #16
 8009554:	60f8      	str	r0, [r7, #12]
 8009556:	60b9      	str	r1, [r7, #8]
 8009558:	603b      	str	r3, [r7, #0]
 800955a:	4613      	mov	r3, r2
 800955c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800955e:	88fb      	ldrh	r3, [r7, #6]
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4618      	mov	r0, r3
 8009564:	f001 fd08 	bl	800af78 <pvPortMalloc>
 8009568:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00e      	beq.n	800958e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009570:	205c      	movs	r0, #92	; 0x5c
 8009572:	f001 fd01 	bl	800af78 <pvPortMalloc>
 8009576:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	631a      	str	r2, [r3, #48]	; 0x30
 8009584:	e005      	b.n	8009592 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009586:	6978      	ldr	r0, [r7, #20]
 8009588:	f001 fdba 	bl	800b100 <vPortFree>
 800958c:	e001      	b.n	8009592 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800958e:	2300      	movs	r3, #0
 8009590:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	2b00      	cmp	r3, #0
 8009596:	d017      	beq.n	80095c8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	2200      	movs	r2, #0
 800959c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80095a0:	88fa      	ldrh	r2, [r7, #6]
 80095a2:	2300      	movs	r3, #0
 80095a4:	9303      	str	r3, [sp, #12]
 80095a6:	69fb      	ldr	r3, [r7, #28]
 80095a8:	9302      	str	r3, [sp, #8]
 80095aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095ac:	9301      	str	r3, [sp, #4]
 80095ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	68b9      	ldr	r1, [r7, #8]
 80095b6:	68f8      	ldr	r0, [r7, #12]
 80095b8:	f000 f80e 	bl	80095d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095bc:	69f8      	ldr	r0, [r7, #28]
 80095be:	f000 f89b 	bl	80096f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80095c2:	2301      	movs	r3, #1
 80095c4:	61bb      	str	r3, [r7, #24]
 80095c6:	e002      	b.n	80095ce <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80095c8:	f04f 33ff 	mov.w	r3, #4294967295
 80095cc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80095ce:	69bb      	ldr	r3, [r7, #24]
	}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3720      	adds	r7, #32
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b088      	sub	sp, #32
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
 80095e4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80095e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095e8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	009b      	lsls	r3, r3, #2
 80095ee:	461a      	mov	r2, r3
 80095f0:	21a5      	movs	r1, #165	; 0xa5
 80095f2:	f001 fecd 	bl	800b390 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009600:	3b01      	subs	r3, #1
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	4413      	add	r3, r2
 8009606:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	f023 0307 	bic.w	r3, r3, #7
 800960e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009610:	69bb      	ldr	r3, [r7, #24]
 8009612:	f003 0307 	and.w	r3, r3, #7
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00a      	beq.n	8009630 <prvInitialiseNewTask+0x58>
	__asm volatile
 800961a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800961e:	f383 8811 	msr	BASEPRI, r3
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	f3bf 8f4f 	dsb	sy
 800962a:	617b      	str	r3, [r7, #20]
}
 800962c:	bf00      	nop
 800962e:	e7fe      	b.n	800962e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d01f      	beq.n	8009676 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009636:	2300      	movs	r3, #0
 8009638:	61fb      	str	r3, [r7, #28]
 800963a:	e012      	b.n	8009662 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800963c:	68ba      	ldr	r2, [r7, #8]
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	4413      	add	r3, r2
 8009642:	7819      	ldrb	r1, [r3, #0]
 8009644:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	4413      	add	r3, r2
 800964a:	3334      	adds	r3, #52	; 0x34
 800964c:	460a      	mov	r2, r1
 800964e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009650:	68ba      	ldr	r2, [r7, #8]
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	4413      	add	r3, r2
 8009656:	781b      	ldrb	r3, [r3, #0]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d006      	beq.n	800966a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	3301      	adds	r3, #1
 8009660:	61fb      	str	r3, [r7, #28]
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	2b0f      	cmp	r3, #15
 8009666:	d9e9      	bls.n	800963c <prvInitialiseNewTask+0x64>
 8009668:	e000      	b.n	800966c <prvInitialiseNewTask+0x94>
			{
				break;
 800966a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800966c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800966e:	2200      	movs	r2, #0
 8009670:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009674:	e003      	b.n	800967e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009678:	2200      	movs	r2, #0
 800967a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800967e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009680:	2b37      	cmp	r3, #55	; 0x37
 8009682:	d901      	bls.n	8009688 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009684:	2337      	movs	r3, #55	; 0x37
 8009686:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800968a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800968c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800968e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009690:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009692:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009696:	2200      	movs	r2, #0
 8009698:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800969a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800969c:	3304      	adds	r3, #4
 800969e:	4618      	mov	r0, r3
 80096a0:	f7ff f884 	bl	80087ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80096a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096a6:	3318      	adds	r3, #24
 80096a8:	4618      	mov	r0, r3
 80096aa:	f7ff f87f 	bl	80087ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80096ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096b2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80096ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096bc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80096be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096c2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80096c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c6:	2200      	movs	r2, #0
 80096c8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80096ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096cc:	2200      	movs	r2, #0
 80096ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80096d2:	683a      	ldr	r2, [r7, #0]
 80096d4:	68f9      	ldr	r1, [r7, #12]
 80096d6:	69b8      	ldr	r0, [r7, #24]
 80096d8:	f001 f9fe 	bl	800aad8 <pxPortInitialiseStack>
 80096dc:	4602      	mov	r2, r0
 80096de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096e0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80096e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d002      	beq.n	80096ee <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80096e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096ec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096ee:	bf00      	nop
 80096f0:	3720      	adds	r7, #32
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bd80      	pop	{r7, pc}
	...

080096f8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009700:	f001 fb18 	bl	800ad34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009704:	4b2d      	ldr	r3, [pc, #180]	; (80097bc <prvAddNewTaskToReadyList+0xc4>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3301      	adds	r3, #1
 800970a:	4a2c      	ldr	r2, [pc, #176]	; (80097bc <prvAddNewTaskToReadyList+0xc4>)
 800970c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800970e:	4b2c      	ldr	r3, [pc, #176]	; (80097c0 <prvAddNewTaskToReadyList+0xc8>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d109      	bne.n	800972a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009716:	4a2a      	ldr	r2, [pc, #168]	; (80097c0 <prvAddNewTaskToReadyList+0xc8>)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800971c:	4b27      	ldr	r3, [pc, #156]	; (80097bc <prvAddNewTaskToReadyList+0xc4>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2b01      	cmp	r3, #1
 8009722:	d110      	bne.n	8009746 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009724:	f000 fcb4 	bl	800a090 <prvInitialiseTaskLists>
 8009728:	e00d      	b.n	8009746 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800972a:	4b26      	ldr	r3, [pc, #152]	; (80097c4 <prvAddNewTaskToReadyList+0xcc>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d109      	bne.n	8009746 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009732:	4b23      	ldr	r3, [pc, #140]	; (80097c0 <prvAddNewTaskToReadyList+0xc8>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800973c:	429a      	cmp	r2, r3
 800973e:	d802      	bhi.n	8009746 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009740:	4a1f      	ldr	r2, [pc, #124]	; (80097c0 <prvAddNewTaskToReadyList+0xc8>)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009746:	4b20      	ldr	r3, [pc, #128]	; (80097c8 <prvAddNewTaskToReadyList+0xd0>)
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	3301      	adds	r3, #1
 800974c:	4a1e      	ldr	r2, [pc, #120]	; (80097c8 <prvAddNewTaskToReadyList+0xd0>)
 800974e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009750:	4b1d      	ldr	r3, [pc, #116]	; (80097c8 <prvAddNewTaskToReadyList+0xd0>)
 8009752:	681a      	ldr	r2, [r3, #0]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800975c:	4b1b      	ldr	r3, [pc, #108]	; (80097cc <prvAddNewTaskToReadyList+0xd4>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	429a      	cmp	r2, r3
 8009762:	d903      	bls.n	800976c <prvAddNewTaskToReadyList+0x74>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009768:	4a18      	ldr	r2, [pc, #96]	; (80097cc <prvAddNewTaskToReadyList+0xd4>)
 800976a:	6013      	str	r3, [r2, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009770:	4613      	mov	r3, r2
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	4413      	add	r3, r2
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	4a15      	ldr	r2, [pc, #84]	; (80097d0 <prvAddNewTaskToReadyList+0xd8>)
 800977a:	441a      	add	r2, r3
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	3304      	adds	r3, #4
 8009780:	4619      	mov	r1, r3
 8009782:	4610      	mov	r0, r2
 8009784:	f7ff f81f 	bl	80087c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009788:	f001 fb04 	bl	800ad94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800978c:	4b0d      	ldr	r3, [pc, #52]	; (80097c4 <prvAddNewTaskToReadyList+0xcc>)
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2b00      	cmp	r3, #0
 8009792:	d00e      	beq.n	80097b2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009794:	4b0a      	ldr	r3, [pc, #40]	; (80097c0 <prvAddNewTaskToReadyList+0xc8>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800979e:	429a      	cmp	r2, r3
 80097a0:	d207      	bcs.n	80097b2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80097a2:	4b0c      	ldr	r3, [pc, #48]	; (80097d4 <prvAddNewTaskToReadyList+0xdc>)
 80097a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097a8:	601a      	str	r2, [r3, #0]
 80097aa:	f3bf 8f4f 	dsb	sy
 80097ae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80097b2:	bf00      	nop
 80097b4:	3708      	adds	r7, #8
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	20005a68 	.word	0x20005a68
 80097c0:	20005594 	.word	0x20005594
 80097c4:	20005a74 	.word	0x20005a74
 80097c8:	20005a84 	.word	0x20005a84
 80097cc:	20005a70 	.word	0x20005a70
 80097d0:	20005598 	.word	0x20005598
 80097d4:	e000ed04 	.word	0xe000ed04

080097d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b084      	sub	sp, #16
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80097e0:	2300      	movs	r3, #0
 80097e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d017      	beq.n	800981a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80097ea:	4b13      	ldr	r3, [pc, #76]	; (8009838 <vTaskDelay+0x60>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d00a      	beq.n	8009808 <vTaskDelay+0x30>
	__asm volatile
 80097f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097f6:	f383 8811 	msr	BASEPRI, r3
 80097fa:	f3bf 8f6f 	isb	sy
 80097fe:	f3bf 8f4f 	dsb	sy
 8009802:	60bb      	str	r3, [r7, #8]
}
 8009804:	bf00      	nop
 8009806:	e7fe      	b.n	8009806 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009808:	f000 f880 	bl	800990c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800980c:	2100      	movs	r1, #0
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fda0 	bl	800a354 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009814:	f000 f888 	bl	8009928 <xTaskResumeAll>
 8009818:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2b00      	cmp	r3, #0
 800981e:	d107      	bne.n	8009830 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009820:	4b06      	ldr	r3, [pc, #24]	; (800983c <vTaskDelay+0x64>)
 8009822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009826:	601a      	str	r2, [r3, #0]
 8009828:	f3bf 8f4f 	dsb	sy
 800982c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009830:	bf00      	nop
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	20005a90 	.word	0x20005a90
 800983c:	e000ed04 	.word	0xe000ed04

08009840 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b08a      	sub	sp, #40	; 0x28
 8009844:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009846:	2300      	movs	r3, #0
 8009848:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800984a:	2300      	movs	r3, #0
 800984c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800984e:	463a      	mov	r2, r7
 8009850:	1d39      	adds	r1, r7, #4
 8009852:	f107 0308 	add.w	r3, r7, #8
 8009856:	4618      	mov	r0, r3
 8009858:	f7fe fce8 	bl	800822c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800985c:	6839      	ldr	r1, [r7, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	68ba      	ldr	r2, [r7, #8]
 8009862:	9202      	str	r2, [sp, #8]
 8009864:	9301      	str	r3, [sp, #4]
 8009866:	2300      	movs	r3, #0
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	2300      	movs	r3, #0
 800986c:	460a      	mov	r2, r1
 800986e:	4921      	ldr	r1, [pc, #132]	; (80098f4 <vTaskStartScheduler+0xb4>)
 8009870:	4821      	ldr	r0, [pc, #132]	; (80098f8 <vTaskStartScheduler+0xb8>)
 8009872:	f7ff fe0f 	bl	8009494 <xTaskCreateStatic>
 8009876:	4603      	mov	r3, r0
 8009878:	4a20      	ldr	r2, [pc, #128]	; (80098fc <vTaskStartScheduler+0xbc>)
 800987a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800987c:	4b1f      	ldr	r3, [pc, #124]	; (80098fc <vTaskStartScheduler+0xbc>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d002      	beq.n	800988a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009884:	2301      	movs	r3, #1
 8009886:	617b      	str	r3, [r7, #20]
 8009888:	e001      	b.n	800988e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800988a:	2300      	movs	r3, #0
 800988c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2b01      	cmp	r3, #1
 8009892:	d102      	bne.n	800989a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009894:	f000 fdb2 	bl	800a3fc <xTimerCreateTimerTask>
 8009898:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	2b01      	cmp	r3, #1
 800989e:	d116      	bne.n	80098ce <vTaskStartScheduler+0x8e>
	__asm volatile
 80098a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a4:	f383 8811 	msr	BASEPRI, r3
 80098a8:	f3bf 8f6f 	isb	sy
 80098ac:	f3bf 8f4f 	dsb	sy
 80098b0:	613b      	str	r3, [r7, #16]
}
 80098b2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80098b4:	4b12      	ldr	r3, [pc, #72]	; (8009900 <vTaskStartScheduler+0xc0>)
 80098b6:	f04f 32ff 	mov.w	r2, #4294967295
 80098ba:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80098bc:	4b11      	ldr	r3, [pc, #68]	; (8009904 <vTaskStartScheduler+0xc4>)
 80098be:	2201      	movs	r2, #1
 80098c0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80098c2:	4b11      	ldr	r3, [pc, #68]	; (8009908 <vTaskStartScheduler+0xc8>)
 80098c4:	2200      	movs	r2, #0
 80098c6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80098c8:	f001 f992 	bl	800abf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80098cc:	e00e      	b.n	80098ec <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d4:	d10a      	bne.n	80098ec <vTaskStartScheduler+0xac>
	__asm volatile
 80098d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098da:	f383 8811 	msr	BASEPRI, r3
 80098de:	f3bf 8f6f 	isb	sy
 80098e2:	f3bf 8f4f 	dsb	sy
 80098e6:	60fb      	str	r3, [r7, #12]
}
 80098e8:	bf00      	nop
 80098ea:	e7fe      	b.n	80098ea <vTaskStartScheduler+0xaa>
}
 80098ec:	bf00      	nop
 80098ee:	3718      	adds	r7, #24
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}
 80098f4:	0800b414 	.word	0x0800b414
 80098f8:	0800a061 	.word	0x0800a061
 80098fc:	20005a8c 	.word	0x20005a8c
 8009900:	20005a88 	.word	0x20005a88
 8009904:	20005a74 	.word	0x20005a74
 8009908:	20005a6c 	.word	0x20005a6c

0800990c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800990c:	b480      	push	{r7}
 800990e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009910:	4b04      	ldr	r3, [pc, #16]	; (8009924 <vTaskSuspendAll+0x18>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	3301      	adds	r3, #1
 8009916:	4a03      	ldr	r2, [pc, #12]	; (8009924 <vTaskSuspendAll+0x18>)
 8009918:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800991a:	bf00      	nop
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr
 8009924:	20005a90 	.word	0x20005a90

08009928 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b084      	sub	sp, #16
 800992c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800992e:	2300      	movs	r3, #0
 8009930:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009932:	2300      	movs	r3, #0
 8009934:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009936:	4b42      	ldr	r3, [pc, #264]	; (8009a40 <xTaskResumeAll+0x118>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10a      	bne.n	8009954 <xTaskResumeAll+0x2c>
	__asm volatile
 800993e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	603b      	str	r3, [r7, #0]
}
 8009950:	bf00      	nop
 8009952:	e7fe      	b.n	8009952 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009954:	f001 f9ee 	bl	800ad34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009958:	4b39      	ldr	r3, [pc, #228]	; (8009a40 <xTaskResumeAll+0x118>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	3b01      	subs	r3, #1
 800995e:	4a38      	ldr	r2, [pc, #224]	; (8009a40 <xTaskResumeAll+0x118>)
 8009960:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009962:	4b37      	ldr	r3, [pc, #220]	; (8009a40 <xTaskResumeAll+0x118>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d162      	bne.n	8009a30 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800996a:	4b36      	ldr	r3, [pc, #216]	; (8009a44 <xTaskResumeAll+0x11c>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d05e      	beq.n	8009a30 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009972:	e02f      	b.n	80099d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009974:	4b34      	ldr	r3, [pc, #208]	; (8009a48 <xTaskResumeAll+0x120>)
 8009976:	68db      	ldr	r3, [r3, #12]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3318      	adds	r3, #24
 8009980:	4618      	mov	r0, r3
 8009982:	f7fe ff7d 	bl	8008880 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	3304      	adds	r3, #4
 800998a:	4618      	mov	r0, r3
 800998c:	f7fe ff78 	bl	8008880 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009994:	4b2d      	ldr	r3, [pc, #180]	; (8009a4c <xTaskResumeAll+0x124>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	429a      	cmp	r2, r3
 800999a:	d903      	bls.n	80099a4 <xTaskResumeAll+0x7c>
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099a0:	4a2a      	ldr	r2, [pc, #168]	; (8009a4c <xTaskResumeAll+0x124>)
 80099a2:	6013      	str	r3, [r2, #0]
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099a8:	4613      	mov	r3, r2
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4413      	add	r3, r2
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	4a27      	ldr	r2, [pc, #156]	; (8009a50 <xTaskResumeAll+0x128>)
 80099b2:	441a      	add	r2, r3
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	3304      	adds	r3, #4
 80099b8:	4619      	mov	r1, r3
 80099ba:	4610      	mov	r0, r2
 80099bc:	f7fe ff03 	bl	80087c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099c4:	4b23      	ldr	r3, [pc, #140]	; (8009a54 <xTaskResumeAll+0x12c>)
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d302      	bcc.n	80099d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80099ce:	4b22      	ldr	r3, [pc, #136]	; (8009a58 <xTaskResumeAll+0x130>)
 80099d0:	2201      	movs	r2, #1
 80099d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80099d4:	4b1c      	ldr	r3, [pc, #112]	; (8009a48 <xTaskResumeAll+0x120>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d1cb      	bne.n	8009974 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d001      	beq.n	80099e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80099e2:	f000 fbf3 	bl	800a1cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80099e6:	4b1d      	ldr	r3, [pc, #116]	; (8009a5c <xTaskResumeAll+0x134>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d010      	beq.n	8009a14 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80099f2:	f000 f847 	bl	8009a84 <xTaskIncrementTick>
 80099f6:	4603      	mov	r3, r0
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d002      	beq.n	8009a02 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80099fc:	4b16      	ldr	r3, [pc, #88]	; (8009a58 <xTaskResumeAll+0x130>)
 80099fe:	2201      	movs	r2, #1
 8009a00:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	3b01      	subs	r3, #1
 8009a06:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1f1      	bne.n	80099f2 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8009a0e:	4b13      	ldr	r3, [pc, #76]	; (8009a5c <xTaskResumeAll+0x134>)
 8009a10:	2200      	movs	r2, #0
 8009a12:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009a14:	4b10      	ldr	r3, [pc, #64]	; (8009a58 <xTaskResumeAll+0x130>)
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d009      	beq.n	8009a30 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009a20:	4b0f      	ldr	r3, [pc, #60]	; (8009a60 <xTaskResumeAll+0x138>)
 8009a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a26:	601a      	str	r2, [r3, #0]
 8009a28:	f3bf 8f4f 	dsb	sy
 8009a2c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a30:	f001 f9b0 	bl	800ad94 <vPortExitCritical>

	return xAlreadyYielded;
 8009a34:	68bb      	ldr	r3, [r7, #8]
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	3710      	adds	r7, #16
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	bd80      	pop	{r7, pc}
 8009a3e:	bf00      	nop
 8009a40:	20005a90 	.word	0x20005a90
 8009a44:	20005a68 	.word	0x20005a68
 8009a48:	20005a28 	.word	0x20005a28
 8009a4c:	20005a70 	.word	0x20005a70
 8009a50:	20005598 	.word	0x20005598
 8009a54:	20005594 	.word	0x20005594
 8009a58:	20005a7c 	.word	0x20005a7c
 8009a5c:	20005a78 	.word	0x20005a78
 8009a60:	e000ed04 	.word	0xe000ed04

08009a64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009a64:	b480      	push	{r7}
 8009a66:	b083      	sub	sp, #12
 8009a68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009a6a:	4b05      	ldr	r3, [pc, #20]	; (8009a80 <xTaskGetTickCount+0x1c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009a70:	687b      	ldr	r3, [r7, #4]
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	370c      	adds	r7, #12
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	20005a6c 	.word	0x20005a6c

08009a84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a8e:	4b4f      	ldr	r3, [pc, #316]	; (8009bcc <xTaskIncrementTick+0x148>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f040 8089 	bne.w	8009baa <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a98:	4b4d      	ldr	r3, [pc, #308]	; (8009bd0 <xTaskIncrementTick+0x14c>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009aa0:	4a4b      	ldr	r2, [pc, #300]	; (8009bd0 <xTaskIncrementTick+0x14c>)
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d120      	bne.n	8009aee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009aac:	4b49      	ldr	r3, [pc, #292]	; (8009bd4 <xTaskIncrementTick+0x150>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d00a      	beq.n	8009acc <xTaskIncrementTick+0x48>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	603b      	str	r3, [r7, #0]
}
 8009ac8:	bf00      	nop
 8009aca:	e7fe      	b.n	8009aca <xTaskIncrementTick+0x46>
 8009acc:	4b41      	ldr	r3, [pc, #260]	; (8009bd4 <xTaskIncrementTick+0x150>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	60fb      	str	r3, [r7, #12]
 8009ad2:	4b41      	ldr	r3, [pc, #260]	; (8009bd8 <xTaskIncrementTick+0x154>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4a3f      	ldr	r2, [pc, #252]	; (8009bd4 <xTaskIncrementTick+0x150>)
 8009ad8:	6013      	str	r3, [r2, #0]
 8009ada:	4a3f      	ldr	r2, [pc, #252]	; (8009bd8 <xTaskIncrementTick+0x154>)
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6013      	str	r3, [r2, #0]
 8009ae0:	4b3e      	ldr	r3, [pc, #248]	; (8009bdc <xTaskIncrementTick+0x158>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	3301      	adds	r3, #1
 8009ae6:	4a3d      	ldr	r2, [pc, #244]	; (8009bdc <xTaskIncrementTick+0x158>)
 8009ae8:	6013      	str	r3, [r2, #0]
 8009aea:	f000 fb6f 	bl	800a1cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009aee:	4b3c      	ldr	r3, [pc, #240]	; (8009be0 <xTaskIncrementTick+0x15c>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	693a      	ldr	r2, [r7, #16]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d349      	bcc.n	8009b8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009af8:	4b36      	ldr	r3, [pc, #216]	; (8009bd4 <xTaskIncrementTick+0x150>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d104      	bne.n	8009b0c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b02:	4b37      	ldr	r3, [pc, #220]	; (8009be0 <xTaskIncrementTick+0x15c>)
 8009b04:	f04f 32ff 	mov.w	r2, #4294967295
 8009b08:	601a      	str	r2, [r3, #0]
					break;
 8009b0a:	e03f      	b.n	8009b8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b0c:	4b31      	ldr	r3, [pc, #196]	; (8009bd4 <xTaskIncrementTick+0x150>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	68db      	ldr	r3, [r3, #12]
 8009b14:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009b1c:	693a      	ldr	r2, [r7, #16]
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d203      	bcs.n	8009b2c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009b24:	4a2e      	ldr	r2, [pc, #184]	; (8009be0 <xTaskIncrementTick+0x15c>)
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009b2a:	e02f      	b.n	8009b8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	3304      	adds	r3, #4
 8009b30:	4618      	mov	r0, r3
 8009b32:	f7fe fea5 	bl	8008880 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009b36:	68bb      	ldr	r3, [r7, #8]
 8009b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d004      	beq.n	8009b48 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	3318      	adds	r3, #24
 8009b42:	4618      	mov	r0, r3
 8009b44:	f7fe fe9c 	bl	8008880 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b4c:	4b25      	ldr	r3, [pc, #148]	; (8009be4 <xTaskIncrementTick+0x160>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	429a      	cmp	r2, r3
 8009b52:	d903      	bls.n	8009b5c <xTaskIncrementTick+0xd8>
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b58:	4a22      	ldr	r2, [pc, #136]	; (8009be4 <xTaskIncrementTick+0x160>)
 8009b5a:	6013      	str	r3, [r2, #0]
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b60:	4613      	mov	r3, r2
 8009b62:	009b      	lsls	r3, r3, #2
 8009b64:	4413      	add	r3, r2
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	4a1f      	ldr	r2, [pc, #124]	; (8009be8 <xTaskIncrementTick+0x164>)
 8009b6a:	441a      	add	r2, r3
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	3304      	adds	r3, #4
 8009b70:	4619      	mov	r1, r3
 8009b72:	4610      	mov	r0, r2
 8009b74:	f7fe fe27 	bl	80087c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b78:	68bb      	ldr	r3, [r7, #8]
 8009b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b7c:	4b1b      	ldr	r3, [pc, #108]	; (8009bec <xTaskIncrementTick+0x168>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d3b8      	bcc.n	8009af8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009b86:	2301      	movs	r3, #1
 8009b88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b8a:	e7b5      	b.n	8009af8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b8c:	4b17      	ldr	r3, [pc, #92]	; (8009bec <xTaskIncrementTick+0x168>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b92:	4915      	ldr	r1, [pc, #84]	; (8009be8 <xTaskIncrementTick+0x164>)
 8009b94:	4613      	mov	r3, r2
 8009b96:	009b      	lsls	r3, r3, #2
 8009b98:	4413      	add	r3, r2
 8009b9a:	009b      	lsls	r3, r3, #2
 8009b9c:	440b      	add	r3, r1
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2b01      	cmp	r3, #1
 8009ba2:	d907      	bls.n	8009bb4 <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	617b      	str	r3, [r7, #20]
 8009ba8:	e004      	b.n	8009bb4 <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009baa:	4b11      	ldr	r3, [pc, #68]	; (8009bf0 <xTaskIncrementTick+0x16c>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	3301      	adds	r3, #1
 8009bb0:	4a0f      	ldr	r2, [pc, #60]	; (8009bf0 <xTaskIncrementTick+0x16c>)
 8009bb2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009bb4:	4b0f      	ldr	r3, [pc, #60]	; (8009bf4 <xTaskIncrementTick+0x170>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d001      	beq.n	8009bc0 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8009bc0:	697b      	ldr	r3, [r7, #20]
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3718      	adds	r7, #24
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	20005a90 	.word	0x20005a90
 8009bd0:	20005a6c 	.word	0x20005a6c
 8009bd4:	20005a20 	.word	0x20005a20
 8009bd8:	20005a24 	.word	0x20005a24
 8009bdc:	20005a80 	.word	0x20005a80
 8009be0:	20005a88 	.word	0x20005a88
 8009be4:	20005a70 	.word	0x20005a70
 8009be8:	20005598 	.word	0x20005598
 8009bec:	20005594 	.word	0x20005594
 8009bf0:	20005a78 	.word	0x20005a78
 8009bf4:	20005a7c 	.word	0x20005a7c

08009bf8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b085      	sub	sp, #20
 8009bfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009bfe:	4b28      	ldr	r3, [pc, #160]	; (8009ca0 <vTaskSwitchContext+0xa8>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d003      	beq.n	8009c0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009c06:	4b27      	ldr	r3, [pc, #156]	; (8009ca4 <vTaskSwitchContext+0xac>)
 8009c08:	2201      	movs	r2, #1
 8009c0a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c0c:	e041      	b.n	8009c92 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009c0e:	4b25      	ldr	r3, [pc, #148]	; (8009ca4 <vTaskSwitchContext+0xac>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c14:	4b24      	ldr	r3, [pc, #144]	; (8009ca8 <vTaskSwitchContext+0xb0>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	60fb      	str	r3, [r7, #12]
 8009c1a:	e010      	b.n	8009c3e <vTaskSwitchContext+0x46>
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d10a      	bne.n	8009c38 <vTaskSwitchContext+0x40>
	__asm volatile
 8009c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c26:	f383 8811 	msr	BASEPRI, r3
 8009c2a:	f3bf 8f6f 	isb	sy
 8009c2e:	f3bf 8f4f 	dsb	sy
 8009c32:	607b      	str	r3, [r7, #4]
}
 8009c34:	bf00      	nop
 8009c36:	e7fe      	b.n	8009c36 <vTaskSwitchContext+0x3e>
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	60fb      	str	r3, [r7, #12]
 8009c3e:	491b      	ldr	r1, [pc, #108]	; (8009cac <vTaskSwitchContext+0xb4>)
 8009c40:	68fa      	ldr	r2, [r7, #12]
 8009c42:	4613      	mov	r3, r2
 8009c44:	009b      	lsls	r3, r3, #2
 8009c46:	4413      	add	r3, r2
 8009c48:	009b      	lsls	r3, r3, #2
 8009c4a:	440b      	add	r3, r1
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d0e4      	beq.n	8009c1c <vTaskSwitchContext+0x24>
 8009c52:	68fa      	ldr	r2, [r7, #12]
 8009c54:	4613      	mov	r3, r2
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	009b      	lsls	r3, r3, #2
 8009c5c:	4a13      	ldr	r2, [pc, #76]	; (8009cac <vTaskSwitchContext+0xb4>)
 8009c5e:	4413      	add	r3, r2
 8009c60:	60bb      	str	r3, [r7, #8]
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	685a      	ldr	r2, [r3, #4]
 8009c68:	68bb      	ldr	r3, [r7, #8]
 8009c6a:	605a      	str	r2, [r3, #4]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	685a      	ldr	r2, [r3, #4]
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	3308      	adds	r3, #8
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d104      	bne.n	8009c82 <vTaskSwitchContext+0x8a>
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	685a      	ldr	r2, [r3, #4]
 8009c7e:	68bb      	ldr	r3, [r7, #8]
 8009c80:	605a      	str	r2, [r3, #4]
 8009c82:	68bb      	ldr	r3, [r7, #8]
 8009c84:	685b      	ldr	r3, [r3, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	4a09      	ldr	r2, [pc, #36]	; (8009cb0 <vTaskSwitchContext+0xb8>)
 8009c8a:	6013      	str	r3, [r2, #0]
 8009c8c:	4a06      	ldr	r2, [pc, #24]	; (8009ca8 <vTaskSwitchContext+0xb0>)
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6013      	str	r3, [r2, #0]
}
 8009c92:	bf00      	nop
 8009c94:	3714      	adds	r7, #20
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	20005a90 	.word	0x20005a90
 8009ca4:	20005a7c 	.word	0x20005a7c
 8009ca8:	20005a70 	.word	0x20005a70
 8009cac:	20005598 	.word	0x20005598
 8009cb0:	20005594 	.word	0x20005594

08009cb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
 8009cbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d10a      	bne.n	8009cda <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cc8:	f383 8811 	msr	BASEPRI, r3
 8009ccc:	f3bf 8f6f 	isb	sy
 8009cd0:	f3bf 8f4f 	dsb	sy
 8009cd4:	60fb      	str	r3, [r7, #12]
}
 8009cd6:	bf00      	nop
 8009cd8:	e7fe      	b.n	8009cd8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cda:	4b07      	ldr	r3, [pc, #28]	; (8009cf8 <vTaskPlaceOnEventList+0x44>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	3318      	adds	r3, #24
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f7fe fd93 	bl	800880e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009ce8:	2101      	movs	r1, #1
 8009cea:	6838      	ldr	r0, [r7, #0]
 8009cec:	f000 fb32 	bl	800a354 <prvAddCurrentTaskToDelayedList>
}
 8009cf0:	bf00      	nop
 8009cf2:	3710      	adds	r7, #16
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	20005594 	.word	0x20005594

08009cfc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b086      	sub	sp, #24
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60f8      	str	r0, [r7, #12]
 8009d04:	60b9      	str	r1, [r7, #8]
 8009d06:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d10a      	bne.n	8009d24 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8009d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d12:	f383 8811 	msr	BASEPRI, r3
 8009d16:	f3bf 8f6f 	isb	sy
 8009d1a:	f3bf 8f4f 	dsb	sy
 8009d1e:	617b      	str	r3, [r7, #20]
}
 8009d20:	bf00      	nop
 8009d22:	e7fe      	b.n	8009d22 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009d24:	4b11      	ldr	r3, [pc, #68]	; (8009d6c <vTaskPlaceOnUnorderedEventList+0x70>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10a      	bne.n	8009d42 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8009d2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	613b      	str	r3, [r7, #16]
}
 8009d3e:	bf00      	nop
 8009d40:	e7fe      	b.n	8009d40 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009d42:	4b0b      	ldr	r3, [pc, #44]	; (8009d70 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68ba      	ldr	r2, [r7, #8]
 8009d48:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009d4c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d4e:	4b08      	ldr	r3, [pc, #32]	; (8009d70 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3318      	adds	r3, #24
 8009d54:	4619      	mov	r1, r3
 8009d56:	68f8      	ldr	r0, [r7, #12]
 8009d58:	f7fe fd35 	bl	80087c6 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d5c:	2101      	movs	r1, #1
 8009d5e:	6878      	ldr	r0, [r7, #4]
 8009d60:	f000 faf8 	bl	800a354 <prvAddCurrentTaskToDelayedList>
}
 8009d64:	bf00      	nop
 8009d66:	3718      	adds	r7, #24
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}
 8009d6c:	20005a90 	.word	0x20005a90
 8009d70:	20005594 	.word	0x20005594

08009d74 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b086      	sub	sp, #24
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d10a      	bne.n	8009d9c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8a:	f383 8811 	msr	BASEPRI, r3
 8009d8e:	f3bf 8f6f 	isb	sy
 8009d92:	f3bf 8f4f 	dsb	sy
 8009d96:	617b      	str	r3, [r7, #20]
}
 8009d98:	bf00      	nop
 8009d9a:	e7fe      	b.n	8009d9a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d9c:	4b0a      	ldr	r3, [pc, #40]	; (8009dc8 <vTaskPlaceOnEventListRestricted+0x54>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	3318      	adds	r3, #24
 8009da2:	4619      	mov	r1, r3
 8009da4:	68f8      	ldr	r0, [r7, #12]
 8009da6:	f7fe fd0e 	bl	80087c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d002      	beq.n	8009db6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009db0:	f04f 33ff 	mov.w	r3, #4294967295
 8009db4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009db6:	6879      	ldr	r1, [r7, #4]
 8009db8:	68b8      	ldr	r0, [r7, #8]
 8009dba:	f000 facb 	bl	800a354 <prvAddCurrentTaskToDelayedList>
	}
 8009dbe:	bf00      	nop
 8009dc0:	3718      	adds	r7, #24
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	20005594 	.word	0x20005594

08009dcc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b086      	sub	sp, #24
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	68db      	ldr	r3, [r3, #12]
 8009dda:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d10a      	bne.n	8009df8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de6:	f383 8811 	msr	BASEPRI, r3
 8009dea:	f3bf 8f6f 	isb	sy
 8009dee:	f3bf 8f4f 	dsb	sy
 8009df2:	60fb      	str	r3, [r7, #12]
}
 8009df4:	bf00      	nop
 8009df6:	e7fe      	b.n	8009df6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	3318      	adds	r3, #24
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	f7fe fd3f 	bl	8008880 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e02:	4b1e      	ldr	r3, [pc, #120]	; (8009e7c <xTaskRemoveFromEventList+0xb0>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d11d      	bne.n	8009e46 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	3304      	adds	r3, #4
 8009e0e:	4618      	mov	r0, r3
 8009e10:	f7fe fd36 	bl	8008880 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e18:	4b19      	ldr	r3, [pc, #100]	; (8009e80 <xTaskRemoveFromEventList+0xb4>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	429a      	cmp	r2, r3
 8009e1e:	d903      	bls.n	8009e28 <xTaskRemoveFromEventList+0x5c>
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e24:	4a16      	ldr	r2, [pc, #88]	; (8009e80 <xTaskRemoveFromEventList+0xb4>)
 8009e26:	6013      	str	r3, [r2, #0]
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e2c:	4613      	mov	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	4413      	add	r3, r2
 8009e32:	009b      	lsls	r3, r3, #2
 8009e34:	4a13      	ldr	r2, [pc, #76]	; (8009e84 <xTaskRemoveFromEventList+0xb8>)
 8009e36:	441a      	add	r2, r3
 8009e38:	693b      	ldr	r3, [r7, #16]
 8009e3a:	3304      	adds	r3, #4
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	4610      	mov	r0, r2
 8009e40:	f7fe fcc1 	bl	80087c6 <vListInsertEnd>
 8009e44:	e005      	b.n	8009e52 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	3318      	adds	r3, #24
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	480e      	ldr	r0, [pc, #56]	; (8009e88 <xTaskRemoveFromEventList+0xbc>)
 8009e4e:	f7fe fcba 	bl	80087c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e56:	4b0d      	ldr	r3, [pc, #52]	; (8009e8c <xTaskRemoveFromEventList+0xc0>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d905      	bls.n	8009e6c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e60:	2301      	movs	r3, #1
 8009e62:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e64:	4b0a      	ldr	r3, [pc, #40]	; (8009e90 <xTaskRemoveFromEventList+0xc4>)
 8009e66:	2201      	movs	r2, #1
 8009e68:	601a      	str	r2, [r3, #0]
 8009e6a:	e001      	b.n	8009e70 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e70:	697b      	ldr	r3, [r7, #20]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3718      	adds	r7, #24
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	20005a90 	.word	0x20005a90
 8009e80:	20005a70 	.word	0x20005a70
 8009e84:	20005598 	.word	0x20005598
 8009e88:	20005a28 	.word	0x20005a28
 8009e8c:	20005594 	.word	0x20005594
 8009e90:	20005a7c 	.word	0x20005a7c

08009e94 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b086      	sub	sp, #24
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
 8009e9c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009e9e:	4b29      	ldr	r3, [pc, #164]	; (8009f44 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d10a      	bne.n	8009ebc <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8009ea6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	613b      	str	r3, [r7, #16]
}
 8009eb8:	bf00      	nop
 8009eba:	e7fe      	b.n	8009eba <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	68db      	ldr	r3, [r3, #12]
 8009eca:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d10a      	bne.n	8009ee8 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8009ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed6:	f383 8811 	msr	BASEPRI, r3
 8009eda:	f3bf 8f6f 	isb	sy
 8009ede:	f3bf 8f4f 	dsb	sy
 8009ee2:	60fb      	str	r3, [r7, #12]
}
 8009ee4:	bf00      	nop
 8009ee6:	e7fe      	b.n	8009ee6 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f7fe fcc9 	bl	8008880 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	3304      	adds	r3, #4
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f7fe fcc4 	bl	8008880 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009ef8:	697b      	ldr	r3, [r7, #20]
 8009efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009efc:	4b12      	ldr	r3, [pc, #72]	; (8009f48 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	d903      	bls.n	8009f0c <vTaskRemoveFromUnorderedEventList+0x78>
 8009f04:	697b      	ldr	r3, [r7, #20]
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	4a0f      	ldr	r2, [pc, #60]	; (8009f48 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009f0a:	6013      	str	r3, [r2, #0]
 8009f0c:	697b      	ldr	r3, [r7, #20]
 8009f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f10:	4613      	mov	r3, r2
 8009f12:	009b      	lsls	r3, r3, #2
 8009f14:	4413      	add	r3, r2
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	4a0c      	ldr	r2, [pc, #48]	; (8009f4c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009f1a:	441a      	add	r2, r3
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	3304      	adds	r3, #4
 8009f20:	4619      	mov	r1, r3
 8009f22:	4610      	mov	r0, r2
 8009f24:	f7fe fc4f 	bl	80087c6 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f2c:	4b08      	ldr	r3, [pc, #32]	; (8009f50 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d902      	bls.n	8009f3c <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009f36:	4b07      	ldr	r3, [pc, #28]	; (8009f54 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009f38:	2201      	movs	r2, #1
 8009f3a:	601a      	str	r2, [r3, #0]
	}
}
 8009f3c:	bf00      	nop
 8009f3e:	3718      	adds	r7, #24
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	20005a90 	.word	0x20005a90
 8009f48:	20005a70 	.word	0x20005a70
 8009f4c:	20005598 	.word	0x20005598
 8009f50:	20005594 	.word	0x20005594
 8009f54:	20005a7c 	.word	0x20005a7c

08009f58 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f60:	4b06      	ldr	r3, [pc, #24]	; (8009f7c <vTaskInternalSetTimeOutState+0x24>)
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f68:	4b05      	ldr	r3, [pc, #20]	; (8009f80 <vTaskInternalSetTimeOutState+0x28>)
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	605a      	str	r2, [r3, #4]
}
 8009f70:	bf00      	nop
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr
 8009f7c:	20005a80 	.word	0x20005a80
 8009f80:	20005a6c 	.word	0x20005a6c

08009f84 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b088      	sub	sp, #32
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d10a      	bne.n	8009faa <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009f94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f98:	f383 8811 	msr	BASEPRI, r3
 8009f9c:	f3bf 8f6f 	isb	sy
 8009fa0:	f3bf 8f4f 	dsb	sy
 8009fa4:	613b      	str	r3, [r7, #16]
}
 8009fa6:	bf00      	nop
 8009fa8:	e7fe      	b.n	8009fa8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d10a      	bne.n	8009fc6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fb4:	f383 8811 	msr	BASEPRI, r3
 8009fb8:	f3bf 8f6f 	isb	sy
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	60fb      	str	r3, [r7, #12]
}
 8009fc2:	bf00      	nop
 8009fc4:	e7fe      	b.n	8009fc4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8009fc6:	f000 feb5 	bl	800ad34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009fca:	4b1d      	ldr	r3, [pc, #116]	; (800a040 <xTaskCheckForTimeOut+0xbc>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	69ba      	ldr	r2, [r7, #24]
 8009fd6:	1ad3      	subs	r3, r2, r3
 8009fd8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe2:	d102      	bne.n	8009fea <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	61fb      	str	r3, [r7, #28]
 8009fe8:	e023      	b.n	800a032 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681a      	ldr	r2, [r3, #0]
 8009fee:	4b15      	ldr	r3, [pc, #84]	; (800a044 <xTaskCheckForTimeOut+0xc0>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d007      	beq.n	800a006 <xTaskCheckForTimeOut+0x82>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	69ba      	ldr	r2, [r7, #24]
 8009ffc:	429a      	cmp	r2, r3
 8009ffe:	d302      	bcc.n	800a006 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a000:	2301      	movs	r3, #1
 800a002:	61fb      	str	r3, [r7, #28]
 800a004:	e015      	b.n	800a032 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	697a      	ldr	r2, [r7, #20]
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d20b      	bcs.n	800a028 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	681a      	ldr	r2, [r3, #0]
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	1ad2      	subs	r2, r2, r3
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f7ff ff9b 	bl	8009f58 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a022:	2300      	movs	r3, #0
 800a024:	61fb      	str	r3, [r7, #28]
 800a026:	e004      	b.n	800a032 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	2200      	movs	r2, #0
 800a02c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a02e:	2301      	movs	r3, #1
 800a030:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a032:	f000 feaf 	bl	800ad94 <vPortExitCritical>

	return xReturn;
 800a036:	69fb      	ldr	r3, [r7, #28]
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3720      	adds	r7, #32
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}
 800a040:	20005a6c 	.word	0x20005a6c
 800a044:	20005a80 	.word	0x20005a80

0800a048 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a048:	b480      	push	{r7}
 800a04a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a04c:	4b03      	ldr	r3, [pc, #12]	; (800a05c <vTaskMissedYield+0x14>)
 800a04e:	2201      	movs	r2, #1
 800a050:	601a      	str	r2, [r3, #0]
}
 800a052:	bf00      	nop
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr
 800a05c:	20005a7c 	.word	0x20005a7c

0800a060 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b082      	sub	sp, #8
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a068:	f000 f852 	bl	800a110 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a06c:	4b06      	ldr	r3, [pc, #24]	; (800a088 <prvIdleTask+0x28>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	2b01      	cmp	r3, #1
 800a072:	d9f9      	bls.n	800a068 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a074:	4b05      	ldr	r3, [pc, #20]	; (800a08c <prvIdleTask+0x2c>)
 800a076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a07a:	601a      	str	r2, [r3, #0]
 800a07c:	f3bf 8f4f 	dsb	sy
 800a080:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a084:	e7f0      	b.n	800a068 <prvIdleTask+0x8>
 800a086:	bf00      	nop
 800a088:	20005598 	.word	0x20005598
 800a08c:	e000ed04 	.word	0xe000ed04

0800a090 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b082      	sub	sp, #8
 800a094:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a096:	2300      	movs	r3, #0
 800a098:	607b      	str	r3, [r7, #4]
 800a09a:	e00c      	b.n	800a0b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a09c:	687a      	ldr	r2, [r7, #4]
 800a09e:	4613      	mov	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	4a12      	ldr	r2, [pc, #72]	; (800a0f0 <prvInitialiseTaskLists+0x60>)
 800a0a8:	4413      	add	r3, r2
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f7fe fb5e 	bl	800876c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	3301      	adds	r3, #1
 800a0b4:	607b      	str	r3, [r7, #4]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2b37      	cmp	r3, #55	; 0x37
 800a0ba:	d9ef      	bls.n	800a09c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a0bc:	480d      	ldr	r0, [pc, #52]	; (800a0f4 <prvInitialiseTaskLists+0x64>)
 800a0be:	f7fe fb55 	bl	800876c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a0c2:	480d      	ldr	r0, [pc, #52]	; (800a0f8 <prvInitialiseTaskLists+0x68>)
 800a0c4:	f7fe fb52 	bl	800876c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a0c8:	480c      	ldr	r0, [pc, #48]	; (800a0fc <prvInitialiseTaskLists+0x6c>)
 800a0ca:	f7fe fb4f 	bl	800876c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a0ce:	480c      	ldr	r0, [pc, #48]	; (800a100 <prvInitialiseTaskLists+0x70>)
 800a0d0:	f7fe fb4c 	bl	800876c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a0d4:	480b      	ldr	r0, [pc, #44]	; (800a104 <prvInitialiseTaskLists+0x74>)
 800a0d6:	f7fe fb49 	bl	800876c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a0da:	4b0b      	ldr	r3, [pc, #44]	; (800a108 <prvInitialiseTaskLists+0x78>)
 800a0dc:	4a05      	ldr	r2, [pc, #20]	; (800a0f4 <prvInitialiseTaskLists+0x64>)
 800a0de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a0e0:	4b0a      	ldr	r3, [pc, #40]	; (800a10c <prvInitialiseTaskLists+0x7c>)
 800a0e2:	4a05      	ldr	r2, [pc, #20]	; (800a0f8 <prvInitialiseTaskLists+0x68>)
 800a0e4:	601a      	str	r2, [r3, #0]
}
 800a0e6:	bf00      	nop
 800a0e8:	3708      	adds	r7, #8
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	bd80      	pop	{r7, pc}
 800a0ee:	bf00      	nop
 800a0f0:	20005598 	.word	0x20005598
 800a0f4:	200059f8 	.word	0x200059f8
 800a0f8:	20005a0c 	.word	0x20005a0c
 800a0fc:	20005a28 	.word	0x20005a28
 800a100:	20005a3c 	.word	0x20005a3c
 800a104:	20005a54 	.word	0x20005a54
 800a108:	20005a20 	.word	0x20005a20
 800a10c:	20005a24 	.word	0x20005a24

0800a110 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a116:	e019      	b.n	800a14c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a118:	f000 fe0c 	bl	800ad34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a11c:	4b10      	ldr	r3, [pc, #64]	; (800a160 <prvCheckTasksWaitingTermination+0x50>)
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	68db      	ldr	r3, [r3, #12]
 800a122:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	3304      	adds	r3, #4
 800a128:	4618      	mov	r0, r3
 800a12a:	f7fe fba9 	bl	8008880 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a12e:	4b0d      	ldr	r3, [pc, #52]	; (800a164 <prvCheckTasksWaitingTermination+0x54>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	3b01      	subs	r3, #1
 800a134:	4a0b      	ldr	r2, [pc, #44]	; (800a164 <prvCheckTasksWaitingTermination+0x54>)
 800a136:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a138:	4b0b      	ldr	r3, [pc, #44]	; (800a168 <prvCheckTasksWaitingTermination+0x58>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	3b01      	subs	r3, #1
 800a13e:	4a0a      	ldr	r2, [pc, #40]	; (800a168 <prvCheckTasksWaitingTermination+0x58>)
 800a140:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a142:	f000 fe27 	bl	800ad94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f000 f810 	bl	800a16c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a14c:	4b06      	ldr	r3, [pc, #24]	; (800a168 <prvCheckTasksWaitingTermination+0x58>)
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d1e1      	bne.n	800a118 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a154:	bf00      	nop
 800a156:	bf00      	nop
 800a158:	3708      	adds	r7, #8
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	20005a3c 	.word	0x20005a3c
 800a164:	20005a68 	.word	0x20005a68
 800a168:	20005a50 	.word	0x20005a50

0800a16c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b084      	sub	sp, #16
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d108      	bne.n	800a190 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a182:	4618      	mov	r0, r3
 800a184:	f000 ffbc 	bl	800b100 <vPortFree>
				vPortFree( pxTCB );
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 ffb9 	bl	800b100 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a18e:	e018      	b.n	800a1c2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a196:	2b01      	cmp	r3, #1
 800a198:	d103      	bne.n	800a1a2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f000 ffb0 	bl	800b100 <vPortFree>
	}
 800a1a0:	e00f      	b.n	800a1c2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a1a8:	2b02      	cmp	r3, #2
 800a1aa:	d00a      	beq.n	800a1c2 <prvDeleteTCB+0x56>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	60fb      	str	r3, [r7, #12]
}
 800a1be:	bf00      	nop
 800a1c0:	e7fe      	b.n	800a1c0 <prvDeleteTCB+0x54>
	}
 800a1c2:	bf00      	nop
 800a1c4:	3710      	adds	r7, #16
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
	...

0800a1cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b083      	sub	sp, #12
 800a1d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a1d2:	4b0c      	ldr	r3, [pc, #48]	; (800a204 <prvResetNextTaskUnblockTime+0x38>)
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d104      	bne.n	800a1e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a1dc:	4b0a      	ldr	r3, [pc, #40]	; (800a208 <prvResetNextTaskUnblockTime+0x3c>)
 800a1de:	f04f 32ff 	mov.w	r2, #4294967295
 800a1e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a1e4:	e008      	b.n	800a1f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1e6:	4b07      	ldr	r3, [pc, #28]	; (800a204 <prvResetNextTaskUnblockTime+0x38>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	685b      	ldr	r3, [r3, #4]
 800a1f4:	4a04      	ldr	r2, [pc, #16]	; (800a208 <prvResetNextTaskUnblockTime+0x3c>)
 800a1f6:	6013      	str	r3, [r2, #0]
}
 800a1f8:	bf00      	nop
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr
 800a204:	20005a20 	.word	0x20005a20
 800a208:	20005a88 	.word	0x20005a88

0800a20c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a20c:	b480      	push	{r7}
 800a20e:	b083      	sub	sp, #12
 800a210:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a212:	4b0b      	ldr	r3, [pc, #44]	; (800a240 <xTaskGetSchedulerState+0x34>)
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d102      	bne.n	800a220 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a21a:	2301      	movs	r3, #1
 800a21c:	607b      	str	r3, [r7, #4]
 800a21e:	e008      	b.n	800a232 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a220:	4b08      	ldr	r3, [pc, #32]	; (800a244 <xTaskGetSchedulerState+0x38>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d102      	bne.n	800a22e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a228:	2302      	movs	r3, #2
 800a22a:	607b      	str	r3, [r7, #4]
 800a22c:	e001      	b.n	800a232 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a22e:	2300      	movs	r3, #0
 800a230:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a232:	687b      	ldr	r3, [r7, #4]
	}
 800a234:	4618      	mov	r0, r3
 800a236:	370c      	adds	r7, #12
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr
 800a240:	20005a74 	.word	0x20005a74
 800a244:	20005a90 	.word	0x20005a90

0800a248 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b086      	sub	sp, #24
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a254:	2300      	movs	r3, #0
 800a256:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d056      	beq.n	800a30c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a25e:	4b2e      	ldr	r3, [pc, #184]	; (800a318 <xTaskPriorityDisinherit+0xd0>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	693a      	ldr	r2, [r7, #16]
 800a264:	429a      	cmp	r2, r3
 800a266:	d00a      	beq.n	800a27e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a268:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a26c:	f383 8811 	msr	BASEPRI, r3
 800a270:	f3bf 8f6f 	isb	sy
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	60fb      	str	r3, [r7, #12]
}
 800a27a:	bf00      	nop
 800a27c:	e7fe      	b.n	800a27c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a27e:	693b      	ldr	r3, [r7, #16]
 800a280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a282:	2b00      	cmp	r3, #0
 800a284:	d10a      	bne.n	800a29c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a286:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a28a:	f383 8811 	msr	BASEPRI, r3
 800a28e:	f3bf 8f6f 	isb	sy
 800a292:	f3bf 8f4f 	dsb	sy
 800a296:	60bb      	str	r3, [r7, #8]
}
 800a298:	bf00      	nop
 800a29a:	e7fe      	b.n	800a29a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2a0:	1e5a      	subs	r2, r3, #1
 800a2a2:	693b      	ldr	r3, [r7, #16]
 800a2a4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d02c      	beq.n	800a30c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2b2:	693b      	ldr	r3, [r7, #16]
 800a2b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d128      	bne.n	800a30c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2ba:	693b      	ldr	r3, [r7, #16]
 800a2bc:	3304      	adds	r3, #4
 800a2be:	4618      	mov	r0, r3
 800a2c0:	f7fe fade 	bl	8008880 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a2c8:	693b      	ldr	r3, [r7, #16]
 800a2ca:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2cc:	693b      	ldr	r3, [r7, #16]
 800a2ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2dc:	4b0f      	ldr	r3, [pc, #60]	; (800a31c <xTaskPriorityDisinherit+0xd4>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d903      	bls.n	800a2ec <xTaskPriorityDisinherit+0xa4>
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2e8:	4a0c      	ldr	r2, [pc, #48]	; (800a31c <xTaskPriorityDisinherit+0xd4>)
 800a2ea:	6013      	str	r3, [r2, #0]
 800a2ec:	693b      	ldr	r3, [r7, #16]
 800a2ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4413      	add	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	4a09      	ldr	r2, [pc, #36]	; (800a320 <xTaskPriorityDisinherit+0xd8>)
 800a2fa:	441a      	add	r2, r3
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	3304      	adds	r3, #4
 800a300:	4619      	mov	r1, r3
 800a302:	4610      	mov	r0, r2
 800a304:	f7fe fa5f 	bl	80087c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a308:	2301      	movs	r3, #1
 800a30a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a30c:	697b      	ldr	r3, [r7, #20]
	}
 800a30e:	4618      	mov	r0, r3
 800a310:	3718      	adds	r7, #24
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	20005594 	.word	0x20005594
 800a31c:	20005a70 	.word	0x20005a70
 800a320:	20005598 	.word	0x20005598

0800a324 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a324:	b480      	push	{r7}
 800a326:	b083      	sub	sp, #12
 800a328:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a32a:	4b09      	ldr	r3, [pc, #36]	; (800a350 <uxTaskResetEventItemValue+0x2c>)
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	699b      	ldr	r3, [r3, #24]
 800a330:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a332:	4b07      	ldr	r3, [pc, #28]	; (800a350 <uxTaskResetEventItemValue+0x2c>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a338:	4b05      	ldr	r3, [pc, #20]	; (800a350 <uxTaskResetEventItemValue+0x2c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800a340:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a342:	687b      	ldr	r3, [r7, #4]
}
 800a344:	4618      	mov	r0, r3
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr
 800a350:	20005594 	.word	0x20005594

0800a354 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a35e:	4b21      	ldr	r3, [pc, #132]	; (800a3e4 <prvAddCurrentTaskToDelayedList+0x90>)
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a364:	4b20      	ldr	r3, [pc, #128]	; (800a3e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	3304      	adds	r3, #4
 800a36a:	4618      	mov	r0, r3
 800a36c:	f7fe fa88 	bl	8008880 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a376:	d10a      	bne.n	800a38e <prvAddCurrentTaskToDelayedList+0x3a>
 800a378:	683b      	ldr	r3, [r7, #0]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d007      	beq.n	800a38e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a37e:	4b1a      	ldr	r3, [pc, #104]	; (800a3e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	3304      	adds	r3, #4
 800a384:	4619      	mov	r1, r3
 800a386:	4819      	ldr	r0, [pc, #100]	; (800a3ec <prvAddCurrentTaskToDelayedList+0x98>)
 800a388:	f7fe fa1d 	bl	80087c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a38c:	e026      	b.n	800a3dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a38e:	68fa      	ldr	r2, [r7, #12]
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	4413      	add	r3, r2
 800a394:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a396:	4b14      	ldr	r3, [pc, #80]	; (800a3e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	68ba      	ldr	r2, [r7, #8]
 800a39c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a39e:	68ba      	ldr	r2, [r7, #8]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	429a      	cmp	r2, r3
 800a3a4:	d209      	bcs.n	800a3ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3a6:	4b12      	ldr	r3, [pc, #72]	; (800a3f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	4b0f      	ldr	r3, [pc, #60]	; (800a3e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	3304      	adds	r3, #4
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	4610      	mov	r0, r2
 800a3b4:	f7fe fa2b 	bl	800880e <vListInsert>
}
 800a3b8:	e010      	b.n	800a3dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a3ba:	4b0e      	ldr	r3, [pc, #56]	; (800a3f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a3bc:	681a      	ldr	r2, [r3, #0]
 800a3be:	4b0a      	ldr	r3, [pc, #40]	; (800a3e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	3304      	adds	r3, #4
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	4610      	mov	r0, r2
 800a3c8:	f7fe fa21 	bl	800880e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a3cc:	4b0a      	ldr	r3, [pc, #40]	; (800a3f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d202      	bcs.n	800a3dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a3d6:	4a08      	ldr	r2, [pc, #32]	; (800a3f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a3d8:	68bb      	ldr	r3, [r7, #8]
 800a3da:	6013      	str	r3, [r2, #0]
}
 800a3dc:	bf00      	nop
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}
 800a3e4:	20005a6c 	.word	0x20005a6c
 800a3e8:	20005594 	.word	0x20005594
 800a3ec:	20005a54 	.word	0x20005a54
 800a3f0:	20005a24 	.word	0x20005a24
 800a3f4:	20005a20 	.word	0x20005a20
 800a3f8:	20005a88 	.word	0x20005a88

0800a3fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b08a      	sub	sp, #40	; 0x28
 800a400:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a402:	2300      	movs	r3, #0
 800a404:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a406:	f000 fb07 	bl	800aa18 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a40a:	4b1c      	ldr	r3, [pc, #112]	; (800a47c <xTimerCreateTimerTask+0x80>)
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d021      	beq.n	800a456 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a412:	2300      	movs	r3, #0
 800a414:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a416:	2300      	movs	r3, #0
 800a418:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a41a:	1d3a      	adds	r2, r7, #4
 800a41c:	f107 0108 	add.w	r1, r7, #8
 800a420:	f107 030c 	add.w	r3, r7, #12
 800a424:	4618      	mov	r0, r3
 800a426:	f7fd ff1b 	bl	8008260 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a42a:	6879      	ldr	r1, [r7, #4]
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	9202      	str	r2, [sp, #8]
 800a432:	9301      	str	r3, [sp, #4]
 800a434:	2302      	movs	r3, #2
 800a436:	9300      	str	r3, [sp, #0]
 800a438:	2300      	movs	r3, #0
 800a43a:	460a      	mov	r2, r1
 800a43c:	4910      	ldr	r1, [pc, #64]	; (800a480 <xTimerCreateTimerTask+0x84>)
 800a43e:	4811      	ldr	r0, [pc, #68]	; (800a484 <xTimerCreateTimerTask+0x88>)
 800a440:	f7ff f828 	bl	8009494 <xTaskCreateStatic>
 800a444:	4603      	mov	r3, r0
 800a446:	4a10      	ldr	r2, [pc, #64]	; (800a488 <xTimerCreateTimerTask+0x8c>)
 800a448:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a44a:	4b0f      	ldr	r3, [pc, #60]	; (800a488 <xTimerCreateTimerTask+0x8c>)
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d001      	beq.n	800a456 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a452:	2301      	movs	r3, #1
 800a454:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d10a      	bne.n	800a472 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a460:	f383 8811 	msr	BASEPRI, r3
 800a464:	f3bf 8f6f 	isb	sy
 800a468:	f3bf 8f4f 	dsb	sy
 800a46c:	613b      	str	r3, [r7, #16]
}
 800a46e:	bf00      	nop
 800a470:	e7fe      	b.n	800a470 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a472:	697b      	ldr	r3, [r7, #20]
}
 800a474:	4618      	mov	r0, r3
 800a476:	3718      	adds	r7, #24
 800a478:	46bd      	mov	sp, r7
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	20005ac4 	.word	0x20005ac4
 800a480:	0800b41c 	.word	0x0800b41c
 800a484:	0800a5c1 	.word	0x0800a5c1
 800a488:	20005ac8 	.word	0x20005ac8

0800a48c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b08a      	sub	sp, #40	; 0x28
 800a490:	af00      	add	r7, sp, #0
 800a492:	60f8      	str	r0, [r7, #12]
 800a494:	60b9      	str	r1, [r7, #8]
 800a496:	607a      	str	r2, [r7, #4]
 800a498:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a49a:	2300      	movs	r3, #0
 800a49c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d10a      	bne.n	800a4ba <xTimerGenericCommand+0x2e>
	__asm volatile
 800a4a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4a8:	f383 8811 	msr	BASEPRI, r3
 800a4ac:	f3bf 8f6f 	isb	sy
 800a4b0:	f3bf 8f4f 	dsb	sy
 800a4b4:	623b      	str	r3, [r7, #32]
}
 800a4b6:	bf00      	nop
 800a4b8:	e7fe      	b.n	800a4b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a4ba:	4b1a      	ldr	r3, [pc, #104]	; (800a524 <xTimerGenericCommand+0x98>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d02a      	beq.n	800a518 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	2b05      	cmp	r3, #5
 800a4d2:	dc18      	bgt.n	800a506 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a4d4:	f7ff fe9a 	bl	800a20c <xTaskGetSchedulerState>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	d109      	bne.n	800a4f2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a4de:	4b11      	ldr	r3, [pc, #68]	; (800a524 <xTimerGenericCommand+0x98>)
 800a4e0:	6818      	ldr	r0, [r3, #0]
 800a4e2:	f107 0110 	add.w	r1, r7, #16
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a4ea:	f7fe fba1 	bl	8008c30 <xQueueGenericSend>
 800a4ee:	6278      	str	r0, [r7, #36]	; 0x24
 800a4f0:	e012      	b.n	800a518 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a4f2:	4b0c      	ldr	r3, [pc, #48]	; (800a524 <xTimerGenericCommand+0x98>)
 800a4f4:	6818      	ldr	r0, [r3, #0]
 800a4f6:	f107 0110 	add.w	r1, r7, #16
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f7fe fb97 	bl	8008c30 <xQueueGenericSend>
 800a502:	6278      	str	r0, [r7, #36]	; 0x24
 800a504:	e008      	b.n	800a518 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a506:	4b07      	ldr	r3, [pc, #28]	; (800a524 <xTimerGenericCommand+0x98>)
 800a508:	6818      	ldr	r0, [r3, #0]
 800a50a:	f107 0110 	add.w	r1, r7, #16
 800a50e:	2300      	movs	r3, #0
 800a510:	683a      	ldr	r2, [r7, #0]
 800a512:	f7fe fc8b 	bl	8008e2c <xQueueGenericSendFromISR>
 800a516:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3728      	adds	r7, #40	; 0x28
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	20005ac4 	.word	0x20005ac4

0800a528 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b088      	sub	sp, #32
 800a52c:	af02      	add	r7, sp, #8
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a532:	4b22      	ldr	r3, [pc, #136]	; (800a5bc <prvProcessExpiredTimer+0x94>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	3304      	adds	r3, #4
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe f99d 	bl	8008880 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a54c:	f003 0304 	and.w	r3, r3, #4
 800a550:	2b00      	cmp	r3, #0
 800a552:	d022      	beq.n	800a59a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	699a      	ldr	r2, [r3, #24]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	18d1      	adds	r1, r2, r3
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	683a      	ldr	r2, [r7, #0]
 800a560:	6978      	ldr	r0, [r7, #20]
 800a562:	f000 f8d1 	bl	800a708 <prvInsertTimerInActiveList>
 800a566:	4603      	mov	r3, r0
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d01f      	beq.n	800a5ac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a56c:	2300      	movs	r3, #0
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	2300      	movs	r3, #0
 800a572:	687a      	ldr	r2, [r7, #4]
 800a574:	2100      	movs	r1, #0
 800a576:	6978      	ldr	r0, [r7, #20]
 800a578:	f7ff ff88 	bl	800a48c <xTimerGenericCommand>
 800a57c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a57e:	693b      	ldr	r3, [r7, #16]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d113      	bne.n	800a5ac <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a588:	f383 8811 	msr	BASEPRI, r3
 800a58c:	f3bf 8f6f 	isb	sy
 800a590:	f3bf 8f4f 	dsb	sy
 800a594:	60fb      	str	r3, [r7, #12]
}
 800a596:	bf00      	nop
 800a598:	e7fe      	b.n	800a598 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a5a0:	f023 0301 	bic.w	r3, r3, #1
 800a5a4:	b2da      	uxtb	r2, r3
 800a5a6:	697b      	ldr	r3, [r7, #20]
 800a5a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	6a1b      	ldr	r3, [r3, #32]
 800a5b0:	6978      	ldr	r0, [r7, #20]
 800a5b2:	4798      	blx	r3
}
 800a5b4:	bf00      	nop
 800a5b6:	3718      	adds	r7, #24
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bd80      	pop	{r7, pc}
 800a5bc:	20005abc 	.word	0x20005abc

0800a5c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5c8:	f107 0308 	add.w	r3, r7, #8
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f000 f857 	bl	800a680 <prvGetNextExpireTime>
 800a5d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	4619      	mov	r1, r3
 800a5d8:	68f8      	ldr	r0, [r7, #12]
 800a5da:	f000 f803 	bl	800a5e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a5de:	f000 f8d5 	bl	800a78c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a5e2:	e7f1      	b.n	800a5c8 <prvTimerTask+0x8>

0800a5e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a5ee:	f7ff f98d 	bl	800990c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a5f2:	f107 0308 	add.w	r3, r7, #8
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f000 f866 	bl	800a6c8 <prvSampleTimeNow>
 800a5fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a5fe:	68bb      	ldr	r3, [r7, #8]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d130      	bne.n	800a666 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10a      	bne.n	800a620 <prvProcessTimerOrBlockTask+0x3c>
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d806      	bhi.n	800a620 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a612:	f7ff f989 	bl	8009928 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a616:	68f9      	ldr	r1, [r7, #12]
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f7ff ff85 	bl	800a528 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a61e:	e024      	b.n	800a66a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d008      	beq.n	800a638 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a626:	4b13      	ldr	r3, [pc, #76]	; (800a674 <prvProcessTimerOrBlockTask+0x90>)
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d101      	bne.n	800a634 <prvProcessTimerOrBlockTask+0x50>
 800a630:	2301      	movs	r3, #1
 800a632:	e000      	b.n	800a636 <prvProcessTimerOrBlockTask+0x52>
 800a634:	2300      	movs	r3, #0
 800a636:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a638:	4b0f      	ldr	r3, [pc, #60]	; (800a678 <prvProcessTimerOrBlockTask+0x94>)
 800a63a:	6818      	ldr	r0, [r3, #0]
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	4619      	mov	r1, r3
 800a646:	f7fe fef1 	bl	800942c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a64a:	f7ff f96d 	bl	8009928 <xTaskResumeAll>
 800a64e:	4603      	mov	r3, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	d10a      	bne.n	800a66a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a654:	4b09      	ldr	r3, [pc, #36]	; (800a67c <prvProcessTimerOrBlockTask+0x98>)
 800a656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a65a:	601a      	str	r2, [r3, #0]
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	f3bf 8f6f 	isb	sy
}
 800a664:	e001      	b.n	800a66a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a666:	f7ff f95f 	bl	8009928 <xTaskResumeAll>
}
 800a66a:	bf00      	nop
 800a66c:	3710      	adds	r7, #16
 800a66e:	46bd      	mov	sp, r7
 800a670:	bd80      	pop	{r7, pc}
 800a672:	bf00      	nop
 800a674:	20005ac0 	.word	0x20005ac0
 800a678:	20005ac4 	.word	0x20005ac4
 800a67c:	e000ed04 	.word	0xe000ed04

0800a680 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a680:	b480      	push	{r7}
 800a682:	b085      	sub	sp, #20
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a688:	4b0e      	ldr	r3, [pc, #56]	; (800a6c4 <prvGetNextExpireTime+0x44>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <prvGetNextExpireTime+0x16>
 800a692:	2201      	movs	r2, #1
 800a694:	e000      	b.n	800a698 <prvGetNextExpireTime+0x18>
 800a696:	2200      	movs	r2, #0
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d105      	bne.n	800a6b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a6a4:	4b07      	ldr	r3, [pc, #28]	; (800a6c4 <prvGetNextExpireTime+0x44>)
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	60fb      	str	r3, [r7, #12]
 800a6ae:	e001      	b.n	800a6b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3714      	adds	r7, #20
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	20005abc 	.word	0x20005abc

0800a6c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b084      	sub	sp, #16
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a6d0:	f7ff f9c8 	bl	8009a64 <xTaskGetTickCount>
 800a6d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a6d6:	4b0b      	ldr	r3, [pc, #44]	; (800a704 <prvSampleTimeNow+0x3c>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	68fa      	ldr	r2, [r7, #12]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d205      	bcs.n	800a6ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a6e0:	f000 f936 	bl	800a950 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	601a      	str	r2, [r3, #0]
 800a6ea:	e002      	b.n	800a6f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a6f2:	4a04      	ldr	r2, [pc, #16]	; (800a704 <prvSampleTimeNow+0x3c>)
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
}
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	3710      	adds	r7, #16
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bd80      	pop	{r7, pc}
 800a702:	bf00      	nop
 800a704:	20005acc 	.word	0x20005acc

0800a708 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b086      	sub	sp, #24
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	60f8      	str	r0, [r7, #12]
 800a710:	60b9      	str	r1, [r7, #8]
 800a712:	607a      	str	r2, [r7, #4]
 800a714:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a716:	2300      	movs	r3, #0
 800a718:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	68ba      	ldr	r2, [r7, #8]
 800a71e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a726:	68ba      	ldr	r2, [r7, #8]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	429a      	cmp	r2, r3
 800a72c:	d812      	bhi.n	800a754 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	683b      	ldr	r3, [r7, #0]
 800a732:	1ad2      	subs	r2, r2, r3
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	699b      	ldr	r3, [r3, #24]
 800a738:	429a      	cmp	r2, r3
 800a73a:	d302      	bcc.n	800a742 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a73c:	2301      	movs	r3, #1
 800a73e:	617b      	str	r3, [r7, #20]
 800a740:	e01b      	b.n	800a77a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a742:	4b10      	ldr	r3, [pc, #64]	; (800a784 <prvInsertTimerInActiveList+0x7c>)
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	3304      	adds	r3, #4
 800a74a:	4619      	mov	r1, r3
 800a74c:	4610      	mov	r0, r2
 800a74e:	f7fe f85e 	bl	800880e <vListInsert>
 800a752:	e012      	b.n	800a77a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	429a      	cmp	r2, r3
 800a75a:	d206      	bcs.n	800a76a <prvInsertTimerInActiveList+0x62>
 800a75c:	68ba      	ldr	r2, [r7, #8]
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	429a      	cmp	r2, r3
 800a762:	d302      	bcc.n	800a76a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a764:	2301      	movs	r3, #1
 800a766:	617b      	str	r3, [r7, #20]
 800a768:	e007      	b.n	800a77a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a76a:	4b07      	ldr	r3, [pc, #28]	; (800a788 <prvInsertTimerInActiveList+0x80>)
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	3304      	adds	r3, #4
 800a772:	4619      	mov	r1, r3
 800a774:	4610      	mov	r0, r2
 800a776:	f7fe f84a 	bl	800880e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a77a:	697b      	ldr	r3, [r7, #20]
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	3718      	adds	r7, #24
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	20005ac0 	.word	0x20005ac0
 800a788:	20005abc 	.word	0x20005abc

0800a78c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b08e      	sub	sp, #56	; 0x38
 800a790:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a792:	e0ca      	b.n	800a92a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2b00      	cmp	r3, #0
 800a798:	da18      	bge.n	800a7cc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a79a:	1d3b      	adds	r3, r7, #4
 800a79c:	3304      	adds	r3, #4
 800a79e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a7a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d10a      	bne.n	800a7bc <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	61fb      	str	r3, [r7, #28]
}
 800a7b8:	bf00      	nop
 800a7ba:	e7fe      	b.n	800a7ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7c2:	6850      	ldr	r0, [r2, #4]
 800a7c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a7c6:	6892      	ldr	r2, [r2, #8]
 800a7c8:	4611      	mov	r1, r2
 800a7ca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	f2c0 80aa 	blt.w	800a928 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7da:	695b      	ldr	r3, [r3, #20]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d004      	beq.n	800a7ea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e2:	3304      	adds	r3, #4
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7fe f84b 	bl	8008880 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a7ea:	463b      	mov	r3, r7
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff ff6b 	bl	800a6c8 <prvSampleTimeNow>
 800a7f2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b09      	cmp	r3, #9
 800a7f8:	f200 8097 	bhi.w	800a92a <prvProcessReceivedCommands+0x19e>
 800a7fc:	a201      	add	r2, pc, #4	; (adr r2, 800a804 <prvProcessReceivedCommands+0x78>)
 800a7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a802:	bf00      	nop
 800a804:	0800a82d 	.word	0x0800a82d
 800a808:	0800a82d 	.word	0x0800a82d
 800a80c:	0800a82d 	.word	0x0800a82d
 800a810:	0800a8a1 	.word	0x0800a8a1
 800a814:	0800a8b5 	.word	0x0800a8b5
 800a818:	0800a8ff 	.word	0x0800a8ff
 800a81c:	0800a82d 	.word	0x0800a82d
 800a820:	0800a82d 	.word	0x0800a82d
 800a824:	0800a8a1 	.word	0x0800a8a1
 800a828:	0800a8b5 	.word	0x0800a8b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a832:	f043 0301 	orr.w	r3, r3, #1
 800a836:	b2da      	uxtb	r2, r3
 800a838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a83a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a83e:	68ba      	ldr	r2, [r7, #8]
 800a840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a842:	699b      	ldr	r3, [r3, #24]
 800a844:	18d1      	adds	r1, r2, r3
 800a846:	68bb      	ldr	r3, [r7, #8]
 800a848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a84a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a84c:	f7ff ff5c 	bl	800a708 <prvInsertTimerInActiveList>
 800a850:	4603      	mov	r3, r0
 800a852:	2b00      	cmp	r3, #0
 800a854:	d069      	beq.n	800a92a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a858:	6a1b      	ldr	r3, [r3, #32]
 800a85a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a85c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a85e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a860:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a864:	f003 0304 	and.w	r3, r3, #4
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d05e      	beq.n	800a92a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a86c:	68ba      	ldr	r2, [r7, #8]
 800a86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a870:	699b      	ldr	r3, [r3, #24]
 800a872:	441a      	add	r2, r3
 800a874:	2300      	movs	r3, #0
 800a876:	9300      	str	r3, [sp, #0]
 800a878:	2300      	movs	r3, #0
 800a87a:	2100      	movs	r1, #0
 800a87c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a87e:	f7ff fe05 	bl	800a48c <xTimerGenericCommand>
 800a882:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a884:	6a3b      	ldr	r3, [r7, #32]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d14f      	bne.n	800a92a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88e:	f383 8811 	msr	BASEPRI, r3
 800a892:	f3bf 8f6f 	isb	sy
 800a896:	f3bf 8f4f 	dsb	sy
 800a89a:	61bb      	str	r3, [r7, #24]
}
 800a89c:	bf00      	nop
 800a89e:	e7fe      	b.n	800a89e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a8a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8a6:	f023 0301 	bic.w	r3, r3, #1
 800a8aa:	b2da      	uxtb	r2, r3
 800a8ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a8b2:	e03a      	b.n	800a92a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a8ba:	f043 0301 	orr.w	r3, r3, #1
 800a8be:	b2da      	uxtb	r2, r3
 800a8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a8c6:	68ba      	ldr	r2, [r7, #8]
 800a8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a8cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ce:	699b      	ldr	r3, [r3, #24]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10a      	bne.n	800a8ea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a8d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8d8:	f383 8811 	msr	BASEPRI, r3
 800a8dc:	f3bf 8f6f 	isb	sy
 800a8e0:	f3bf 8f4f 	dsb	sy
 800a8e4:	617b      	str	r3, [r7, #20]
}
 800a8e6:	bf00      	nop
 800a8e8:	e7fe      	b.n	800a8e8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ec:	699a      	ldr	r2, [r3, #24]
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f0:	18d1      	adds	r1, r2, r3
 800a8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8f8:	f7ff ff06 	bl	800a708 <prvInsertTimerInActiveList>
					break;
 800a8fc:	e015      	b.n	800a92a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a900:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a904:	f003 0302 	and.w	r3, r3, #2
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d103      	bne.n	800a914 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a90c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a90e:	f000 fbf7 	bl	800b100 <vPortFree>
 800a912:	e00a      	b.n	800a92a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a916:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a91a:	f023 0301 	bic.w	r3, r3, #1
 800a91e:	b2da      	uxtb	r2, r3
 800a920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a922:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a926:	e000      	b.n	800a92a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a928:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a92a:	4b08      	ldr	r3, [pc, #32]	; (800a94c <prvProcessReceivedCommands+0x1c0>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	1d39      	adds	r1, r7, #4
 800a930:	2200      	movs	r2, #0
 800a932:	4618      	mov	r0, r3
 800a934:	f7fe fb12 	bl	8008f5c <xQueueReceive>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	f47f af2a 	bne.w	800a794 <prvProcessReceivedCommands+0x8>
	}
}
 800a940:	bf00      	nop
 800a942:	bf00      	nop
 800a944:	3730      	adds	r7, #48	; 0x30
 800a946:	46bd      	mov	sp, r7
 800a948:	bd80      	pop	{r7, pc}
 800a94a:	bf00      	nop
 800a94c:	20005ac4 	.word	0x20005ac4

0800a950 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b088      	sub	sp, #32
 800a954:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a956:	e048      	b.n	800a9ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a958:	4b2d      	ldr	r3, [pc, #180]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a962:	4b2b      	ldr	r3, [pc, #172]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	68db      	ldr	r3, [r3, #12]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	3304      	adds	r3, #4
 800a970:	4618      	mov	r0, r3
 800a972:	f7fd ff85 	bl	8008880 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	6a1b      	ldr	r3, [r3, #32]
 800a97a:	68f8      	ldr	r0, [r7, #12]
 800a97c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a984:	f003 0304 	and.w	r3, r3, #4
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d02e      	beq.n	800a9ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	699b      	ldr	r3, [r3, #24]
 800a990:	693a      	ldr	r2, [r7, #16]
 800a992:	4413      	add	r3, r2
 800a994:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a996:	68ba      	ldr	r2, [r7, #8]
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	429a      	cmp	r2, r3
 800a99c:	d90e      	bls.n	800a9bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	68ba      	ldr	r2, [r7, #8]
 800a9a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	68fa      	ldr	r2, [r7, #12]
 800a9a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a9aa:	4b19      	ldr	r3, [pc, #100]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800a9ac:	681a      	ldr	r2, [r3, #0]
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	3304      	adds	r3, #4
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	4610      	mov	r0, r2
 800a9b6:	f7fd ff2a 	bl	800880e <vListInsert>
 800a9ba:	e016      	b.n	800a9ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9300      	str	r3, [sp, #0]
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	693a      	ldr	r2, [r7, #16]
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	68f8      	ldr	r0, [r7, #12]
 800a9c8:	f7ff fd60 	bl	800a48c <xTimerGenericCommand>
 800a9cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d10a      	bne.n	800a9ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d8:	f383 8811 	msr	BASEPRI, r3
 800a9dc:	f3bf 8f6f 	isb	sy
 800a9e0:	f3bf 8f4f 	dsb	sy
 800a9e4:	603b      	str	r3, [r7, #0]
}
 800a9e6:	bf00      	nop
 800a9e8:	e7fe      	b.n	800a9e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a9ea:	4b09      	ldr	r3, [pc, #36]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d1b1      	bne.n	800a958 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a9f4:	4b06      	ldr	r3, [pc, #24]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a9fa:	4b06      	ldr	r3, [pc, #24]	; (800aa14 <prvSwitchTimerLists+0xc4>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4a04      	ldr	r2, [pc, #16]	; (800aa10 <prvSwitchTimerLists+0xc0>)
 800aa00:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800aa02:	4a04      	ldr	r2, [pc, #16]	; (800aa14 <prvSwitchTimerLists+0xc4>)
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	6013      	str	r3, [r2, #0]
}
 800aa08:	bf00      	nop
 800aa0a:	3718      	adds	r7, #24
 800aa0c:	46bd      	mov	sp, r7
 800aa0e:	bd80      	pop	{r7, pc}
 800aa10:	20005abc 	.word	0x20005abc
 800aa14:	20005ac0 	.word	0x20005ac0

0800aa18 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b082      	sub	sp, #8
 800aa1c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aa1e:	f000 f989 	bl	800ad34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aa22:	4b15      	ldr	r3, [pc, #84]	; (800aa78 <prvCheckForValidListAndQueue+0x60>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d120      	bne.n	800aa6c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aa2a:	4814      	ldr	r0, [pc, #80]	; (800aa7c <prvCheckForValidListAndQueue+0x64>)
 800aa2c:	f7fd fe9e 	bl	800876c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aa30:	4813      	ldr	r0, [pc, #76]	; (800aa80 <prvCheckForValidListAndQueue+0x68>)
 800aa32:	f7fd fe9b 	bl	800876c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aa36:	4b13      	ldr	r3, [pc, #76]	; (800aa84 <prvCheckForValidListAndQueue+0x6c>)
 800aa38:	4a10      	ldr	r2, [pc, #64]	; (800aa7c <prvCheckForValidListAndQueue+0x64>)
 800aa3a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aa3c:	4b12      	ldr	r3, [pc, #72]	; (800aa88 <prvCheckForValidListAndQueue+0x70>)
 800aa3e:	4a10      	ldr	r2, [pc, #64]	; (800aa80 <prvCheckForValidListAndQueue+0x68>)
 800aa40:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aa42:	2300      	movs	r3, #0
 800aa44:	9300      	str	r3, [sp, #0]
 800aa46:	4b11      	ldr	r3, [pc, #68]	; (800aa8c <prvCheckForValidListAndQueue+0x74>)
 800aa48:	4a11      	ldr	r2, [pc, #68]	; (800aa90 <prvCheckForValidListAndQueue+0x78>)
 800aa4a:	2110      	movs	r1, #16
 800aa4c:	200a      	movs	r0, #10
 800aa4e:	f7fd ffa9 	bl	80089a4 <xQueueGenericCreateStatic>
 800aa52:	4603      	mov	r3, r0
 800aa54:	4a08      	ldr	r2, [pc, #32]	; (800aa78 <prvCheckForValidListAndQueue+0x60>)
 800aa56:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aa58:	4b07      	ldr	r3, [pc, #28]	; (800aa78 <prvCheckForValidListAndQueue+0x60>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d005      	beq.n	800aa6c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aa60:	4b05      	ldr	r3, [pc, #20]	; (800aa78 <prvCheckForValidListAndQueue+0x60>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	490b      	ldr	r1, [pc, #44]	; (800aa94 <prvCheckForValidListAndQueue+0x7c>)
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fe fc8c 	bl	8009384 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa6c:	f000 f992 	bl	800ad94 <vPortExitCritical>
}
 800aa70:	bf00      	nop
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	20005ac4 	.word	0x20005ac4
 800aa7c:	20005a94 	.word	0x20005a94
 800aa80:	20005aa8 	.word	0x20005aa8
 800aa84:	20005abc 	.word	0x20005abc
 800aa88:	20005ac0 	.word	0x20005ac0
 800aa8c:	20005b70 	.word	0x20005b70
 800aa90:	20005ad0 	.word	0x20005ad0
 800aa94:	0800b424 	.word	0x0800b424

0800aa98 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b08a      	sub	sp, #40	; 0x28
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
 800aaa4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800aaa6:	f06f 0301 	mvn.w	r3, #1
 800aaaa:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800aab0:	68bb      	ldr	r3, [r7, #8]
 800aab2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800aab8:	4b06      	ldr	r3, [pc, #24]	; (800aad4 <xTimerPendFunctionCallFromISR+0x3c>)
 800aaba:	6818      	ldr	r0, [r3, #0]
 800aabc:	f107 0114 	add.w	r1, r7, #20
 800aac0:	2300      	movs	r3, #0
 800aac2:	683a      	ldr	r2, [r7, #0]
 800aac4:	f7fe f9b2 	bl	8008e2c <xQueueGenericSendFromISR>
 800aac8:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800aaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800aacc:	4618      	mov	r0, r3
 800aace:	3728      	adds	r7, #40	; 0x28
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}
 800aad4:	20005ac4 	.word	0x20005ac4

0800aad8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800aad8:	b480      	push	{r7}
 800aada:	b085      	sub	sp, #20
 800aadc:	af00      	add	r7, sp, #0
 800aade:	60f8      	str	r0, [r7, #12]
 800aae0:	60b9      	str	r1, [r7, #8]
 800aae2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	3b04      	subs	r3, #4
 800aae8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800aaf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	3b04      	subs	r3, #4
 800aaf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	f023 0201 	bic.w	r2, r3, #1
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	3b04      	subs	r3, #4
 800ab06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab08:	4a0c      	ldr	r2, [pc, #48]	; (800ab3c <pxPortInitialiseStack+0x64>)
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	3b14      	subs	r3, #20
 800ab12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	3b04      	subs	r3, #4
 800ab1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	f06f 0202 	mvn.w	r2, #2
 800ab26:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	3b20      	subs	r3, #32
 800ab2c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	0800ab41 	.word	0x0800ab41

0800ab40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab40:	b480      	push	{r7}
 800ab42:	b085      	sub	sp, #20
 800ab44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ab46:	2300      	movs	r3, #0
 800ab48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab4a:	4b12      	ldr	r3, [pc, #72]	; (800ab94 <prvTaskExitError+0x54>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab52:	d00a      	beq.n	800ab6a <prvTaskExitError+0x2a>
	__asm volatile
 800ab54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab58:	f383 8811 	msr	BASEPRI, r3
 800ab5c:	f3bf 8f6f 	isb	sy
 800ab60:	f3bf 8f4f 	dsb	sy
 800ab64:	60fb      	str	r3, [r7, #12]
}
 800ab66:	bf00      	nop
 800ab68:	e7fe      	b.n	800ab68 <prvTaskExitError+0x28>
	__asm volatile
 800ab6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6e:	f383 8811 	msr	BASEPRI, r3
 800ab72:	f3bf 8f6f 	isb	sy
 800ab76:	f3bf 8f4f 	dsb	sy
 800ab7a:	60bb      	str	r3, [r7, #8]
}
 800ab7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ab7e:	bf00      	nop
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d0fc      	beq.n	800ab80 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ab86:	bf00      	nop
 800ab88:	bf00      	nop
 800ab8a:	3714      	adds	r7, #20
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr
 800ab94:	20000018 	.word	0x20000018
	...

0800aba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aba0:	4b07      	ldr	r3, [pc, #28]	; (800abc0 <pxCurrentTCBConst2>)
 800aba2:	6819      	ldr	r1, [r3, #0]
 800aba4:	6808      	ldr	r0, [r1, #0]
 800aba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abaa:	f380 8809 	msr	PSP, r0
 800abae:	f3bf 8f6f 	isb	sy
 800abb2:	f04f 0000 	mov.w	r0, #0
 800abb6:	f380 8811 	msr	BASEPRI, r0
 800abba:	4770      	bx	lr
 800abbc:	f3af 8000 	nop.w

0800abc0 <pxCurrentTCBConst2>:
 800abc0:	20005594 	.word	0x20005594
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800abc4:	bf00      	nop
 800abc6:	bf00      	nop

0800abc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800abc8:	4808      	ldr	r0, [pc, #32]	; (800abec <prvPortStartFirstTask+0x24>)
 800abca:	6800      	ldr	r0, [r0, #0]
 800abcc:	6800      	ldr	r0, [r0, #0]
 800abce:	f380 8808 	msr	MSP, r0
 800abd2:	f04f 0000 	mov.w	r0, #0
 800abd6:	f380 8814 	msr	CONTROL, r0
 800abda:	b662      	cpsie	i
 800abdc:	b661      	cpsie	f
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	f3bf 8f6f 	isb	sy
 800abe6:	df00      	svc	0
 800abe8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800abea:	bf00      	nop
 800abec:	e000ed08 	.word	0xe000ed08

0800abf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b086      	sub	sp, #24
 800abf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800abf6:	4b46      	ldr	r3, [pc, #280]	; (800ad10 <xPortStartScheduler+0x120>)
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a46      	ldr	r2, [pc, #280]	; (800ad14 <xPortStartScheduler+0x124>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d10a      	bne.n	800ac16 <xPortStartScheduler+0x26>
	__asm volatile
 800ac00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac04:	f383 8811 	msr	BASEPRI, r3
 800ac08:	f3bf 8f6f 	isb	sy
 800ac0c:	f3bf 8f4f 	dsb	sy
 800ac10:	613b      	str	r3, [r7, #16]
}
 800ac12:	bf00      	nop
 800ac14:	e7fe      	b.n	800ac14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ac16:	4b3e      	ldr	r3, [pc, #248]	; (800ad10 <xPortStartScheduler+0x120>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	4a3f      	ldr	r2, [pc, #252]	; (800ad18 <xPortStartScheduler+0x128>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d10a      	bne.n	800ac36 <xPortStartScheduler+0x46>
	__asm volatile
 800ac20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	60fb      	str	r3, [r7, #12]
}
 800ac32:	bf00      	nop
 800ac34:	e7fe      	b.n	800ac34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ac36:	4b39      	ldr	r3, [pc, #228]	; (800ad1c <xPortStartScheduler+0x12c>)
 800ac38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	22ff      	movs	r2, #255	; 0xff
 800ac46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	781b      	ldrb	r3, [r3, #0]
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ac50:	78fb      	ldrb	r3, [r7, #3]
 800ac52:	b2db      	uxtb	r3, r3
 800ac54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ac58:	b2da      	uxtb	r2, r3
 800ac5a:	4b31      	ldr	r3, [pc, #196]	; (800ad20 <xPortStartScheduler+0x130>)
 800ac5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ac5e:	4b31      	ldr	r3, [pc, #196]	; (800ad24 <xPortStartScheduler+0x134>)
 800ac60:	2207      	movs	r2, #7
 800ac62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac64:	e009      	b.n	800ac7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ac66:	4b2f      	ldr	r3, [pc, #188]	; (800ad24 <xPortStartScheduler+0x134>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	3b01      	subs	r3, #1
 800ac6c:	4a2d      	ldr	r2, [pc, #180]	; (800ad24 <xPortStartScheduler+0x134>)
 800ac6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ac70:	78fb      	ldrb	r3, [r7, #3]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	005b      	lsls	r3, r3, #1
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ac7a:	78fb      	ldrb	r3, [r7, #3]
 800ac7c:	b2db      	uxtb	r3, r3
 800ac7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac82:	2b80      	cmp	r3, #128	; 0x80
 800ac84:	d0ef      	beq.n	800ac66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ac86:	4b27      	ldr	r3, [pc, #156]	; (800ad24 <xPortStartScheduler+0x134>)
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	f1c3 0307 	rsb	r3, r3, #7
 800ac8e:	2b04      	cmp	r3, #4
 800ac90:	d00a      	beq.n	800aca8 <xPortStartScheduler+0xb8>
	__asm volatile
 800ac92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac96:	f383 8811 	msr	BASEPRI, r3
 800ac9a:	f3bf 8f6f 	isb	sy
 800ac9e:	f3bf 8f4f 	dsb	sy
 800aca2:	60bb      	str	r3, [r7, #8]
}
 800aca4:	bf00      	nop
 800aca6:	e7fe      	b.n	800aca6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800aca8:	4b1e      	ldr	r3, [pc, #120]	; (800ad24 <xPortStartScheduler+0x134>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	021b      	lsls	r3, r3, #8
 800acae:	4a1d      	ldr	r2, [pc, #116]	; (800ad24 <xPortStartScheduler+0x134>)
 800acb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800acb2:	4b1c      	ldr	r3, [pc, #112]	; (800ad24 <xPortStartScheduler+0x134>)
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800acba:	4a1a      	ldr	r2, [pc, #104]	; (800ad24 <xPortStartScheduler+0x134>)
 800acbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	b2da      	uxtb	r2, r3
 800acc2:	697b      	ldr	r3, [r7, #20]
 800acc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800acc6:	4b18      	ldr	r3, [pc, #96]	; (800ad28 <xPortStartScheduler+0x138>)
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	4a17      	ldr	r2, [pc, #92]	; (800ad28 <xPortStartScheduler+0x138>)
 800accc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800acd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800acd2:	4b15      	ldr	r3, [pc, #84]	; (800ad28 <xPortStartScheduler+0x138>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a14      	ldr	r2, [pc, #80]	; (800ad28 <xPortStartScheduler+0x138>)
 800acd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800acdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800acde:	f000 f8dd 	bl	800ae9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ace2:	4b12      	ldr	r3, [pc, #72]	; (800ad2c <xPortStartScheduler+0x13c>)
 800ace4:	2200      	movs	r2, #0
 800ace6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ace8:	f000 f8fc 	bl	800aee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800acec:	4b10      	ldr	r3, [pc, #64]	; (800ad30 <xPortStartScheduler+0x140>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4a0f      	ldr	r2, [pc, #60]	; (800ad30 <xPortStartScheduler+0x140>)
 800acf2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800acf6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800acf8:	f7ff ff66 	bl	800abc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800acfc:	f7fe ff7c 	bl	8009bf8 <vTaskSwitchContext>
	prvTaskExitError();
 800ad00:	f7ff ff1e 	bl	800ab40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ad04:	2300      	movs	r3, #0
}
 800ad06:	4618      	mov	r0, r3
 800ad08:	3718      	adds	r7, #24
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	e000ed00 	.word	0xe000ed00
 800ad14:	410fc271 	.word	0x410fc271
 800ad18:	410fc270 	.word	0x410fc270
 800ad1c:	e000e400 	.word	0xe000e400
 800ad20:	20005bc0 	.word	0x20005bc0
 800ad24:	20005bc4 	.word	0x20005bc4
 800ad28:	e000ed20 	.word	0xe000ed20
 800ad2c:	20000018 	.word	0x20000018
 800ad30:	e000ef34 	.word	0xe000ef34

0800ad34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ad34:	b480      	push	{r7}
 800ad36:	b083      	sub	sp, #12
 800ad38:	af00      	add	r7, sp, #0
	__asm volatile
 800ad3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad3e:	f383 8811 	msr	BASEPRI, r3
 800ad42:	f3bf 8f6f 	isb	sy
 800ad46:	f3bf 8f4f 	dsb	sy
 800ad4a:	607b      	str	r3, [r7, #4]
}
 800ad4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ad4e:	4b0f      	ldr	r3, [pc, #60]	; (800ad8c <vPortEnterCritical+0x58>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	3301      	adds	r3, #1
 800ad54:	4a0d      	ldr	r2, [pc, #52]	; (800ad8c <vPortEnterCritical+0x58>)
 800ad56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ad58:	4b0c      	ldr	r3, [pc, #48]	; (800ad8c <vPortEnterCritical+0x58>)
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d10f      	bne.n	800ad80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ad60:	4b0b      	ldr	r3, [pc, #44]	; (800ad90 <vPortEnterCritical+0x5c>)
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00a      	beq.n	800ad80 <vPortEnterCritical+0x4c>
	__asm volatile
 800ad6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	603b      	str	r3, [r7, #0]
}
 800ad7c:	bf00      	nop
 800ad7e:	e7fe      	b.n	800ad7e <vPortEnterCritical+0x4a>
	}
}
 800ad80:	bf00      	nop
 800ad82:	370c      	adds	r7, #12
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr
 800ad8c:	20000018 	.word	0x20000018
 800ad90:	e000ed04 	.word	0xe000ed04

0800ad94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ad9a:	4b12      	ldr	r3, [pc, #72]	; (800ade4 <vPortExitCritical+0x50>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d10a      	bne.n	800adb8 <vPortExitCritical+0x24>
	__asm volatile
 800ada2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada6:	f383 8811 	msr	BASEPRI, r3
 800adaa:	f3bf 8f6f 	isb	sy
 800adae:	f3bf 8f4f 	dsb	sy
 800adb2:	607b      	str	r3, [r7, #4]
}
 800adb4:	bf00      	nop
 800adb6:	e7fe      	b.n	800adb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800adb8:	4b0a      	ldr	r3, [pc, #40]	; (800ade4 <vPortExitCritical+0x50>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3b01      	subs	r3, #1
 800adbe:	4a09      	ldr	r2, [pc, #36]	; (800ade4 <vPortExitCritical+0x50>)
 800adc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800adc2:	4b08      	ldr	r3, [pc, #32]	; (800ade4 <vPortExitCritical+0x50>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d105      	bne.n	800add6 <vPortExitCritical+0x42>
 800adca:	2300      	movs	r3, #0
 800adcc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	f383 8811 	msr	BASEPRI, r3
}
 800add4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800add6:	bf00      	nop
 800add8:	370c      	adds	r7, #12
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	20000018 	.word	0x20000018
	...

0800adf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800adf0:	f3ef 8009 	mrs	r0, PSP
 800adf4:	f3bf 8f6f 	isb	sy
 800adf8:	4b15      	ldr	r3, [pc, #84]	; (800ae50 <pxCurrentTCBConst>)
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	f01e 0f10 	tst.w	lr, #16
 800ae00:	bf08      	it	eq
 800ae02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ae06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae0a:	6010      	str	r0, [r2, #0]
 800ae0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ae10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ae14:	f380 8811 	msr	BASEPRI, r0
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	f3bf 8f6f 	isb	sy
 800ae20:	f7fe feea 	bl	8009bf8 <vTaskSwitchContext>
 800ae24:	f04f 0000 	mov.w	r0, #0
 800ae28:	f380 8811 	msr	BASEPRI, r0
 800ae2c:	bc09      	pop	{r0, r3}
 800ae2e:	6819      	ldr	r1, [r3, #0]
 800ae30:	6808      	ldr	r0, [r1, #0]
 800ae32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae36:	f01e 0f10 	tst.w	lr, #16
 800ae3a:	bf08      	it	eq
 800ae3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ae40:	f380 8809 	msr	PSP, r0
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	f3af 8000 	nop.w

0800ae50 <pxCurrentTCBConst>:
 800ae50:	20005594 	.word	0x20005594
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ae54:	bf00      	nop
 800ae56:	bf00      	nop

0800ae58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ae5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae62:	f383 8811 	msr	BASEPRI, r3
 800ae66:	f3bf 8f6f 	isb	sy
 800ae6a:	f3bf 8f4f 	dsb	sy
 800ae6e:	607b      	str	r3, [r7, #4]
}
 800ae70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ae72:	f7fe fe07 	bl	8009a84 <xTaskIncrementTick>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d003      	beq.n	800ae84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ae7c:	4b06      	ldr	r3, [pc, #24]	; (800ae98 <SysTick_Handler+0x40>)
 800ae7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae82:	601a      	str	r2, [r3, #0]
 800ae84:	2300      	movs	r3, #0
 800ae86:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	f383 8811 	msr	BASEPRI, r3
}
 800ae8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ae90:	bf00      	nop
 800ae92:	3708      	adds	r7, #8
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}
 800ae98:	e000ed04 	.word	0xe000ed04

0800ae9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aea0:	4b0b      	ldr	r3, [pc, #44]	; (800aed0 <vPortSetupTimerInterrupt+0x34>)
 800aea2:	2200      	movs	r2, #0
 800aea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aea6:	4b0b      	ldr	r3, [pc, #44]	; (800aed4 <vPortSetupTimerInterrupt+0x38>)
 800aea8:	2200      	movs	r2, #0
 800aeaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aeac:	4b0a      	ldr	r3, [pc, #40]	; (800aed8 <vPortSetupTimerInterrupt+0x3c>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a0a      	ldr	r2, [pc, #40]	; (800aedc <vPortSetupTimerInterrupt+0x40>)
 800aeb2:	fba2 2303 	umull	r2, r3, r2, r3
 800aeb6:	099b      	lsrs	r3, r3, #6
 800aeb8:	4a09      	ldr	r2, [pc, #36]	; (800aee0 <vPortSetupTimerInterrupt+0x44>)
 800aeba:	3b01      	subs	r3, #1
 800aebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aebe:	4b04      	ldr	r3, [pc, #16]	; (800aed0 <vPortSetupTimerInterrupt+0x34>)
 800aec0:	2207      	movs	r2, #7
 800aec2:	601a      	str	r2, [r3, #0]
}
 800aec4:	bf00      	nop
 800aec6:	46bd      	mov	sp, r7
 800aec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aecc:	4770      	bx	lr
 800aece:	bf00      	nop
 800aed0:	e000e010 	.word	0xe000e010
 800aed4:	e000e018 	.word	0xe000e018
 800aed8:	20000000 	.word	0x20000000
 800aedc:	10624dd3 	.word	0x10624dd3
 800aee0:	e000e014 	.word	0xe000e014

0800aee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800aee4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800aef4 <vPortEnableVFP+0x10>
 800aee8:	6801      	ldr	r1, [r0, #0]
 800aeea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800aeee:	6001      	str	r1, [r0, #0]
 800aef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800aef2:	bf00      	nop
 800aef4:	e000ed88 	.word	0xe000ed88

0800aef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800aef8:	b480      	push	{r7}
 800aefa:	b085      	sub	sp, #20
 800aefc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800aefe:	f3ef 8305 	mrs	r3, IPSR
 800af02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	2b0f      	cmp	r3, #15
 800af08:	d914      	bls.n	800af34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af0a:	4a17      	ldr	r2, [pc, #92]	; (800af68 <vPortValidateInterruptPriority+0x70>)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	4413      	add	r3, r2
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af14:	4b15      	ldr	r3, [pc, #84]	; (800af6c <vPortValidateInterruptPriority+0x74>)
 800af16:	781b      	ldrb	r3, [r3, #0]
 800af18:	7afa      	ldrb	r2, [r7, #11]
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d20a      	bcs.n	800af34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	607b      	str	r3, [r7, #4]
}
 800af30:	bf00      	nop
 800af32:	e7fe      	b.n	800af32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800af34:	4b0e      	ldr	r3, [pc, #56]	; (800af70 <vPortValidateInterruptPriority+0x78>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800af3c:	4b0d      	ldr	r3, [pc, #52]	; (800af74 <vPortValidateInterruptPriority+0x7c>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	429a      	cmp	r2, r3
 800af42:	d90a      	bls.n	800af5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800af44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af48:	f383 8811 	msr	BASEPRI, r3
 800af4c:	f3bf 8f6f 	isb	sy
 800af50:	f3bf 8f4f 	dsb	sy
 800af54:	603b      	str	r3, [r7, #0]
}
 800af56:	bf00      	nop
 800af58:	e7fe      	b.n	800af58 <vPortValidateInterruptPriority+0x60>
	}
 800af5a:	bf00      	nop
 800af5c:	3714      	adds	r7, #20
 800af5e:	46bd      	mov	sp, r7
 800af60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	e000e3f0 	.word	0xe000e3f0
 800af6c:	20005bc0 	.word	0x20005bc0
 800af70:	e000ed0c 	.word	0xe000ed0c
 800af74:	20005bc4 	.word	0x20005bc4

0800af78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b08a      	sub	sp, #40	; 0x28
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800af80:	2300      	movs	r3, #0
 800af82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800af84:	f7fe fcc2 	bl	800990c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800af88:	4b58      	ldr	r3, [pc, #352]	; (800b0ec <pvPortMalloc+0x174>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d101      	bne.n	800af94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800af90:	f000 f910 	bl	800b1b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800af94:	4b56      	ldr	r3, [pc, #344]	; (800b0f0 <pvPortMalloc+0x178>)
 800af96:	681a      	ldr	r2, [r3, #0]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	4013      	ands	r3, r2
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	f040 808e 	bne.w	800b0be <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d01d      	beq.n	800afe4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800afa8:	2208      	movs	r2, #8
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	4413      	add	r3, r2
 800afae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f003 0307 	and.w	r3, r3, #7
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d014      	beq.n	800afe4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f023 0307 	bic.w	r3, r3, #7
 800afc0:	3308      	adds	r3, #8
 800afc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f003 0307 	and.w	r3, r3, #7
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00a      	beq.n	800afe4 <pvPortMalloc+0x6c>
	__asm volatile
 800afce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	617b      	str	r3, [r7, #20]
}
 800afe0:	bf00      	nop
 800afe2:	e7fe      	b.n	800afe2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d069      	beq.n	800b0be <pvPortMalloc+0x146>
 800afea:	4b42      	ldr	r3, [pc, #264]	; (800b0f4 <pvPortMalloc+0x17c>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	429a      	cmp	r2, r3
 800aff2:	d864      	bhi.n	800b0be <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aff4:	4b40      	ldr	r3, [pc, #256]	; (800b0f8 <pvPortMalloc+0x180>)
 800aff6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aff8:	4b3f      	ldr	r3, [pc, #252]	; (800b0f8 <pvPortMalloc+0x180>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800affe:	e004      	b.n	800b00a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b002:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b00c:	685b      	ldr	r3, [r3, #4]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	429a      	cmp	r2, r3
 800b012:	d903      	bls.n	800b01c <pvPortMalloc+0xa4>
 800b014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d1f1      	bne.n	800b000 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b01c:	4b33      	ldr	r3, [pc, #204]	; (800b0ec <pvPortMalloc+0x174>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b022:	429a      	cmp	r2, r3
 800b024:	d04b      	beq.n	800b0be <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b026:	6a3b      	ldr	r3, [r7, #32]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	2208      	movs	r2, #8
 800b02c:	4413      	add	r3, r2
 800b02e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	6a3b      	ldr	r3, [r7, #32]
 800b036:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b03a:	685a      	ldr	r2, [r3, #4]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	1ad2      	subs	r2, r2, r3
 800b040:	2308      	movs	r3, #8
 800b042:	005b      	lsls	r3, r3, #1
 800b044:	429a      	cmp	r2, r3
 800b046:	d91f      	bls.n	800b088 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	4413      	add	r3, r2
 800b04e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b050:	69bb      	ldr	r3, [r7, #24]
 800b052:	f003 0307 	and.w	r3, r3, #7
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00a      	beq.n	800b070 <pvPortMalloc+0xf8>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	613b      	str	r3, [r7, #16]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b072:	685a      	ldr	r2, [r3, #4]
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	1ad2      	subs	r2, r2, r3
 800b078:	69bb      	ldr	r3, [r7, #24]
 800b07a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b082:	69b8      	ldr	r0, [r7, #24]
 800b084:	f000 f8f8 	bl	800b278 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b088:	4b1a      	ldr	r3, [pc, #104]	; (800b0f4 <pvPortMalloc+0x17c>)
 800b08a:	681a      	ldr	r2, [r3, #0]
 800b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	1ad3      	subs	r3, r2, r3
 800b092:	4a18      	ldr	r2, [pc, #96]	; (800b0f4 <pvPortMalloc+0x17c>)
 800b094:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b096:	4b17      	ldr	r3, [pc, #92]	; (800b0f4 <pvPortMalloc+0x17c>)
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	4b18      	ldr	r3, [pc, #96]	; (800b0fc <pvPortMalloc+0x184>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d203      	bcs.n	800b0aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b0a2:	4b14      	ldr	r3, [pc, #80]	; (800b0f4 <pvPortMalloc+0x17c>)
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	4a15      	ldr	r2, [pc, #84]	; (800b0fc <pvPortMalloc+0x184>)
 800b0a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ac:	685a      	ldr	r2, [r3, #4]
 800b0ae:	4b10      	ldr	r3, [pc, #64]	; (800b0f0 <pvPortMalloc+0x178>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	431a      	orrs	r2, r3
 800b0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b0be:	f7fe fc33 	bl	8009928 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0c2:	69fb      	ldr	r3, [r7, #28]
 800b0c4:	f003 0307 	and.w	r3, r3, #7
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d00a      	beq.n	800b0e2 <pvPortMalloc+0x16a>
	__asm volatile
 800b0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0d0:	f383 8811 	msr	BASEPRI, r3
 800b0d4:	f3bf 8f6f 	isb	sy
 800b0d8:	f3bf 8f4f 	dsb	sy
 800b0dc:	60fb      	str	r3, [r7, #12]
}
 800b0de:	bf00      	nop
 800b0e0:	e7fe      	b.n	800b0e0 <pvPortMalloc+0x168>
	return pvReturn;
 800b0e2:	69fb      	ldr	r3, [r7, #28]
}
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	3728      	adds	r7, #40	; 0x28
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}
 800b0ec:	200097d0 	.word	0x200097d0
 800b0f0:	200097dc 	.word	0x200097dc
 800b0f4:	200097d4 	.word	0x200097d4
 800b0f8:	200097c8 	.word	0x200097c8
 800b0fc:	200097d8 	.word	0x200097d8

0800b100 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b086      	sub	sp, #24
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d048      	beq.n	800b1a4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b112:	2308      	movs	r3, #8
 800b114:	425b      	negs	r3, r3
 800b116:	697a      	ldr	r2, [r7, #20]
 800b118:	4413      	add	r3, r2
 800b11a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	685a      	ldr	r2, [r3, #4]
 800b124:	4b21      	ldr	r3, [pc, #132]	; (800b1ac <vPortFree+0xac>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4013      	ands	r3, r2
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10a      	bne.n	800b144 <vPortFree+0x44>
	__asm volatile
 800b12e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b132:	f383 8811 	msr	BASEPRI, r3
 800b136:	f3bf 8f6f 	isb	sy
 800b13a:	f3bf 8f4f 	dsb	sy
 800b13e:	60fb      	str	r3, [r7, #12]
}
 800b140:	bf00      	nop
 800b142:	e7fe      	b.n	800b142 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d00a      	beq.n	800b162 <vPortFree+0x62>
	__asm volatile
 800b14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b150:	f383 8811 	msr	BASEPRI, r3
 800b154:	f3bf 8f6f 	isb	sy
 800b158:	f3bf 8f4f 	dsb	sy
 800b15c:	60bb      	str	r3, [r7, #8]
}
 800b15e:	bf00      	nop
 800b160:	e7fe      	b.n	800b160 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b162:	693b      	ldr	r3, [r7, #16]
 800b164:	685a      	ldr	r2, [r3, #4]
 800b166:	4b11      	ldr	r3, [pc, #68]	; (800b1ac <vPortFree+0xac>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	4013      	ands	r3, r2
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d019      	beq.n	800b1a4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d115      	bne.n	800b1a4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	685a      	ldr	r2, [r3, #4]
 800b17c:	4b0b      	ldr	r3, [pc, #44]	; (800b1ac <vPortFree+0xac>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	43db      	mvns	r3, r3
 800b182:	401a      	ands	r2, r3
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b188:	f7fe fbc0 	bl	800990c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	685a      	ldr	r2, [r3, #4]
 800b190:	4b07      	ldr	r3, [pc, #28]	; (800b1b0 <vPortFree+0xb0>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4413      	add	r3, r2
 800b196:	4a06      	ldr	r2, [pc, #24]	; (800b1b0 <vPortFree+0xb0>)
 800b198:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b19a:	6938      	ldr	r0, [r7, #16]
 800b19c:	f000 f86c 	bl	800b278 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b1a0:	f7fe fbc2 	bl	8009928 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b1a4:	bf00      	nop
 800b1a6:	3718      	adds	r7, #24
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}
 800b1ac:	200097dc 	.word	0x200097dc
 800b1b0:	200097d4 	.word	0x200097d4

0800b1b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b1ba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800b1be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b1c0:	4b27      	ldr	r3, [pc, #156]	; (800b260 <prvHeapInit+0xac>)
 800b1c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f003 0307 	and.w	r3, r3, #7
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00c      	beq.n	800b1e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	3307      	adds	r3, #7
 800b1d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f023 0307 	bic.w	r3, r3, #7
 800b1da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b1dc:	68ba      	ldr	r2, [r7, #8]
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	1ad3      	subs	r3, r2, r3
 800b1e2:	4a1f      	ldr	r2, [pc, #124]	; (800b260 <prvHeapInit+0xac>)
 800b1e4:	4413      	add	r3, r2
 800b1e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b1ec:	4a1d      	ldr	r2, [pc, #116]	; (800b264 <prvHeapInit+0xb0>)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b1f2:	4b1c      	ldr	r3, [pc, #112]	; (800b264 <prvHeapInit+0xb0>)
 800b1f4:	2200      	movs	r2, #0
 800b1f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	4413      	add	r3, r2
 800b1fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b200:	2208      	movs	r2, #8
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	1a9b      	subs	r3, r3, r2
 800b206:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f023 0307 	bic.w	r3, r3, #7
 800b20e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	4a15      	ldr	r2, [pc, #84]	; (800b268 <prvHeapInit+0xb4>)
 800b214:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b216:	4b14      	ldr	r3, [pc, #80]	; (800b268 <prvHeapInit+0xb4>)
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	2200      	movs	r2, #0
 800b21c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b21e:	4b12      	ldr	r3, [pc, #72]	; (800b268 <prvHeapInit+0xb4>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	2200      	movs	r2, #0
 800b224:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	68fa      	ldr	r2, [r7, #12]
 800b22e:	1ad2      	subs	r2, r2, r3
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b234:	4b0c      	ldr	r3, [pc, #48]	; (800b268 <prvHeapInit+0xb4>)
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	685b      	ldr	r3, [r3, #4]
 800b240:	4a0a      	ldr	r2, [pc, #40]	; (800b26c <prvHeapInit+0xb8>)
 800b242:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b244:	683b      	ldr	r3, [r7, #0]
 800b246:	685b      	ldr	r3, [r3, #4]
 800b248:	4a09      	ldr	r2, [pc, #36]	; (800b270 <prvHeapInit+0xbc>)
 800b24a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b24c:	4b09      	ldr	r3, [pc, #36]	; (800b274 <prvHeapInit+0xc0>)
 800b24e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b252:	601a      	str	r2, [r3, #0]
}
 800b254:	bf00      	nop
 800b256:	3714      	adds	r7, #20
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr
 800b260:	20005bc8 	.word	0x20005bc8
 800b264:	200097c8 	.word	0x200097c8
 800b268:	200097d0 	.word	0x200097d0
 800b26c:	200097d8 	.word	0x200097d8
 800b270:	200097d4 	.word	0x200097d4
 800b274:	200097dc 	.word	0x200097dc

0800b278 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b278:	b480      	push	{r7}
 800b27a:	b085      	sub	sp, #20
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b280:	4b28      	ldr	r3, [pc, #160]	; (800b324 <prvInsertBlockIntoFreeList+0xac>)
 800b282:	60fb      	str	r3, [r7, #12]
 800b284:	e002      	b.n	800b28c <prvInsertBlockIntoFreeList+0x14>
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	60fb      	str	r3, [r7, #12]
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	429a      	cmp	r2, r3
 800b294:	d8f7      	bhi.n	800b286 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	685b      	ldr	r3, [r3, #4]
 800b29e:	68ba      	ldr	r2, [r7, #8]
 800b2a0:	4413      	add	r3, r2
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d108      	bne.n	800b2ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	685a      	ldr	r2, [r3, #4]
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	685b      	ldr	r3, [r3, #4]
 800b2b0:	441a      	add	r2, r3
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	685b      	ldr	r3, [r3, #4]
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	441a      	add	r2, r3
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d118      	bne.n	800b300 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681a      	ldr	r2, [r3, #0]
 800b2d2:	4b15      	ldr	r3, [pc, #84]	; (800b328 <prvInsertBlockIntoFreeList+0xb0>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	429a      	cmp	r2, r3
 800b2d8:	d00d      	beq.n	800b2f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	685a      	ldr	r2, [r3, #4]
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	441a      	add	r2, r3
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	601a      	str	r2, [r3, #0]
 800b2f4:	e008      	b.n	800b308 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b2f6:	4b0c      	ldr	r3, [pc, #48]	; (800b328 <prvInsertBlockIntoFreeList+0xb0>)
 800b2f8:	681a      	ldr	r2, [r3, #0]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	601a      	str	r2, [r3, #0]
 800b2fe:	e003      	b.n	800b308 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b308:	68fa      	ldr	r2, [r7, #12]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	429a      	cmp	r2, r3
 800b30e:	d002      	beq.n	800b316 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b316:	bf00      	nop
 800b318:	3714      	adds	r7, #20
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
 800b322:	bf00      	nop
 800b324:	200097c8 	.word	0x200097c8
 800b328:	200097d0 	.word	0x200097d0

0800b32c <__libc_init_array>:
 800b32c:	b570      	push	{r4, r5, r6, lr}
 800b32e:	4d0d      	ldr	r5, [pc, #52]	; (800b364 <__libc_init_array+0x38>)
 800b330:	4c0d      	ldr	r4, [pc, #52]	; (800b368 <__libc_init_array+0x3c>)
 800b332:	1b64      	subs	r4, r4, r5
 800b334:	10a4      	asrs	r4, r4, #2
 800b336:	2600      	movs	r6, #0
 800b338:	42a6      	cmp	r6, r4
 800b33a:	d109      	bne.n	800b350 <__libc_init_array+0x24>
 800b33c:	4d0b      	ldr	r5, [pc, #44]	; (800b36c <__libc_init_array+0x40>)
 800b33e:	4c0c      	ldr	r4, [pc, #48]	; (800b370 <__libc_init_array+0x44>)
 800b340:	f000 f82e 	bl	800b3a0 <_init>
 800b344:	1b64      	subs	r4, r4, r5
 800b346:	10a4      	asrs	r4, r4, #2
 800b348:	2600      	movs	r6, #0
 800b34a:	42a6      	cmp	r6, r4
 800b34c:	d105      	bne.n	800b35a <__libc_init_array+0x2e>
 800b34e:	bd70      	pop	{r4, r5, r6, pc}
 800b350:	f855 3b04 	ldr.w	r3, [r5], #4
 800b354:	4798      	blx	r3
 800b356:	3601      	adds	r6, #1
 800b358:	e7ee      	b.n	800b338 <__libc_init_array+0xc>
 800b35a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b35e:	4798      	blx	r3
 800b360:	3601      	adds	r6, #1
 800b362:	e7f2      	b.n	800b34a <__libc_init_array+0x1e>
 800b364:	0800b4c0 	.word	0x0800b4c0
 800b368:	0800b4c0 	.word	0x0800b4c0
 800b36c:	0800b4c0 	.word	0x0800b4c0
 800b370:	0800b4c4 	.word	0x0800b4c4

0800b374 <memcpy>:
 800b374:	440a      	add	r2, r1
 800b376:	4291      	cmp	r1, r2
 800b378:	f100 33ff 	add.w	r3, r0, #4294967295
 800b37c:	d100      	bne.n	800b380 <memcpy+0xc>
 800b37e:	4770      	bx	lr
 800b380:	b510      	push	{r4, lr}
 800b382:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b386:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b38a:	4291      	cmp	r1, r2
 800b38c:	d1f9      	bne.n	800b382 <memcpy+0xe>
 800b38e:	bd10      	pop	{r4, pc}

0800b390 <memset>:
 800b390:	4402      	add	r2, r0
 800b392:	4603      	mov	r3, r0
 800b394:	4293      	cmp	r3, r2
 800b396:	d100      	bne.n	800b39a <memset+0xa>
 800b398:	4770      	bx	lr
 800b39a:	f803 1b01 	strb.w	r1, [r3], #1
 800b39e:	e7f9      	b.n	800b394 <memset+0x4>

0800b3a0 <_init>:
 800b3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a2:	bf00      	nop
 800b3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3a6:	bc08      	pop	{r3}
 800b3a8:	469e      	mov	lr, r3
 800b3aa:	4770      	bx	lr

0800b3ac <_fini>:
 800b3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ae:	bf00      	nop
 800b3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3b2:	bc08      	pop	{r3}
 800b3b4:	469e      	mov	lr, r3
 800b3b6:	4770      	bx	lr
