<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Development\Project\MelonSoc\impl\gwsynthesis\melon-riscv.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Development\Project\MelonSoc\src\melon-riscv.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 18 18:56:27 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>545</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>548</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">73.813(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-212.473</td>
<td>96</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.548</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[14]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.546</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.511</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.537</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.502</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.290</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.252</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.217</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.003</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[13]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.968</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.829</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[10]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.794</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.812</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[14]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.777</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.762</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[20]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.728</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.710</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[17]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.699</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[21]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.696</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[24]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.661</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.694</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.659</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.635</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[18]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.631</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DI[27]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.611</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[4]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.595</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.589</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[17]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.568</td>
<td>u_cpu/instr_3_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/DI[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.533</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.562</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.527</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.534</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.521</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.521</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.498</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.448</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
<td>u_cpu/PC_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.413</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.221</td>
<td>u_cpu/instr_23_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>2</td>
<td>0.324</td>
<td>u_emitter_uart/cnt_8_s0/Q</td>
<td>u_emitter_uart/data_9_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>3</td>
<td>0.348</td>
<td>u_cpu/instr_11_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>4</td>
<td>0.348</td>
<td>u_cpu/instr_9_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>5</td>
<td>0.348</td>
<td>u_cpu/instr_20_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>6</td>
<td>0.349</td>
<td>u_cpu/instr_10_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>7</td>
<td>0.352</td>
<td>u_cpu/instr_22_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>8</td>
<td>0.353</td>
<td>u_cpu/instr_21_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADB[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>u_emitter_uart/cnt_3_s0/Q</td>
<td>u_emitter_uart/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>u_emitter_uart/cnt_7_s0/Q</td>
<td>u_emitter_uart/cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_emitter_uart/data_0_s3/Q</td>
<td>u_emitter_uart/data_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_emitter_uart/cnt_0_s0/Q</td>
<td>u_emitter_uart/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.472</td>
<td>u_cpu/instr_17_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>14</td>
<td>0.472</td>
<td>u_cpu/instr_7_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[5]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>15</td>
<td>0.474</td>
<td>u_cpu/instr_8_s0/Q</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/ADA[6]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.592</td>
</tr>
<tr>
<td>16</td>
<td>0.486</td>
<td>u_cpu/state_0_s4/Q</td>
<td>u_cpu/state_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>17</td>
<td>0.539</td>
<td>u_emitter_uart/cnt_4_s0/Q</td>
<td>u_emitter_uart/cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>18</td>
<td>0.539</td>
<td>u_emitter_uart/cnt_5_s0/Q</td>
<td>u_emitter_uart/cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>19</td>
<td>0.539</td>
<td>u_emitter_uart/cnt_6_s0/Q</td>
<td>u_emitter_uart/cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>20</td>
<td>0.544</td>
<td>u_emitter_uart/cnt_2_s0/Q</td>
<td>u_emitter_uart/cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.555</td>
</tr>
<tr>
<td>21</td>
<td>0.546</td>
<td>u_emitter_uart/data_2_s1/Q</td>
<td>u_emitter_uart/data_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.557</td>
</tr>
<tr>
<td>22</td>
<td>0.562</td>
<td>u_emitter_uart/cnt_8_s0/Q</td>
<td>u_emitter_uart/data_6_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>23</td>
<td>0.562</td>
<td>u_emitter_uart/cnt_8_s0/Q</td>
<td>u_emitter_uart/cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>24</td>
<td>0.562</td>
<td>u_cpu/state_1_s5/Q</td>
<td>u_cpu/state_1_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>25</td>
<td>0.564</td>
<td>u_cpu/state_2_s7/Q</td>
<td>u_cpu/state_2_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.575</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>leds_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>leds_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_mem/MEM_0_MEM_0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/PC_31_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/PC_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/instr_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/instr_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/PC_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/instr_16_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.315</td>
<td>3.315</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_cpu/instr_17_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>u_cpu/writeBackData_14_s11/I3</td>
</tr>
<tr>
<td>14.340</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s11/F</td>
</tr>
<tr>
<td>14.345</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>u_cpu/writeBackData_14_s6/I0</td>
</tr>
<tr>
<td>14.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s6/F</td>
</tr>
<tr>
<td>15.418</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>u_cpu/writeBackData_14_s3/I0</td>
</tr>
<tr>
<td>15.789</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s3/F</td>
</tr>
<tr>
<td>16.202</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[3][B]</td>
<td>u_cpu/writeBackData_14_s1/I2</td>
</tr>
<tr>
<td>16.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>17.872</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.372, 39.751%; route: 7.909, 58.532%; tC2Q: 0.232, 1.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.174</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td>u_cpu/nextPC_2_s5/I2</td>
</tr>
<tr>
<td>16.545</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s5/F</td>
</tr>
<tr>
<td>17.594</td>
<td>1.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_cpu/nextPC_2_s3/S0</td>
</tr>
<tr>
<td>17.863</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_2_s3/O</td>
</tr>
<tr>
<td>17.870</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_cpu/PC_2_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C39[2][A]</td>
<td>u_cpu/PC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.607, 41.504%; route: 5.643, 41.769%; tC2Q: 2.260, 16.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.791</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>u_cpu/writeBackData_10_s10/I3</td>
</tr>
<tr>
<td>14.308</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s10/F</td>
</tr>
<tr>
<td>15.413</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_cpu/writeBackData_10_s4/I1</td>
</tr>
<tr>
<td>15.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s4/F</td>
</tr>
<tr>
<td>15.954</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>u_cpu/writeBackData_10_s1/I3</td>
</tr>
<tr>
<td>16.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s1/F</td>
</tr>
<tr>
<td>17.861</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.001, 37.036%; route: 8.269, 61.246%; tC2Q: 0.232, 1.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_cpu/writeBackData_13_s14/I3</td>
</tr>
<tr>
<td>14.352</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s14/F</td>
</tr>
<tr>
<td>14.765</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>u_cpu/writeBackData_13_s11/I0</td>
</tr>
<tr>
<td>15.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s11/F</td>
</tr>
<tr>
<td>15.529</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>u_cpu/writeBackData_13_s4/I0</td>
</tr>
<tr>
<td>16.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s4/F</td>
</tr>
<tr>
<td>16.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>u_cpu/writeBackData_13_s1/I3</td>
</tr>
<tr>
<td>16.656</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s1/F</td>
</tr>
<tr>
<td>17.615</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.755, 43.413%; route: 7.269, 54.837%; tC2Q: 0.232, 1.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>u_cpu/writeBackData_8_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s14/F</td>
</tr>
<tr>
<td>14.382</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_cpu/writeBackData_8_s10/I1</td>
</tr>
<tr>
<td>14.952</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s10/F</td>
</tr>
<tr>
<td>14.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>u_cpu/writeBackData_8_s4/I2</td>
</tr>
<tr>
<td>15.406</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s4/F</td>
</tr>
<tr>
<td>15.819</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_cpu/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>16.374</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>17.576</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.706, 43.169%; route: 7.279, 55.076%; tC2Q: 0.232, 1.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.797</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>u_cpu/writeBackData_13_s14/I3</td>
</tr>
<tr>
<td>14.352</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s14/F</td>
</tr>
<tr>
<td>14.765</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>u_cpu/writeBackData_13_s11/I0</td>
</tr>
<tr>
<td>15.282</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s11/F</td>
</tr>
<tr>
<td>15.529</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td>u_cpu/writeBackData_13_s4/I0</td>
</tr>
<tr>
<td>16.099</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C44[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s4/F</td>
</tr>
<tr>
<td>16.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>u_cpu/writeBackData_13_s1/I3</td>
</tr>
<tr>
<td>16.656</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_13_s1/F</td>
</tr>
<tr>
<td>17.328</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.755, 44.374%; route: 6.982, 53.837%; tC2Q: 0.232, 1.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.791</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>u_cpu/writeBackData_10_s10/I3</td>
</tr>
<tr>
<td>14.308</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s10/F</td>
</tr>
<tr>
<td>15.413</td>
<td>1.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>u_cpu/writeBackData_10_s4/I1</td>
</tr>
<tr>
<td>15.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s4/F</td>
</tr>
<tr>
<td>15.954</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][B]</td>
<td>u_cpu/writeBackData_10_s1/I3</td>
</tr>
<tr>
<td>16.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_10_s1/F</td>
</tr>
<tr>
<td>17.154</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.001, 39.085%; route: 7.562, 59.102%; tC2Q: 0.232, 1.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.969</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>u_cpu/writeBackData_14_s11/I3</td>
</tr>
<tr>
<td>14.340</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s11/F</td>
</tr>
<tr>
<td>14.345</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td>u_cpu/writeBackData_14_s6/I0</td>
</tr>
<tr>
<td>14.900</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s6/F</td>
</tr>
<tr>
<td>15.418</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td>u_cpu/writeBackData_14_s3/I0</td>
</tr>
<tr>
<td>15.789</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s3/F</td>
</tr>
<tr>
<td>16.202</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[3][B]</td>
<td>u_cpu/writeBackData_14_s1/I2</td>
</tr>
<tr>
<td>16.719</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_14_s1/F</td>
</tr>
<tr>
<td>17.136</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.372, 42.041%; route: 7.173, 56.143%; tC2Q: 0.232, 1.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.110</td>
<td>0.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[1][A]</td>
<td>u_cpu/writeBackData_30_s23/I1</td>
</tr>
<tr>
<td>12.481</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s23/F</td>
</tr>
<tr>
<td>12.747</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C40[1][B]</td>
<td>u_cpu/writeBackData_20_s15/I1</td>
</tr>
<tr>
<td>13.118</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_20_s15/F</td>
</tr>
<tr>
<td>13.879</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_cpu/writeBackData_20_s11/I1</td>
</tr>
<tr>
<td>14.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_20_s11/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>u_cpu/writeBackData_20_s4/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_20_s4/F</td>
</tr>
<tr>
<td>15.299</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_cpu/writeBackData_20_s1/I3</td>
</tr>
<tr>
<td>15.670</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_20_s1/F</td>
</tr>
<tr>
<td>17.087</td>
<td>1.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.226, 41.057%; route: 7.270, 57.120%; tC2Q: 0.232, 1.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.035</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_cpu/n1942_s0/I2</td>
</tr>
<tr>
<td>7.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1942_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/SUM</td>
</tr>
<tr>
<td>9.884</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>u_mem/MEM_1_s4/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">u_mem/MEM_1_s4/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][A]</td>
<td>u_cpu/writeBackData_29_s18/I2</td>
</tr>
<tr>
<td>11.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s18/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>u_cpu/writeBackData_30_s32/I3</td>
</tr>
<tr>
<td>12.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s32/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_cpu/writeBackData_17_s12/I2</td>
</tr>
<tr>
<td>14.347</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s12/F</td>
</tr>
<tr>
<td>15.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_cpu/writeBackData_17_s4/I3</td>
</tr>
<tr>
<td>15.552</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s4/F</td>
</tr>
<tr>
<td>15.725</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_cpu/writeBackData_17_s1/I2</td>
</tr>
<tr>
<td>16.242</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s1/F</td>
</tr>
<tr>
<td>17.035</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.674, 36.874%; route: 7.770, 61.296%; tC2Q: 0.232, 1.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_cpu/n1942_s0/I2</td>
</tr>
<tr>
<td>7.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1942_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/SUM</td>
</tr>
<tr>
<td>9.884</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>u_mem/MEM_1_s4/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">u_mem/MEM_1_s4/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][A]</td>
<td>u_cpu/writeBackData_29_s18/I2</td>
</tr>
<tr>
<td>11.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s18/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>u_cpu/writeBackData_30_s32/I3</td>
</tr>
<tr>
<td>12.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s32/F</td>
</tr>
<tr>
<td>13.856</td>
<td>0.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][B]</td>
<td>u_cpu/writeBackData_21_s9/I2</td>
</tr>
<tr>
<td>14.227</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_21_s9/F</td>
</tr>
<tr>
<td>14.232</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][A]</td>
<td>u_cpu/writeBackData_21_s4/I0</td>
</tr>
<tr>
<td>14.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_21_s4/F</td>
</tr>
<tr>
<td>15.305</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][A]</td>
<td>u_cpu/writeBackData_21_s1/I2</td>
</tr>
<tr>
<td>15.822</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_21_s1/F</td>
</tr>
<tr>
<td>17.024</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.598, 36.307%; route: 7.834, 61.861%; tC2Q: 0.232, 1.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_cpu/n1942_s0/I2</td>
</tr>
<tr>
<td>7.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1942_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/SUM</td>
</tr>
<tr>
<td>9.884</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>u_mem/MEM_1_s4/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">u_mem/MEM_1_s4/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][A]</td>
<td>u_cpu/writeBackData_29_s18/I2</td>
</tr>
<tr>
<td>11.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s18/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>u_cpu/writeBackData_30_s32/I3</td>
</tr>
<tr>
<td>12.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s32/F</td>
</tr>
<tr>
<td>13.604</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>u_cpu/writeBackData_24_s11/I2</td>
</tr>
<tr>
<td>14.174</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_24_s11/F</td>
</tr>
<tr>
<td>14.176</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>u_cpu/writeBackData_24_s5/I0</td>
</tr>
<tr>
<td>14.547</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_24_s5/F</td>
</tr>
<tr>
<td>15.231</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[1][A]</td>
<td>u_cpu/writeBackData_24_s1/I3</td>
</tr>
<tr>
<td>15.786</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_24_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.651, 36.734%; route: 7.778, 61.434%; tC2Q: 0.232, 1.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.018</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>u_cpu/writeBackData_15_s25/I2</td>
</tr>
<tr>
<td>12.842</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s25/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td>u_cpu/writeBackData_8_s14/I3</td>
</tr>
<tr>
<td>14.380</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s14/F</td>
</tr>
<tr>
<td>14.382</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td>u_cpu/writeBackData_8_s10/I1</td>
</tr>
<tr>
<td>14.952</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s10/F</td>
</tr>
<tr>
<td>14.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td>u_cpu/writeBackData_8_s4/I2</td>
</tr>
<tr>
<td>15.406</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s4/F</td>
</tr>
<tr>
<td>15.819</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>u_cpu/writeBackData_8_s1/I3</td>
</tr>
<tr>
<td>16.374</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_8_s1/F</td>
</tr>
<tr>
<td>17.018</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.706, 45.072%; route: 6.721, 53.096%; tC2Q: 0.232, 1.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][A]</td>
<td>u_cpu/writeBackData_3_s11/I0</td>
</tr>
<tr>
<td>12.613</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C42[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_3_s11/F</td>
</tr>
<tr>
<td>13.036</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C40[2][A]</td>
<td>u_cpu/writeBackData_18_s16/I3</td>
</tr>
<tr>
<td>13.606</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_18_s16/F</td>
</tr>
<tr>
<td>13.778</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td>u_cpu/writeBackData_18_s12/I1</td>
</tr>
<tr>
<td>14.348</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_18_s12/F</td>
</tr>
<tr>
<td>14.521</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[2][A]</td>
<td>u_cpu/writeBackData_18_s5/I1</td>
</tr>
<tr>
<td>14.892</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_18_s5/F</td>
</tr>
<tr>
<td>15.382</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C42[0][B]</td>
<td>u_cpu/writeBackData_18_s1/I3</td>
</tr>
<tr>
<td>15.835</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_18_s1/F</td>
</tr>
<tr>
<td>16.960</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.668, 44.978%; route: 6.701, 53.180%; tC2Q: 0.232, 1.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.096</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][A]</td>
<td>u_cpu/writeBackData_3_s11/I0</td>
</tr>
<tr>
<td>12.613</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R29C42[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_3_s11/F</td>
</tr>
<tr>
<td>13.507</td>
<td>0.895</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td>u_cpu/writeBackData_27_s19/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_27_s19/F</td>
</tr>
<tr>
<td>14.459</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td>u_cpu/writeBackData_27_s13/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_27_s13/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_cpu/writeBackData_27_s5/I1</td>
</tr>
<tr>
<td>15.404</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_27_s5/F</td>
</tr>
<tr>
<td>15.406</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td>u_cpu/writeBackData_27_s1/I3</td>
</tr>
<tr>
<td>15.777</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_27_s1/F</td>
</tr>
<tr>
<td>16.955</td>
<td>1.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.571, 44.225%; route: 6.793, 53.933%; tC2Q: 0.232, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_cpu/n1942_s0/I2</td>
</tr>
<tr>
<td>7.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1942_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/SUM</td>
</tr>
<tr>
<td>10.767</td>
<td>1.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][B]</td>
<td>u_mem/MEM_0_s17/I0</td>
</tr>
<tr>
<td>11.322</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R16C43[3][B]</td>
<td style=" background: #97FFFF;">u_mem/MEM_0_s17/F</td>
</tr>
<tr>
<td>12.296</td>
<td>0.974</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td>u_cpu/writeBackData_4_s15/I3</td>
</tr>
<tr>
<td>12.749</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C38[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_4_s15/F</td>
</tr>
<tr>
<td>13.631</td>
<td>0.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td>u_cpu/writeBackData_4_s11/I0</td>
</tr>
<tr>
<td>14.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C38[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_4_s11/F</td>
</tr>
<tr>
<td>14.182</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td>u_cpu/writeBackData_4_s5/I1</td>
</tr>
<tr>
<td>14.699</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C38[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_4_s5/F</td>
</tr>
<tr>
<td>15.112</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>u_cpu/writeBackData_4_s1/I3</td>
</tr>
<tr>
<td>15.629</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_4_s1/F</td>
</tr>
<tr>
<td>16.936</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.303, 34.215%; route: 8.041, 63.940%; tC2Q: 0.232, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.672</td>
<td>0.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_cpu/shamt_0_s2/I0</td>
</tr>
<tr>
<td>7.227</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/shamt_0_s2/F</td>
</tr>
<tr>
<td>7.658</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C43[3][A]</td>
<td>u_cpu/shamt_0_s0/I2</td>
</tr>
<tr>
<td>8.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R16C43[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/shamt_0_s0/F</td>
</tr>
<tr>
<td>9.389</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td>u_cpu/n61_s3/I2</td>
</tr>
<tr>
<td>9.944</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n61_s3/F</td>
</tr>
<tr>
<td>10.366</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C42[3][B]</td>
<td>u_cpu/n59_s2/I1</td>
</tr>
<tr>
<td>10.819</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n59_s2/F</td>
</tr>
<tr>
<td>11.242</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td>u_cpu/writeBackData_29_s27/I2</td>
</tr>
<tr>
<td>11.812</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C43[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s27/F</td>
</tr>
<tr>
<td>11.814</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[0][A]</td>
<td>u_cpu/writeBackData_29_s19/I0</td>
</tr>
<tr>
<td>12.369</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s19/F</td>
</tr>
<tr>
<td>13.281</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td>u_cpu/writeBackData_5_s7/I0</td>
</tr>
<tr>
<td>13.734</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s7/F</td>
</tr>
<tr>
<td>14.147</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td>u_cpu/writeBackData_5_s4/I1</td>
</tr>
<tr>
<td>14.702</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s4/F</td>
</tr>
<tr>
<td>15.115</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[3][A]</td>
<td>u_cpu/writeBackData_5_s1/I3</td>
</tr>
<tr>
<td>15.568</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C41[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_5_s1/F</td>
</tr>
<tr>
<td>16.920</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.037, 40.101%; route: 7.292, 58.052%; tC2Q: 0.232, 1.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.479</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td>u_cpu/n1942_s0/I2</td>
</tr>
<tr>
<td>7.996</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C43[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1942_s0/F</td>
</tr>
<tr>
<td>8.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[0][A]</td>
<td>u_cpu/loadstore_addr_0_s/I1</td>
</tr>
<tr>
<td>8.780</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R22C45[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_0_s/SUM</td>
</tr>
<tr>
<td>9.884</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][B]</td>
<td>u_mem/MEM_1_s4/I2</td>
</tr>
<tr>
<td>10.255</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C38[2][B]</td>
<td style=" background: #97FFFF;">u_mem/MEM_1_s4/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[3][A]</td>
<td>u_cpu/writeBackData_29_s18/I2</td>
</tr>
<tr>
<td>11.580</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C39[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_29_s18/F</td>
</tr>
<tr>
<td>12.405</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C42[3][B]</td>
<td>u_cpu/writeBackData_30_s32/I3</td>
</tr>
<tr>
<td>12.922</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C42[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_30_s32/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>u_cpu/writeBackData_17_s12/I2</td>
</tr>
<tr>
<td>14.347</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s12/F</td>
</tr>
<tr>
<td>15.003</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>u_cpu/writeBackData_17_s4/I3</td>
</tr>
<tr>
<td>15.552</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s4/F</td>
</tr>
<tr>
<td>15.725</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>u_cpu/writeBackData_17_s1/I2</td>
</tr>
<tr>
<td>16.242</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_17_s1/F</td>
</tr>
<tr>
<td>16.914</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.674, 37.229%; route: 7.649, 60.923%; tC2Q: 0.232, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C38[0][A]</td>
<td>u_cpu/instr_3_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>64</td>
<td>R29C38[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_3_s0/Q</td>
</tr>
<tr>
<td>5.565</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[3][B]</td>
<td>u_cpu/aluIn2_7_s3/I1</td>
</tr>
<tr>
<td>5.936</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R17C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s3/F</td>
</tr>
<tr>
<td>6.768</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C43[3][B]</td>
<td>u_cpu/n1938_s2/I3</td>
</tr>
<tr>
<td>7.221</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R25C43[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/n1938_s2/F</td>
</tr>
<tr>
<td>7.727</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td>u_cpu/n1939_s0/I2</td>
</tr>
<tr>
<td>8.244</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C45[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/n1939_s0/F</td>
</tr>
<tr>
<td>8.641</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[1][B]</td>
<td>u_cpu/loadstore_addr_3_s/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_3_s/COUT</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][A]</td>
<td>u_cpu/loadstore_addr_4_s/CIN</td>
</tr>
<tr>
<td>9.047</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_4_s/COUT</td>
</tr>
<tr>
<td>9.047</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C45[2][B]</td>
<td>u_cpu/loadstore_addr_5_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C45[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_5_s/COUT</td>
</tr>
<tr>
<td>9.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][A]</td>
<td>u_cpu/loadstore_addr_6_s/CIN</td>
</tr>
<tr>
<td>9.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_6_s/COUT</td>
</tr>
<tr>
<td>9.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[0][B]</td>
<td>u_cpu/loadstore_addr_7_s/CIN</td>
</tr>
<tr>
<td>9.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_7_s/COUT</td>
</tr>
<tr>
<td>9.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][A]</td>
<td>u_cpu/loadstore_addr_8_s/CIN</td>
</tr>
<tr>
<td>9.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_8_s/COUT</td>
</tr>
<tr>
<td>9.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[1][B]</td>
<td>u_cpu/loadstore_addr_9_s/CIN</td>
</tr>
<tr>
<td>9.223</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_9_s/COUT</td>
</tr>
<tr>
<td>9.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][A]</td>
<td>u_cpu/loadstore_addr_10_s/CIN</td>
</tr>
<tr>
<td>9.258</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_10_s/COUT</td>
</tr>
<tr>
<td>9.258</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C46[2][B]</td>
<td>u_cpu/loadstore_addr_11_s/CIN</td>
</tr>
<tr>
<td>9.294</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C46[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_11_s/COUT</td>
</tr>
<tr>
<td>9.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][A]</td>
<td>u_cpu/loadstore_addr_12_s/CIN</td>
</tr>
<tr>
<td>9.329</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_12_s/COUT</td>
</tr>
<tr>
<td>9.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[0][B]</td>
<td>u_cpu/loadstore_addr_13_s/CIN</td>
</tr>
<tr>
<td>9.364</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_13_s/COUT</td>
</tr>
<tr>
<td>9.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][A]</td>
<td>u_cpu/loadstore_addr_14_s/CIN</td>
</tr>
<tr>
<td>9.399</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_14_s/COUT</td>
</tr>
<tr>
<td>9.399</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[1][B]</td>
<td>u_cpu/loadstore_addr_15_s/CIN</td>
</tr>
<tr>
<td>9.434</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_15_s/COUT</td>
</tr>
<tr>
<td>9.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][A]</td>
<td>u_cpu/loadstore_addr_16_s/CIN</td>
</tr>
<tr>
<td>9.470</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_16_s/COUT</td>
</tr>
<tr>
<td>9.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C47[2][B]</td>
<td>u_cpu/loadstore_addr_17_s/CIN</td>
</tr>
<tr>
<td>9.505</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C47[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_17_s/COUT</td>
</tr>
<tr>
<td>9.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][A]</td>
<td>u_cpu/loadstore_addr_18_s/CIN</td>
</tr>
<tr>
<td>9.540</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_18_s/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[0][B]</td>
<td>u_cpu/loadstore_addr_19_s/CIN</td>
</tr>
<tr>
<td>9.575</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_19_s/COUT</td>
</tr>
<tr>
<td>9.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][A]</td>
<td>u_cpu/loadstore_addr_20_s/CIN</td>
</tr>
<tr>
<td>9.610</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_20_s/COUT</td>
</tr>
<tr>
<td>9.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[1][B]</td>
<td>u_cpu/loadstore_addr_21_s/CIN</td>
</tr>
<tr>
<td>9.646</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_21_s/COUT</td>
</tr>
<tr>
<td>9.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C48[2][A]</td>
<td>u_cpu/loadstore_addr_22_s/CIN</td>
</tr>
<tr>
<td>10.116</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C48[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/loadstore_addr_22_s/SUM</td>
</tr>
<tr>
<td>11.014</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>mem_rdata_9_s1/I1</td>
</tr>
<tr>
<td>11.385</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R25C45[1][B]</td>
<td style=" background: #97FFFF;">mem_rdata_9_s1/F</td>
</tr>
<tr>
<td>12.471</td>
<td>1.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[0][A]</td>
<td>u_cpu/writeBackData_15_s10/I1</td>
</tr>
<tr>
<td>13.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C39[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_15_s10/F</td>
</tr>
<tr>
<td>14.270</td>
<td>1.243</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>u_cpu/writeBackData_11_s8/I1</td>
</tr>
<tr>
<td>14.819</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_11_s8/F</td>
</tr>
<tr>
<td>14.991</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td>u_cpu/writeBackData_11_s3/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_11_s3/F</td>
</tr>
<tr>
<td>15.562</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[3][A]</td>
<td>u_cpu/writeBackData_11_s1/I2</td>
</tr>
<tr>
<td>15.933</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C44[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/writeBackData_11_s1/F</td>
</tr>
<tr>
<td>16.893</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKA</td>
</tr>
<tr>
<td>14.325</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.232, 41.741%; route: 7.070, 56.408%; tC2Q: 0.232, 1.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.337</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>u_cpu/nextPC_26_s0/I2</td>
</tr>
<tr>
<td>16.886</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_26_s0/F</td>
</tr>
<tr>
<td>16.886</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>u_cpu/PC_26_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[0][B]</td>
<td>u_cpu/PC_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 44.036%; route: 4.751, 37.924%; tC2Q: 2.260, 18.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.309</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td>u_cpu/nextPC_9_s0/I2</td>
</tr>
<tr>
<td>16.858</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_9_s0/F</td>
</tr>
<tr>
<td>16.858</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][B]</td>
<td>u_cpu/PC_9_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C44[0][B]</td>
<td>u_cpu/PC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 44.135%; route: 4.723, 37.784%; tC2Q: 2.260, 18.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.297</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>u_cpu/nextPC_13_s0/I2</td>
</tr>
<tr>
<td>16.846</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_13_s0/F</td>
</tr>
<tr>
<td>16.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>u_cpu/PC_13_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][A]</td>
<td>u_cpu/PC_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 44.179%; route: 4.710, 37.721%; tC2Q: 2.260, 18.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.297</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>u_cpu/nextPC_16_s0/I3</td>
</tr>
<tr>
<td>16.846</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_16_s0/F</td>
</tr>
<tr>
<td>16.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>u_cpu/PC_16_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[2][B]</td>
<td>u_cpu/PC_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 44.179%; route: 4.710, 37.721%; tC2Q: 2.260, 18.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.273</td>
<td>1.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_cpu/nextPC_18_s0/I2</td>
</tr>
<tr>
<td>16.822</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_18_s0/F</td>
</tr>
<tr>
<td>16.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td style=" font-weight:bold;">u_cpu/PC_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_cpu/PC_18_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_cpu/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.516, 44.264%; route: 4.686, 37.602%; tC2Q: 2.260, 18.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>32</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>6.619</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/DO[7]</td>
</tr>
<tr>
<td>7.774</td>
<td>1.155</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>u_cpu/aluIn2_7_s2/I2</td>
</tr>
<tr>
<td>8.344</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s2/F</td>
</tr>
<tr>
<td>8.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>u_cpu/aluIn2_7_s1/I0</td>
</tr>
<tr>
<td>8.716</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluIn2_7_s1/F</td>
</tr>
<tr>
<td>9.773</td>
<td>1.057</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td>u_cpu/aluMinus_7_s/I1</td>
</tr>
<tr>
<td>10.144</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_7_s/COUT</td>
</tr>
<tr>
<td>10.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][A]</td>
<td>u_cpu/aluMinus_8_s/CIN</td>
</tr>
<tr>
<td>10.180</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_8_s/COUT</td>
</tr>
<tr>
<td>10.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[1][B]</td>
<td>u_cpu/aluMinus_9_s/CIN</td>
</tr>
<tr>
<td>10.215</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_9_s/COUT</td>
</tr>
<tr>
<td>10.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][A]</td>
<td>u_cpu/aluMinus_10_s/CIN</td>
</tr>
<tr>
<td>10.250</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_10_s/COUT</td>
</tr>
<tr>
<td>10.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C39[2][B]</td>
<td>u_cpu/aluMinus_11_s/CIN</td>
</tr>
<tr>
<td>10.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C39[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_11_s/COUT</td>
</tr>
<tr>
<td>10.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][A]</td>
<td>u_cpu/aluMinus_12_s/CIN</td>
</tr>
<tr>
<td>10.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_12_s/COUT</td>
</tr>
<tr>
<td>10.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[0][B]</td>
<td>u_cpu/aluMinus_13_s/CIN</td>
</tr>
<tr>
<td>10.356</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_13_s/COUT</td>
</tr>
<tr>
<td>10.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][A]</td>
<td>u_cpu/aluMinus_14_s/CIN</td>
</tr>
<tr>
<td>10.391</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_14_s/COUT</td>
</tr>
<tr>
<td>10.391</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[1][B]</td>
<td>u_cpu/aluMinus_15_s/CIN</td>
</tr>
<tr>
<td>10.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_15_s/COUT</td>
</tr>
<tr>
<td>10.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][A]</td>
<td>u_cpu/aluMinus_16_s/CIN</td>
</tr>
<tr>
<td>10.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_16_s/COUT</td>
</tr>
<tr>
<td>10.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C40[2][B]</td>
<td>u_cpu/aluMinus_17_s/CIN</td>
</tr>
<tr>
<td>10.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_17_s/COUT</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][A]</td>
<td>u_cpu/aluMinus_18_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_18_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[0][B]</td>
<td>u_cpu/aluMinus_19_s/CIN</td>
</tr>
<tr>
<td>10.567</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_19_s/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][A]</td>
<td>u_cpu/aluMinus_20_s/CIN</td>
</tr>
<tr>
<td>10.602</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_20_s/COUT</td>
</tr>
<tr>
<td>10.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[1][B]</td>
<td>u_cpu/aluMinus_21_s/CIN</td>
</tr>
<tr>
<td>10.637</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_21_s/COUT</td>
</tr>
<tr>
<td>10.637</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][A]</td>
<td>u_cpu/aluMinus_22_s/CIN</td>
</tr>
<tr>
<td>10.672</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_22_s/COUT</td>
</tr>
<tr>
<td>10.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C41[2][B]</td>
<td>u_cpu/aluMinus_23_s/CIN</td>
</tr>
<tr>
<td>10.708</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C41[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_23_s/COUT</td>
</tr>
<tr>
<td>10.708</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][A]</td>
<td>u_cpu/aluMinus_24_s/CIN</td>
</tr>
<tr>
<td>10.743</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_24_s/COUT</td>
</tr>
<tr>
<td>10.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[0][B]</td>
<td>u_cpu/aluMinus_25_s/CIN</td>
</tr>
<tr>
<td>10.778</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_25_s/COUT</td>
</tr>
<tr>
<td>10.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][A]</td>
<td>u_cpu/aluMinus_26_s/CIN</td>
</tr>
<tr>
<td>10.813</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_26_s/COUT</td>
</tr>
<tr>
<td>10.813</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[1][B]</td>
<td>u_cpu/aluMinus_27_s/CIN</td>
</tr>
<tr>
<td>10.848</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_27_s/COUT</td>
</tr>
<tr>
<td>10.848</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][A]</td>
<td>u_cpu/aluMinus_28_s/CIN</td>
</tr>
<tr>
<td>10.884</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_28_s/COUT</td>
</tr>
<tr>
<td>10.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C42[2][B]</td>
<td>u_cpu/aluMinus_29_s/CIN</td>
</tr>
<tr>
<td>10.919</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C42[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_29_s/COUT</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td>u_cpu/aluMinus_30_s/CIN</td>
</tr>
<tr>
<td>11.389</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C43[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/aluMinus_30_s/SUM</td>
</tr>
<tr>
<td>11.806</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td>u_cpu/nextPC_31_s18/I2</td>
</tr>
<tr>
<td>12.376</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C42[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s18/F</td>
</tr>
<tr>
<td>12.549</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>u_cpu/nextPC_31_s10/I2</td>
</tr>
<tr>
<td>13.002</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s10/F</td>
</tr>
<tr>
<td>13.520</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td>u_cpu/nextPC_31_s6/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s6/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>u_cpu/nextPC_31_s4/I3</td>
</tr>
<tr>
<td>14.354</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s4/F</td>
</tr>
<tr>
<td>14.525</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][B]</td>
<td>u_cpu/nextPC_31_s2/I0</td>
</tr>
<tr>
<td>15.080</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R22C38[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_31_s2/F</td>
</tr>
<tr>
<td>16.202</td>
<td>1.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td>u_cpu/nextPC_14_s0/I2</td>
</tr>
<tr>
<td>16.772</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/nextPC_14_s0/F</td>
</tr>
<tr>
<td>16.772</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td style=" font-weight:bold;">u_cpu/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>14.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td>u_cpu/PC_14_s0/CLK</td>
</tr>
<tr>
<td>14.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[2][A]</td>
<td>u_cpu/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.537, 44.609%; route: 4.616, 37.184%; tC2Q: 2.260, 18.206%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>u_cpu/instr_23_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_23_s0/Q</td>
</tr>
<tr>
<td>3.243</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 40.758%; tC2Q: 0.201, 59.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/data_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R36C37[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>u_emitter_uart/data_9_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C39[1][A]</td>
<td>u_emitter_uart/data_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 39.681%; tC2Q: 0.202, 60.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>u_cpu/instr_11_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_11_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>u_cpu/instr_9_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C39[1][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_9_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.652%; tC2Q: 0.202, 43.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>u_cpu/instr_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_20_s0/Q</td>
</tr>
<tr>
<td>3.369</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>u_cpu/instr_10_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C39[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_10_s0/Q</td>
</tr>
<tr>
<td>3.370</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.766%; tC2Q: 0.202, 43.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][B]</td>
<td>u_cpu/instr_22_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R27C42[1][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_22_s0/Q</td>
</tr>
<tr>
<td>3.373</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.996%; tC2Q: 0.202, 43.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[0][B]</td>
<td>u_cpu/instr_21_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R26C42[0][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_21_s0/Q</td>
</tr>
<tr>
<td>3.374</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKB</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.102%; tC2Q: 0.202, 42.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_emitter_uart/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.106</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C36[1][A]</td>
<td>u_emitter_uart/n22_s/I1</td>
</tr>
<tr>
<td>3.338</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n22_s/SUM</td>
</tr>
<tr>
<td>3.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_emitter_uart/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[1][A]</td>
<td>u_emitter_uart/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>u_emitter_uart/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_7_s0/Q</td>
</tr>
<tr>
<td>3.106</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C37[0][A]</td>
<td>u_emitter_uart/n18_s/I1</td>
</tr>
<tr>
<td>3.338</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n18_s/SUM</td>
</tr>
<tr>
<td>3.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>u_emitter_uart/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>u_emitter_uart/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_emitter_uart/data_0_s3/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C39[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_0_s3/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_emitter_uart/n67_s3/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n67_s3/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_emitter_uart/data_0_s3/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C39[0][A]</td>
<td>u_emitter_uart/data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>u_emitter_uart/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>u_emitter_uart/n25_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n25_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>u_emitter_uart/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>u_emitter_uart/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[1][B]</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C44[1][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_17_s0/Q</td>
</tr>
<tr>
<td>3.493</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.753%; tC2Q: 0.202, 34.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.494</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][A]</td>
<td>u_cpu/instr_7_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C39[0][A]</td>
<td style=" font-weight:bold;">u_cpu/instr_7_s0/Q</td>
</tr>
<tr>
<td>3.494</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.388, 65.785%; tC2Q: 0.202, 34.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/instr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td>u_cpu/instr_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C39[2][B]</td>
<td style=" font-weight:bold;">u_cpu/instr_8_s0/Q</td>
</tr>
<tr>
<td>3.495</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">u_cpu/reg_bank_reg_bank_0_0_s0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0/CLKA</td>
</tr>
<tr>
<td>3.021</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>u_cpu/reg_bank_reg_bank_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.390, 65.877%; tC2Q: 0.202, 34.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>u_cpu/state_0_s4/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R25C46[2][A]</td>
<td style=" font-weight:bold;">u_cpu/state_0_s4/Q</td>
</tr>
<tr>
<td>3.110</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>u_cpu/n350_s15/I2</td>
</tr>
<tr>
<td>3.400</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/n350_s15/F</td>
</tr>
<tr>
<td>3.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td style=" font-weight:bold;">u_cpu/state_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>u_cpu/state_0_s4/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[2][A]</td>
<td>u_cpu/state_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_emitter_uart/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_4_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C36[1][B]</td>
<td>u_emitter_uart/n21_s/I1</td>
</tr>
<tr>
<td>3.453</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n21_s/SUM</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_emitter_uart/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[1][B]</td>
<td>u_emitter_uart/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_emitter_uart/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C36[2][A]</td>
<td>u_emitter_uart/n20_s/I1</td>
</tr>
<tr>
<td>3.453</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n20_s/SUM</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_emitter_uart/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[2][A]</td>
<td>u_emitter_uart/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.453</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_emitter_uart/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C36[2][B]</td>
<td>u_emitter_uart/n19_s/I1</td>
</tr>
<tr>
<td>3.453</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n19_s/SUM</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_emitter_uart/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[2][B]</td>
<td>u_emitter_uart/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_emitter_uart/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.226</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C36[0][B]</td>
<td>u_emitter_uart/n23_s/I1</td>
</tr>
<tr>
<td>3.458</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n23_s/SUM</td>
</tr>
<tr>
<td>3.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_emitter_uart/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C36[0][B]</td>
<td>u_emitter_uart/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.810%; route: 0.122, 21.967%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][B]</td>
<td>u_emitter_uart/data_2_s1/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C38[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_2_s1/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_emitter_uart/n66_s0/I0</td>
</tr>
<tr>
<td>3.460</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n66_s0/F</td>
</tr>
<tr>
<td>3.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_emitter_uart/data_1_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C38[0][A]</td>
<td>u_emitter_uart/data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.676%; route: 0.124, 22.216%; tC2Q: 0.201, 36.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C37[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>u_emitter_uart/n61_s0/I2</td>
</tr>
<tr>
<td>3.476</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n61_s0/F</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td style=" font-weight:bold;">u_emitter_uart/data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>u_emitter_uart/data_6_s1/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C37[1][A]</td>
<td>u_emitter_uart/data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.474%; route: 0.140, 24.459%; tC2Q: 0.201, 35.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_emitter_uart/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_emitter_uart/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R36C37[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.244</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/n17_s/I1</td>
</tr>
<tr>
<td>3.476</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">u_emitter_uart/n17_s/SUM</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" font-weight:bold;">u_emitter_uart/cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>u_emitter_uart/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.474%; route: 0.140, 24.459%; tC2Q: 0.201, 35.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>u_cpu/state_1_s5/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R25C46[1][B]</td>
<td style=" font-weight:bold;">u_cpu/state_1_s5/Q</td>
</tr>
<tr>
<td>3.113</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>u_cpu/n349_s22/I1</td>
</tr>
<tr>
<td>3.477</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/n349_s22/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td style=" font-weight:bold;">u_cpu/state_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>u_cpu/state_1_s5/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>u_cpu/state_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.488%; route: 0.007, 1.279%; tC2Q: 0.202, 35.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/state_2_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/state_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>u_cpu/state_2_s7/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">u_cpu/state_2_s7/Q</td>
</tr>
<tr>
<td>3.114</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>u_cpu/n348_s19/I1</td>
</tr>
<tr>
<td>3.478</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/n348_s19/F</td>
</tr>
<tr>
<td>3.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td style=" font-weight:bold;">u_cpu/state_2_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>104</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>u_cpu/state_2_s7/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C43[0][B]</td>
<td>u_cpu/state_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.353%; route: 0.009, 1.489%; tC2Q: 0.202, 35.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>leds_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>leds_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>leds_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>leds_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>leds_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>leds_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_mem/MEM_0_MEM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_mem/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_mem/MEM_0_MEM_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_31_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/PC_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/PC_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/PC_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_16_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.315</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_cpu/instr_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>9.588</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>11.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/instr_17_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>104</td>
<td>clk_d</td>
<td>-3.548</td>
<td>2.274</td>
</tr>
<tr>
<td>95</td>
<td>instr[12]</td>
<td>-0.088</td>
<td>1.814</td>
</tr>
<tr>
<td>86</td>
<td>u_cpu/instr_0[4]</td>
<td>-2.681</td>
<td>1.751</td>
</tr>
<tr>
<td>76</td>
<td>instr[13]</td>
<td>0.356</td>
<td>1.457</td>
</tr>
<tr>
<td>69</td>
<td>u_cpu/writeBackData_29_24</td>
<td>-0.694</td>
<td>1.849</td>
</tr>
<tr>
<td>65</td>
<td>u_cpu/PC_1_7</td>
<td>2.425</td>
<td>1.533</td>
</tr>
<tr>
<td>64</td>
<td>u_cpu/instr_0[3]</td>
<td>-3.548</td>
<td>1.181</td>
</tr>
<tr>
<td>63</td>
<td>u_cpu/shamt[0]</td>
<td>-2.595</td>
<td>1.243</td>
</tr>
<tr>
<td>61</td>
<td>u_cpu/shamt[1]</td>
<td>-2.334</td>
<td>2.062</td>
</tr>
<tr>
<td>52</td>
<td>u_cpu/instr_0[6]</td>
<td>-2.105</td>
<td>1.485</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C24</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C54</td>
<td>100.00%</td>
</tr>
<tr>
<td>R22C8</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
