vhdl xil_defaultlib  \
"../../../bd/MainDesign/ip/MainDesign_axi_gpio_0_0/sim/MainDesign_axi_gpio_0_0.vhd" \
"../../../bd/MainDesign/ip/MainDesign_axi_vdma_0_0/sim/MainDesign_axi_vdma_0_0.vhd" \
"../../../bd/MainDesign/ip/MainDesign_rst_ps7_0_100M_0/sim/MainDesign_rst_ps7_0_100M_0.vhd" \
"../../../bd/MainDesign/ip/MainDesign_axi_dma_0_1/sim/MainDesign_axi_dma_0_1.vhd" \
"../../../bd/MainDesign/ip/MainDesign_rst_ps7_0_100M_1_0/sim/MainDesign_rst_ps7_0_100M_1_0.vhd" \

# Do not sort compile order
nosort
