$date
	Sun Mar 16 04:11:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sequence $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module SEQ $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) NS [1:0] $end
$var reg 2 * PS [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
bx )
x$
1#
0"
x!
$end
#5
1"
0#
#10
0"
#12
0$
#15
1"
#20
0"
#25
1"
#30
0"
#32
1$
#35
1"
#40
0"
#45
1"
#50
0"
#52
0$
#55
1"
#60
0"
#62
1$
#65
1"
#70
0"
#75
1"
#80
0"
#82
0$
#85
1"
#90
0"
#95
1"
#100
0"
#102
1$
#105
1"
#110
0"
#115
1"
#120
0"
#122
0$
#125
1"
#130
0"
#132
