 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP_dft
Version: K-2015.06
Date   : Sun Aug 25 07:15:38 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU_ALU_OUT_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_14_/Q (SDFFRQX1M)                    0.36       0.36 r
  U0_ALU_ALU_OUT_reg_15_/SI (SDFFRQX1M)                   0.00       0.36 r
  data arrival time                                                  0.36

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_15_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_15_/Q (SDFFRQX1M)                    0.37       0.37 r
  U0_ALU_OUT_VALID_reg/SI (SDFFRQX1M)                     0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_OUT_VALID_reg/CK (SDFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_1_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_2_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_2_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_2_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_3_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_3_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_3_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_4_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_4_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_4_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_5_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_5_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_5_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_6_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_6_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_6_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_7_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_7_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_7_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_8_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_8_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_8_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_9_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_9_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_9_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_10_/SI (SDFFRQX1M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_10_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_10_/Q (SDFFRQX1M)                    0.37       0.37 r
  U0_ALU_ALU_OUT_reg_11_/SI (SDFFRQX1M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_11_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_11_/Q (SDFFRQX1M)                    0.37       0.37 r
  U0_ALU_ALU_OUT_reg_12_/SI (SDFFRQX1M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_12_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_12_/Q (SDFFRQX1M)                    0.37       0.37 r
  U0_ALU_ALU_OUT_reg_13_/SI (SDFFRQX1M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_13_/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU_ALU_OUT_reg_13_/Q (SDFFRQX1M)                    0.37       0.37 r
  U0_ALU_ALU_OUT_reg_14_/SI (SDFFRQX1M)                   0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_14_/CK (SDFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_ALU_ALU_OUT_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU_ALU_OUT_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU_ALU_OUT_reg_0_/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU_ALU_OUT_reg_0_/Q (SDFFRQX1M)                     0.37       0.37 r
  U0_ALU_ALU_OUT_reg_1_/SI (SDFFRQX1M)                    0.00       0.37 r
  data arrival time                                                  0.37

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU_ALU_OUT_reg_1_/CK (SDFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_0__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_2__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_1__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_0__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_r2w_sync_sync_reg_reg_3__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_ref_sync_sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync_sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync_sync_reg_reg_0_/CK (SDFFRQX1M)              0.00       0.00 r
  U0_ref_sync_sync_reg_reg_0_/Q (SDFFRQX1M)               0.40       0.40 f
  U0_ref_sync_sync_reg_reg_1_/D (DFFRQX1M)                0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync_sync_reg_reg_1_/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_3__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_2__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__0_/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__0_/Q (SDFFRQX1M)
                                                          0.40       0.40 f
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__1_/D (DFFRQX1M)
                                                          0.00       0.40 f
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_w2r_sync_sync_reg_reg_1__1_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U0_UART_U0_UART_TX_U0_fsm_busy_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN_rcv_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_U0_UART_TX_U0_fsm_busy_reg/CK (SDFFRQX1M)       0.00       0.00 r
  U0_UART_U0_UART_TX_U0_fsm_busy_reg/Q (SDFFRQX1M)        0.41       0.41 f
  U0_PULSE_GEN_rcv_flop_reg/D (DFFRQX1M)                  0.00       0.41 f
  data arrival time                                                  0.41

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN_rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U0_UART_FIFO_u_fifo_wr_w_ptr_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_fifo_wr_gray_w_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_fifo_wr_w_ptr_reg_3_/CK (SDFFRQX1M)      0.00       0.00 r
  U0_UART_FIFO_u_fifo_wr_w_ptr_reg_3_/Q (SDFFRQX1M)       0.44       0.44 f
  U0_UART_FIFO_u_fifo_wr_gray_w_ptr_reg_3_/D (DFFRQX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_fifo_wr_gray_w_ptr_reg_3_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART_FIFO_u_fifo_rd_rd_ptr_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO_u_fifo_rd_gray_rd_ptr_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO_u_fifo_rd_rd_ptr_reg_3_/CK (SDFFRQX1M)     0.00       0.00 r
  U0_UART_FIFO_u_fifo_rd_rd_ptr_reg_3_/Q (SDFFRQX1M)      0.45       0.45 f
  U0_UART_FIFO_u_fifo_rd_gray_rd_ptr_reg_3_/D (DFFRQX1M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO_u_fifo_rd_gray_rd_ptr_reg_3_/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_PULSE_GEN_rcv_flop_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_PULSE_GEN_pls_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN_rcv_flop_reg/CK (DFFRQX1M)                 0.00       0.00 r
  U0_PULSE_GEN_rcv_flop_reg/Q (DFFRQX1M)                  0.49       0.49 f
  U0_PULSE_GEN_pls_flop_reg/D (DFFRQX1M)                  0.00       0.49 f
  data arrival time                                                  0.49

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN_pls_flop_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_ref_sync_sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync_enable_flop_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync_sync_reg_reg_1_/CK (DFFRQX1M)               0.00       0.00 r
  U0_ref_sync_sync_reg_reg_1_/Q (DFFRQX1M)                0.49       0.49 f
  U0_ref_sync_enable_flop_reg/D (DFFRQX1M)                0.00       0.49 f
  data arrival time                                                  0.49

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync_enable_flop_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_13_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_14_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_13_/CK (SDFFQX1M)           0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_13_/Q (SDFFQX1M)            0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_14_/SI (SDFFRQX1M)          0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_14_/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_1_/CK (SDFFQX1M)            0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_1_/Q (SDFFQX1M)             0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_2_/SI (SDFFQX1M)            0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_2_/CK (SDFFQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_2_/CK (SDFFQX1M)            0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_2_/Q (SDFFQX1M)             0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/SI (SDFFQX1M)            0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/CK (SDFFQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/CK (SDFFQX1M)            0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_3_/Q (SDFFQX1M)             0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/SI (SDFFQX1M)            0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/CK (SDFFQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/CK (SDFFQX1M)            0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_4_/Q (SDFFQX1M)             0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_5_/SI (SDFFQX1M)            0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_5_/CK (SDFFQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_SYS_CTRL_ALU_OUT_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL_ALU_OUT_reg_reg_0_/CK (SDFFQX1M)            0.00       0.00 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_0_/Q (SDFFQX1M)             0.31       0.31 r
  U0_SYS_CTRL_ALU_OUT_reg_reg_1_/SI (SDFFQX1M)            0.00       0.31 r
  data arrival time                                                  0.31

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL_ALU_OUT_reg_reg_1_/CK (SDFFQX1M)            0.00       0.10 r
  library hold time                                      -0.20      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


1
