<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</text>
<text>Date: Thu Mar 20 15:46:39 2025
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>testeISP</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>D:\Microchip\Libero_SoC_v2024.1\Designer\bin\testeISP\synthesis\testeISP.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>47</cell>
 <cell>27696</cell>
 <cell>0.17</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>34</cell>
 <cell>27696</cell>
 <cell>0.12</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>17</cell>
 <cell>138</cell>
 <cell>12.32</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>17</cell>
 <cell>138</cell>
 <cell>12.32</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>31</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>16</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>47</cell>
 <cell>34</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>47</cell>
 <cell>34</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>20</cell>
 <cell>1</cell>
</row>
<row>
 <cell>21</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>2</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>8</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 4</cell>
 <cell> 5</cell>
 <cell> 8</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : testeISP_sb_0_FAB_CCC_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : testeISP_sb_0_CORERESETP_0_MSS_HPMS_READY_int</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: testeISP_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3GGD3/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[20]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter_inferred_clock_RNIH1594[20]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[0]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[19]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[18]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[18]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[17]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[16]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[16]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[15]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[15]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[14]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[14]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[13]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[12]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[0]</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: testeISP_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[19]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[19]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[18]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[18]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[17]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[17]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[16]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[16]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[15]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[15]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[14]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[14]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[13]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[13]</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_blink_0/reg_counter_Z[12]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_blink_0/reg_counter[12]</cell>
</row>
</table>
</doc>
