{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449603918179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449603918179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 13:45:17 2015 " "Processing started: Tue Dec 08 13:45:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449603918179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449603918179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCCON -c TRISCCON " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCCON -c TRISCCON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449603918179 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449603918834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TRISCCON.v(31) " "Verilog HDL information at TRISCCON.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449603918881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisccon.v 1 1 " "Found 1 design units, including 1 entities, in source file trisccon.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449603918896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449603918896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449603918927 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TRISCCON.v(20) " "Verilog HDL Case Statement warning at TRISCCON.v(20): incomplete case statement has no default case item" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction TRISCCON.v(18) " "Verilog HDL Always Construct warning at TRISCCON.v(18): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction TRISCCON.v(38) " "Verilog HDL Always Construct warning at TRISCCON.v(38): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S TRISCCON.v(31) " "Verilog HDL Always Construct warning at TRISCCON.v(31): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] TRISCCON.v(31) " "Inferred latch for \"S\[0\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] TRISCCON.v(31) " "Inferred latch for \"S\[1\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] TRISCCON.v(31) " "Inferred latch for \"S\[2\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] TRISCCON.v(31) " "Inferred latch for \"S\[3\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] TRISCCON.v(31) " "Inferred latch for \"S\[4\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] TRISCCON.v(31) " "Inferred latch for \"S\[5\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] TRISCCON.v(31) " "Inferred latch for \"S\[6\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] TRISCCON.v(31) " "Inferred latch for \"S\[7\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] TRISCCON.v(31) " "Inferred latch for \"S\[8\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] TRISCCON.v(31) " "Inferred latch for \"S\[9\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] TRISCCON.v(31) " "Inferred latch for \"S\[10\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] TRISCCON.v(31) " "Inferred latch for \"S\[11\]\" at TRISCCON.v(31)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] TRISCCON.v(18) " "Inferred latch for \"instruction\[0\]\" at TRISCCON.v(18)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] TRISCCON.v(18) " "Inferred latch for \"instruction\[1\]\" at TRISCCON.v(18)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] TRISCCON.v(18) " "Inferred latch for \"instruction\[2\]\" at TRISCCON.v(18)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] TRISCCON.v(18) " "Inferred latch for \"instruction\[3\]\" at TRISCCON.v(18)" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449603918943 "|controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "S\[3\]\$latch S\[2\]\$latch " "Duplicate LATCH primitive \"S\[3\]\$latch\" merged with LATCH primitive \"S\[2\]\$latch\"" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603919567 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "S\[7\]\$latch S\[6\]\$latch " "Duplicate LATCH primitive \"S\[7\]\$latch\" merged with LATCH primitive \"S\[6\]\$latch\"" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[0\]\$latch " "Latch S\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[1\]\$latch " "Latch S\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[1\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[2\]\$latch " "Latch S\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[4\]\$latch " "Latch S\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[5\]\$latch " "Latch S\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[6\]\$latch " "Latch S\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[8\]\$latch " "Latch S\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603919567 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603919567 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[9\]\$latch " "Latch S\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[10\]\$latch " "Latch S\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "S\[11\]\$latch " "Latch S\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal state\[0\]~reg0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 31 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction\[0\] " "Latch instruction\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I1 " "Ports D and ENA on the latch are fed by the same signal I1" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction\[1\] " "Latch instruction\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I2 " "Ports D and ENA on the latch are fed by the same signal I2" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction\[2\] " "Latch instruction\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I1 " "Ports D and ENA on the latch are fed by the same signal I1" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction\[3\] " "Latch instruction\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA I0 " "Ports D and ENA on the latch are fed by the same signal I0" {  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449603920035 ""}  } { { "TRISCCON.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/TRISCCON.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449603920035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/output_files/TRISCCON.map.smsg " "Generated suppressed messages file E:/College Stuff/Fall 2015/Digital Logic/Term Project/Part B/Controller/output_files/TRISCCON.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449603920207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449603920581 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449603920581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449603920815 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449603920815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449603920815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449603920815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449603920971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 13:45:20 2015 " "Processing ended: Tue Dec 08 13:45:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449603920971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449603920971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449603920971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449603920971 ""}
