<profile>

<section name = "Vitis HLS Report for 'qaoaStep_hls_3_1_s'" level="0">
<item name = "Date">Thu Nov 20 16:57:55 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">qaoa_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 15.929 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">158810, 205034, 2.530 ms, 3.266 ms, 158810, 205034, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_build_feasible_superposition_3_s_fu_58">build_feasible_superposition_3_s, 514, 514, 5.140 us, 5.140 us, 513, 513, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_applyCost_hls_3_s_fu_66">applyCost_hls_3_s, 156709, 156709, 1.567 ms, 1.567 ms, 156681, 156681, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_applyMixer_hls_3_s_fu_80">applyMixer_hls_3_s, 1582, 47806, 25.199 us, 0.761 ms, 1582, 47806, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, 38, 8057, 16143, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 280, -</column>
<column name="Register">-, -, 9, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">13, 47, 22, 93, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_applyCost_hls_3_s_fu_66">applyCost_hls_3_s, 4, 11, 4647, 11232, 0</column>
<column name="grp_applyMixer_hls_3_s_fu_80">applyMixer_hls_3_s, 12, 25, 3219, 4720, 0</column>
<column name="grp_build_feasible_superposition_3_s_fu_58">build_feasible_superposition_3_s, 0, 0, 26, 141, 0</column>
<column name="mul_32s_22s_52_2_1_U74">mul_32s_22s_52_2_1, 0, 2, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="grp_fu_102_ce">14, 3, 1, 3</column>
<column name="grp_fu_102_p0">14, 3, 32, 96</column>
<column name="grp_fu_102_p1">14, 3, 22, 66</column>
<column name="grp_fu_106_ce">9, 2, 1, 2</column>
<column name="state_im_address0">14, 3, 9, 27</column>
<column name="state_im_address1">14, 3, 9, 27</column>
<column name="state_im_ce0">14, 3, 1, 3</column>
<column name="state_im_ce1">14, 3, 1, 3</column>
<column name="state_im_d1">14, 3, 32, 96</column>
<column name="state_im_we1">14, 3, 1, 3</column>
<column name="state_re_address0">14, 3, 9, 27</column>
<column name="state_re_address1">20, 4, 9, 36</column>
<column name="state_re_ce0">14, 3, 1, 3</column>
<column name="state_re_ce1">20, 4, 1, 4</column>
<column name="state_re_d1">20, 4, 32, 128</column>
<column name="state_re_we1">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="grp_applyCost_hls_3_s_fu_66_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_applyMixer_hls_3_s_fu_80_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_build_feasible_superposition_3_s_fu_58_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="grp_fu_828_p_din0">out, 32, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="grp_fu_828_p_din1">out, 32, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="grp_fu_828_p_dout0">in, 52, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="grp_fu_828_p_ce">out, 1, ap_ctrl_hs, qaoaStep_hls&lt;3, 1&gt;, return value</column>
<column name="state_re_address0">out, 9, ap_memory, state_re, array</column>
<column name="state_re_ce0">out, 1, ap_memory, state_re, array</column>
<column name="state_re_q0">in, 32, ap_memory, state_re, array</column>
<column name="state_re_address1">out, 9, ap_memory, state_re, array</column>
<column name="state_re_ce1">out, 1, ap_memory, state_re, array</column>
<column name="state_re_we1">out, 1, ap_memory, state_re, array</column>
<column name="state_re_d1">out, 32, ap_memory, state_re, array</column>
<column name="state_im_address0">out, 9, ap_memory, state_im, array</column>
<column name="state_im_ce0">out, 1, ap_memory, state_im, array</column>
<column name="state_im_q0">in, 32, ap_memory, state_im, array</column>
<column name="state_im_address1">out, 9, ap_memory, state_im, array</column>
<column name="state_im_ce1">out, 1, ap_memory, state_im, array</column>
<column name="state_im_we1">out, 1, ap_memory, state_im, array</column>
<column name="state_im_d1">out, 32, ap_memory, state_im, array</column>
<column name="d_address0">out, 4, ap_memory, d, array</column>
<column name="d_ce0">out, 1, ap_memory, d, array</column>
<column name="d_q0">in, 32, ap_memory, d, array</column>
<column name="gamma_0_0_val">in, 32, ap_none, gamma_0_0_val, scalar</column>
<column name="beta_0_0_val">in, 32, ap_none, beta_0_0_val, scalar</column>
</table>
</item>
</section>
</profile>
