Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 21:23:20 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 tp2/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/intri/detv1v2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.829ns  (logic 6.423ns (54.297%)  route 5.406ns (45.703%))
  Logic Levels:           18  (CARRY4=11 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 11.906 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=7870, routed)        1.564    -0.965    tp2/clk_pixel
    SLICE_X9Y13          FDRE                                         r  tp2/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456    -0.509 r  tp2/y_reg[1]/Q
                         net (fo=12, routed)          0.668     0.159    tp2/coor_out[1][1]
    SLICE_X9Y13          LUT2 (Prop_lut2_I0_O)        0.124     0.283 r  tp2/vect1[0]_carry_i_3/O
                         net (fo=1, routed)           0.000     0.283    rast/intri/S[1]
    SLICE_X9Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.833 r  rast/intri/vect1[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     0.833    rast/intri/vect1[0]_carry_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.055 r  rast/intri/vect1[0]_carry__0/O[0]
                         net (fo=21, routed)          1.296     2.351    rast/intri/A_0[4]
    SLICE_X10Y1          LUT2 (Prop_lut2_I0_O)        0.299     2.650 r  rast/intri/detv1v21__0_carry__0_i_11/O
                         net (fo=1, routed)           0.498     3.148    rast/intri/detv1v21__0_carry__0_i_11_n_0
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.272 r  rast/intri/detv1v21__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.272    rast/intri/detv1v21__0_carry__0_i_7_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.822 r  rast/intri/detv1v21__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.822    rast/intri/detv1v21__0_carry__0_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.044 r  rast/intri/detv1v21__0_carry__1/O[0]
                         net (fo=1, routed)           0.516     4.560    rast/intri/detv1v21__0_carry__1_n_7
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551     5.111 r  rast/intri/detv1v21__102_carry/O[0]
                         net (fo=2, routed)           0.815     5.927    rast/intri/detv1v21__102_carry_n_7
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.321     6.248 r  rast/intri/detv1v21__125_carry__0_i_2/O
                         net (fo=2, routed)           0.281     6.529    rast/intri/detv1v21__125_carry__0_i_2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.332     6.861 r  rast/intri/detv1v21__125_carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.861    rast/intri/detv1v21__125_carry__0_i_6_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.259 r  rast/intri/detv1v21__125_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.259    rast/intri/detv1v21__125_carry__0_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.593 f  rast/intri/detv1v21__125_carry__1/O[1]
                         net (fo=1, routed)           0.634     8.227    rast/intri/detv1v21[12]
    SLICE_X9Y2           LUT1 (Prop_lut1_I0_O)        0.303     8.530 r  rast/intri/detv1v20_carry__1_i_6/O
                         net (fo=1, routed)           0.000     8.530    rast/intri/detv1v20_carry__1_i_6_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.931 r  rast/intri/detv1v20_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.931    rast/intri/detv1v20_carry__1_i_5_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.265 r  rast/intri/detv1v20_carry__2_i_5/O[1]
                         net (fo=1, routed)           0.698     9.963    rast/intri/detv1v20_carry__2_i_5_n_6
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.303    10.266 r  rast/intri/detv1v20_carry__2_i_2/O
                         net (fo=1, routed)           0.000    10.266    rast/intri/detv1v20_carry__2_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.646 r  rast/intri/detv1v20_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.646    rast/intri/detv1v20_carry__2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.865 r  rast/intri/detv1v20_carry__3/O[0]
                         net (fo=1, routed)           0.000    10.865    rast/intri/detv1v200_out[16]
    SLICE_X10Y9          FDRE                                         r  rast/intri/detv1v2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=7870, routed)        1.449    11.906    rast/intri/clk_pixel
    SLICE_X10Y9          FDRE                                         r  rast/intri/detv1v2_reg[16]/C
                         clock pessimism              0.562    12.468    
                         clock uncertainty           -0.168    12.300    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109    12.409    rast/intri/detv1v2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -10.865    
  -------------------------------------------------------------------
                         slack                                  1.544    




