// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Canny_accel_HH_
#define _Canny_accel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_Mat_exit45_pro.h"
#include "Array2xfMat.h"
#include "binary_threshold.h"
#include "xfMat2Array.h"
#include "Canny_accel_imgIndEe.h"
#include "Canny_accel_imgOueOg.h"
#include "fifo_w32_d2_A_x_x.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d3_A.h"
#include "Canny_accel_control_s_axi.h"
#include "Canny_accel_gmem0_m_axi.h"
#include "Canny_accel_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1>
struct Canny_accel : public sc_module {
    // Port declarations 110
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<8> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    Canny_accel(sc_module_name name);
    SC_HAS_PROCESS(Canny_accel);

    ~Canny_accel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Canny_accel_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* Canny_accel_control_s_axi_U;
    Canny_accel_gmem0_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* Canny_accel_gmem0_m_axi_U;
    Canny_accel_gmem1_m_axi<0,8,32,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* Canny_accel_gmem1_m_axi_U;
    Canny_accel_imgIndEe* imgInput_data_V_U;
    Canny_accel_imgOueOg* imgOutput_data_V_U;
    Block_Mat_exit45_pro* Block_Mat_exit45_pro_U0;
    Array2xfMat* Array2xfMat_U0;
    binary_threshold* binary_threshold_U0;
    xfMat2Array* xfMat2Array_U0;
    fifo_w32_d2_A_x_x* imgInput_rows_c_U;
    fifo_w32_d2_A_x_x* imgInput_cols_c_U;
    fifo_w32_d4_A* imgOutput_rows_c_U;
    fifo_w32_d4_A* imgOutput_cols_c_U;
    fifo_w32_d3_A* low_threshold_c_U;
    fifo_w32_d2_A_x_x* img_inp_V_c_U;
    fifo_w32_d4_A* img_out_V_c_U;
    fifo_w32_d2_A_x_x* imgInput_rows_c13_U;
    fifo_w32_d2_A_x_x* imgInput_cols_c14_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > img_inp_V;
    sc_signal< sc_lv<32> > img_out_V;
    sc_signal< sc_lv<32> > rows;
    sc_signal< sc_lv<32> > cols;
    sc_signal< sc_lv<32> > low_threshold;
    sc_signal< sc_lv<32> > high_threshold;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_lv<8> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_lv<8> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<8> > imgInput_data_V_i_q0;
    sc_signal< sc_lv<8> > imgInput_data_V_t_q0;
    sc_signal< sc_lv<1> > imgOutput_data_V_i_q0;
    sc_signal< sc_lv<1> > imgOutput_data_V_t_q0;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_ap_ready;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_imgInput_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_imgInput_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_imgInput_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_imgInput_cols_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_imgOutput_rows_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_imgOutput_rows_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_imgOutput_cols_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_imgOutput_cols_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_low_threshold_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_low_threshold_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_img_inp_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_img_inp_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit45_pro_U0_img_out_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_img_out_V_out_write;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_AWVALID;
    sc_signal< sc_lv<32> > Array2xfMat_U0_m_axi_srcPtr_V_AWADDR;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_AWID;
    sc_signal< sc_lv<32> > Array2xfMat_U0_m_axi_srcPtr_V_AWLEN;
    sc_signal< sc_lv<3> > Array2xfMat_U0_m_axi_srcPtr_V_AWSIZE;
    sc_signal< sc_lv<2> > Array2xfMat_U0_m_axi_srcPtr_V_AWBURST;
    sc_signal< sc_lv<2> > Array2xfMat_U0_m_axi_srcPtr_V_AWLOCK;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_AWCACHE;
    sc_signal< sc_lv<3> > Array2xfMat_U0_m_axi_srcPtr_V_AWPROT;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_AWQOS;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_AWREGION;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_AWUSER;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_WVALID;
    sc_signal< sc_lv<8> > Array2xfMat_U0_m_axi_srcPtr_V_WDATA;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_WSTRB;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_WLAST;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_WID;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_WUSER;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_ARVALID;
    sc_signal< sc_lv<32> > Array2xfMat_U0_m_axi_srcPtr_V_ARADDR;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_ARID;
    sc_signal< sc_lv<32> > Array2xfMat_U0_m_axi_srcPtr_V_ARLEN;
    sc_signal< sc_lv<3> > Array2xfMat_U0_m_axi_srcPtr_V_ARSIZE;
    sc_signal< sc_lv<2> > Array2xfMat_U0_m_axi_srcPtr_V_ARBURST;
    sc_signal< sc_lv<2> > Array2xfMat_U0_m_axi_srcPtr_V_ARLOCK;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_ARCACHE;
    sc_signal< sc_lv<3> > Array2xfMat_U0_m_axi_srcPtr_V_ARPROT;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_ARQOS;
    sc_signal< sc_lv<4> > Array2xfMat_U0_m_axi_srcPtr_V_ARREGION;
    sc_signal< sc_lv<1> > Array2xfMat_U0_m_axi_srcPtr_V_ARUSER;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_RREADY;
    sc_signal< sc_logic > Array2xfMat_U0_m_axi_srcPtr_V_BREADY;
    sc_signal< sc_logic > Array2xfMat_U0_srcPtr_V_offset_read;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_rows_read;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_cols_read;
    sc_signal< sc_lv<20> > Array2xfMat_U0_dstMat_data_V_address0;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_ce0;
    sc_signal< sc_lv<8> > Array2xfMat_U0_dstMat_data_V_d0;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_we0;
    sc_signal< sc_lv<20> > Array2xfMat_U0_dstMat_data_V_address1;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_ce1;
    sc_signal< sc_lv<8> > Array2xfMat_U0_dstMat_data_V_d1;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_we1;
    sc_signal< sc_lv<32> > Array2xfMat_U0_dstMat_rows_out_din;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_rows_out_write;
    sc_signal< sc_lv<32> > Array2xfMat_U0_dstMat_cols_out_din;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_cols_out_write;
    sc_signal< sc_logic > Array2xfMat_U0_ap_start;
    sc_signal< sc_logic > Array2xfMat_U0_ap_done;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_full_n;
    sc_signal< sc_logic > Array2xfMat_U0_dstMat_data_V_write;
    sc_signal< sc_logic > Array2xfMat_U0_ap_ready;
    sc_signal< sc_logic > Array2xfMat_U0_ap_idle;
    sc_signal< sc_logic > Array2xfMat_U0_ap_continue;
    sc_signal< sc_logic > ap_channel_done_imgInput_data_V;
    sc_signal< sc_logic > binary_threshold_U0_ap_start;
    sc_signal< sc_logic > binary_threshold_U0_ap_done;
    sc_signal< sc_logic > binary_threshold_U0_ap_continue;
    sc_signal< sc_logic > binary_threshold_U0_ap_idle;
    sc_signal< sc_logic > binary_threshold_U0_ap_ready;
    sc_signal< sc_logic > binary_threshold_U0_src_rows_read;
    sc_signal< sc_logic > binary_threshold_U0_src_cols_read;
    sc_signal< sc_lv<20> > binary_threshold_U0_src_data_V_address0;
    sc_signal< sc_logic > binary_threshold_U0_src_data_V_ce0;
    sc_signal< sc_lv<20> > binary_threshold_U0_dst_data_V_address0;
    sc_signal< sc_logic > binary_threshold_U0_dst_data_V_ce0;
    sc_signal< sc_logic > binary_threshold_U0_dst_data_V_we0;
    sc_signal< sc_lv<1> > binary_threshold_U0_dst_data_V_d0;
    sc_signal< sc_logic > binary_threshold_U0_threshold_read;
    sc_signal< sc_logic > ap_channel_done_imgOutput_data_V;
    sc_signal< sc_logic > binary_threshold_U0_dst_data_V_full_n;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_rows_read;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_cols_read;
    sc_signal< sc_lv<20> > xfMat2Array_U0_srcMat_data_V_address0;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_data_V_ce0;
    sc_signal< sc_lv<1> > xfMat2Array_U0_srcMat_data_V_d0;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_data_V_we0;
    sc_signal< sc_lv<20> > xfMat2Array_U0_srcMat_data_V_address1;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_data_V_ce1;
    sc_signal< sc_lv<1> > xfMat2Array_U0_srcMat_data_V_d1;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_data_V_we1;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_AWVALID;
    sc_signal< sc_lv<32> > xfMat2Array_U0_m_axi_dstPtr_V_AWADDR;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_AWID;
    sc_signal< sc_lv<32> > xfMat2Array_U0_m_axi_dstPtr_V_AWLEN;
    sc_signal< sc_lv<3> > xfMat2Array_U0_m_axi_dstPtr_V_AWSIZE;
    sc_signal< sc_lv<2> > xfMat2Array_U0_m_axi_dstPtr_V_AWBURST;
    sc_signal< sc_lv<2> > xfMat2Array_U0_m_axi_dstPtr_V_AWLOCK;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_AWCACHE;
    sc_signal< sc_lv<3> > xfMat2Array_U0_m_axi_dstPtr_V_AWPROT;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_AWQOS;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_AWREGION;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_AWUSER;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_WVALID;
    sc_signal< sc_lv<8> > xfMat2Array_U0_m_axi_dstPtr_V_WDATA;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_WSTRB;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_WLAST;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_WID;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_WUSER;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_ARVALID;
    sc_signal< sc_lv<32> > xfMat2Array_U0_m_axi_dstPtr_V_ARADDR;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_ARID;
    sc_signal< sc_lv<32> > xfMat2Array_U0_m_axi_dstPtr_V_ARLEN;
    sc_signal< sc_lv<3> > xfMat2Array_U0_m_axi_dstPtr_V_ARSIZE;
    sc_signal< sc_lv<2> > xfMat2Array_U0_m_axi_dstPtr_V_ARBURST;
    sc_signal< sc_lv<2> > xfMat2Array_U0_m_axi_dstPtr_V_ARLOCK;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_ARCACHE;
    sc_signal< sc_lv<3> > xfMat2Array_U0_m_axi_dstPtr_V_ARPROT;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_ARQOS;
    sc_signal< sc_lv<4> > xfMat2Array_U0_m_axi_dstPtr_V_ARREGION;
    sc_signal< sc_lv<1> > xfMat2Array_U0_m_axi_dstPtr_V_ARUSER;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_RREADY;
    sc_signal< sc_logic > xfMat2Array_U0_m_axi_dstPtr_V_BREADY;
    sc_signal< sc_logic > xfMat2Array_U0_dstPtr_V_offset_read;
    sc_signal< sc_logic > xfMat2Array_U0_srcMat_data_V_read;
    sc_signal< sc_logic > xfMat2Array_U0_ap_start;
    sc_signal< sc_logic > xfMat2Array_U0_ap_done;
    sc_signal< sc_logic > xfMat2Array_U0_ap_ready;
    sc_signal< sc_logic > xfMat2Array_U0_ap_idle;
    sc_signal< sc_logic > xfMat2Array_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > imgInput_data_V_i_full_n;
    sc_signal< sc_logic > imgInput_data_V_t_empty_n;
    sc_signal< sc_logic > imgOutput_data_V_i_full_n;
    sc_signal< sc_logic > imgOutput_data_V_t_empty_n;
    sc_signal< sc_logic > imgInput_rows_c_full_n;
    sc_signal< sc_lv<32> > imgInput_rows_c_dout;
    sc_signal< sc_logic > imgInput_rows_c_empty_n;
    sc_signal< sc_logic > imgInput_cols_c_full_n;
    sc_signal< sc_lv<32> > imgInput_cols_c_dout;
    sc_signal< sc_logic > imgInput_cols_c_empty_n;
    sc_signal< sc_logic > imgOutput_rows_c_full_n;
    sc_signal< sc_lv<32> > imgOutput_rows_c_dout;
    sc_signal< sc_logic > imgOutput_rows_c_empty_n;
    sc_signal< sc_logic > imgOutput_cols_c_full_n;
    sc_signal< sc_lv<32> > imgOutput_cols_c_dout;
    sc_signal< sc_logic > imgOutput_cols_c_empty_n;
    sc_signal< sc_logic > low_threshold_c_full_n;
    sc_signal< sc_lv<32> > low_threshold_c_dout;
    sc_signal< sc_logic > low_threshold_c_empty_n;
    sc_signal< sc_logic > img_inp_V_c_full_n;
    sc_signal< sc_lv<32> > img_inp_V_c_dout;
    sc_signal< sc_logic > img_inp_V_c_empty_n;
    sc_signal< sc_logic > img_out_V_c_full_n;
    sc_signal< sc_lv<32> > img_out_V_c_dout;
    sc_signal< sc_logic > img_out_V_c_empty_n;
    sc_signal< sc_logic > imgInput_rows_c13_full_n;
    sc_signal< sc_lv<32> > imgInput_rows_c13_dout;
    sc_signal< sc_logic > imgInput_rows_c13_empty_n;
    sc_signal< sc_logic > imgInput_cols_c14_full_n;
    sc_signal< sc_lv<32> > imgInput_cols_c14_dout;
    sc_signal< sc_logic > imgInput_cols_c14_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Block_Mat_exit45_pro_U0_ap_ready;
    sc_signal< sc_lv<2> > Block_Mat_exit45_pro_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Array2xfMat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Array2xfMat_U0_ap_ready;
    sc_signal< sc_lv<2> > Array2xfMat_U0_ap_ready_count;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit45_pro_U0_start_write;
    sc_signal< sc_logic > Array2xfMat_U0_start_full_n;
    sc_signal< sc_logic > Array2xfMat_U0_start_write;
    sc_signal< sc_logic > binary_threshold_U0_start_full_n;
    sc_signal< sc_logic > binary_threshold_U0_start_write;
    sc_signal< sc_logic > xfMat2Array_U0_start_full_n;
    sc_signal< sc_logic > xfMat2Array_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_Array2xfMat_U0_ap_continue();
    void thread_Array2xfMat_U0_ap_start();
    void thread_Array2xfMat_U0_dstMat_data_V_full_n();
    void thread_Array2xfMat_U0_start_full_n();
    void thread_Array2xfMat_U0_start_write();
    void thread_Block_Mat_exit45_pro_U0_ap_continue();
    void thread_Block_Mat_exit45_pro_U0_ap_start();
    void thread_Block_Mat_exit45_pro_U0_start_full_n();
    void thread_Block_Mat_exit45_pro_U0_start_write();
    void thread_ap_channel_done_imgInput_data_V();
    void thread_ap_channel_done_imgOutput_data_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_Array2xfMat_U0_ap_ready();
    void thread_ap_sync_Block_Mat_exit45_pro_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_binary_threshold_U0_ap_continue();
    void thread_binary_threshold_U0_ap_start();
    void thread_binary_threshold_U0_dst_data_V_full_n();
    void thread_binary_threshold_U0_start_full_n();
    void thread_binary_threshold_U0_start_write();
    void thread_xfMat2Array_U0_ap_continue();
    void thread_xfMat2Array_U0_ap_start();
    void thread_xfMat2Array_U0_start_full_n();
    void thread_xfMat2Array_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
