

================================================================
== Vitis HLS Report for 'p_prop_ret_products_OC_2_dc_proc64'
================================================================
* Date:           Fri May 19 07:25:35 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        uz_VSD
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.838 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      18|    -|
|Register         |        -|     -|        2|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        2|      20|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|    ~0   |   ~0   |    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |    or    |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |products_2_out_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  18|          4|    2|          4|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_done                | out |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | __prop_ret_products_OC_2_dc_proc64 | return value |
|p_read                 |  in |   32|   ap_none  |               p_read               |    scalar    |
|products_2_out_din     | out |   32|   ap_fifo  |           products_2_out           |    pointer   |
|products_2_out_full_n  |  in |    1|   ap_fifo  |           products_2_out           |    pointer   |
|products_2_out_write   | out |    1|   ap_fifo  |           products_2_out           |    pointer   |
+-----------------------+-----+-----+------------+------------------------------------+--------------+

