
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.21

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _086_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.05    0.05    0.25 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.05    0.00    0.25 v state[0]$_DFF_PN1_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    27    0.26    1.95    1.89    2.09 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.95    0.00    2.09 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.70    9.30   library recovery time
                                  9.30   data required time
-----------------------------------------------------------------------------
                                  9.30   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.49    0.49 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_div_counter[0] (net)
                  0.18    0.00    0.49 ^ _099_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.55 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.07    0.00    0.55 v _156_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.22    0.31    0.86 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _075_ (net)
                  0.22    0.00    0.86 v _101_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.08    0.37    0.28    1.14 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _060_ (net)
                  0.37    0.00    1.14 ^ _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.12    0.26    0.19    1.32 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _065_ (net)
                  0.26    0.00    1.32 v _109_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.25    0.20    1.52 ^ _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _004_ (net)
                  0.25    0.00    1.52 ^ bit_counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.31   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_counter[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    27    0.26    1.95    1.89    2.09 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.95    0.00    2.09 ^ bit_counter[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.70    9.30   library recovery time
                                  9.30   data required time
-----------------------------------------------------------------------------
                                  9.30   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  7.21   slack (MET)


Startpoint: clk_div_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_div_counter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.18    0.49    0.49 ^ clk_div_counter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_div_counter[0] (net)
                  0.18    0.00    0.49 ^ _099_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    0.55 v _099_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.07    0.00    0.55 v _156_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.22    0.31    0.86 v _156_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _075_ (net)
                  0.22    0.00    0.86 v _101_/A4 (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
     5    0.08    0.37    0.28    1.14 ^ _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand4_4)
                                         _060_ (net)
                  0.37    0.00    1.14 ^ _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     9    0.12    0.26    0.19    1.32 v _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _065_ (net)
                  0.26    0.00    1.32 v _109_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.25    0.20    1.52 ^ _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _004_ (net)
                  0.25    0.00    1.52 ^ bit_counter[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.52   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  8.31   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.03e-03   8.76e-04   1.64e-08   6.90e-03  57.6%
Combinational          3.57e-03   1.52e-03   1.82e-08   5.09e-03  42.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.60e-03   2.39e-03   3.46e-08   1.20e-02 100.0%
                          80.0%      20.0%       0.0%
