[2025-09-18 01:37:03] START suite=qualcomm_srv trace=srv170_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2625105 heartbeat IPC: 3.809 cumulative IPC: 3.809 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5066059 heartbeat IPC: 4.097 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5066059 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5066059 cumulative IPC: 3.948 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14069302 heartbeat IPC: 1.111 cumulative IPC: 1.111 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23060292 heartbeat IPC: 1.112 cumulative IPC: 1.111 (Simulation time: 00 hr 03 min 37 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 32120254 heartbeat IPC: 1.104 cumulative IPC: 1.109 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 41124044 heartbeat IPC: 1.111 cumulative IPC: 1.109 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50203083 heartbeat IPC: 1.101 cumulative IPC: 1.108 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 59267973 heartbeat IPC: 1.103 cumulative IPC: 1.107 (Simulation time: 00 hr 08 min 13 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 68385152 heartbeat IPC: 1.097 cumulative IPC: 1.106 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 77419536 heartbeat IPC: 1.107 cumulative IPC: 1.106 (Simulation time: 00 hr 10 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000014 cycles: 86433563 heartbeat IPC: 1.109 cumulative IPC: 1.106 (Simulation time: 00 hr 11 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 90507036 cumulative IPC: 1.105 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 90507036 cumulative IPC: 1.105 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv170_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.105 instructions: 100000000 cycles: 90507036
CPU 0 Branch Prediction Accuracy: 90.79% MPKI: 16.18 Average ROB Occupancy at Mispredict: 25.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3885
BRANCH_INDIRECT: 0.4195
BRANCH_CONDITIONAL: 13.21
BRANCH_DIRECT_CALL: 0.9342
BRANCH_INDIRECT_CALL: 0.6041
BRANCH_RETURN: 0.6265


====Backend Stall Breakdown====
ROB_STALL: 93782
LQ_STALL: 0
SQ_STALL: 515262


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.16
REPLAY_LOAD: 100.875
NON_REPLAY_LOAD: 23.267233

== Total ==
ADDR_TRANS: 8008
REPLAY_LOAD: 6456
NON_REPLAY_LOAD: 79318

== Counts ==
ADDR_TRANS: 50
REPLAY_LOAD: 64
NON_REPLAY_LOAD: 3409

cpu0->cpu0_STLB TOTAL        ACCESS:    1862510 HIT:    1858430 MISS:       4080 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1862510 HIT:    1858430 MISS:       4080 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 250.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8519925 HIT:    7342151 MISS:    1177774 MSHR_MERGE:      54502
cpu0->cpu0_L2C LOAD         ACCESS:    6713998 HIT:    5843912 MISS:     870086 MSHR_MERGE:       6717
cpu0->cpu0_L2C RFO          ACCESS:     555712 HIT:     372254 MISS:     183458 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     252198 HIT:     151575 MISS:     100623 MSHR_MERGE:      47785
cpu0->cpu0_L2C WRITE        ACCESS:     990622 HIT:     973940 MISS:      16682 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7395 HIT:        470 MISS:       6925 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     192834 ISSUED:     170758 USEFUL:      10156 USELESS:      14749
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.98 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14991953 HIT:    8062930 MISS:    6929023 MSHR_MERGE:    1626702
cpu0->cpu0_L1I LOAD         ACCESS:   14991953 HIT:    8062930 MISS:    6929023 MSHR_MERGE:    1626702
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.8 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30909108 HIT:   27281766 MISS:    3627342 MSHR_MERGE:    1564421
cpu0->cpu0_L1D LOAD         ACCESS:   17103444 HIT:   15316085 MISS:    1787359 MSHR_MERGE:     375683
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     464447 HIT:     300373 MISS:     164074 MSHR_MERGE:      75936
cpu0->cpu0_L1D WRITE        ACCESS:   13332928 HIT:   11664514 MISS:    1668414 MSHR_MERGE:    1112702
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8289 HIT:        794 MISS:       7495 MSHR_MERGE:        100
cpu0->cpu0_L1D PREFETCH REQUESTED:     667046 ISSUED:     464447 USEFUL:      20867 USELESS:      42729
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12445700 HIT:   10537522 MISS:    1908178 MSHR_MERGE:     960384
cpu0->cpu0_ITLB LOAD         ACCESS:   12445700 HIT:   10537522 MISS:    1908178 MSHR_MERGE:     960384
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.069 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28870488 HIT:   27646920 MISS:    1223568 MSHR_MERGE:     308852
cpu0->cpu0_DTLB LOAD         ACCESS:   28870488 HIT:   27646920 MISS:    1223568 MSHR_MERGE:     308852
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.051 cycles
cpu0->LLC TOTAL        ACCESS:    1380829 HIT:    1320238 MISS:      60591 MSHR_MERGE:       2236
cpu0->LLC LOAD         ACCESS:     863369 HIT:     845846 MISS:      17523 MSHR_MERGE:        254
cpu0->LLC RFO          ACCESS:     183457 HIT:     157423 MISS:      26034 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52838 HIT:      40082 MISS:      12756 MSHR_MERGE:       1982
cpu0->LLC WRITE        ACCESS:     274240 HIT:     273970 MISS:        270 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6925 HIT:       2917 MISS:       4008 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2778
  ROW_BUFFER_MISS:      55307
  AVG DBUS CONGESTED CYCLE: 3.429
Channel 0 WQ ROW_BUFFER_HIT:        916
  ROW_BUFFER_MISS:      22591
  FULL:          0
Channel 0 REFRESHES ISSUED:       7542

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       513735       438852        76514         2474
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          134          336          302
  STLB miss resolved @ L2C                0           70          102          189           46
  STLB miss resolved @ LLC                0          146          273         1558          559
  STLB miss resolved @ MEM                0            4          226         2293         2174

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161471        49401      1261535       141203          438
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           76           65           22
  STLB miss resolved @ L2C                0           51           92           50            4
  STLB miss resolved @ LLC                0           38          134          338           54
  STLB miss resolved @ MEM                0            0           52          201           72
[2025-09-18 01:49:52] END   suite=qualcomm_srv trace=srv170_ap (rc=0)
