T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_2 ) ;\r\nif ( V_3 ) {\r\nF_3 ( V_4 ) ;\r\n}\r\nV_1 = F_4 () ;\r\nif ( F_5 ( V_1 ) ) {\r\nF_6 ( ( V_5 , V_1 ,\r\nL_1 ) ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nV_1 = F_7 () ;\r\nif ( F_5 ( V_1 ) ) {\r\nF_6 ( ( V_5 , V_1 ,\r\nL_2 ) ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nF_3 ( V_1 ) ;\r\n}\r\nT_1 F_8 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_6 ) ;\r\nif ( V_3 ) {\r\nF_3 ( V_4 ) ;\r\n}\r\nV_1 = F_9 () ;\r\nif ( F_5 ( V_1 ) ) {\r\nF_6 ( ( V_5 , V_1 ,\r\nL_3 ) ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nV_1 = F_10 () ;\r\nif ( F_5 ( V_1 ) ) {\r\nF_6 ( ( V_5 , V_1 ,\r\nL_4 ) ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nV_7 = TRUE ;\r\nF_3 ( V_1 ) ;\r\n}\r\nstatic T_1 F_4 ( void )\r\n{\r\nT_2 V_8 ;\r\nT_1 V_1 ;\r\nfor ( V_8 = 0 ; V_8 < V_9 ; V_8 ++ ) {\r\nV_10 [ V_8 ] . V_11 = NULL ;\r\nV_10 [ V_8 ] . V_12 = NULL ;\r\nif ( V_13 [ V_8 ] . V_14 != 0xFF ) {\r\nV_1 =\r\nF_11 ( V_13\r\n[ V_8 ] . V_14 ,\r\nV_15 ) ;\r\nif ( F_5 ( V_1 ) ) {\r\nreturn ( V_1 ) ;\r\n}\r\n}\r\n}\r\nreturn ( V_4 ) ;\r\n}\r\nT_2 F_12 ( void )\r\n{\r\nT_2 V_16 = V_17 ;\r\nT_2 V_18 ;\r\nT_2 V_19 ;\r\nT_2 V_8 ;\r\nF_13 ( V_20 ) ;\r\n( void ) F_14 ( V_21 , & V_18 ) ;\r\n( void ) F_14 ( V_22 , & V_19 ) ;\r\nF_15 ( ( V_23 ,\r\nL_5 ,\r\nV_19 , V_18 ) ) ;\r\nfor ( V_8 = 0 ; V_8 < V_9 ; V_8 ++ ) {\r\nif ( ( V_18 & V_13 [ V_8 ] .\r\nV_24 )\r\n&& ( V_19 & V_13 [ V_8 ] .\r\nV_25 ) ) {\r\nV_26 [ V_8 ] ++ ;\r\nif ( V_27 ) {\r\nV_27\r\n( V_28 , NULL , V_8 ,\r\nV_29 ) ;\r\n}\r\nV_16 |= F_16 ( V_8 ) ;\r\n}\r\n}\r\nreturn ( V_16 ) ;\r\n}\r\nstatic T_2 F_16 ( T_2 V_30 )\r\n{\r\nF_17 () ;\r\n( void ) F_11 ( V_13 [ V_30 ] .\r\nV_31 , V_32 ) ;\r\nif ( ! V_10 [ V_30 ] . V_11 ) {\r\n( void ) F_11 ( V_13 [ V_30 ] .\r\nV_14 ,\r\nV_15 ) ;\r\nF_18 ( ( V_5 ,\r\nL_6 ,\r\nF_19 ( V_30 ) , V_30 ) ) ;\r\nreturn ( V_17 ) ;\r\n}\r\nreturn ( ( V_10 [ V_30 ] .\r\nV_11 ) ( V_10 [ V_30 ] . V_12 ) ) ;\r\n}
