
####################################################################################
# Generated by Vivado 2018.3 built on 'Thu Dec  6 23:36:41 MST 2018' by 'xbuild'
# Command Used: write_xdc -no_fixed_only -force ../vivado_axitest/_output/axitest_impl.xdc
####################################################################################


####################################################################################
# Constraints from file : 'jtag_axi.xdc'
####################################################################################

current_instance jtag_to_axil_inst/U0
set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*status_reg_datain_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

#set_max_delay -from $src_sts -to $dest_sts -datapath_only 40.0

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_axi_en_exec_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*fifo_rst_ff1_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*axi_aresetn_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*aresetn_xsdb_ff_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*wr_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]

set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_xsdb_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }] -to [get_cells -hierarchical -filter { NAME =~ "*rd_cmd_fifowren_axi_reg*" && ( PRIMITIVE_TYPE =~ FLOP_LATCH.flop.*   || PRIMITIVE_TYPE == RTL_REGISTER.flop.RTL_REG || PRIMITIVE_TYPE =~ REGISTER.SDR.*  ) }]


####################################################################################
# Constraints from file : 'ila_impl.xdc'
####################################################################################

##
## Match Unit Configuration to Match Output false path
##

current_instance -quiet
current_instance ila_0_1/U0
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK* -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*"}]] -to [get_pins -filter REF_PIN_NAME=~D* -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*"}]]

##
## ILA Sample Counter Match Condition out False Paths
##
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK* -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]

##
## ILA Window Counter Match Condition out False Paths
##
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK* -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK* -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]



####################################################################################
# Constraints from file : 'ila.xdc'
####################################################################################

##
## ARM and HALT transfer false paths
##
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/din_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/dout_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }]

##
## ILA Register False Paths
##
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL } ]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/capture_qual_ctrl_2_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/debug_data_in_sync1_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*.cfg_data_vec_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg*" && IS_SEQUENTIAL}]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/next_state_ila_reg*" && IS_SEQUENTIAL} ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL} ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL} ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/clk_lost_reg*" && IS_SEQUENTIAL} ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/next_state_xsdb_reg*" && IS_SEQUENTIAL} ]
#set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL } ] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/clk_lost_cnt_reg[*]*" && IS_SEQUENTIAL} ]
set_false_path -from [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL}] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}]

##
## Match Unit Configuration to Match Output false path
##
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]] -to [get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}]]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK}] -to [get_pins -hierarchical -filter {NAME =~ *allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D}]

##
## ILA Capture Block False Paths
##

set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*cfg_data_vec_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*icap_addr_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }]

##
## ILA Capture State to XSDB register False Paths
##
set_false_path -from [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS*/I_YESLUT6.I_YES_OREG.O_reg_reg*" && IS_SEQUENTIAL }] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[*]*" && IS_SEQUENTIAL }]

##
## ILA Sample Counter Match Condition out False Paths
##
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]
#set_false_path -from [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL } ]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }]

##
## ILA Window Counter Match Condition out False Paths
##
#set_false_path -from [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL } ]
#set_false_path -from [get_pins -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/u_srl*/S*/CLK*"}] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL } ]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]
set_false_path -from [get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }]] -to [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}]




##
## Waivers
##
#create_waiver -type CDC -id CDC-1 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/ila_clk_flag_reg*"} ]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/s_dclk_flag_reg*"} ]]
#create_waiver -type CDC -id CDC-1 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/ila_clk_flag_reg*"} ]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/next_state_xsdb_reg*"} ]]
#create_waiver -type CDC -id CDC-1 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/ila_clk_flag_reg*"} ]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/clk_lost_reg*"} ]]
#create_waiver -type CDC -id CDC-1 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/s_dclk_flag_reg*"} ]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/next_state_ila_reg*"} ]]
#create_waiver -type CDC -id CDC-1 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/s_dclk_flag_reg*"} ]] -to [get_pins -filter {REF_PIN_NAME=~D} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/ila_clk_flag_reg*"} ]]
#create_waiver -type CDC -id CDC-15 -description {The cross clock communication is handled through hand shake process} -user ila_0 -from [get_pins -filter {REF_PIN_NAME=~C} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/ila_clk_flag_reg*"} ]]  -to [get_pins -filter {REF_PIN_NAME=~R} -of_objects [get_cells -hierarchical -filter { NAME =~ "*/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[*]*"} ]]



####################################################################################
# Constraints from file : 'zdb_master.xdc'
####################################################################################

# ----------------------------------------------------------------------------
#     _____
#    / #   /____   \____
#  / \===\   \==/
# /___\===\___\/  AVNET Design Resource Center
#      \======/         www.em.avnet.com/drc
#       \====/
# ----------------------------------------------------------------------------
#
#  Created With Avnet UCF Generator V0.4.0
#     Date: Saturday, June 30, 2012
#     Time: 12:18:55 AM
#
#  This design is the property of Avnet.  Publication of this
#  design is not authorized without written consent from Avnet.
#
#  Please direct any questions to:
#     ZedBoard.org Community Forums
#     http://www.zedboard.org
#
#  Disclaimer:
#     Avnet, Inc. makes no warranty for the use of this code or design.
#     This code is provided  "As Is". Avnet, Inc assumes no responsibility for
#     any errors, which may appear in this code, nor does it make a commitment
#     to update the information contained herein. Avnet, Inc specifically
#     disclaims any implied warranties of fitness for a particular purpose.
#                      Copyright(c) 2012 Avnet, Inc.
#                              All rights reserved.
#
# ----------------------------------------------------------------------------
#
#  Notes:
#
#  10 August 2012
#     IO standards based upon Bank 34 and Bank 35 Vcco supply options of 1.8V,
#     2.5V, or 3.3V are possible based upon the Vadj jumper (J18) settings.
#     By default, Vadj is expected to be set to 1.8V but if a different
#     voltage is used for a particular design, then the corresponding IO
#     standard within this UCF should also be updated to reflect the actual
#     Vadj jumper selection.
#
#  09 September 2012
#     Net names are not allowed to contain hyphen characters '-' since this
#     is not a legal VHDL87 or Verilog character within an identifier.
#     HDL net names are adjusted to contain no hyphen characters '-' but
#     rather use underscore '_' characters.  Comment net name with the hyphen
#     characters will remain in place since these are intended to match the
#     schematic net names in order to better enable schematic search.
#
#  17 April 2014
#     Pin constraint for toggle switch SW7 was corrected to M15 location.
#
#  16 April 2015
#     Corrected the way that entire banks are assigned to a particular IO
#     standard so that it works with more recent versions of Vivado Design
#     Suite and moved the IO standard constraints to the end of the file
#     along with some better organization and notes like we do with our SOMs.
#
#   6 June 2016
#     Corrected error in signal name for package pin N19 (FMC Expansion Connector)
#
#
# ----------------------------------------------------------------------------


# ----------------------------------------------------------------------------
# Clock Source - Bank 13
# ----------------------------------------------------------------------------
current_instance -quiet
set_property IOSTANDARD LVCMOS33 [get_ports GCLK]
# ----------------------------------------------------------------------------
# User LEDs - Bank 33
# ----------------------------------------------------------------------------
set_property PACKAGE_PIN T22 [get_ports {LED_OUT[0]}]
set_property PACKAGE_PIN T21 [get_ports {LED_OUT[1]}]
set_property PACKAGE_PIN U22 [get_ports {LED_OUT[2]}]
set_property PACKAGE_PIN U21 [get_ports {LED_OUT[3]}]
set_property PACKAGE_PIN V22 [get_ports {LED_OUT[4]}]
set_property PACKAGE_PIN W22 [get_ports {LED_OUT[5]}]
set_property PACKAGE_PIN U19 [get_ports {LED_OUT[6]}]
set_property PACKAGE_PIN U14 [get_ports {LED_OUT[7]}]

set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {LED_OUT[7]}]
# ----------------------------------------------------------------------------
# User Push Buttons - Bank 34
# ----------------------------------------------------------------------------
#set_property PACKAGE_PIN P16 [get_ports {BTNC}];  # "BTNC"
#set_property PACKAGE_PIN R16 [get_ports {BTND}];  # "BTND"
#set_property PACKAGE_PIN N15 [get_ports {BTNL}];  # "BTNL"
#set_property PACKAGE_PIN R18 [get_ports {BTNR}];  # "BTNR"
#set_property PACKAGE_PIN T18 [get_ports {BTNU}];  # "BTNU"

set_property PACKAGE_PIN P16 [get_ports RESET]
set_property IOSTANDARD LVCMOS18 [get_ports RESET]

# ----------------------------------------------------------------------------
# IOSTANDARD Constraints
#
# Note that these IOSTANDARD constraints are applied to all IOs currently
# assigned within an I/O bank.  If these IOSTANDARD constraints are
# evaluated prior to other PACKAGE_PIN constraints being applied, then
# the IOSTANDARD specified will likely not be applied properly to those
# pins.  Therefore, bank wide IOSTANDARD constraints should be placed
# within the XDC file in a location that is evaluated AFTER all
# PACKAGE_PIN constraints within the target bank have been evaluated.
#
# Un-comment one or more of the following IOSTANDARD constraints according to
# the bank pin assignments that are required within a design.
# ----------------------------------------------------------------------------

# Note that the bank voltage for IO Bank 33 is fixed to 3.3V on ZedBoard.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 33]];

# Set the bank voltage for IO Bank 34 to 1.8V by default.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 34]];
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 34]];
# set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 34]];

# Set the bank voltage for IO Bank 35 to 1.8V by default.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 35]];
# set_property IOSTANDARD LVCMOS25 [get_ports -of_objects [get_iobanks 35]];
# set_property IOSTANDARD LVCMOS18 [get_ports -of_objects [get_iobanks 35]];

# Note that the bank voltage for IO Bank 13 is fixed to 3.3V on ZedBoard.
# set_property IOSTANDARD LVCMOS33 [get_ports -of_objects [get_iobanks 13]];


####################################################################################
# Constraints from file : 'debug.xdc'
####################################################################################




set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

#connect_debug_port dbg_hub/clk [get_nets DBG_PORT_OBUF[0]]



####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray




current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000



# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 1000.000




####################################################################################
# Constraints from file : 'xsdbm_cc_early_early.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports TCK & UPDATE
##
current_instance -quiet
current_instance dbg_hub/inst
create_clock -period 33.000 [get_pins -filter REF_PIN_NAME=~TCK -of_objects [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst*"}]]








####################################################################################
# Constraints from file : 'xsdbm_cc_late_late.xdc'
####################################################################################


##
## Create Clock Constraints on BSCAN ports TCK & UPDATE
##

set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*rdfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_RD_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO

set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]"}] 33.000



# Ignore paths from the write clock to the read data registers for Asynchronous Distributed RAM based FIFO
set_false_path -from [filter [all_fanout -from [get_pins -filter REF_PIN_NAME=~wr_clk -of_objects [get_cells -hierarchical -filter {NAME =~ "*SUBCORE_FIFO.*wrfifo_inst"}]] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~ *U_WR_FIFO*gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO


set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]"}] 33.000

##
## Timing Exceptions on TCK & UPDATE clocks
##
#TCK 2 CLK
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[*]"}]
#CLK 2 TCK
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[*]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[*]"}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]"}] -to [get_cells -hierarchical -filter {NAME =~ "*BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[*]"}]





####################################################################################
# Constraints from file : 'zdb_master.xdc'
####################################################################################

current_instance -quiet
set_property PACKAGE_PIN Y9 [get_ports GCLK]

####################################################################################
# Constraints from file : 'jtag_axi_0_impl.xdc'
####################################################################################

################################################################################
# (c) Copyright 2012 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

################################################################################

# This XDC is used only for OOC mode of synthesis, implementation
# User should update the correct clock period before proceeding further
# This constraints file contains default clock frequencies to be used during
# out-of-context flows such as OOC Synthesis and Hierarchical Designs.
# For best results the frequencies should be modified# to match the target
# frequencies.
# This constraints file is not used in normal top-down synthesis (the default flow of Vivado)
################################################################################


## axi4_lite interface and core_clock false path
## This constraint applies with cdc_module
#set aclk [get_clocks -of_objects [get_ports aclk]]
#set xsdb_clk  [get_clocks -of_objects [get_pins -hierarchical -filter {NAME=~*jtag_axi_engine_u/U_XSDB_SLAVE/s_dclk_o}]]

#set_false_path -quiet -from [filter [all_fanout -from [get_pins -hierarchical *U_XSDB_SLAVE/s_dclk_o] -flat -endpoints_only] {IS_LEAF}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

#set_false_path -quiet -from [filter [all_fanout -from [get_pins -hierarchical *U_XSDB_SLAVE/s_dclk_o] -flat -endpoints_only] {IS_LEAF}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm*/gpr1.dout_i_reg*}]

current_instance jtag_to_axil_inst/U0
set_false_path -from [filter [all_fanout -from [get_pins -hierarchical *U_XSDB_SLAVE/s_dclk_o] -flat -endpoints_only] IS_LEAF] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm*/gpr1.dout_i_reg*}] -quiet

#set_false_path -quiet -from [filter [all_fanout -from [get_ports aclk] -flat -endpoints_only] {IS_LEAF}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm*/gpr1.dout_i_reg*}]


# Set max delay on cross clock domain path for Block/Distributed RAM based FIFO
## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].wr_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $aclk]
## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].rd_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $xsdb_clk]

## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].wr_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $aclk]
## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].rd_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $xsdb_clk]

## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].wr_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $aclk]
## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].rd_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $xsdb_clk]

##set rd_clk [get_property -min PERIOD $aclk]
##set wr_clk [get_property -min PERIOD $xsdb_clk]
##set skew_value [expr {($wr_clk < $rd_clk) ? $wr_clk : $rd_clk} ]

##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]}] $skew_value
##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]}] $skew_value

##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]}] $skew_value
##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]}] $skew_value

##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]}] $skew_value
##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]}] $skew_value



## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].wr_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $xsdb_clk]
## set_max_delay -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[*].rd_stg_inst/Q_reg_reg[*]}] -datapath_only [get_property  -min PERIOD $aclk]

##set rd_clk1 [get_property -min PERIOD $xsdb_clk]
##set wr_clk1 [get_property -min PERIOD $aclk]
##set skew_value1 [expr {($rd_clk1 < $wr_clk1) ? $rd_clk1 : $wr_clk1} ]

##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*rd_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].wr_stg_inst/Q_reg_reg[*]}] $skew_value1
##set_bus_skew -quiet -from [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*wr_pntr_gc_reg[*]}] -to [get_cells -hierarchical -filter {NAME =~*jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/*gsync_stage[1].rd_stg_inst/Q_reg_reg[*]}] $skew_value1





################################################################################


# Vivado Generated physical constraints 

current_instance -quiet
set_property BEL INBUF_EN [get_cells GCLK_IBUF_inst_1]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[0]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[1]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[2]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[3]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[4]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[5]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[6]_inst}]
set_property BEL OUTBUF [get_cells {LED_OUT_OBUF[7]_inst}]
set_property BEL INBUF_EN [get_cells RESET_IBUF_inst]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr[2]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr[3]_i_1}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[2]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[3]}]
set_property BEL C6LUT [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_arready_i_1]
set_property BEL CFF [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_arready_reg]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr[2]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr[3]_i_1}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[2]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[3]}]
set_property BEL A5LUT [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awready_i_1]
set_property BEL A5FF [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awready_reg]
set_property BEL A6LUT [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bvalid_i_1]
set_property BEL AFF [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bvalid_reg]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[0]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[10]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[11]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[12]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[13]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[14]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[15]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[16]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[17]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[18]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[19]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[1]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[20]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[21]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[22]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[23]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[24]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[25]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[26]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[27]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[28]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[29]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[2]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[30]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[31]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[31]_i_2}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[3]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[4]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[5]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[6]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[7]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[8]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[9]_i_1}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[10]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[11]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[12]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[13]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[14]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[15]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[16]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[17]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[18]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[19]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[1]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[20]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[21]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[22]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[23]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[24]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[25]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[26]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[27]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[28]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[29]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[2]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[30]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[31]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[3]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[4]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[5]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[6]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[7]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[8]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[9]}]
set_property BEL C5LUT [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rvalid_i_1]
set_property BEL C5FF [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rvalid_reg]
set_property BEL C5LUT [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_wready_i_1]
set_property BEL B5FF [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_wready_reg]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[15]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[16]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[31]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_2}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_3}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[10]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[11]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[12]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[13]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[14]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[15]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[16]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[17]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[18]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[19]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[1]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[20]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[21]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[22]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[23]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[24]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[25]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[26]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[27]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[28]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[29]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[2]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[30]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[31]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[3]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[4]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[5]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[6]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[7]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[8]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[9]}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[15]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[23]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[31]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[7]_i_1}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[10]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[11]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[12]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[13]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[14]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[15]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[16]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[17]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[18]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[19]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[1]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[20]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[21]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[22]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[23]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[24]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[25]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[26]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[27]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[28]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[29]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[2]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[30]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[31]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[3]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[4]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[5]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[6]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[7]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[8]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[9]}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[15]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[23]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[31]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[7]_i_1}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[10]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[11]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[12]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[13]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[14]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[15]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[16]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[17]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[18]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[19]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[1]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[20]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[21]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[22]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[23]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[24]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[25]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[26]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[27]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[28]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[29]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[2]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[30]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[31]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[3]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[4]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[5]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[6]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[7]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[8]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[9]}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[15]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[23]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[31]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[7]_i_1}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[10]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[11]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[12]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[13]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[14]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[15]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[16]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[17]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[18]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[19]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[1]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[20]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[21]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[22]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[23]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[24]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[25]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[26]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[27]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[28]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[29]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[2]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[30]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[31]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[3]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[4]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[5]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[6]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[7]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[8]}]
set_property BEL D5FF [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[9]}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/spi_register[0]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[0]_i_1}]
set_property BEL A5LUT [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[1]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[2]_i_1}]
set_property BEL B5LUT [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[3]_i_1}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[0]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[1]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[2]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[3]}]
set_property BEL C5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[0]_i_1}]
set_property BEL B5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[0]_i_2}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[1]_i_1}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm_reg[1]}]
set_property BEL B6LUT [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/s_axis_tready_i_1]
set_property BEL BFF [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/s_axis_tready_reg]
set_property BEL C6LUT [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_clk_INST_0]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[0]_i_1}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[1]_i_1}]
set_property BEL A5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[2]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[3]_i_1}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[1]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[2]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[3]}]
set_property BEL A6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[1]_i_1}]
set_property BEL B6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[2]_i_1}]
set_property BEL A5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[3]_i_1}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[4]_i_1}]
set_property BEL B5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[5]_i_1}]
set_property BEL C5LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[6]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_1}]
set_property BEL D6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_2}]
set_property BEL C6LUT [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_3}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[0]}]
set_property BEL AFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[1]}]
set_property BEL BFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[2]}]
set_property BEL A5FF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[3]}]
set_property BEL CFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[4]}]
set_property BEL B5FF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[5]}]
set_property BEL C5FF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[6]}]
set_property BEL DFF [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ack_reg1_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ack_reg2_reg[0]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/i_0]
set_property BEL B5FF [get_cells ila_0_1/U0/ila_core_inst/basic_trigger_reg]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_2_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_reg[0]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[10]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[11]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[12]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[14]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[15]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[2]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[9]}]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/en_adv_trigger_2_reg]
set_property BEL B5FF [get_cells ila_0_1/U0/ila_core_inst/en_adv_trigger_reg]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[1]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[1]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[2]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[2]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[3]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[4]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[5]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[6]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[7]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][40]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][42]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][50]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][53]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][65]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][67]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][82]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][83]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][84]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][89]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][90]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][100]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][101]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][102]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][103]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][104]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][105]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][106]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][107]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][108]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][109]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][10]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][110]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][111]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][11]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][12]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][13]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][14]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][16]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][17]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][18]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][20]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][21]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][22]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][24]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][25]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][26]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][27]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][28]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][2]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][30]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][31]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][32]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][33]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][34]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][35]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][36]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][37]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][38]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][39]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][40]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][41]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][42]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][43]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][44]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][45]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][46]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][47]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][48]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][49]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][50]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][51]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][52]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][53]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][54]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][55]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][56]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][57]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][58]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][59]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][60]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][61]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][62]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][63]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][64]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][65]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][66]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][67]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][68]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][69]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][6]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][70]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][71]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][72]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][73]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][74]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][75]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][76]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][77]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][78]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][79]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][80]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][81]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][82]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][83]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][84]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][85]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][86]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][87]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][88]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][89]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][90]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][91]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][92]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][93]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][94]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][95]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][96]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][97]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][98]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][99]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/trace_data_ack_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/trace_data_ack_reg[1]}]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/CAP_DONE_O_i_1]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_i_1]
set_property BEL CFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_MUX8]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_in]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[12]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[0]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[10]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[11]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[2]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[4]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[5]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[6]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[7]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[8]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[9]_i_1}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[10]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[11]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[0]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]_i_2}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt[0]_i_2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]_i_1}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[1]_i_1__0}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[2]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_2__0}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]_i_1__9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[2]_i_1__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_2__9}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_3__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_4}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/data_out_sel_i_1__0}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[10]_i_1__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[11]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[12]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[14]_i_1__0}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[15]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[1]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[3]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[4]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[5]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[6]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[8]_i_1__0}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]_i_1__0}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_i_1__0}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/xsdb_reg[15]_i_2__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[0]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[1]_i_1__1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[2]_i_1__1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_2__1}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[1]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[1]_i_2__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[2]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_2__8}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_3__1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/data_out_sel_i_1__1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/data_out_sel_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/serial_dout_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[0]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[10]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[11]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[12]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[13]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[14]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[15]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[1]_i_1__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[2]_i_1__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[3]_i_1__1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[4]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[5]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[6]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[7]_i_1__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]_i_1__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[9]_i_1__1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_i_1__1}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_reg}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[0]_i_1__2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[1]_i_1__2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[2]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_2__2}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]_i_1__4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[1]_i_1__4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[2]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_2__4}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_3__2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/data_out_sel_i_1__2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/data_out_sel_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/serial_dout_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[0]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[10]_i_1__2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[11]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[13]_i_1__2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[14]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[15]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[1]_i_1__2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[2]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[4]_i_1__2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[5]_i_1__2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[6]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[7]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[8]_i_1__2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_i_1__2}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/xsdb_reg[15]_i_2__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[0]_i_1__3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[1]_i_1__3}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[2]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_2__3}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]_i_1__3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[1]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[2]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_2__3}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_3__3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/data_out_sel_i_1__3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]_i_1__3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[10]_i_1__3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[11]_i_1__3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[12]_i_1__3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[13]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[14]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[15]_i_1__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[1]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[2]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[4]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[5]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[7]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[8]_i_1__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[9]_i_1__3}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_i_1__3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[0]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[10]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[11]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[12]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[13]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[14]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[15]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[1]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[2]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[3]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[4]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[5]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[6]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[7]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[8]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[9]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[0]_i_1__4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[1]_i_1__4}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[2]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_2__4}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]_i_1__2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[1]_i_1__2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[2]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_1__2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_2__2}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_3__4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/data_out_sel_i_1__4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[0]_i_1__4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[10]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[11]_i_1__4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[12]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[13]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[15]_i_1__3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[1]_i_1__4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[2]_i_1__4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[3]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[4]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[5]_i_1__4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[6]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[7]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[8]_i_1__4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[9]_i_1__4}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_i_1__4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_reg}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_2__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[0]_i_1__5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[1]_i_1__5}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[2]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_2__5}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]_i_1__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[1]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[2]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_1__1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_2__1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_3__5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/data_out_sel_i_1__5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/data_out_sel_reg}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[10]_i_1__5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[11]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[12]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[13]_i_1__5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[15]_i_1__4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[1]_i_1__5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[2]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[3]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[4]_i_1__5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[5]_i_1__5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[6]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[8]_i_1__5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[9]_i_1__5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_i_1__5}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_reg}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[0]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[1]_i_1__6}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[2]_i_1__6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_2__6}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]_i_1__0}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[1]_i_1__0}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[2]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_2__0}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_3__6}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/data_out_sel_i_1__6}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[0]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[11]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[12]_i_1__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[13]_i_1__6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[14]_i_1__6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[15]_i_1__5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[1]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[2]_i_1__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[3]_i_1__6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[4]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[5]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[6]_i_1__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[7]_i_1__6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[8]_i_1__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[9]_i_1__6}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_i_1__6}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_reg}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/xsdb_reg[15]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[0]_i_1__7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[1]_i_1__7}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[2]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_2__7}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[1]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[2]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_2}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_3__7}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/data_out_sel_i_1__7}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/data_out_sel_reg}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]_i_1__7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[10]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[11]_i_1__7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[13]_i_1__7}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[14]_i_1__7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[15]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[1]_i_1__7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[2]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[3]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[4]_i_1__7}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[5]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[6]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[7]_i_1__7}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[8]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[9]_i_1__7}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[9]}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_i_1__7}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[0]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[10]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[11]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[12]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[13]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[14]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[15]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[1]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[2]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[3]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[4]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[5]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[6]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[7]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[8]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[9]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[0]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[1]_i_1__8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[2]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_2__8}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]_i_2__1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[2]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_2__7}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_3__8}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/data_out_sel_i_1__8}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/data_out_sel_reg}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[0]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[10]_i_1__8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[11]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[12]_i_1__8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[13]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[15]_i_1__7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[1]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[2]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[3]_i_1__8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[4]_i_1__8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[5]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[7]_i_1__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[8]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[9]_i_1__8}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_i_1__8}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[10]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[11]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[12]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[13]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[14]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[15]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[1]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[2]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[4]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[5]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[6]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[7]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[8]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[9]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[0]_i_1__9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[1]_i_1__9}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[2]_i_1__9}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_2__9}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]_i_1__6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[1]_i_1__6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[2]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_1__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_2__6}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_3__9}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/data_out_sel_i_1__9}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[0]_i_1__9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[10]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[11]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[12]_i_1__9}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[13]_i_1__9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[14]_i_1__9}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[15]_i_1__8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[1]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[2]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[3]_i_1__9}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[4]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[5]_i_1__9}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[6]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[7]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[8]_i_1__9}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[9]_i_1__9}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_i_1__9}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_reg}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[0]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[1]_i_1__10}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[2]_i_1__10}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_2__10}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]_i_1__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[1]_i_1__5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[2]_i_1__10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_1__5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_2__5}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_3__10}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/data_out_sel_i_1__10}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/data_out_sel_reg}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/next_state_inferred__2/i_}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[9]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/serial_data_o}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/serial_dout_reg}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[0]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[10]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[11]_i_1__10}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]_i_1__10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[13]_i_1__10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[14]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[15]_i_1__9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[1]_i_1__10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[2]_i_1__10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[3]_i_1__10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[4]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[5]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]_i_1__10}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[7]_i_1__10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[8]_i_1__10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[9]_i_1__10}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_i_1__10}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_1]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[13]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[14]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[3]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[4]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[7]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[8]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[9]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]}]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1]
set_property BEL BFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg]
set_property BEL B5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_7}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_8}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_9}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]_i_1}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]}]
set_property BEL A5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_drdy_i_1]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_drdy_reg]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[15]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[100]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[101]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[102]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[103]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[104]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[105]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[106]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[107]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[108]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[109]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[110]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[111]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[112]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[113]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[114]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[115]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[116]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[117]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[118]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[119]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[120]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[121]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[122]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[123]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[124]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[125]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[126]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[127]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[12]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[16]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[17]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[18]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[20]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[21]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[22]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[24]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[25]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[26]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[27]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[28]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[30]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[31]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[32]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[33]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[34]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[35]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[36]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[37]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[38]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[39]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[40]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[41]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[42]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[43]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[44]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[45]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[46]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[47]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[48]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[49]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[50]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[51]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[52]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[53]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[54]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[55]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[56]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[57]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[58]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[59]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[60]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[61]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[62]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[63]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[64]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[65]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[66]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[67]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[68]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[69]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[70]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[71]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[72]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[73]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[74]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[75]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[76]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[77]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[78]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[79]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[80]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[81]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[82]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[83]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[84]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[85]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[86]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[87]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[88]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[89]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[90]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[91]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[92]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[93]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[94]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[95]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[96]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[97]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[98]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[99]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[9]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_i_1]
set_property BEL A5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_i_2]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_reg]
set_property BEL A5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_rb_drdy4_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[3]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[4]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[5]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[6]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[0]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[3]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[4]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[5]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[6]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[0]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[3]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[4]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[5]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[6]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_i_1]
set_property BEL B5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_i_2]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_reg]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/curr_read_block[2]_i_5}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/curr_read_block[2]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[4]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[0]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[2]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[4]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[4]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_4}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_6}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff7_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff8_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff8_reg]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff9_reg]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_reg]
set_property BEL BFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff_i_1]
set_property BEL CFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/dummy_temp1_reg]
set_property BEL BFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/dummy_temp_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync2_reg]
set_property BEL B5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/next_state_ila_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/next_state_xsdb_reg]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_reg[1]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_1]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_2]
set_property BEL B5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_3]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_5]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_6]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_reg]
set_property BEL F7AMUX [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_reg_i_4]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__4}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_10}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_13}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_9}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__0}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_14}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_12}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_6}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_9}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_6}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1]
set_property BEL A5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[1]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[6]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[6]_i_2}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[1]_i_3}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__6}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_7}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_7}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_8}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_9}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_5}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_7}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_5}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_7}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[0]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[1]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_6}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_8}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_6}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[5]_i_8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[8]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[8]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[9]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[9]_i_2}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[0]_i_3}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[2]_i_3}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[5]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[1]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[2]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_2}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[3]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[1]_i_1__10}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_1__10}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_2__10}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_4__0}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/data_out_sel_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/data_out_sel_reg]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/next_state_inferred__3/i_]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[12]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[9]}]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/serial_data_o]
set_property BEL B5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[10]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[11]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[12]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[13]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[14]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[15]_i_1}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[15]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[3]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[4]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[5]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[6]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[7]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[9]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]}]
set_property BEL A5LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_i_1]
set_property BEL C5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[0]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[10]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[11]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[12]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[13]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[14]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[15]_i_4}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[2]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[4]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[5]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[6]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[7]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[8]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[9]_i_2}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]_i_2}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[1]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[2]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[3]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[4]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[5]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[6]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[7]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[8]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[9]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[15]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__7}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__4}]
set_property BEL D5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[0]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[10]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[1]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[2]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[3]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[4]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[5]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[6]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[7]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[8]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[9]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_reg]
set_property BEL BFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_3}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[4]_i_1}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[14]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[14]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[5]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[5]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[6]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[6]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_8}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_6}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_10}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_11}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[1]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[2]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[5]_i_1}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5]}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[0]_i_2}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_2}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_4}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_5}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_3}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_2}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[10]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_2}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_3}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_4}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[9]}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_3}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[11]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[15]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[2]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[14]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]}]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__0]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__1]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__2]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__3]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__4]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__5]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__6]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__7]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__8]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse[1]_i_1__0}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]}]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/reset_out[0]_i_1}]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_i_1__0]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_pulse[0]_i_1__0}]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg1_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_i_1__1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg1_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_i_1]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_pulse[0]_i_1}]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg1_reg]
set_property BEL C6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_i_1__2]
set_property BEL CFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg1_reg]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples[11]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse[1]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]}]
set_property BEL D6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/halt_out_i_1]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg]
set_property BEL DFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_out_reg]
set_property BEL AFF [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/prev_cap_done_reg]
set_property BEL B6LUT [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/TRIGGER_EQ[0]_i_1}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property BEL CARRY4 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property BEL D5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg}]
set_property BEL BFF [get_cells ila_0_1/U0/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property BEL A5FF [get_cells ila_0_1/U0/ila_core_inst/use_probe_debug_circuit_reg]
set_property BEL A6LUT [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[0]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[0]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_4}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__11}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2__0}]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__11}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_2__2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1__11}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[3]_i_1__11}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[3]_i_2__11}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1}]
set_property BEL C5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_1}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[100]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[101]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[103]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[104]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[105]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[106]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[107]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[108]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[109]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[110]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[111]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[112]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[19]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[21]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[22]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[25]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[26]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[27]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[28]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[29]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[31]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[32]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[33]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[35]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[37]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[38]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[39]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[40]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[41]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[43]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[45]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[46]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[47]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[48]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[49]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[50]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[51]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[52]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[53]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[54]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[55]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[57]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[59]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[60]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[61]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[62]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[63]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[66]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[67]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[68]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[69]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[6]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[70]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[72]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[73]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[74]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[75]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[77]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[79]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[80]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[82]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[83]}]
set_property BEL C5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[84]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[85]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[87]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[88]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[89]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[93]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[94]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[95]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[96]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[97]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[98]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[99]}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]}]
set_property BEL A5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[2]_srl3}]
set_property BEL A5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]}]
set_property BEL DFF [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg]
set_property BEL B5LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3}]
set_property BEL B5FF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]}]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry__0]
set_property BEL CARRY4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry__1]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_2}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_3}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_4}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[1]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[2]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[3]_i_1}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[4]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[6]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[7]_i_1}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]}]
set_property BEL AFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]}]
set_property BEL BFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]}]
set_property BEL CFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]}]
set_property BEL DFF [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[0]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[0]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_2__8}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_3__5}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[2]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[2]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[5]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[5]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3}]
set_property BEL B6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_2}]
set_property BEL A6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_3}]
set_property BEL D6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_2}]
set_property BEL C6LUT [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_3}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[0]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[11]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[12]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[13]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[14]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[1]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[2]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[3]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[5]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[6]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[7]_i_1}]
set_property BEL F7AMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[8]_i_1}]
set_property BEL F7BMUX [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[9]_i_1}]
set_property BEL AFF [get_cells {ila_0_1/U0/sync_reg1_reg[0]}]
set_property BEL BFF [get_cells {ila_0_1/U0/sync_reg2_reg[0]}]
set_property BEL CFF [get_cells {ila_0_1/U0/sync_reg3_reg[0]}]
set_property BEL CFF [get_cells ila_0_1/U0/trig_out_ack_reg_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_arvalid_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_arvalid_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_busy_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_busy_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_done_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_done_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp[1]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp_reg[1]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rready_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rready_reg]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rd_cmd_fifo_data_out_qid[3]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[13]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[14]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[18]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[19]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[20]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[21]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[22]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[23]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[24]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[25]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[26]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[27]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[28]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[29]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[30]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[31]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[7]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[8]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[9]}]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_wr_en_i_1]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_wr_en_reg]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[0]_i_1__1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[1]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[2]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[2]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_1]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_2]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_3]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_4]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_2]
set_property BEL C5LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_3]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_reg]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_3]
set_property BEL B5LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_4]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp[1]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp_reg[1]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_i_1]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_reg]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/cmd_fifo_data_out_ff_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/cmd_fifo_data_out_ff_reg[35]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[0]_i_1__2}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[1]_i_1__2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[3]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_2}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_3}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_4}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[16]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[18]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[19]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[22]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[23]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[24]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[25]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[26]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[27]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[28]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[29]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[2]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[30]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[31]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[6]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[8]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_i_1]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_reg]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/wr_cmd_fifo_data_out_qid[3]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_3}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_4}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_4}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_5}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_3}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_4}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_5}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_6}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_4}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_3}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_4}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_3}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_4}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_4}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_4}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_4}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_5}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_3}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_4}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_3}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_4}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_5}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_4}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_drdy_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_drdy_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[15]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[11]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[12]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[6]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/s_den_o_INST_0]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/s_den_o_INST_0_i_1]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[0]_INST_0}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[10]_INST_0}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[11]_INST_0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[12]_INST_0}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[13]_INST_0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[14]_INST_0}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[15]_INST_0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[16]_INST_0}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[1]_INST_0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[2]_INST_0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[3]_INST_0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[4]_INST_0}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[5]_INST_0}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[6]_INST_0}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[7]_INST_0}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[8]_INST_0}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[9]_INST_0}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[100]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[101]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[102]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[103]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[104]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[105]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[106]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[107]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[108]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[109]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[10]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[110]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[111]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[112]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[113]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[114]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[115]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[116]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[117]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[118]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[119]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[11]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[120]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[121]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[122]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[123]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[124]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[125]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[126]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[127]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[12]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[15]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[18]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[19]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[22]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[23]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[24]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[25]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[26]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[27]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[28]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[29]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[30]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[31]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[32]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[33]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[35]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[36]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[37]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[38]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[39]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[40]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[41]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[42]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[43]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[44]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[45]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[46]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[47]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[48]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[49]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[50]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[51]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[52]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[53]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[54]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[55]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[56]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[57]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[58]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[59]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[60]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[61]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[62]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[63]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[64]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[65]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[66]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[67]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[68]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[69]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[70]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[71]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[72]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[73]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[74]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[75]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[76]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[77]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[78]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[79]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[7]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[80]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[81]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[82]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[83]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[84]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[85]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[86]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[87]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[88]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[89]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[90]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[91]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[92]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[93]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[94]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[95]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[96]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[97]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[98]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[99]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[9]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff2_reg]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff3_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/axi_aresetn_ff_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/axi_rd_txn_err_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_done_ff_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_i_1__0]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/rd_cmd_fifo_i_1__0]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/rd_cmd_fifo_reg]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[0]_i_1__0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state_reg[1]}]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_done_ff_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/rd_cmd_fifo_i_1]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/rd_cmd_fifo_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/s_axi_wr_resp[0]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[0]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state_reg[0]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state_reg[1]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/wr_sts_flag_i_1]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_valid_rd_ch_d_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_valid_wr_ch_d_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff1_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff2_reg]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff3_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff4_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_xsdb_ff2_reg]
set_property BEL C5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_xsdb_ff_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff2_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff3_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff4_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_reg]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[2]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[3]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[4]_i_2}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[35]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_rd_ch_d_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__2]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[63]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_sts_flag_i_1]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rd_resp[1]_i_1}]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__2}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__2}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__2}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__2]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__2]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__2]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_2__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3__1]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4__1]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_16}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_axi_ff2_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_axi_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_xsdb_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[2]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[2]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[1]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[3]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_sts_flag_reg]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1__2]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__2]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4__2]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_6__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7__0]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_8__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_9__0]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_10]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_6]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_7]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_9]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__2}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__2}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_2__0}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg}]
set_property BEL RAMB18E1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_14}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_i_1]
set_property BEL B5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_i_2]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_reg]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_i_1]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_i_2]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp[1]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp_reg[1]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_i_1]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp[1]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[6]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[7]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_den_i_reg]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[11]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[12]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[13]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[15]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[4]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[7]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[9]}]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_dwe_i_reg]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[13]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[8]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[9]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[11]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[12]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[13]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[14]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[15]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[7]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[8]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[9]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[0]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[11]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[12]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[13]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[14]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[15]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[2]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[4]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[5]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[7]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[9]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[10]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[11]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[12]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[13]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[14]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[15]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[7]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[8]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[9]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[10]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[12]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[13]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[14]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[8]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[9]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_6]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_8]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_9]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__0]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__0]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__0]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__0}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1__0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_2__0}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__0]
set_property BEL B5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__0]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5__0]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_6__0]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_7__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8__0]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_9__0]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_128_191_0_2_i_1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_2}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]}]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_30_30]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_31_31]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_9_11]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_27_29]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_30_30]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_31_31]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_24_26]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_30_30]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_31_31]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[0]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[10]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[11]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[12]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[13]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[14]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[15]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[16]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[17]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[18]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[19]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[20]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[21]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[22]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[23]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[24]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[25]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[26]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[27]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[28]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[29]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[2]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[30]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[31]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[3]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[5]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[6]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[7]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[8]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[9]_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_10]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_11]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_12]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_13]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_14]
set_property BEL B5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_15]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_16]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_17]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_18]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_2]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_3]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_4]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_5]
set_property BEL C5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_6]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_7]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_8]
set_property BEL C5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_9]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/axi_has_burst_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_i_1]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_large_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_2]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_3]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg2_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg3_reg]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[1]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[2]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[1]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[2]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff[31]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[16]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[17]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[18]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[19]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[20]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[21]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[22]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[23]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[24]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[25]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[26]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[27]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[28]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[29]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[30]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[31]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[4]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[5]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[6]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[7]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_i_1]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_i_2]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/select_i_1]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[10]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[11]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[12]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[13]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[14]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[15]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[16]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[17]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[18]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[19]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[1]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[20]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[21]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[22]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[23]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[24]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[25]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[26]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[27]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[28]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[29]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[2]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[30]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_2}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[3]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[4]_i_1}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[5]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[6]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[7]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[8]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[9]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[13]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[14]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[15]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[17]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[18]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[19]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[20]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[21]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[22]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[23]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[24]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[25]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[26]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[27]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[28]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[29]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[30]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[31]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[4]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[5]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[8]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[9]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[10]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[14]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[4]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[5]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[7]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__2]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2]
set_property BEL D5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_i_1]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_reg]
set_property BEL D5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/s_rst_xsdbfifo_large]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/select_reg]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[10]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[11]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[13]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[14]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[9]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[0]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[2]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[3]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[4]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_2}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[6]}]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_1]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_2]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_3]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_reg]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[0]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[1]_i_1__0}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[2]_i_1__0}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_2__0}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[18]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[19]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[23]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[24]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[25]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[26]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[27]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[28]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[29]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[30]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[31]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[32]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[33]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[34]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[35]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[36]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[37]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[38]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[39]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[40]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[41]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[42]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[43]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[44]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[45]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[46]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[47]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[48]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[49]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[4]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[50]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[51]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[52]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[53]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[54]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[55]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[56]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[57]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[58]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[59]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[60]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[61]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[62]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[63]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[6]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[9]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[17]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[18]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[19]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[20]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[21]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[22]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[23]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[24]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[25]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[26]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[27]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[28]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[29]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[30]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[31]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[32]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[33]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[34]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[35]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[36]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[37]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[38]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[39]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[40]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[41]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[42]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[43]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[44]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[45]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[46]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[47]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[48]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[49]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[50]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[51]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[52]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[53]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[54]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[55]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[56]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[57]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[58]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[59]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[5]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[60]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[61]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[62]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[63]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[6]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[7]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifowren_i_1__1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifowren_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[1]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[1]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[2]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/gic0.gc0.count_d1[7]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[11]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[14]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[17]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[18]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[19]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[22]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[24]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[25]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[26]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[27]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[28]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[29]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[30]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[31]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[3]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[5]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[8]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[9]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[15]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[22]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[23]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[25]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[26]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[28]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[29]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[30]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[31]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[5]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[7]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[8]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowren_i_1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowren_reg]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_reg]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[2]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[3]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[3]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[12]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[16]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[18]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[19]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[20]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[21]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[22]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[23]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[24]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[25]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[26]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[27]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[28]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[29]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[30]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[31]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[32]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[33]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[34]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[35]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[36]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[37]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[38]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[39]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[3]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[40]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[41]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[42]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[43]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[44]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[45]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[46]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[47]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[48]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[49]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[50]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[51]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[52]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[53]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[54]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[55]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[56]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[57]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[58]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[59]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[5]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[60]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[61]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[62]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[63]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[6]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[7]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[8]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[9]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[10]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[11]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[14]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[16]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[17]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[18]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[19]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[20]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[21]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[22]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[23]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[24]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[25]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[26]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[27]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[28]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[29]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[30]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[31]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[32]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[33]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[36]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[37]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[38]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[39]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[3]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[40]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[41]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[42]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[43]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[44]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[45]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[46]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[47]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[48]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[49]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[50]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[51]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[52]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[54]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[55]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[56]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[57]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[58]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[59]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[5]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[60]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[61]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[62]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[63]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[6]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[7]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[8]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[9]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowren_i_1__0]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowren_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/xsdb_drdy_i_1__0]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/xsdb_drdy_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_ctrl_i_1]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_ctrl_reg]
set_property BEL A5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_reset_i_1]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_reset_reg]
set_property BEL B5LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_1]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_2}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_3}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[10]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[11]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[12]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[13]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[14]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_2}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_3}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_4}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_2}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_3}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_2}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_3}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_2}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_3}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_2}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_3}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[5]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[6]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[7]_i_1}]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[8]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[9]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[10]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[11]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[12]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[13]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[14]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[15]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[4]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[5]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[6]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[7]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[8]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[9]}]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff2_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff3_reg]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_reg]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[1]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[2]_i_1}]
set_property BEL C5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[3]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[4]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[4]_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[2]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[4]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[35]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL D5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__1]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch_d_i_1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__1]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__1]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[63]_i_1}]
set_property BEL D6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property BEL D5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_cmd_fifo_data_out[63]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_qid[3]_i_1}]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL B5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__1}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL A6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__1]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__1]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__1]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2]
set_property BEL CFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL DFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__0}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__0}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__0}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__0]
set_property BEL C6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_2]
set_property BEL D6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3__0]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4__0]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg}]
set_property BEL C5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg}]
set_property BEL A6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]}]
set_property BEL A5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3}]
set_property BEL A5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property BEL C6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/state[1]_i_1__1}]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_axi_ff2_reg]
set_property BEL A5FF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_axi_reg]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_xsdb_reg]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[0]_i_1}]
set_property BEL B6LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[1]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[2]_i_1}]
set_property BEL B5LUT [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[2]_i_2}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[1]}]
set_property BEL B5FF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[2]}]
set_property BEL AFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[0]}]
set_property BEL BFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[1]}]
set_property BEL CFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[2]}]
set_property BEL DFF [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[3]}]
set_property BEL AFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_sts_flag_reg]
set_property BEL B6LUT [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/xsdb_rst0]
set_property BEL BFF [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/xsdb_rst_reg]
set_property BEL AFF [get_cells reset_a2s_1/sreset_n_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_temp_inferred_i_1]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]}]
set_property BEL B5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_i_1]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_12]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg]
set_property BEL DFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_i_1__0]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/burst_wd_in_rdy_rise_edge_i_1]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_temp_inferred_i_1__0]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/iTDO_i_10]
set_property BEL B5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[0]_i_2}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[0]_i_3}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[1]_i_2}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_3]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_6]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_7]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_9]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/addr_in_rdy_rise_edge_i_1]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_temp_inferred_i_1__1]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg]
set_property BEL DFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/last_flag_i_1]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property BEL DFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/guf.guf1.underflow_i_i_1]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5]
set_property BEL B5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL C5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[0]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[2]_i_1}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property BEL B5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property BEL C5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/current_state[2]_i_6}]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_8]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[10]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[1]_i_1__2}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[7]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[8]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[0]_i_1__0}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[1]_i_1__0}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[2]_i_1__0}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[3]_i_2__0}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpr1.dout_i[15]_i_1}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/guf.guf1.underflow_i_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[2]_i_1}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15]
set_property BEL D5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[0]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[2]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[3]_i_2}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_temp_inferred_i_1__2]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]}]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_9]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]_i_1__1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_i_1__1]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_3]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_5]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_6]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_7]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[0]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[2]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[3]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[4]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_3}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]}]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__1]
set_property BEL B5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1}]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_i_1]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_i_1]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_3}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_4}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_5}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_3}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_4}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_5}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_3}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_2}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_4}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_5}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_4}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_5}]
set_property BEL A5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_last_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_rise_edge_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[10]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_i_2}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_4}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_5}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_6}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_7}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_8}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_9}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_2}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_3}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_4}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_5}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_6}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_7}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_8}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[16]_i_2}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_3}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_4}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_5}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_6}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_7}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_8}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_9}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_4}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_5}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_6}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_7}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_8}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_9}]
set_property BEL B5FF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[6]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[9]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_2]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_4]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_5]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_8]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_i_1]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[1]_i_10}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[1]_i_2}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_abort_rd_i_1]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_rd_req_i_1]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[0]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[2]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[3]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[4]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[5]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[6]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[6]_i_2}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[4]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_4}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_4}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__10]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4]
set_property BEL B5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5]
set_property BEL B5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7]
set_property BEL B5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_write_mode_i_1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_wr_pop_r_i_1]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[1]_i_2}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r[0]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1]
set_property BEL A5LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_2]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask[1]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr[16]_i_1}]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd[0]_i_1}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_3}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_3}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_4}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_5}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[3]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[4]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg]
set_property BEL DFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg]
set_property BEL DFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg]
set_property BEL CFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r[0]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r[1]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r[0]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r[1]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r[0]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r[1]_i_1}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r[1]_i_1}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]}]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[10]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[11]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[12]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[13]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[14]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[15]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[2]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[3]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[4]_i_1}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[5]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[6]_i_1}]
set_property BEL C5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[7]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[8]_i_1}]
set_property BEL D5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[9]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_3}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[4]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[5]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_3}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[1]_i_1}]
set_property BEL A5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[2]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[3]_i_1}]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[4]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC/i_]
set_property BEL B5LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg]
set_property BEL BFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg]
set_property BEL BSCAN [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[0]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[12]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[17]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[21]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[25]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[8]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_2]
set_property BEL AFF [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_2}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[2]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[3]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[4]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[6]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]}]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_1]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_25]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_26]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_27]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_28]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_29]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_30]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_31]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_32]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4]
set_property BEL A6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_2}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0]_INST_0}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]_INST_0}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]}]
set_property BEL B6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1]
set_property BEL D6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[21]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[22]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[23]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[24]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[29]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3}]
set_property BEL CARRY4 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]}]
set_property BEL C5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]}]
set_property BEL D5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]}]
set_property BEL B5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]}]
set_property BEL C6LUT [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[10]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[11]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[12]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[13]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[15]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[16]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[1]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[22]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[29]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[2]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[30]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[3]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[4]_i_1}]
set_property BEL A6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[5]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[6]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[8]_i_1}]
set_property BEL B6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]}]
set_property BEL AFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]}]
set_property BEL DFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]}]
set_property BEL BFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]}]
set_property BEL D6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1}]
set_property BEL C6LUT [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2}]
set_property BEL A5FF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]}]
set_property BEL CFF [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]}]
set_property LOC BUFGCTRL_X0Y1 [get_cells GCLK_IBUF_BUFG_inst]
set_property LOC SLICE_X62Y1 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr[2]_i_1}]
set_property LOC SLICE_X62Y1 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr[3]_i_1}]
set_property LOC SLICE_X62Y1 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[2]}]
set_property LOC SLICE_X62Y1 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_araddr_reg[3]}]
set_property LOC SLICE_X62Y1 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_arready_i_1]
set_property LOC SLICE_X62Y1 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_arready_reg]
set_property LOC SLICE_X68Y5 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr[2]_i_1}]
set_property LOC SLICE_X68Y5 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr[3]_i_1}]
set_property LOC SLICE_X68Y5 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[2]}]
set_property LOC SLICE_X68Y5 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awaddr_reg[3]}]
set_property LOC SLICE_X68Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awready_i_1]
set_property LOC SLICE_X68Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_awready_reg]
set_property LOC SLICE_X70Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bvalid_i_1]
set_property LOC SLICE_X70Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_bvalid_reg]
set_property LOC SLICE_X34Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[0]_i_1}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[10]_i_1}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[11]_i_1}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[12]_i_1}]
set_property LOC SLICE_X38Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[13]_i_1}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[14]_i_1}]
set_property LOC SLICE_X38Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[15]_i_1}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[16]_i_1}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[17]_i_1}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[18]_i_1}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[19]_i_1}]
set_property LOC SLICE_X33Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[1]_i_1}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[20]_i_1}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[21]_i_1}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[22]_i_1}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[23]_i_1}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[24]_i_1}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[25]_i_1}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[26]_i_1}]
set_property LOC SLICE_X30Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[27]_i_1}]
set_property LOC SLICE_X30Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[28]_i_1}]
set_property LOC SLICE_X31Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[29]_i_1}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[2]_i_1}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[30]_i_1}]
set_property LOC SLICE_X62Y1 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[31]_i_1}]
set_property LOC SLICE_X32Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[31]_i_2}]
set_property LOC SLICE_X34Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[3]_i_1}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[4]_i_1}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[5]_i_1}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[6]_i_1}]
set_property LOC SLICE_X37Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[7]_i_1}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[8]_i_1}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata[9]_i_1}]
set_property LOC SLICE_X34Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[0]}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[10]}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[11]}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[12]}]
set_property LOC SLICE_X38Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[13]}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[14]}]
set_property LOC SLICE_X38Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[15]}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[16]}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[17]}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[18]}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[19]}]
set_property LOC SLICE_X33Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[1]}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[20]}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[21]}]
set_property LOC SLICE_X35Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[22]}]
set_property LOC SLICE_X33Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[23]}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[24]}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[25]}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[26]}]
set_property LOC SLICE_X30Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[27]}]
set_property LOC SLICE_X30Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[28]}]
set_property LOC SLICE_X31Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[29]}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[2]}]
set_property LOC SLICE_X31Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[30]}]
set_property LOC SLICE_X32Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[31]}]
set_property LOC SLICE_X34Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[3]}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[4]}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[5]}]
set_property LOC SLICE_X36Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[6]}]
set_property LOC SLICE_X37Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[7]}]
set_property LOC SLICE_X36Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[8]}]
set_property LOC SLICE_X38Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rdata_reg[9]}]
set_property LOC SLICE_X62Y1 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rvalid_i_1]
set_property LOC SLICE_X62Y1 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_rvalid_reg]
set_property LOC SLICE_X68Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_wready_i_1]
set_property LOC SLICE_X68Y5 [get_cells axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/axi_wready_reg]
set_property LOC SLICE_X36Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[15]_i_1}]
set_property LOC SLICE_X36Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[16]_i_1}]
set_property LOC SLICE_X34Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[31]_i_1}]
set_property LOC SLICE_X39Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_1}]
set_property LOC SLICE_X36Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_2}]
set_property LOC SLICE_X68Y5 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0[7]_i_3}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[0]}]
set_property LOC SLICE_X39Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[10]}]
set_property LOC SLICE_X39Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[11]}]
set_property LOC SLICE_X37Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[12]}]
set_property LOC SLICE_X37Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[13]}]
set_property LOC SLICE_X37Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[14]}]
set_property LOC SLICE_X39Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[15]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[16]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[17]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[18]}]
set_property LOC SLICE_X36Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[19]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[1]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[20]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[21]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[22]}]
set_property LOC SLICE_X33Y15 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[23]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[24]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[25]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[26]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[27]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[28]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[29]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[2]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[30]}]
set_property LOC SLICE_X32Y16 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[31]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[3]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[4]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[5]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[6]}]
set_property LOC SLICE_X38Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[7]}]
set_property LOC SLICE_X39Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[8]}]
set_property LOC SLICE_X39Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg0_reg[9]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[15]_i_1}]
set_property LOC SLICE_X32Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[23]_i_1}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[31]_i_1}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1[7]_i_1}]
set_property LOC SLICE_X33Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[0]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[10]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[11]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[12]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[13]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[14]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[15]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[16]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[17]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[18]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[19]}]
set_property LOC SLICE_X33Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[1]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[20]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[21]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[22]}]
set_property LOC SLICE_X33Y12 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[23]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[24]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[25]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[26]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[27]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[28]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[29]}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[2]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[30]}]
set_property LOC SLICE_X30Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[31]}]
set_property LOC SLICE_X33Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[3]}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[4]}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[5]}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[6]}]
set_property LOC SLICE_X36Y9 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[7]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[8]}]
set_property LOC SLICE_X38Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg1_reg[9]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[15]_i_1}]
set_property LOC SLICE_X32Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[23]_i_1}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[31]_i_1}]
set_property LOC SLICE_X37Y7 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2[7]_i_1}]
set_property LOC SLICE_X34Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[0]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[10]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[11]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[12]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[13]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[14]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[15]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[16]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[17]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[18]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[19]}]
set_property LOC SLICE_X34Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[1]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[20]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[21]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[22]}]
set_property LOC SLICE_X33Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[23]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[24]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[25]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[26]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[27]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[28]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[29]}]
set_property LOC SLICE_X36Y6 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[2]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[30]}]
set_property LOC SLICE_X31Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[31]}]
set_property LOC SLICE_X34Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[3]}]
set_property LOC SLICE_X38Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[4]}]
set_property LOC SLICE_X38Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[5]}]
set_property LOC SLICE_X36Y6 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[6]}]
set_property LOC SLICE_X36Y6 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[7]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[8]}]
set_property LOC SLICE_X37Y10 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg2_reg[9]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[15]_i_1}]
set_property LOC SLICE_X32Y13 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[23]_i_1}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[31]_i_1}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3[7]_i_1}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[0]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[10]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[11]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[12]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[13]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[14]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[15]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[16]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[17]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[18]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[19]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[1]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[20]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[21]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[22]}]
set_property LOC SLICE_X33Y14 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[23]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[24]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[25]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[26]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[27]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[28]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[29]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[2]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[30]}]
set_property LOC SLICE_X32Y17 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[31]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[3]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[4]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[5]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[6]}]
set_property LOC SLICE_X36Y8 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[7]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[8]}]
set_property LOC SLICE_X37Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/slv_reg3_reg[9]}]
set_property LOC SLICE_X39Y11 [get_cells {axi_four_reg_v1_0_int1/axi_four_reg_v1_0_S_AXI_inst/spi_register[0]_i_1}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[0]_i_1}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[1]_i_1}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[2]_i_1}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div[3]_i_1}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[0]}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[1]}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[2]}]
set_property LOC SLICE_X43Y14 [get_cells {axi_four_reg_v1_0_int1/dividerXbit_1/register_div_reg[3]}]
set_property LOC SLICE_X40Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[0]_i_1}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[0]_i_2}]
set_property LOC SLICE_X40Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm[1]_i_1}]
set_property LOC SLICE_X40Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm_reg[0]}]
set_property LOC SLICE_X40Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/FSM_sequential_main_fsm_reg[1]}]
set_property LOC SLICE_X40Y13 [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/s_axis_tready_i_1]
set_property LOC SLICE_X40Y13 [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/s_axis_tready_reg]
set_property LOC SLICE_X40Y13 [get_cells axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_clk_INST_0]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[0]_i_1}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[1]_i_1}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[2]_i_1}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count[3]_i_1}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[0]}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[1]}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[2]}]
set_property LOC SLICE_X41Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_count_reg[3]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[1]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[2]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[3]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[4]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[5]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[6]_i_1}]
set_property LOC SLICE_X40Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_1}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_2}]
set_property LOC SLICE_X39Y11 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register[7]_i_3}]
set_property LOC SLICE_X39Y11 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[0]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[1]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[2]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[3]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[4]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[5]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[6]}]
set_property LOC SLICE_X39Y13 [get_cells {axi_four_reg_v1_0_int1/spi_tx_engine_1/spi_register_reg[7]}]
set_property LOC SLICE_X57Y75 [get_cells {ila_0_1/U0/ack_reg1_reg[0]}]
set_property LOC SLICE_X57Y75 [get_cells {ila_0_1/U0/ack_reg2_reg[0]}]
set_property LOC SLICE_X51Y9 [get_cells ila_0_1/U0/i_0]
set_property LOC SLICE_X42Y10 [get_cells ila_0_1/U0/ila_core_inst/basic_trigger_reg]
set_property LOC SLICE_X40Y4 [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_2_reg[0]}]
set_property LOC SLICE_X40Y4 [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_2_reg[1]}]
set_property LOC SLICE_X40Y4 [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_reg[0]}]
set_property LOC SLICE_X40Y4 [get_cells {ila_0_1/U0/ila_core_inst/capture_qual_ctrl_reg[1]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[0]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[10]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[11]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[12]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[13]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[14]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[15]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[1]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[2]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[3]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[4]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[5]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[6]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[7]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[8]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync1_reg[9]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[0]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[10]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[11]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[12]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[13]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[14]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[15]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[1]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[2]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[3]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[4]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[5]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[6]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[7]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[8]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/debug_data_in_sync2_reg[9]}]
set_property LOC SLICE_X41Y7 [get_cells ila_0_1/U0/ila_core_inst/en_adv_trigger_2_reg]
set_property LOC SLICE_X41Y7 [get_cells ila_0_1/U0/ila_core_inst/en_adv_trigger_reg]
set_property LOC RAMB36_X0Y0 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X2Y0 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X2Y4 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X1Y4 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X1Y3 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X2Y3 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X1Y1 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X0Y1 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X1Y0 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X2Y2 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X0Y2 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X1Y2 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC RAMB36_X2Y1 [get_cells {ila_0_1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__0}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__1}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__2}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__3}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__4}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[0]_i_1__5}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[1]_i_1}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[1]_i_1__0}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[2]_i_1}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[2]_i_1__0}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[3]_i_1}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[4]_i_1}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[5]_i_1}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[6]_i_1}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/probeDelay1[7]_i_1}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][100]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][103]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][104]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][10]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][11]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][12]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][13]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][14]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][15]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][16]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][17]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][18]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][1]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][20]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][21]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][22]_srl8}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][23]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][24]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][25]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][26]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][27]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][28]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][29]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][30]_srl8}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][31]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][32]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][33]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][36]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][38]_srl8}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][3]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][40]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][42]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][46]_srl8}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][47]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][50]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][51]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][53]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][57]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][59]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][5]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][61]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][62]_srl8}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][63]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][65]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][67]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][69]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][6]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][70]_srl8}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][71]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][72]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][73]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][74]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][75]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][76]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][77]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][7]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][80]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][81]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][82]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][83]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][84]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][85]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][86]_srl8}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][88]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][89]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][8]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][90]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][91]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][92]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][93]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][94]_srl8}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][95]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][97]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][98]_srl8}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[7][9]_srl8}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][0]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][100]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][101]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][102]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][103]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][104]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][105]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][106]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][107]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][108]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][109]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][10]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][110]}]
set_property LOC SLICE_X30Y20 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][111]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][11]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][12]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][13]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][14]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][15]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][16]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][17]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][18]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][19]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][1]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][20]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][21]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][22]}]
set_property LOC SLICE_X32Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][23]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][24]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][25]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][26]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][27]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][28]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][29]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][2]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][30]}]
set_property LOC SLICE_X32Y10 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][31]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][32]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][33]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][34]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][35]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][36]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][37]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][38]}]
set_property LOC SLICE_X26Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][39]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][3]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][40]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][41]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][42]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][43]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][44]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][45]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][46]}]
set_property LOC SLICE_X26Y12 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][47]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][48]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][49]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][4]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][50]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][51]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][52]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][53]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][54]}]
set_property LOC SLICE_X30Y7 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][55]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][56]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][57]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][58]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][59]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][5]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][60]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][61]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][62]}]
set_property LOC SLICE_X32Y11 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][63]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][64]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][65]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][66]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][67]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][68]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][69]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][6]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][70]}]
set_property LOC SLICE_X18Y13 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][71]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][72]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][73]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][74]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][75]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][76]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][77]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][78]}]
set_property LOC SLICE_X26Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][79]}]
set_property LOC SLICE_X10Y3 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][7]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][80]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][81]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][82]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][83]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][84]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][85]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][86]}]
set_property LOC SLICE_X32Y8 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][87]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][88]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][89]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][8]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][90]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][91]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][92]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][93]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][94]}]
set_property LOC SLICE_X32Y9 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][95]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][96]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][97]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][98]}]
set_property LOC SLICE_X32Y14 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][99]}]
set_property LOC SLICE_X22Y15 [get_cells {ila_0_1/U0/ila_core_inst/shifted_data_in_reg[8][9]}]
set_property LOC SLICE_X27Y4 [get_cells {ila_0_1/U0/ila_core_inst/trace_data_ack_reg[0]}]
set_property LOC SLICE_X27Y4 [get_cells {ila_0_1/U0/ila_core_inst/trace_data_ack_reg[1]}]
set_property LOC SLICE_X40Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg]
set_property LOC SLICE_X42Y6 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg]
set_property LOC SLICE_X40Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/CAP_DONE_O_i_1]
set_property LOC SLICE_X40Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_i_1]
set_property LOC SLICE_X40Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property LOC SLICE_X42Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A]
set_property LOC SLICE_X42Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B]
set_property LOC SLICE_X48Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property LOC SLICE_X48Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.SRL_MUX8]
set_property LOC SLICE_X46Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A]
set_property LOC SLICE_X46Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B]
set_property LOC SLICE_X46Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C]
set_property LOC SLICE_X46Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D]
set_property LOC SLICE_X47Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg]
set_property LOC SLICE_X47Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.SRL_MUX8]
set_property LOC SLICE_X46Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A]
set_property LOC SLICE_X46Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B]
set_property LOC SLICE_X46Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C]
set_property LOC SLICE_X46Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D]
set_property LOC SLICE_X42Y6 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_in]
set_property LOC SLICE_X42Y6 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg]
set_property LOC SLICE_X32Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg]
set_property LOC SLICE_X38Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A]
set_property LOC SLICE_X38Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B]
set_property LOC SLICE_X38Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/u_scnt_cmp_q_i_1]
set_property LOC SLICE_X40Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]}]
set_property LOC SLICE_X40Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[11]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]}]
set_property LOC SLICE_X40Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]}]
set_property LOC SLICE_X40Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]}]
set_property LOC SLICE_X40Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]}]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[11]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[12]}]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]}]
set_property LOC SLICE_X37Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]}]
set_property LOC SLICE_X32Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]}]
set_property LOC SLICE_X30Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]}]
set_property LOC SLICE_X30Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[11]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[12]}]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[1]}]
set_property LOC SLICE_X37Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[2]}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[3]}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[4]}]
set_property LOC SLICE_X32Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]}]
set_property LOC SLICE_X30Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[6]}]
set_property LOC SLICE_X30Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[8]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[9]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[10]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[11]}]
set_property LOC SLICE_X32Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]}]
set_property LOC SLICE_X32Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]}]
set_property LOC SLICE_X30Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]}]
set_property LOC SLICE_X30Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]}]
set_property LOC SLICE_X33Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]}]
set_property LOC SLICE_X36Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[0]_i_1}]
set_property LOC SLICE_X34Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[10]_i_1}]
set_property LOC SLICE_X34Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[11]_i_1}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[1]_i_1}]
set_property LOC SLICE_X32Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[2]_i_1}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[3]_i_1}]
set_property LOC SLICE_X32Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[4]_i_1}]
set_property LOC SLICE_X30Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[5]_i_1}]
set_property LOC SLICE_X30Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[6]_i_1}]
set_property LOC SLICE_X33Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[7]_i_1}]
set_property LOC SLICE_X34Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[8]_i_1}]
set_property LOC SLICE_X34Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr[9]_i_1}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[10]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[11]}]
set_property LOC SLICE_X32Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[1]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[3]}]
set_property LOC SLICE_X32Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]}]
set_property LOC SLICE_X30Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]}]
set_property LOC SLICE_X30Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[6]}]
set_property LOC SLICE_X33Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[7]}]
set_property LOC SLICE_X32Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[8]}]
set_property LOC SLICE_X32Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[9]}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]}]
set_property LOC SLICE_X32Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[11]}]
set_property LOC SLICE_X32Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[12]}]
set_property LOC SLICE_X39Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[13]}]
set_property LOC SLICE_X39Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[14]}]
set_property LOC SLICE_X39Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[15]}]
set_property LOC SLICE_X39Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]}]
set_property LOC SLICE_X37Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]}]
set_property LOC SLICE_X36Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]}]
set_property LOC SLICE_X36Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]}]
set_property LOC SLICE_X33Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]}]
set_property LOC SLICE_X33Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]}]
set_property LOC SLICE_X31Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]}]
set_property LOC SLICE_X31Y0 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]}]
set_property LOC SLICE_X31Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]}]
set_property LOC SLICE_X38Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx]
set_property LOC SLICE_X32Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg]
set_property LOC SLICE_X38Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E]
set_property LOC SLICE_X38Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32]
set_property LOC SLICE_X38Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A]
set_property LOC SLICE_X38Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B]
set_property LOC SLICE_X40Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_1]
set_property LOC SLICE_X42Y6 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_2]
set_property LOC SLICE_X38Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[0]_i_3}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]_i_2}]
set_property LOC SLICE_X35Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]}]
set_property LOC SLICE_X35Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]}]
set_property LOC SLICE_X35Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]}]
set_property LOC SLICE_X35Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]}]
set_property LOC SLICE_X35Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]_i_1}]
set_property LOC SLICE_X35Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]}]
set_property LOC SLICE_X35Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]}]
set_property LOC SLICE_X35Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]}]
set_property LOC SLICE_X35Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]}]
set_property LOC SLICE_X35Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]_i_1}]
set_property LOC SLICE_X35Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X34Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X37Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2}]
set_property LOC SLICE_X34Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X34Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property LOC SLICE_X34Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property LOC SLICE_X33Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X33Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X35Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X34Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X35Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X37Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q]
set_property LOC SLICE_X38Y5 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E]
set_property LOC SLICE_X38Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32]
set_property LOC SLICE_X38Y5 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt[0]_i_2}]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]}]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[0]_i_1}]
set_property LOC SLICE_X39Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]}]
set_property LOC SLICE_X39Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[11]}]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[1]}]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[2]}]
set_property LOC SLICE_X39Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[3]}]
set_property LOC SLICE_X39Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]}]
set_property LOC SLICE_X39Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[4]_i_1}]
set_property LOC SLICE_X39Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[5]}]
set_property LOC SLICE_X39Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[6]}]
set_property LOC SLICE_X39Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[7]}]
set_property LOC SLICE_X39Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]}]
set_property LOC SLICE_X39Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]_i_1}]
set_property LOC SLICE_X39Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]}]
set_property LOC SLICE_X36Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X36Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X36Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X36Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X36Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X36Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X36Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X36Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X36Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X38Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X36Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property LOC SLICE_X36Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property LOC SLICE_X37Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q]
set_property LOC SLICE_X36Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X36Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X36Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X36Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X36Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X36Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X38Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X38Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X38Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X36Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X36Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst]
set_property LOC SLICE_X36Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X37Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X36Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X36Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X37Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X41Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[0]_i_1__0}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[1]_i_1__0}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[2]_i_1__0}]
set_property LOC SLICE_X57Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_2__0}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]_i_1__9}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]_i_1__9}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[1]_i_2}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[2]_i_1__0}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_1__9}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_2__9}]
set_property LOC SLICE_X60Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_3__0}]
set_property LOC SLICE_X57Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[3]_i_4}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/data_out_sel_i_1__0}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X54Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X54Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X54Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X54Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[0]_i_1__0}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[10]_i_1__0}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[11]_i_1__0}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[12]_i_1__0}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[13]_i_1__0}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[14]_i_1__0}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[15]_i_1}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[1]_i_1__0}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[2]_i_1__0}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[3]_i_1__0}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[4]_i_1__0}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[5]_i_1__0}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[6]_i_1__0}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__0}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[8]_i_1__0}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[9]_i_1__0}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X56Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X55Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X56Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X57Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X57Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_i_1__0}]
set_property LOC SLICE_X56Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X58Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/xsdb_reg[15]_i_2__9}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[0]_i_1__1}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[1]_i_1__1}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[2]_i_1__1}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_2__1}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X64Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]_i_1__8}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]_i_2}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[1]_i_1__8}]
set_property LOC SLICE_X59Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[1]_i_2__0}]
set_property LOC SLICE_X64Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[2]_i_1__1}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_1__8}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_2__8}]
set_property LOC SLICE_X66Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[3]_i_3__1}]
set_property LOC SLICE_X64Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X64Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X63Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X62Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/data_out_sel_i_1__1}]
set_property LOC SLICE_X62Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X62Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X54Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X56Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X56Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X56Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X54Y27 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X54Y27 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X54Y27 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[0]_i_1__1}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[10]_i_1__1}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[11]_i_1__1}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[12]_i_1__1}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[13]_i_1__1}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[14]_i_1__1}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[15]_i_1__0}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[1]_i_1__1}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[2]_i_1__1}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[3]_i_1__1}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[4]_i_1__1}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[5]_i_1__1}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[6]_i_1__1}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[7]_i_1__1}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[8]_i_1__1}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[9]_i_1__1}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X64Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X66Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X66Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X62Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_i_1__1}]
set_property LOC SLICE_X62Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[0]_i_1__2}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[1]_i_1__2}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[2]_i_1__2}]
set_property LOC SLICE_X62Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_2__2}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]_i_1__4}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[1]_i_1__4}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[2]_i_1__2}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_1__4}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_2__4}]
set_property LOC SLICE_X62Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[3]_i_3__2}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X60Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X61Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/data_out_sel_i_1__2}]
set_property LOC SLICE_X61Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X56Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X55Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X56Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X56Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X56Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X56Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X60Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X60Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[0]_i_1__2}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[10]_i_1__2}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[11]_i_1__2}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]_i_1__2}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[13]_i_1__2}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[14]_i_1__2}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[15]_i_1__1}]
set_property LOC SLICE_X60Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[1]_i_1__2}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[2]_i_1__2}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[3]_i_1__2}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[4]_i_1__2}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[5]_i_1__2}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[6]_i_1__2}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[7]_i_1__2}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[8]_i_1__2}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[9]_i_1__2}]
set_property LOC SLICE_X60Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X64Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X60Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X61Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X62Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X65Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_i_1__2}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X58Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/xsdb_reg[15]_i_2__1}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[0]_i_1__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[1]_i_1__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[2]_i_1__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_2__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]_i_1__3}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[1]_i_1__3}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[2]_i_1__3}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_1__3}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_2__3}]
set_property LOC SLICE_X64Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[3]_i_3__3}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X62Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/data_out_sel_i_1__3}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X52Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X55Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X56Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X56Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X56Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X56Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X52Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X52Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X56Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X56Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]_i_1__3}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[10]_i_1__3}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[11]_i_1__3}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[12]_i_1__3}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[13]_i_1__3}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[14]_i_1__3}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[15]_i_1__2}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[1]_i_1__3}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[2]_i_1__3}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[3]_i_1__3}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[4]_i_1__3}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[5]_i_1__3}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[7]_i_1__3}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[8]_i_1__3}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[9]_i_1__3}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X63Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X63Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X65Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X65Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_i_1__3}]
set_property LOC SLICE_X64Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[0]_i_2}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[10]_i_2}]
set_property LOC SLICE_X54Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[11]_i_2}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[12]_i_2}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[13]_i_2}]
set_property LOC SLICE_X55Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[14]_i_2}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[15]_i_2}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[1]_i_2}]
set_property LOC SLICE_X53Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[2]_i_2}]
set_property LOC SLICE_X54Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[3]_i_2}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[4]_i_2}]
set_property LOC SLICE_X55Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[5]_i_2}]
set_property LOC SLICE_X56Y26 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[6]_i_2}]
set_property LOC SLICE_X55Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[7]_i_2}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[8]_i_2}]
set_property LOC SLICE_X54Y25 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/slaveRegDo_mux_4[9]_i_2}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[0]_i_1__4}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[1]_i_1__4}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[2]_i_1__4}]
set_property LOC SLICE_X62Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_2__4}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]_i_1__2}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[1]_i_1__2}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[2]_i_1__4}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_1__2}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_2__2}]
set_property LOC SLICE_X66Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[3]_i_3__4}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X64Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/data_out_sel_i_1__4}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X56Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X49Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X49Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X49Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X61Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[0]_i_1__4}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[10]_i_1__4}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[11]_i_1__4}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[12]_i_1__4}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[13]_i_1__4}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4}]
set_property LOC SLICE_X61Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[15]_i_1__3}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[1]_i_1__4}]
set_property LOC SLICE_X61Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[2]_i_1__4}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[3]_i_1__4}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[4]_i_1__4}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[5]_i_1__4}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[6]_i_1__4}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[7]_i_1__4}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[8]_i_1__4}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[9]_i_1__4}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X60Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X61Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X61Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X62Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X63Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_i_1__4}]
set_property LOC SLICE_X63Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X59Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/xsdb_reg[15]_i_2__0}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[0]_i_1__5}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[1]_i_1__5}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[2]_i_1__5}]
set_property LOC SLICE_X62Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_2__5}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]_i_1__1}]
set_property LOC SLICE_X60Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[1]_i_1__1}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[2]_i_1__5}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_1__1}]
set_property LOC SLICE_X60Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_2__1}]
set_property LOC SLICE_X64Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[3]_i_3__5}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X60Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X61Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/data_out_sel_i_1__5}]
set_property LOC SLICE_X61Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X52Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X51Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X59Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X52Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X52Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X52Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X52Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X52Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X50Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]_i_1__5}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[10]_i_1__5}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[11]_i_1__5}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[12]_i_1__5}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[13]_i_1__5}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[15]_i_1__4}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[1]_i_1__5}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[2]_i_1__5}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[3]_i_1__5}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[4]_i_1__5}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[5]_i_1__5}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[6]_i_1__5}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[7]_i_1__5}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[8]_i_1__5}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[9]_i_1__5}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X61Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X62Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X61Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_i_1__5}]
set_property LOC SLICE_X61Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[0]_i_1__6}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[1]_i_1__6}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[2]_i_1__6}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_2__6}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X58Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]_i_1__0}]
set_property LOC SLICE_X59Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[1]_i_1__0}]
set_property LOC SLICE_X59Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[2]_i_1__6}]
set_property LOC SLICE_X58Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_1__0}]
set_property LOC SLICE_X58Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_2__0}]
set_property LOC SLICE_X60Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[3]_i_3__6}]
set_property LOC SLICE_X58Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X59Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X59Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X58Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X59Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/data_out_sel_i_1__6}]
set_property LOC SLICE_X59Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X49Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X50Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X50Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X50Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X49Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X48Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X48Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X48Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X48Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[0]_i_1__6}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[10]_i_1__6}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[11]_i_1__6}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[12]_i_1__6}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[13]_i_1__6}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[14]_i_1__6}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[15]_i_1__5}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[1]_i_1__6}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[2]_i_1__6}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[3]_i_1__6}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[4]_i_1__6}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[5]_i_1__6}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[6]_i_1__6}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[7]_i_1__6}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[8]_i_1__6}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow[9]_i_1__6}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X62Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X60Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X61Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X63Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_i_1__6}]
set_property LOC SLICE_X61Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X58Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/xsdb_reg[15]_i_3}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[0]_i_1__7}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[1]_i_1__7}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[2]_i_1__7}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_2__7}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]_i_1}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[1]_i_1}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[2]_i_1__7}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_1}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_2}]
set_property LOC SLICE_X56Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[3]_i_3__7}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/data_out_sel_i_1__7}]
set_property LOC SLICE_X54Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X50Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X50Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X50Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X49Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X49Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X49Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X49Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X51Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X51Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X51Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X51Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X51Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X51Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]_i_1__7}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[10]_i_1__7}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[11]_i_1__7}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]_i_1__7}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[13]_i_1__7}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[14]_i_1__7}]
set_property LOC SLICE_X58Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[15]_i_1__6}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[1]_i_1__7}]
set_property LOC SLICE_X55Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[2]_i_1__7}]
set_property LOC SLICE_X55Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[3]_i_1__7}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[4]_i_1__7}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[5]_i_1__7}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[6]_i_1__7}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[7]_i_1__7}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[8]_i_1__7}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[9]_i_1__7}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X58Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X55Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X55Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X55Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X56Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X57Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X54Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_i_1__7}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[0]_i_3}]
set_property LOC SLICE_X50Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[10]_i_3}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[11]_i_3}]
set_property LOC SLICE_X50Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[12]_i_3}]
set_property LOC SLICE_X50Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[13]_i_3}]
set_property LOC SLICE_X50Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[14]_i_3}]
set_property LOC SLICE_X50Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[15]_i_4}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[1]_i_3}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[2]_i_3}]
set_property LOC SLICE_X49Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[3]_i_3}]
set_property LOC SLICE_X49Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[4]_i_3}]
set_property LOC SLICE_X51Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[5]_i_3}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[6]_i_3}]
set_property LOC SLICE_X50Y24 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[7]_i_3}]
set_property LOC SLICE_X51Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[8]_i_3}]
set_property LOC SLICE_X51Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/slaveRegDo_mux_4[9]_i_3}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[0]_i_1__8}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[1]_i_1__8}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[2]_i_1__8}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_2__8}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]_i_1__7}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]_i_1__7}]
set_property LOC SLICE_X54Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]_i_2__1}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[2]_i_1__8}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_1__7}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_2__7}]
set_property LOC SLICE_X50Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[3]_i_3__8}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X52Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/data_out_sel_i_1__8}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X48Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X52Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X52Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X52Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X52Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X52Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X52Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X48Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X48Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X48Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X48Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X52Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X52Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X52Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X52Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X52Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[0]_i_1__8}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[10]_i_1__8}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[11]_i_1__8}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[12]_i_1__8}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[13]_i_1__8}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1__8}]
set_property LOC SLICE_X53Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[15]_i_1__7}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[1]_i_1__8}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[2]_i_1__8}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[3]_i_1__8}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[4]_i_1__8}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[5]_i_1__8}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[6]_i_1__8}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[7]_i_1__8}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[8]_i_1__8}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[9]_i_1__8}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X53Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X50Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X51Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X52Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_i_1__8}]
set_property LOC SLICE_X50Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[0]_i_1}]
set_property LOC SLICE_X53Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[10]_i_1}]
set_property LOC SLICE_X53Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[11]_i_1}]
set_property LOC SLICE_X53Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[12]_i_1}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[13]_i_1}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[14]_i_1}]
set_property LOC SLICE_X53Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[15]_i_1}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[1]_i_1}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[2]_i_1}]
set_property LOC SLICE_X48Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[3]_i_1}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[4]_i_1}]
set_property LOC SLICE_X52Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[5]_i_1}]
set_property LOC SLICE_X51Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[6]_i_1}]
set_property LOC SLICE_X52Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[7]_i_1}]
set_property LOC SLICE_X53Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[8]_i_1}]
set_property LOC SLICE_X53Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/slaveRegDo_mux_4[9]_i_1}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[0]_i_1__9}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[1]_i_1__9}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[2]_i_1__9}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_2__9}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X55Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]_i_1__6}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[1]_i_1__6}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[2]_i_1__9}]
set_property LOC SLICE_X55Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_1__6}]
set_property LOC SLICE_X55Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_2__6}]
set_property LOC SLICE_X56Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[3]_i_3__9}]
set_property LOC SLICE_X55Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X53Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X55Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X53Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/data_out_sel_i_1__9}]
set_property LOC SLICE_X53Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X53Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X52Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X52Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X52Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X52Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X52Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X52Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X51Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X53Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X53Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X53Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X51Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[0]_i_1__9}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[10]_i_1__9}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[11]_i_1__9}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[12]_i_1__9}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[13]_i_1__9}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[14]_i_1__9}]
set_property LOC SLICE_X53Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[15]_i_1__8}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[1]_i_1__9}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[2]_i_1__9}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[3]_i_1__9}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[4]_i_1__9}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[5]_i_1__9}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[6]_i_1__9}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[7]_i_1__9}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[8]_i_1__9}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[9]_i_1__9}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X54Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X53Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X54Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X52Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X55Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X53Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_i_1__9}]
set_property LOC SLICE_X53Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_reg}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[0]_i_1__10}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[1]_i_1__10}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[2]_i_1__10}]
set_property LOC SLICE_X62Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__10}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_2__10}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[0]}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[1]}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[2]}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt_reg[3]}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]_i_1__5}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[1]_i_1__5}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[2]_i_1__10}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_1__5}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_2__5}]
set_property LOC SLICE_X60Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[3]_i_3__10}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[0]}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[1]}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[2]}]
set_property LOC SLICE_X60Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state_reg[3]}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/data_out_sel_i_1__10}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/data_out_sel_reg}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/next_state_inferred__2/i_}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[0]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[10]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[11]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[12]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[13]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[14]}]
set_property LOC SLICE_X55Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[15]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[1]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[4]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[5]}]
set_property LOC SLICE_X50Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]}]
set_property LOC SLICE_X53Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[7]}]
set_property LOC SLICE_X53Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]}]
set_property LOC SLICE_X53Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[9]}]
set_property LOC SLICE_X54Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/serial_data_o}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/serial_dout_reg}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[0]_i_1__10}]
set_property LOC SLICE_X64Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[10]_i_1__10}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[11]_i_1__10}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[12]_i_1__10}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[13]_i_1__10}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[14]_i_1__10}]
set_property LOC SLICE_X63Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[15]_i_1__9}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[1]_i_1__10}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[2]_i_1__10}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[3]_i_1__10}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[4]_i_1__10}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[5]_i_1__10}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[6]_i_1__10}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[7]_i_1__10}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[8]_i_1__10}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow[9]_i_1__10}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[0]}]
set_property LOC SLICE_X64Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[10]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[11]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[12]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[13]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[14]}]
set_property LOC SLICE_X63Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[1]}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[2]}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[3]}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[4]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[5]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[6]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[7]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[8]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[9]}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_i_1__10}]
set_property LOC SLICE_X61Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_reg}]
set_property LOC SLICE_X59Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[10]}]
set_property LOC SLICE_X59Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]}]
set_property LOC SLICE_X59Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[12]}]
set_property LOC SLICE_X68Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[13]}]
set_property LOC SLICE_X68Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[14]}]
set_property LOC SLICE_X68Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]}]
set_property LOC SLICE_X68Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[16]}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[2]}]
set_property LOC SLICE_X60Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]}]
set_property LOC SLICE_X59Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[5]}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]}]
set_property LOC SLICE_X60Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[7]}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]}]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_1]
set_property LOC SLICE_X68Y23 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_i_2]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[10]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]}]
set_property LOC SLICE_X63Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]}]
set_property LOC SLICE_X61Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]}]
set_property LOC SLICE_X63Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[15]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[1]}]
set_property LOC SLICE_X63Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]}]
set_property LOC SLICE_X62Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[3]}]
set_property LOC SLICE_X61Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[4]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[7]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]}]
set_property LOC SLICE_X64Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[0]_i_1}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[11]_i_1}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[12]_i_1}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[13]_i_1}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[14]_i_1}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[1]_i_1}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[2]_i_1}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[3]_i_1}]
set_property LOC SLICE_X62Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[4]_i_1}]
set_property LOC SLICE_X62Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[5]_i_1}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[6]_i_1}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[7]_i_1}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[8]_i_1}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[9]_i_1}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[0]}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[11]}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[12]}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[13]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[14]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]}]
set_property LOC SLICE_X62Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]}]
set_property LOC SLICE_X62Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[5]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[8]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[9]}]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_i_1]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_drdy_r_reg]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_2}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_3}]
set_property LOC SLICE_X58Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_4}]
set_property LOC SLICE_X59Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[0]_i_5}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_1}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_2}]
set_property LOC SLICE_X63Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_3}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_4}]
set_property LOC SLICE_X61Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[10]_i_5}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_1}]
set_property LOC SLICE_X58Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_2}]
set_property LOC SLICE_X58Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[11]_i_3}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_1}]
set_property LOC SLICE_X60Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_2}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[12]_i_3}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_1}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_2}]
set_property LOC SLICE_X60Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[13]_i_3}]
set_property LOC SLICE_X59Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_1}]
set_property LOC SLICE_X56Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_2}]
set_property LOC SLICE_X56Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[14]_i_3}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1}]
set_property LOC SLICE_X61Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_2}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_3}]
set_property LOC SLICE_X63Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_4}]
set_property LOC SLICE_X58Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_5}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_6}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_1}]
set_property LOC SLICE_X60Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_2}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_3}]
set_property LOC SLICE_X61Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[1]_i_4}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_1}]
set_property LOC SLICE_X61Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_2}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[2]_i_3}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_1}]
set_property LOC SLICE_X56Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_2}]
set_property LOC SLICE_X57Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[3]_i_3}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_2}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_3}]
set_property LOC SLICE_X60Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_4}]
set_property LOC SLICE_X58Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_5}]
set_property LOC SLICE_X60Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_6}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_7}]
set_property LOC SLICE_X61Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_8}]
set_property LOC SLICE_X60Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[4]_i_9}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_1}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_2}]
set_property LOC SLICE_X74Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_3}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_4}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_1}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_2}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_3}]
set_property LOC SLICE_X79Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[6]_i_4}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_2}]
set_property LOC SLICE_X80Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_3}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_4}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_1}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_2}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_3}]
set_property LOC SLICE_X80Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_4}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[8]_i_5}]
set_property LOC SLICE_X63Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_1}]
set_property LOC SLICE_X66Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_2}]
set_property LOC SLICE_X63Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_3}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[9]_i_4}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[0]_i_1}]
set_property LOC SLICE_X62Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[11]}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[12]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[13]}]
set_property LOC SLICE_X59Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[14]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[15]}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[1]}]
set_property LOC SLICE_X61Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[2]}]
set_property LOC SLICE_X60Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[3]}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]}]
set_property LOC SLICE_X60Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[4]_i_1}]
set_property LOC SLICE_X62Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[6]}]
set_property LOC SLICE_X64Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]}]
set_property LOC SLICE_X64Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[8]}]
set_property LOC SLICE_X63Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[9]}]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_drdy_i_1]
set_property LOC SLICE_X65Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_drdy_reg]
set_property LOC SLICE_X65Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[15]_i_1}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[0]}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[10]}]
set_property LOC SLICE_X61Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[11]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[12]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[13]}]
set_property LOC SLICE_X61Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[14]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[15]}]
set_property LOC SLICE_X61Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[1]}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[2]}]
set_property LOC SLICE_X61Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[3]}]
set_property LOC SLICE_X61Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[4]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[6]}]
set_property LOC SLICE_X63Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[7]}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[8]}]
set_property LOC SLICE_X63Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[9]}]
set_property LOC SLICE_X58Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[0]}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[100]}]
set_property LOC SLICE_X74Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[101]}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[102]}]
set_property LOC SLICE_X80Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[103]}]
set_property LOC SLICE_X80Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[104]}]
set_property LOC SLICE_X63Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[105]}]
set_property LOC SLICE_X63Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[106]}]
set_property LOC SLICE_X58Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[107]}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[108]}]
set_property LOC SLICE_X60Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[109]}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[10]}]
set_property LOC SLICE_X56Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[110]}]
set_property LOC SLICE_X58Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[111]}]
set_property LOC SLICE_X59Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[112]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[113]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[114]}]
set_property LOC SLICE_X57Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[115]}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[116]}]
set_property LOC SLICE_X74Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[117]}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[118]}]
set_property LOC SLICE_X80Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[119]}]
set_property LOC SLICE_X58Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[11]}]
set_property LOC SLICE_X80Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[120]}]
set_property LOC SLICE_X63Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[121]}]
set_property LOC SLICE_X63Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[122]}]
set_property LOC SLICE_X58Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[123]}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[124]}]
set_property LOC SLICE_X60Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[125]}]
set_property LOC SLICE_X56Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[126]}]
set_property LOC SLICE_X58Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[127]}]
set_property LOC SLICE_X60Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[12]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[13]}]
set_property LOC SLICE_X56Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[14]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[15]}]
set_property LOC SLICE_X58Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[16]}]
set_property LOC SLICE_X60Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[17]}]
set_property LOC SLICE_X61Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[18]}]
set_property LOC SLICE_X56Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[19]}]
set_property LOC SLICE_X60Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[1]}]
set_property LOC SLICE_X58Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[20]}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[21]}]
set_property LOC SLICE_X79Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[22]}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[23]}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[24]}]
set_property LOC SLICE_X66Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[25]}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[26]}]
set_property LOC SLICE_X58Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[27]}]
set_property LOC SLICE_X60Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[28]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[29]}]
set_property LOC SLICE_X61Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[2]}]
set_property LOC SLICE_X56Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[30]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[31]}]
set_property LOC SLICE_X58Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[32]}]
set_property LOC SLICE_X60Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[33]}]
set_property LOC SLICE_X61Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[34]}]
set_property LOC SLICE_X56Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[35]}]
set_property LOC SLICE_X58Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[36]}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[37]}]
set_property LOC SLICE_X79Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[38]}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[39]}]
set_property LOC SLICE_X56Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[3]}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[40]}]
set_property LOC SLICE_X66Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[41]}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[42]}]
set_property LOC SLICE_X58Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[43]}]
set_property LOC SLICE_X60Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[44]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[45]}]
set_property LOC SLICE_X56Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[46]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[47]}]
set_property LOC SLICE_X58Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[48]}]
set_property LOC SLICE_X60Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[49]}]
set_property LOC SLICE_X58Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[4]}]
set_property LOC SLICE_X61Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[50]}]
set_property LOC SLICE_X56Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[51]}]
set_property LOC SLICE_X58Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[52]}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[53]}]
set_property LOC SLICE_X79Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[54]}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[55]}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[56]}]
set_property LOC SLICE_X66Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[57]}]
set_property LOC SLICE_X62Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[58]}]
set_property LOC SLICE_X58Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[59]}]
set_property LOC SLICE_X70Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[5]}]
set_property LOC SLICE_X60Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[60]}]
set_property LOC SLICE_X60Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[61]}]
set_property LOC SLICE_X56Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[62]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[63]}]
set_property LOC SLICE_X59Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[64]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[65]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[66]}]
set_property LOC SLICE_X57Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[67]}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[68]}]
set_property LOC SLICE_X74Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[69]}]
set_property LOC SLICE_X79Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[6]}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[70]}]
set_property LOC SLICE_X80Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[71]}]
set_property LOC SLICE_X80Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[72]}]
set_property LOC SLICE_X63Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[73]}]
set_property LOC SLICE_X63Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[74]}]
set_property LOC SLICE_X58Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[75]}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[76]}]
set_property LOC SLICE_X60Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[77]}]
set_property LOC SLICE_X56Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[78]}]
set_property LOC SLICE_X58Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[79]}]
set_property LOC SLICE_X78Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[7]}]
set_property LOC SLICE_X59Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[80]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[81]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[82]}]
set_property LOC SLICE_X57Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[83]}]
set_property LOC SLICE_X59Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[84]}]
set_property LOC SLICE_X74Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[85]}]
set_property LOC SLICE_X77Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[86]}]
set_property LOC SLICE_X80Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[87]}]
set_property LOC SLICE_X80Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[88]}]
set_property LOC SLICE_X63Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[89]}]
set_property LOC SLICE_X78Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[8]}]
set_property LOC SLICE_X63Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[90]}]
set_property LOC SLICE_X58Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[91]}]
set_property LOC SLICE_X59Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[92]}]
set_property LOC SLICE_X60Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[93]}]
set_property LOC SLICE_X56Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[94]}]
set_property LOC SLICE_X58Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[95]}]
set_property LOC SLICE_X59Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[96]}]
set_property LOC SLICE_X63Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[97]}]
set_property LOC SLICE_X59Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[98]}]
set_property LOC SLICE_X57Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[99]}]
set_property LOC SLICE_X66Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/uuid_stamp_reg[9]}]
set_property LOC SLICE_X49Y13 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_i_1]
set_property LOC SLICE_X48Y12 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_i_2]
set_property LOC SLICE_X49Y13 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_drdy_reg]
set_property LOC SLICE_X46Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4]
set_property LOC SLICE_X46Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/adv_rb_drdy4_reg]
set_property LOC SLICE_X76Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[0]_i_1}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[1]_i_1}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[2]_i_1}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[3]_i_1}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[4]_i_1}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[5]_i_1}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[6]_i_1}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1}]
set_property LOC SLICE_X76Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_3}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_4}]
set_property LOC SLICE_X76Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[0]}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[1]}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[2]}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[3]}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[4]}]
set_property LOC SLICE_X77Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[5]}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[6]}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[7]}]
set_property LOC SLICE_X76Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]}]
set_property LOC SLICE_X75Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_i_1]
set_property LOC SLICE_X75Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/clk_lost_reg]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[0]_i_1}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[1]_i_1}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[2]_i_1}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[3]_i_1}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[4]_i_1}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[5]_i_1}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_1}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0[6]_i_2}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[0]}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[1]}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[2]}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[3]}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[4]}]
set_property LOC SLICE_X51Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[5]}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count0_reg[6]}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[0]_i_1}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[1]_i_1}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[2]_i_1}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[3]_i_1}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[4]_i_1}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[5]_i_1}]
set_property LOC SLICE_X46Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_1}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1[6]_i_2}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[0]}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[1]}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[2]}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[3]}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[4]}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[5]}]
set_property LOC SLICE_X48Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/count1_reg[6]}]
set_property LOC SLICE_X47Y11 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_i_1]
set_property LOC SLICE_X47Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_i_2]
set_property LOC SLICE_X47Y11 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/count_tt_reg]
set_property LOC SLICE_X36Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/curr_read_block[2]_i_5}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/curr_read_block[2]_i_6}]
set_property LOC SLICE_X37Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[4]_i_3}]
set_property LOC SLICE_X36Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_2}]
set_property LOC SLICE_X45Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_3}]
set_property LOC SLICE_X37Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/current_state[6]_i_4}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[0]_i_1}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[1]_i_1}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[2]_i_1}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[3]_i_1}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[4]_i_1}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[4]_i_2}]
set_property LOC SLICE_X47Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1}]
set_property LOC SLICE_X46Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2}]
set_property LOC SLICE_X47Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_3}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_4}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_5}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_6}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[0]}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[1]}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[2]}]
set_property LOC SLICE_X47Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[3]}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[4]}]
set_property LOC SLICE_X47Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/drdyCount_reg[5]}]
set_property LOC SLICE_X52Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff7_i_1]
set_property LOC SLICE_X52Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff7_reg]
set_property LOC SLICE_X49Y16 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff8_i_1]
set_property LOC SLICE_X49Y16 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff8_reg]
set_property LOC SLICE_X50Y18 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff9_i_1]
set_property LOC SLICE_X50Y18 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ff9_reg]
set_property LOC SLICE_X48Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1]
set_property LOC SLICE_X48Y16 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_ffa_reg]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff1_reg]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff_i_1]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/drdy_mux_ff_reg]
set_property LOC SLICE_X51Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/dummy_temp1_reg]
set_property LOC SLICE_X51Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/dummy_temp_reg]
set_property LOC SLICE_X77Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_i_1]
set_property LOC SLICE_X77Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_reg]
set_property LOC SLICE_X75Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg]
set_property LOC SLICE_X75Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/ila_clk_flag_sync2_reg]
set_property LOC SLICE_X77Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/next_state_ila_reg]
set_property LOC SLICE_X76Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/next_state_xsdb_reg]
set_property LOC SLICE_X49Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_reg[0]}]
set_property LOC SLICE_X49Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_reg[1]}]
set_property LOC SLICE_X49Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[0]}]
set_property LOC SLICE_X40Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]}]
set_property LOC SLICE_X51Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_1]
set_property LOC SLICE_X51Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_2]
set_property LOC SLICE_X51Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_3]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_5]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_i_6]
set_property LOC SLICE_X51Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_reg]
set_property LOC SLICE_X49Y17 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/regDrdy_reg_i_4]
set_property LOC SLICE_X44Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_3}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_4}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_3}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_4}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_4}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_3}]
set_property LOC SLICE_X44Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_4}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__4}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__1}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X45Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X45Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X42Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X46Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X41Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_7}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_9}]
set_property LOC SLICE_X50Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_5}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_5}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_1}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_2}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_4}]
set_property LOC SLICE_X51Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_8}]
set_property LOC SLICE_X42Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_10}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_10}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_10}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_13}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_9}]
set_property LOC SLICE_X50Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X45Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X52Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X41Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X52Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X52Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X43Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X41Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X43Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_4}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_5}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_4}]
set_property LOC SLICE_X45Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_3}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_3}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_4}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_3}]
set_property LOC SLICE_X48Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__2}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__3}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__0}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X49Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X49Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X49Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X44Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_10}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__5}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X45Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X48Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X45Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X48Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X48Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X45Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X50Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_1}]
set_property LOC SLICE_X50Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_2}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_4}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_1}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_2}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_4}]
set_property LOC SLICE_X49Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_5}]
set_property LOC SLICE_X51Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_4}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_7}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_7}]
set_property LOC SLICE_X44Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_9}]
set_property LOC SLICE_X42Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_7}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_9}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_7}]
set_property LOC SLICE_X42Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_9}]
set_property LOC SLICE_X41Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_14}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X49Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X49Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X40Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X40Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X40Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X49Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X40Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X43Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X42Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_8}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_8}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_6}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_12}]
set_property LOC SLICE_X45Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_6}]
set_property LOC SLICE_X51Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2}]
set_property LOC SLICE_X40Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X46Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X53Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X53Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X51Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X41Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X40Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X42Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X46Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X42Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X42Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X44Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_1}]
set_property LOC SLICE_X43Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_2}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_6}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_7}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_6}]
set_property LOC SLICE_X46Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_6}]
set_property LOC SLICE_X52Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_6}]
set_property LOC SLICE_X51Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_9}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_1}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_2}]
set_property LOC SLICE_X44Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_6}]
set_property LOC SLICE_X43Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_6}]
set_property LOC SLICE_X42Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_6}]
set_property LOC SLICE_X37Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1]
set_property LOC SLICE_X37Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X43Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X51Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X43Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X42Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X43Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X43Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X43Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[1]_i_6}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[3]_i_6}]
set_property LOC SLICE_X45Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[6]_i_1}]
set_property LOC SLICE_X45Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[6]_i_2}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[1]_i_3}]
set_property LOC SLICE_X42Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[3]_i_3}]
set_property LOC SLICE_X40Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property LOC SLICE_X40Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property LOC SLICE_X40Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property LOC SLICE_X67Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10}]
set_property LOC SLICE_X55Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__0}]
set_property LOC SLICE_X54Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9}]
set_property LOC SLICE_X57Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__6}]
set_property LOC SLICE_X51Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__3}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X58Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X56Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X59Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_1}]
set_property LOC SLICE_X55Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_2}]
set_property LOC SLICE_X58Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_4}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_8}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_10}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_3}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[12]_i_7}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_3}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[13]_i_7}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_3}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[14]_i_7}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_2}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_3}]
set_property LOC SLICE_X56Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[15]_i_5}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_1}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_2}]
set_property LOC SLICE_X58Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_4}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_1}]
set_property LOC SLICE_X54Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_2}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_4}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_1}]
set_property LOC SLICE_X55Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_2}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_4}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_8}]
set_property LOC SLICE_X49Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_1}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_2}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_6}]
set_property LOC SLICE_X60Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_8}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_8}]
set_property LOC SLICE_X56Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_8}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_8}]
set_property LOC SLICE_X58Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X57Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X57Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X57Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X57Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X60Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X60Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X57Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X59Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X55Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[0]_i_5}]
set_property LOC SLICE_X58Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_5}]
set_property LOC SLICE_X58Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[10]_i_7}]
set_property LOC SLICE_X56Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_6}]
set_property LOC SLICE_X57Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[11]_i_9}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[1]_i_5}]
set_property LOC SLICE_X54Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[2]_i_5}]
set_property LOC SLICE_X54Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[3]_i_5}]
set_property LOC SLICE_X54Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_5}]
set_property LOC SLICE_X54Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[4]_i_7}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[5]_i_7}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_5}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[6]_i_7}]
set_property LOC SLICE_X54Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_5}]
set_property LOC SLICE_X54Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[7]_i_7}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_5}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[8]_i_7}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_5}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_0[9]_i_7}]
set_property LOC SLICE_X59Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X55Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X57Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X59Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3}]
set_property LOC SLICE_X55Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X58Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X57Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X54Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X55Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X53Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X52Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X54Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X59Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_1}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[3]_i_4}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[0]_i_1}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_2[1]_i_1}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property LOC SLICE_X51Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]}]
set_property LOC SLICE_X51Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]}]
set_property LOC SLICE_X50Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]}]
set_property LOC SLICE_X51Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property LOC SLICE_X41Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_6}]
set_property LOC SLICE_X40Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[0]_i_8}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_1}]
set_property LOC SLICE_X45Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[11]_i_2}]
set_property LOC SLICE_X42Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_6}]
set_property LOC SLICE_X40Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[2]_i_8}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_1}]
set_property LOC SLICE_X43Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[4]_i_2}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[5]_i_8}]
set_property LOC SLICE_X44Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[8]_i_1}]
set_property LOC SLICE_X43Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[8]_i_2}]
set_property LOC SLICE_X44Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[9]_i_1}]
set_property LOC SLICE_X42Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0[9]_i_2}]
set_property LOC SLICE_X41Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[0]_i_3}]
set_property LOC SLICE_X42Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[2]_i_3}]
set_property LOC SLICE_X41Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_0_reg[5]_i_4}]
set_property LOC SLICE_X38Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property LOC SLICE_X40Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property LOC SLICE_X38Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property LOC SLICE_X40Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property LOC SLICE_X37Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property LOC SLICE_X38Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property LOC SLICE_X43Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[0]_i_1}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[1]_i_1}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[2]_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_2}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[0]}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[1]}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[2]}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt_reg[3]}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]_i_1__10}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[1]_i_1__10}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[2]_i_1}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_1__10}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_2__10}]
set_property LOC SLICE_X47Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_3}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_4__0}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[3]_i_5}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[0]}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[1]}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[2]}]
set_property LOC SLICE_X47Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/current_state_reg[3]}]
set_property LOC SLICE_X45Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/data_out_sel_i_1]
set_property LOC SLICE_X45Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/data_out_sel_reg]
set_property LOC SLICE_X47Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/next_state_inferred__3/i_]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[0]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[10]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[11]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[12]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[13]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[1]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[2]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[3]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[4]}]
set_property LOC SLICE_X44Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[5]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[6]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[7]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[8]}]
set_property LOC SLICE_X44Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[9]}]
set_property LOC SLICE_X42Y3 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/serial_data_o]
set_property LOC SLICE_X45Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/serial_dout_reg]
set_property LOC SLICE_X45Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[0]_i_1}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[10]_i_1}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[11]_i_1}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[12]_i_1}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[13]_i_1}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[14]_i_1}]
set_property LOC SLICE_X55Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[15]_i_1}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[15]_i_2}]
set_property LOC SLICE_X45Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[1]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[2]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[3]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[4]_i_1}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[5]_i_1}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[6]_i_1}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[7]_i_1}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[8]_i_1}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[9]_i_1}]
set_property LOC SLICE_X45Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[0]}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[10]}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[11]}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[12]}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[13]}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[14]}]
set_property LOC SLICE_X48Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]}]
set_property LOC SLICE_X45Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[1]}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[2]}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[3]}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]}]
set_property LOC SLICE_X44Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]}]
set_property LOC SLICE_X47Y5 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[7]}]
set_property LOC SLICE_X47Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[8]}]
set_property LOC SLICE_X46Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[9]}]
set_property LOC SLICE_X45Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_i_1]
set_property LOC SLICE_X45Y4 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[0]_i_2}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[10]_i_1}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[11]_i_1}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[12]_i_1}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[13]_i_1}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[14]_i_1}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[15]_i_4}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[1]_i_2}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[2]_i_2}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[3]_i_2}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[4]_i_2}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[5]_i_2}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[6]_i_2}]
set_property LOC SLICE_X45Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[7]_i_2}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[8]_i_2}]
set_property LOC SLICE_X43Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3[9]_i_2}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_i_1}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]_i_2}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[1]_i_1}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[2]_i_1}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[3]_i_1}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[4]_i_1}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[5]_i_1}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[6]_i_1}]
set_property LOC SLICE_X45Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[7]_i_1}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[8]_i_1}]
set_property LOC SLICE_X43Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[9]_i_1}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[15]_i_5}]
set_property LOC SLICE_X51Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13}]
set_property LOC SLICE_X51Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__7}]
set_property LOC SLICE_X51Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__4}]
set_property LOC SLICE_X51Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_5}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[10]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]}]
set_property LOC SLICE_X48Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[7]}]
set_property LOC SLICE_X46Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]}]
set_property LOC SLICE_X44Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[0]_i_3}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[10]_i_3}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[1]_i_3}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[2]_i_3}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[3]_i_3}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[4]_i_3}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[5]_i_3}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[6]_i_3}]
set_property LOC SLICE_X45Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[7]_i_3}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[8]_i_3}]
set_property LOC SLICE_X43Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[9]_i_3}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]}]
set_property LOC SLICE_X24Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[14]}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]}]
set_property LOC SLICE_X24Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]}]
set_property LOC SLICE_X23Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]}]
set_property LOC SLICE_X24Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]}]
set_property LOC SLICE_X76Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_i_1]
set_property LOC SLICE_X76Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_reg]
set_property LOC SLICE_X77Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg]
set_property LOC SLICE_X77Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/s_dclk_flag_sync2_reg]
set_property LOC SLICE_X51Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_1}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_2}]
set_property LOC SLICE_X51Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0[9]_i_3}]
set_property LOC SLICE_X51Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg0_reg[9]}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_1}]
set_property LOC SLICE_X48Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_2}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1[9]_i_3}]
set_property LOC SLICE_X48Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/shift_reg1_reg[9]}]
set_property LOC SLICE_X47Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1}]
set_property LOC SLICE_X51Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_2}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_3}]
set_property LOC SLICE_X47Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8[4]_i_1}]
set_property LOC SLICE_X47Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[15]}]
set_property LOC SLICE_X47Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]}]
set_property LOC SLICE_X50Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ff9_reg[9]}]
set_property LOC SLICE_X46Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[9]}]
set_property LOC SLICE_X49Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_1}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[0]_i_2}]
set_property LOC SLICE_X53Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_1}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[10]_i_2}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_1}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[11]_i_2}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_1}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[12]_i_2}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_1}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[13]_i_2}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[14]_i_1}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[14]_i_2}]
set_property LOC SLICE_X55Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_1}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[15]_i_2}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_1}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[1]_i_2}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_1}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[2]_i_2}]
set_property LOC SLICE_X48Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_1}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_2}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_1}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[4]_i_2}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[5]_i_1}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[5]_i_2}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[6]_i_1}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[6]_i_2}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_1}]
set_property LOC SLICE_X45Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[7]_i_2}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]_i_1}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[8]_i_2}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_1}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux[9]_i_2}]
set_property LOC SLICE_X49Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_3}]
set_property LOC SLICE_X41Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[11]_i_8}]
set_property LOC SLICE_X48Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_6}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_10}]
set_property LOC SLICE_X51Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_11}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_3}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[5]_i_5}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[0]}]
set_property LOC SLICE_X44Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]}]
set_property LOC SLICE_X50Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[14]}]
set_property LOC SLICE_X51Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[1]}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[3]}]
set_property LOC SLICE_X43Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]}]
set_property LOC SLICE_X49Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]}]
set_property LOC SLICE_X45Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[6]}]
set_property LOC SLICE_X45Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]}]
set_property LOC SLICE_X44Y4 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]}]
set_property LOC SLICE_X44Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[0]_i_1}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[1]_i_1}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[2]_i_1}]
set_property LOC SLICE_X45Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[3]_i_1}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[5]_i_1}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[0]}]
set_property LOC SLICE_X47Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1]}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2]}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3]}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5]}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[0]_i_2}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_2}]
set_property LOC SLICE_X48Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_3}]
set_property LOC SLICE_X46Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[1]_i_4}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_1}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_2}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_3}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_4}]
set_property LOC SLICE_X45Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[2]_i_5}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2}]
set_property LOC SLICE_X45Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_3}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[4]_i_1}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[5]_i_1}]
set_property LOC SLICE_X49Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_1}]
set_property LOC SLICE_X48Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[6]_i_2}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[0]}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[11]}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[12]}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[13]}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[14]}]
set_property LOC SLICE_X50Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[15]}]
set_property LOC SLICE_X47Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[1]}]
set_property LOC SLICE_X47Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[2]}]
set_property LOC SLICE_X46Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[3]}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[4]}]
set_property LOC SLICE_X48Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[5]}]
set_property LOC SLICE_X49Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]}]
set_property LOC SLICE_X49Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[7]}]
set_property LOC SLICE_X49Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]}]
set_property LOC SLICE_X49Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[10]_i_2}]
set_property LOC SLICE_X48Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_2}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_3}]
set_property LOC SLICE_X46Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[14]_i_4}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1}]
set_property LOC SLICE_X43Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_3}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[0]}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[10]}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[11]}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[14]}]
set_property LOC SLICE_X46Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[15]}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[1]}]
set_property LOC SLICE_X45Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]}]
set_property LOC SLICE_X45Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[3]}]
set_property LOC SLICE_X47Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[4]}]
set_property LOC SLICE_X44Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[5]}]
set_property LOC SLICE_X45Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[6]}]
set_property LOC SLICE_X45Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[7]}]
set_property LOC SLICE_X47Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[8]}]
set_property LOC SLICE_X43Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[9]}]
set_property LOC SLICE_X47Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[15]_i_3}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[0]}]
set_property LOC SLICE_X53Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[10]}]
set_property LOC SLICE_X53Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[11]}]
set_property LOC SLICE_X53Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[12]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[13]}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[14]}]
set_property LOC SLICE_X53Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[15]}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]}]
set_property LOC SLICE_X49Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[2]}]
set_property LOC SLICE_X48Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[4]}]
set_property LOC SLICE_X52Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[5]}]
set_property LOC SLICE_X51Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[6]}]
set_property LOC SLICE_X52Y22 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[7]}]
set_property LOC SLICE_X53Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[8]}]
set_property LOC SLICE_X53Y23 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[9]}]
set_property LOC SLICE_X49Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[0]}]
set_property LOC SLICE_X53Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[10]}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[11]}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[12]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[13]}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[14]}]
set_property LOC SLICE_X55Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[15]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[1]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[2]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[3]}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[4]}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[5]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[7]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[9]}]
set_property LOC SLICE_X49Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[0]}]
set_property LOC SLICE_X53Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[10]}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[11]}]
set_property LOC SLICE_X55Y20 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[12]}]
set_property LOC SLICE_X57Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[13]}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[14]}]
set_property LOC SLICE_X55Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[1]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[2]}]
set_property LOC SLICE_X48Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]}]
set_property LOC SLICE_X51Y21 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[4]}]
set_property LOC SLICE_X52Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[5]}]
set_property LOC SLICE_X49Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[6]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[7]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[8]}]
set_property LOC SLICE_X53Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[9]}]
set_property LOC SLICE_X54Y13 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1]
set_property LOC SLICE_X62Y12 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__0]
set_property LOC SLICE_X62Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__1]
set_property LOC SLICE_X63Y8 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__2]
set_property LOC SLICE_X62Y12 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__3]
set_property LOC SLICE_X58Y13 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__4]
set_property LOC SLICE_X54Y10 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__5]
set_property LOC SLICE_X51Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__6]
set_property LOC SLICE_X50Y9 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__7]
set_property LOC SLICE_X51Y12 [get_cells ila_0_1/U0/ila_core_inst/u_ila_regs/u_srlD_i_1__8]
set_property LOC SLICE_X41Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse[1]_i_1__0}]
set_property LOC SLICE_X41Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[0]}]
set_property LOC SLICE_X41Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/dout_pulse_reg[1]}]
set_property LOC SLICE_X41Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/reset_out[0]_i_1}]
set_property LOC SLICE_X38Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_i_1__0]
set_property LOC SLICE_X38Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg]
set_property LOC SLICE_X41Y1 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_pulse[0]_i_1__0}]
set_property LOC SLICE_X39Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg]
set_property LOC SLICE_X39Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg]
set_property LOC SLICE_X39Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg]
set_property LOC SLICE_X39Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg1_reg]
set_property LOC SLICE_X39Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_i_1__1]
set_property LOC SLICE_X39Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg]
set_property LOC SLICE_X37Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg]
set_property LOC SLICE_X37Y7 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg]
set_property LOC SLICE_X37Y8 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg]
set_property LOC SLICE_X37Y8 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg1_reg]
set_property LOC SLICE_X43Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_i_1]
set_property LOC SLICE_X43Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg]
set_property LOC SLICE_X41Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_pulse[0]_i_1}]
set_property LOC SLICE_X42Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg]
set_property LOC SLICE_X42Y0 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg]
set_property LOC SLICE_X42Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg]
set_property LOC SLICE_X42Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg1_reg]
set_property LOC SLICE_X41Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_i_1__2]
set_property LOC SLICE_X41Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg]
set_property LOC SLICE_X40Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg]
set_property LOC SLICE_X40Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg]
set_property LOC SLICE_X40Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg]
set_property LOC SLICE_X40Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg1_reg]
set_property LOC SLICE_X39Y3 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples[11]_i_1}]
set_property LOC SLICE_X41Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse[1]_i_1}]
set_property LOC SLICE_X41Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[0]}]
set_property LOC SLICE_X41Y2 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/dout_pulse_reg[1]}]
set_property LOC SLICE_X41Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/halt_out_i_1]
set_property LOC SLICE_X41Y2 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/last_din_reg]
set_property LOC SLICE_X41Y1 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/halt_out_reg]
set_property LOC SLICE_X39Y8 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/prev_cap_done_reg]
set_property LOC SLICE_X41Y8 [get_cells ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out0]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]}]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]}]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[2]}]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[3]}]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[4]}]
set_property LOC SLICE_X41Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]}]
set_property LOC SLICE_X42Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/TRIGGER_EQ[0]_i_1}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X54Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X54Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X54Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X54Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X54Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X54Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X54Y19 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X54Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X54Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X57Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X57Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X55Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X54Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X42Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]}]
set_property LOC SLICE_X46Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X46Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X46Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X46Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X46Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X46Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X46Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X46Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X45Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property LOC SLICE_X45Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property LOC SLICE_X48Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property LOC SLICE_X45Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X47Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X44Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X47Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X46Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X50Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X50Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X50Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X50Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X50Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X50Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X50Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X50Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X51Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X51Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property LOC SLICE_X51Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X48Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X50Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X62Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X62Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X62Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X62Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X62Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X62Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X62Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X62Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X64Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X44Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X62Y18 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X58Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X58Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X58Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X58Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X58Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X62Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X58Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X58Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X59Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X48Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X58Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X58Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X58Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X58Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X58Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X58Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X62Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X58Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X58Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X59Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X58Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X58Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X58Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X58Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X58Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X58Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X58Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X58Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X58Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X57Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X51Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X58Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X54Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X54Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X54Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X54Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X54Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X54Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X54Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X54Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X56Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X52Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X54Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X30Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X30Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X30Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X30Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X30Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X30Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X30Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X30Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X30Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X30Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X30Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X30Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X30Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X30Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X30Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X30Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X30Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X30Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X30Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X30Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X32Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X30Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X30Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property LOC SLICE_X31Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property LOC SLICE_X31Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property LOC SLICE_X35Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property LOC SLICE_X31Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property LOC SLICE_X31Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property LOC SLICE_X29Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property LOC SLICE_X29Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property LOC SLICE_X29Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property LOC SLICE_X29Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X31Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X31Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X29Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X30Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X26Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X26Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X26Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X26Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X26Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X26Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X26Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X26Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X26Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X26Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X26Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X26Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X26Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X26Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X26Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X26Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X26Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X26Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X26Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X26Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X26Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X26Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X26Y6 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property LOC SLICE_X27Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property LOC SLICE_X27Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property LOC SLICE_X27Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property LOC SLICE_X27Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property LOC SLICE_X27Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property LOC SLICE_X27Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property LOC SLICE_X29Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X29Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property LOC SLICE_X29Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property LOC SLICE_X29Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property LOC SLICE_X27Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property LOC SLICE_X27Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property LOC SLICE_X27Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property LOC SLICE_X27Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property LOC SLICE_X29Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property LOC SLICE_X27Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property LOC SLICE_X27Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property LOC SLICE_X28Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property LOC SLICE_X29Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property LOC SLICE_X27Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property LOC SLICE_X29Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X28Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X28Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X28Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X28Y7 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X28Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X26Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X34Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X34Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X34Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X34Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X34Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X34Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X34Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg}]
set_property LOC SLICE_X34Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst}]
set_property LOC SLICE_X34Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlA}]
set_property LOC SLICE_X34Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlB}]
set_property LOC SLICE_X34Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlC}]
set_property LOC SLICE_X36Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_srlD}]
set_property LOC SLICE_X34Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst}]
set_property LOC SLICE_X34Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[12]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]}]
set_property LOC SLICE_X35Y8 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[14]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]}]
set_property LOC SLICE_X35Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]}]
set_property LOC SLICE_X35Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[18]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[19]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[20]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[21]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[22]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[23]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[25]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[26]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[28]}]
set_property LOC SLICE_X35Y15 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[29]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[2]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[30]}]
set_property LOC SLICE_X37Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[31]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[4]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[5]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]}]
set_property LOC SLICE_X35Y11 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]}]
set_property LOC SLICE_X35Y12 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[9]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]}]
set_property LOC SLICE_X35Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]}]
set_property LOC SLICE_X35Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]}]
set_property LOC SLICE_X35Y13 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[25]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[28]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]}]
set_property LOC SLICE_X33Y16 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[30]}]
set_property LOC SLICE_X35Y17 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[31]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]}]
set_property LOC SLICE_X35Y9 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]}]
set_property LOC SLICE_X35Y10 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]}]
set_property LOC SLICE_X34Y14 [get_cells {ila_0_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/yes_output_reg.dout_reg_reg}]
set_property LOC SLICE_X42Y10 [get_cells ila_0_1/U0/ila_core_inst/use_probe_debug_circuit_2_reg]
set_property LOC SLICE_X42Y10 [get_cells ila_0_1/U0/ila_core_inst/use_probe_debug_circuit_reg]
set_property LOC SLICE_X26Y4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[0]_i_1}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[0]_i_2}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_2}]
set_property LOC SLICE_X34Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_3}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_4}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[1]}]
set_property LOC SLICE_X35Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]}]
set_property LOC SLICE_X34Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1__11}]
set_property LOC SLICE_X34Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_2__0}]
set_property LOC SLICE_X34Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_3}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__11}]
set_property LOC SLICE_X36Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_2__2}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[2]_i_1__11}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[3]_i_1__11}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[3]_i_2__11}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_2}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_1}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_1}]
set_property LOC SLICE_X34Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[0]}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[1]}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[2]}]
set_property LOC SLICE_X34Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[3]}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[5]}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]}]
set_property LOC SLICE_X21Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[0]}]
set_property LOC SLICE_X22Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[100]}]
set_property LOC SLICE_X22Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[101]}]
set_property LOC SLICE_X25Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[102]}]
set_property LOC SLICE_X25Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[103]}]
set_property LOC SLICE_X24Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[104]}]
set_property LOC SLICE_X23Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[105]}]
set_property LOC SLICE_X25Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[106]}]
set_property LOC SLICE_X23Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[107]}]
set_property LOC SLICE_X22Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[108]}]
set_property LOC SLICE_X24Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[109]}]
set_property LOC SLICE_X24Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[10]}]
set_property LOC SLICE_X23Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[110]}]
set_property LOC SLICE_X24Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[111]}]
set_property LOC SLICE_X22Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[112]}]
set_property LOC SLICE_X23Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[11]}]
set_property LOC SLICE_X24Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[12]}]
set_property LOC SLICE_X24Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[13]}]
set_property LOC SLICE_X24Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[14]}]
set_property LOC SLICE_X24Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[15]}]
set_property LOC SLICE_X22Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[16]}]
set_property LOC SLICE_X23Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[17]}]
set_property LOC SLICE_X23Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[18]}]
set_property LOC SLICE_X24Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[19]}]
set_property LOC SLICE_X23Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[1]}]
set_property LOC SLICE_X22Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[20]}]
set_property LOC SLICE_X24Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[21]}]
set_property LOC SLICE_X23Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[22]}]
set_property LOC SLICE_X24Y18 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[23]}]
set_property LOC SLICE_X24Y12 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[24]}]
set_property LOC SLICE_X24Y17 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[25]}]
set_property LOC SLICE_X25Y15 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[26]}]
set_property LOC SLICE_X23Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[27]}]
set_property LOC SLICE_X22Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[28]}]
set_property LOC SLICE_X24Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[29]}]
set_property LOC SLICE_X22Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[2]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[30]}]
set_property LOC SLICE_X25Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[31]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[32]}]
set_property LOC SLICE_X22Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[33]}]
set_property LOC SLICE_X22Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[34]}]
set_property LOC SLICE_X24Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[35]}]
set_property LOC SLICE_X17Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[36]}]
set_property LOC SLICE_X17Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[37]}]
set_property LOC SLICE_X16Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[38]}]
set_property LOC SLICE_X17Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[39]}]
set_property LOC SLICE_X16Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[3]}]
set_property LOC SLICE_X16Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[40]}]
set_property LOC SLICE_X17Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[41]}]
set_property LOC SLICE_X16Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[42]}]
set_property LOC SLICE_X17Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[43]}]
set_property LOC SLICE_X16Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[44]}]
set_property LOC SLICE_X24Y0 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[45]}]
set_property LOC SLICE_X23Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[46]}]
set_property LOC SLICE_X25Y0 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[47]}]
set_property LOC SLICE_X23Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[48]}]
set_property LOC SLICE_X23Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[49]}]
set_property LOC SLICE_X16Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[4]}]
set_property LOC SLICE_X23Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[50]}]
set_property LOC SLICE_X24Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[51]}]
set_property LOC SLICE_X22Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[52]}]
set_property LOC SLICE_X22Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[53]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[54]}]
set_property LOC SLICE_X23Y11 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[55]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[56]}]
set_property LOC SLICE_X22Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[57]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[58]}]
set_property LOC SLICE_X22Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[59]}]
set_property LOC SLICE_X16Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[5]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[60]}]
set_property LOC SLICE_X24Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[61]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[62]}]
set_property LOC SLICE_X17Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[63]}]
set_property LOC SLICE_X16Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[64]}]
set_property LOC SLICE_X16Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[65]}]
set_property LOC SLICE_X16Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[66]}]
set_property LOC SLICE_X16Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[67]}]
set_property LOC SLICE_X19Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[68]}]
set_property LOC SLICE_X16Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[69]}]
set_property LOC SLICE_X22Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[6]}]
set_property LOC SLICE_X19Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[70]}]
set_property LOC SLICE_X16Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[72]}]
set_property LOC SLICE_X22Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[73]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[74]}]
set_property LOC SLICE_X22Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[75]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[76]}]
set_property LOC SLICE_X24Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[77]}]
set_property LOC SLICE_X22Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[78]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[79]}]
set_property LOC SLICE_X20Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[7]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[80]}]
set_property LOC SLICE_X25Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[81]}]
set_property LOC SLICE_X25Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[82]}]
set_property LOC SLICE_X24Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[83]}]
set_property LOC SLICE_X24Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[84]}]
set_property LOC SLICE_X24Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[85]}]
set_property LOC SLICE_X24Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[86]}]
set_property LOC SLICE_X24Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[87]}]
set_property LOC SLICE_X24Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[88]}]
set_property LOC SLICE_X24Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[89]}]
set_property LOC SLICE_X22Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[8]}]
set_property LOC SLICE_X27Y1 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[90]}]
set_property LOC SLICE_X26Y2 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[91]}]
set_property LOC SLICE_X26Y1 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[92]}]
set_property LOC SLICE_X26Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[93]}]
set_property LOC SLICE_X26Y1 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[94]}]
set_property LOC SLICE_X26Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[95]}]
set_property LOC SLICE_X26Y1 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[96]}]
set_property LOC SLICE_X26Y4 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[97]}]
set_property LOC SLICE_X26Y1 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[98]}]
set_property LOC SLICE_X24Y14 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[99]}]
set_property LOC SLICE_X24Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]}]
set_property LOC SLICE_X30Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[2]_srl3}]
set_property LOC SLICE_X30Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]}]
set_property LOC SLICE_X26Y4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_en_temp_reg]
set_property LOC SLICE_X30Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3}]
set_property LOC SLICE_X30Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]}]
set_property LOC SLICE_X32Y4 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry]
set_property LOC SLICE_X32Y5 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry__0]
set_property LOC SLICE_X32Y6 [get_cells ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0_carry__1]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[0]_i_1}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_1}]
set_property LOC SLICE_X35Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_2}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_3}]
set_property LOC SLICE_X35Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_4}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[1]_i_1}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[2]_i_1}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[3]_i_1}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[4]_i_1}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[5]_i_1}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[6]_i_1}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[7]_i_1}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[8]_i_1}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[11]}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]}]
set_property LOC SLICE_X33Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]}]
set_property LOC SLICE_X33Y5 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]}]
set_property LOC SLICE_X33Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[0]_i_2}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[0]_i_3}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_2}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[10]_i_3}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_2}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[11]_i_3}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_2}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[12]_i_3}]
set_property LOC SLICE_X24Y11 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_2}]
set_property LOC SLICE_X24Y11 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[13]_i_3}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_2}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[14]_i_3}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_2__8}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[15]_i_3__5}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_2}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[1]_i_3}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[2]_i_2}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[2]_i_3}]
set_property LOC SLICE_X24Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_2}]
set_property LOC SLICE_X24Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[3]_i_3}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_2}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[4]_i_3}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[5]_i_2}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[5]_i_3}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_2}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[6]_i_3}]
set_property LOC SLICE_X23Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_2}]
set_property LOC SLICE_X23Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[7]_i_3}]
set_property LOC SLICE_X24Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_2}]
set_property LOC SLICE_X24Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[8]_i_3}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_2}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg[9]_i_3}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[0]_i_1}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[10]_i_1}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[11]_i_1}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[12]_i_1}]
set_property LOC SLICE_X24Y11 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[13]_i_1}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[14]_i_1}]
set_property LOC SLICE_X25Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15]_i_1}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[1]_i_1}]
set_property LOC SLICE_X23Y6 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[2]_i_1}]
set_property LOC SLICE_X24Y7 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[3]_i_1}]
set_property LOC SLICE_X22Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[4]_i_1}]
set_property LOC SLICE_X22Y8 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[5]_i_1}]
set_property LOC SLICE_X23Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[6]_i_1}]
set_property LOC SLICE_X23Y10 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[7]_i_1}]
set_property LOC SLICE_X24Y9 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[8]_i_1}]
set_property LOC SLICE_X23Y13 [get_cells {ila_0_1/U0/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[9]_i_1}]
set_property LOC SLICE_X56Y75 [get_cells {ila_0_1/U0/sync_reg1_reg[0]}]
set_property LOC SLICE_X56Y75 [get_cells {ila_0_1/U0/sync_reg2_reg[0]}]
set_property LOC SLICE_X56Y75 [get_cells {ila_0_1/U0/sync_reg3_reg[0]}]
set_property LOC SLICE_X57Y75 [get_cells ila_0_1/U0/trig_out_ack_reg_reg]
set_property LOC SLICE_X52Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3]
set_property LOC SLICE_X62Y0 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_arvalid_i_1]
set_property LOC SLICE_X62Y0 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_arvalid_reg]
set_property LOC SLICE_X64Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_busy_i_1]
set_property LOC SLICE_X64Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_busy_reg]
set_property LOC SLICE_X65Y0 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_done_i_1]
set_property LOC SLICE_X65Y0 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_done_reg]
set_property LOC SLICE_X64Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp[0]_i_1}]
set_property LOC SLICE_X64Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp[1]_i_1}]
set_property LOC SLICE_X64Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp_reg[0]}]
set_property LOC SLICE_X64Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rd_resp_reg[1]}]
set_property LOC SLICE_X63Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rready_i_1]
set_property LOC SLICE_X63Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/axi_rready_reg]
set_property LOC SLICE_X65Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[34]}]
set_property LOC SLICE_X65Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/cmd_fifo_data_out_ff_reg[35]}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rd_cmd_fifo_data_out_qid[3]_i_1}]
set_property LOC SLICE_X41Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[0]}]
set_property LOC SLICE_X43Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[10]}]
set_property LOC SLICE_X41Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[11]}]
set_property LOC SLICE_X42Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[12]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[13]}]
set_property LOC SLICE_X42Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[14]}]
set_property LOC SLICE_X42Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[15]}]
set_property LOC SLICE_X42Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[16]}]
set_property LOC SLICE_X43Y13 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[17]}]
set_property LOC SLICE_X43Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[18]}]
set_property LOC SLICE_X43Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[19]}]
set_property LOC SLICE_X43Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[1]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[20]}]
set_property LOC SLICE_X42Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[21]}]
set_property LOC SLICE_X43Y13 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[22]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[23]}]
set_property LOC SLICE_X41Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[24]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[25]}]
set_property LOC SLICE_X43Y13 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[26]}]
set_property LOC SLICE_X40Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[27]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[28]}]
set_property LOC SLICE_X42Y12 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[29]}]
set_property LOC SLICE_X40Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[2]}]
set_property LOC SLICE_X43Y13 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[30]}]
set_property LOC SLICE_X43Y13 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[31]}]
set_property LOC SLICE_X40Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[3]}]
set_property LOC SLICE_X40Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[4]}]
set_property LOC SLICE_X43Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[5]}]
set_property LOC SLICE_X43Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[6]}]
set_property LOC SLICE_X43Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[7]}]
set_property LOC SLICE_X43Y11 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[8]}]
set_property LOC SLICE_X43Y10 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_data_o_reg[9]}]
set_property LOC SLICE_X63Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_wr_en_i_1]
set_property LOC SLICE_X63Y1 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/rx_fifo_wr_en_reg]
set_property LOC SLICE_X65Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[0]_i_1__1}]
set_property LOC SLICE_X62Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[1]_i_1__0}]
set_property LOC SLICE_X63Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state[2]_i_1}]
set_property LOC SLICE_X65Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[0]}]
set_property LOC SLICE_X62Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[1]}]
set_property LOC SLICE_X63Y0 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/read_axi_lite_u/state_reg[2]}]
set_property LOC SLICE_X31Y3 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_1]
set_property LOC SLICE_X68Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_2]
set_property LOC SLICE_X68Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_3]
set_property LOC SLICE_X68Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_i_4]
set_property LOC SLICE_X68Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_awvalid_reg]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_1]
set_property LOC SLICE_X70Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_2]
set_property LOC SLICE_X70Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_i_3]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_bready_ff_reg]
set_property LOC SLICE_X72Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_i_1]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_i_2]
set_property LOC SLICE_X72Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_busy_reg]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_1]
set_property LOC SLICE_X70Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_2]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_3]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_i_4]
set_property LOC SLICE_X71Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg]
set_property LOC SLICE_X72Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp[0]_i_1}]
set_property LOC SLICE_X72Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp[1]_i_1}]
set_property LOC SLICE_X72Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp_reg[0]}]
set_property LOC SLICE_X72Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wr_resp_reg[1]}]
set_property LOC SLICE_X69Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_i_1]
set_property LOC SLICE_X69Y4 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_i_2]
set_property LOC SLICE_X69Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/axi_wvalid_reg]
set_property LOC SLICE_X72Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/cmd_fifo_data_out_ff_reg[34]}]
set_property LOC SLICE_X72Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/cmd_fifo_data_out_ff_reg[35]}]
set_property LOC SLICE_X71Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[0]_i_1__2}]
set_property LOC SLICE_X71Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[1]_i_1__2}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[3]_i_1}]
set_property LOC SLICE_X69Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[4]_i_1}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_1}]
set_property LOC SLICE_X70Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_2}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_3}]
set_property LOC SLICE_X70Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_4}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[0]}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[1]}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[2]}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[3]}]
set_property LOC SLICE_X69Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[4]}]
set_property LOC SLICE_X70Y4 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/state_reg[5]}]
set_property LOC SLICE_X41Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[0]}]
set_property LOC SLICE_X39Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[10]}]
set_property LOC SLICE_X41Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[11]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[12]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[13]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[14]}]
set_property LOC SLICE_X40Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[15]}]
set_property LOC SLICE_X40Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[16]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[17]}]
set_property LOC SLICE_X41Y15 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[18]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[19]}]
set_property LOC SLICE_X40Y17 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[1]}]
set_property LOC SLICE_X39Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[20]}]
set_property LOC SLICE_X31Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[21]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[22]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[23]}]
set_property LOC SLICE_X31Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[24]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[25]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[26]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[27]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[28]}]
set_property LOC SLICE_X31Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[29]}]
set_property LOC SLICE_X41Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[2]}]
set_property LOC SLICE_X31Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[30]}]
set_property LOC SLICE_X37Y18 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[31]}]
set_property LOC SLICE_X39Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[3]}]
set_property LOC SLICE_X39Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[4]}]
set_property LOC SLICE_X41Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[5]}]
set_property LOC SLICE_X40Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[6]}]
set_property LOC SLICE_X40Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[7]}]
set_property LOC SLICE_X40Y19 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[8]}]
set_property LOC SLICE_X41Y14 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_data_out_ff_reg[9]}]
set_property LOC SLICE_X70Y6 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_i_1]
set_property LOC SLICE_X70Y5 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_i_2]
set_property LOC SLICE_X70Y6 [get_cells jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/tx_fifo_read_en_reg]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/axi_bridge_u/write_axi_lite_u/wr_cmd_fifo_data_out_qid[3]_i_1}]
set_property LOC SLICE_X69Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_1}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_2}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_3}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[0]_i_4}]
set_property LOC SLICE_X70Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_1}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_2}]
set_property LOC SLICE_X74Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_3}]
set_property LOC SLICE_X74Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_4}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[10]_i_5}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_1}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_2}]
set_property LOC SLICE_X72Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[11]_i_3}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_1}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_2}]
set_property LOC SLICE_X74Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[12]_i_3}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_1}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_2}]
set_property LOC SLICE_X76Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[13]_i_3}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_1}]
set_property LOC SLICE_X74Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_2}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[14]_i_3}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_1}]
set_property LOC SLICE_X69Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_2}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_3}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_4}]
set_property LOC SLICE_X71Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_5}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[15]_i_6}]
set_property LOC SLICE_X68Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_1}]
set_property LOC SLICE_X66Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_2}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_3}]
set_property LOC SLICE_X72Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[1]_i_4}]
set_property LOC SLICE_X67Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_1}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_2}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_3}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[2]_i_4}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_1}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_2}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_3}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[3]_i_4}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_1}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_2}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_3}]
set_property LOC SLICE_X76Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[4]_i_4}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_1}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_2}]
set_property LOC SLICE_X80Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_3}]
set_property LOC SLICE_X80Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[5]_i_4}]
set_property LOC SLICE_X67Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_1}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_2}]
set_property LOC SLICE_X71Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_3}]
set_property LOC SLICE_X78Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_4}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[6]_i_5}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_1}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_2}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_3}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[7]_i_4}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_1}]
set_property LOC SLICE_X69Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_2}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_3}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_4}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[8]_i_5}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_1}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_2}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_3}]
set_property LOC SLICE_X81Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do[9]_i_4}]
set_property LOC SLICE_X69Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[0]}]
set_property LOC SLICE_X70Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[10]}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[11]}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[12]}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[13]}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[14]}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[15]}]
set_property LOC SLICE_X68Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[1]}]
set_property LOC SLICE_X67Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[2]}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[3]}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[4]}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[5]}]
set_property LOC SLICE_X67Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[6]}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[7]}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[8]}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_do_reg[9]}]
set_property LOC SLICE_X68Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_drdy_i_1]
set_property LOC SLICE_X68Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_drdy_reg]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test[15]_i_1}]
set_property LOC SLICE_X68Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[0]}]
set_property LOC SLICE_X69Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[10]}]
set_property LOC SLICE_X68Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[11]}]
set_property LOC SLICE_X69Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[12]}]
set_property LOC SLICE_X68Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[13]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[14]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[15]}]
set_property LOC SLICE_X66Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[1]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[2]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[3]}]
set_property LOC SLICE_X66Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[4]}]
set_property LOC SLICE_X66Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[5]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[6]}]
set_property LOC SLICE_X66Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[7]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[8]}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test_reg[9]}]
set_property LOC SLICE_X68Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/s_den_o_INST_0]
set_property LOC SLICE_X68Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/s_den_o_INST_0_i_1]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[0]_INST_0}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[10]_INST_0}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[11]_INST_0}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[12]_INST_0}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[13]_INST_0}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[14]_INST_0}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[15]_INST_0}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[16]_INST_0}]
set_property LOC SLICE_X67Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[1]_INST_0}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[2]_INST_0}]
set_property LOC SLICE_X67Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[3]_INST_0}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[4]_INST_0}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[5]_INST_0}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[6]_INST_0}]
set_property LOC SLICE_X67Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[7]_INST_0}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[8]_INST_0}]
set_property LOC SLICE_X68Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/sl_oport_o[9]_INST_0}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[0]}]
set_property LOC SLICE_X76Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[100]}]
set_property LOC SLICE_X80Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[101]}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[102]}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[103]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[104]}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[105]}]
set_property LOC SLICE_X74Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[106]}]
set_property LOC SLICE_X72Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[107]}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[108]}]
set_property LOC SLICE_X76Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[109]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[10]}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[110]}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[111]}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[112]}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[113]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[114]}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[115]}]
set_property LOC SLICE_X76Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[116]}]
set_property LOC SLICE_X80Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[117]}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[118]}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[119]}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[11]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[120]}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[121]}]
set_property LOC SLICE_X74Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[122]}]
set_property LOC SLICE_X72Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[123]}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[124]}]
set_property LOC SLICE_X76Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[125]}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[126]}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[127]}]
set_property LOC SLICE_X74Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[12]}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[13]}]
set_property LOC SLICE_X74Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[14]}]
set_property LOC SLICE_X71Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[15]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[16]}]
set_property LOC SLICE_X72Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[17]}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[18]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[19]}]
set_property LOC SLICE_X72Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[1]}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[20]}]
set_property LOC SLICE_X80Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[21]}]
set_property LOC SLICE_X78Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[22]}]
set_property LOC SLICE_X78Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[23]}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[24]}]
set_property LOC SLICE_X81Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[25]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[26]}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[27]}]
set_property LOC SLICE_X74Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[28]}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[29]}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[2]}]
set_property LOC SLICE_X74Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[30]}]
set_property LOC SLICE_X71Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[31]}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[32]}]
set_property LOC SLICE_X72Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[33]}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[34]}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[35]}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[36]}]
set_property LOC SLICE_X80Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[37]}]
set_property LOC SLICE_X78Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[38]}]
set_property LOC SLICE_X78Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[39]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[3]}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[40]}]
set_property LOC SLICE_X81Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[41]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[42]}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[43]}]
set_property LOC SLICE_X74Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[44]}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[45]}]
set_property LOC SLICE_X74Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[46]}]
set_property LOC SLICE_X71Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[47]}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[48]}]
set_property LOC SLICE_X72Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[49]}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[4]}]
set_property LOC SLICE_X72Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[50]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[51]}]
set_property LOC SLICE_X72Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[52]}]
set_property LOC SLICE_X80Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[53]}]
set_property LOC SLICE_X78Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[54]}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[55]}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[56]}]
set_property LOC SLICE_X81Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[57]}]
set_property LOC SLICE_X75Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[58]}]
set_property LOC SLICE_X72Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[59]}]
set_property LOC SLICE_X80Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[5]}]
set_property LOC SLICE_X74Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[60]}]
set_property LOC SLICE_X73Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[61]}]
set_property LOC SLICE_X74Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[62]}]
set_property LOC SLICE_X71Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[63]}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[64]}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[65]}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[66]}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[67]}]
set_property LOC SLICE_X76Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[68]}]
set_property LOC SLICE_X80Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[69]}]
set_property LOC SLICE_X78Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[6]}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[70]}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[71]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[72]}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[73]}]
set_property LOC SLICE_X74Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[74]}]
set_property LOC SLICE_X72Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[75]}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[76]}]
set_property LOC SLICE_X76Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[77]}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[78]}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[79]}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[7]}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[80]}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[81]}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[82]}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[83]}]
set_property LOC SLICE_X76Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[84]}]
set_property LOC SLICE_X80Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[85]}]
set_property LOC SLICE_X78Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[86]}]
set_property LOC SLICE_X78Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[87]}]
set_property LOC SLICE_X79Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[88]}]
set_property LOC SLICE_X76Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[89]}]
set_property LOC SLICE_X79Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[8]}]
set_property LOC SLICE_X74Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[90]}]
set_property LOC SLICE_X72Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[91]}]
set_property LOC SLICE_X73Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[92]}]
set_property LOC SLICE_X76Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[93]}]
set_property LOC SLICE_X70Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[94]}]
set_property LOC SLICE_X70Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[95]}]
set_property LOC SLICE_X76Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[96]}]
set_property LOC SLICE_X68Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[97]}]
set_property LOC SLICE_X76Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[98]}]
set_property LOC SLICE_X78Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[99]}]
set_property LOC SLICE_X81Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/U_XSDB_SLAVE/uuid_stamp_reg[9]}]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff2_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff3_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_ff_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/aresetn_xsdb_reg]
set_property LOC SLICE_X54Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/axi_aresetn_ff_reg]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/axi_rd_txn_err_reg]
set_property LOC SLICE_X66Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_done_ff_reg]
set_property LOC SLICE_X66Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_i_1__0]
set_property LOC SLICE_X66Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_tx_reg]
set_property LOC SLICE_X66Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/rd_cmd_fifo_i_1__0]
set_property LOC SLICE_X66Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/rd_cmd_fifo_reg]
set_property LOC SLICE_X66Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[0]_i_1__0}]
set_property LOC SLICE_X66Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state[1]_i_1}]
set_property LOC SLICE_X66Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state_reg[0]}]
set_property LOC SLICE_X66Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_rd_channel/state_reg[1]}]
set_property LOC SLICE_X74Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_done_ff_reg]
set_property LOC SLICE_X74Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_i_1]
set_property LOC SLICE_X74Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_tx_reg]
set_property LOC SLICE_X74Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/rd_cmd_fifo_i_1]
set_property LOC SLICE_X74Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/rd_cmd_fifo_reg]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/s_axi_wr_resp[0]_i_2}]
set_property LOC SLICE_X74Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[0]_i_1}]
set_property LOC SLICE_X74Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state[1]_i_2}]
set_property LOC SLICE_X74Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state_reg[0]}]
set_property LOC SLICE_X74Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/state_reg[1]}]
set_property LOC SLICE_X74Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_decode_wr_channel/wr_sts_flag_i_1]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_valid_rd_ch_d_reg]
set_property LOC SLICE_X75Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/cmd_valid_wr_ch_d_reg]
set_property LOC SLICE_X70Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff1_reg]
set_property LOC SLICE_X70Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff2_reg]
set_property LOC SLICE_X70Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff3_reg]
set_property LOC SLICE_X72Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_ff4_reg]
set_property LOC SLICE_X68Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_xsdb_ff2_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/fifo_rst_xsdb_ff_reg]
set_property LOC SLICE_X71Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff2_reg]
set_property LOC SLICE_X71Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff3_reg]
set_property LOC SLICE_X71Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff4_reg]
set_property LOC SLICE_X71Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_ff_reg]
set_property LOC SLICE_X70Y7 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_axi_en_exec_reg]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[0]_i_1}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[1]_i_1}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[2]_i_1}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[3]_i_1}]
set_property LOC SLICE_X67Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[4]_i_1}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter[4]_i_2}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[0]}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[1]}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[2]}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[3]}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_counter_reg[4]}]
set_property LOC SLICE_X68Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[0]}]
set_property LOC SLICE_X68Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[1]}]
set_property LOC SLICE_X68Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[2]}]
set_property LOC SLICE_X68Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_qid_reg[3]}]
set_property LOC SLICE_X64Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[34]}]
set_property LOC SLICE_X64Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_data_out_reg[35]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X73Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X76Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X73Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X76Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X76Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X72Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X76Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X76Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X69Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X69Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X73Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X69Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X69Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X73Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X73Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X71Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X73Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X73Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X71Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X73Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X73Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X72Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X72Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X73Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X68Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1__0]
set_property LOC SLICE_X67Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__2]
set_property LOC SLICE_X67Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property LOC SLICE_X67Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_rd_ch_d_i_1]
set_property LOC SLICE_X69Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__2]
set_property LOC SLICE_X69Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property LOC SLICE_X68Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__2]
set_property LOC SLICE_X68Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property LOC SLICE_X69Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property LOC SLICE_X69Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[63]_i_1__0}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__2}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__2}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property LOC SLICE_X68Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_sts_flag_i_1]
set_property LOC SLICE_X68Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rd_resp[1]_i_1}]
set_property LOC SLICE_X68Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X68Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X70Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__2}]
set_property LOC SLICE_X70Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__2}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__2}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__2}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X70Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X70Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X70Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X70Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__2]
set_property LOC SLICE_X71Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__2]
set_property LOC SLICE_X70Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__2]
set_property LOC SLICE_X70Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__2]
set_property LOC SLICE_X75Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2__0]
set_property LOC SLICE_X76Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X76Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X76Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__1}]
set_property LOC SLICE_X76Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__1}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__1}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__1}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X76Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X74Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X74Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X74Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X74Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X76Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X76Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X77Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X76Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__1]
set_property LOC SLICE_X77Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_2__0]
set_property LOC SLICE_X77Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3__1]
set_property LOC SLICE_X76Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4__1]
set_property LOC RAMB36_X3Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_16}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]}]
set_property LOC SLICE_X63Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]}]
set_property LOC SLICE_X67Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property LOC SLICE_X71Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_axi_ff2_reg]
set_property LOC SLICE_X71Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_axi_reg]
set_property LOC SLICE_X75Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifowren_xsdb_reg]
set_property LOC SLICE_X67Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[0]_i_1}]
set_property LOC SLICE_X67Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[1]_i_1}]
set_property LOC SLICE_X66Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[2]_i_1}]
set_property LOC SLICE_X68Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state[2]_i_2}]
set_property LOC SLICE_X67Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[0]}]
set_property LOC SLICE_X67Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[1]}]
set_property LOC SLICE_X66Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_done_state_reg[2]}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[0]}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[1]}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[2]}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_qid_reg[3]}]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_sts_flag_reg]
set_property LOC SLICE_X52Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1__2]
set_property LOC SLICE_X50Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__2]
set_property LOC SLICE_X52Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3__2]
set_property LOC SLICE_X52Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4__2]
set_property LOC SLICE_X50Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5__0]
set_property LOC SLICE_X49Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_6__0]
set_property LOC SLICE_X51Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7__0]
set_property LOC SLICE_X51Y0 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_8__0]
set_property LOC SLICE_X49Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_9__0]
set_property LOC SLICE_X52Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X52Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X50Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property LOC SLICE_X47Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property LOC SLICE_X47Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property LOC SLICE_X52Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X52Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X50Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property LOC SLICE_X47Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property LOC SLICE_X47Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property LOC SLICE_X52Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X52Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property LOC SLICE_X52Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X52Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X52Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X48Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property LOC SLICE_X48Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property LOC SLICE_X53Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property LOC SLICE_X53Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property LOC SLICE_X46Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X53Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property LOC SLICE_X53Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property LOC SLICE_X46Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property LOC SLICE_X46Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property LOC SLICE_X46Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X50Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property LOC SLICE_X46Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X50Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X51Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X48Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property LOC SLICE_X48Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property LOC SLICE_X53Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X53Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X52Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X52Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property LOC SLICE_X53Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X53Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X52Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X52Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property LOC SLICE_X49Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property LOC SLICE_X47Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property LOC SLICE_X53Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_5]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_6]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property LOC SLICE_X54Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1]
set_property LOC SLICE_X54Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property LOC SLICE_X54Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1}]
set_property LOC SLICE_X54Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[31]_i_1}]
set_property LOC SLICE_X54Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1}]
set_property LOC SLICE_X53Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1}]
set_property LOC SLICE_X54Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property LOC SLICE_X53Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property LOC SLICE_X54Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X53Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1}]
set_property LOC SLICE_X51Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]_i_1}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1}]
set_property LOC SLICE_X51Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_2}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X51Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]}]
set_property LOC SLICE_X51Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X51Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X52Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]}]
set_property LOC SLICE_X51Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]}]
set_property LOC SLICE_X50Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]}]
set_property LOC SLICE_X52Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property LOC SLICE_X51Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_10]
set_property LOC SLICE_X50Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property LOC SLICE_X51Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property LOC SLICE_X51Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4]
set_property LOC SLICE_X50Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5]
set_property LOC SLICE_X51Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_6]
set_property LOC SLICE_X51Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_7]
set_property LOC SLICE_X51Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8]
set_property LOC SLICE_X50Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_9]
set_property LOC SLICE_X52Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X52Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__2}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__2}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__2}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__2}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_i_1__0}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]_i_1__0}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_1__0}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1__0}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_2__0}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X50Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]}]
set_property LOC SLICE_X51Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]}]
set_property LOC SLICE_X53Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X53Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X53Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X50Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]}]
set_property LOC SLICE_X51Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X53Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]}]
set_property LOC SLICE_X51Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]}]
set_property LOC SLICE_X49Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]}]
set_property LOC SLICE_X55Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg}]
set_property LOC SLICE_X55Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg}]
set_property LOC RAMB18_X3Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram}]
set_property LOC SLICE_X53Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_14}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property LOC SLICE_X58Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]}]
set_property LOC SLICE_X55Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]}]
set_property LOC SLICE_X58Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[19]}]
set_property LOC SLICE_X58Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property LOC SLICE_X54Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]}]
set_property LOC SLICE_X55Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]}]
set_property LOC SLICE_X54Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[26]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[27]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[28]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[29]}]
set_property LOC SLICE_X54Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]}]
set_property LOC SLICE_X54Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]}]
set_property LOC SLICE_X55Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]}]
set_property LOC SLICE_X55Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]}]
set_property LOC SLICE_X52Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]}]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_i_1]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_i_2]
set_property LOC SLICE_X66Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_busy_reg]
set_property LOC SLICE_X67Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_i_1]
set_property LOC SLICE_X67Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_i_2]
set_property LOC SLICE_X67Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_done_reg]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp[0]_i_1}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp[1]_i_2}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp_reg[0]}]
set_property LOC SLICE_X69Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_rd_resp_reg[1]}]
set_property LOC SLICE_X76Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_i_1]
set_property LOC SLICE_X76Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_i_2]
set_property LOC SLICE_X76Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_busy_reg]
set_property LOC SLICE_X76Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_i_1]
set_property LOC SLICE_X77Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_i_2]
set_property LOC SLICE_X76Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_done_reg]
set_property LOC SLICE_X74Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp[0]_i_1}]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp[1]_i_1}]
set_property LOC SLICE_X74Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp_reg[0]}]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_axi_wr_resp_reg[1]}]
set_property LOC SLICE_X69Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[0]}]
set_property LOC SLICE_X69Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[1]}]
set_property LOC SLICE_X69Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[2]}]
set_property LOC SLICE_X71Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[3]}]
set_property LOC SLICE_X69Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[4]}]
set_property LOC SLICE_X71Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[5]}]
set_property LOC SLICE_X71Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[6]}]
set_property LOC SLICE_X71Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_daddr_i_reg[7]}]
set_property LOC SLICE_X68Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_den_i_reg]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[0]}]
set_property LOC SLICE_X69Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[10]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[11]}]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[12]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[13]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[14]}]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[15]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[1]}]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[2]}]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[3]}]
set_property LOC SLICE_X68Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[4]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[5]}]
set_property LOC SLICE_X65Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[6]}]
set_property LOC SLICE_X65Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[7]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[8]}]
set_property LOC SLICE_X65Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/s_do_i_reg[9]}]
set_property LOC SLICE_X69Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/s_dwe_i_reg]
set_property LOC SLICE_X70Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[0]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[10]}]
set_property LOC SLICE_X72Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[11]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[12]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[13]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[14]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[15]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[1]}]
set_property LOC SLICE_X67Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[2]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[3]}]
set_property LOC SLICE_X75Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[4]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[5]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[6]}]
set_property LOC SLICE_X73Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[7]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[8]}]
set_property LOC SLICE_X70Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff2_reg[9]}]
set_property LOC SLICE_X71Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[0]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[10]}]
set_property LOC SLICE_X73Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[11]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[12]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[13]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[14]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[15]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[1]}]
set_property LOC SLICE_X67Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[2]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[3]}]
set_property LOC SLICE_X75Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[4]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[5]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[6]}]
set_property LOC SLICE_X73Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[7]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[8]}]
set_property LOC SLICE_X71Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff3_reg[9]}]
set_property LOC SLICE_X71Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[0]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[10]}]
set_property LOC SLICE_X73Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[11]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[12]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[13]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[14]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[15]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[1]}]
set_property LOC SLICE_X67Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[2]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[3]}]
set_property LOC SLICE_X73Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[4]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[5]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[6]}]
set_property LOC SLICE_X72Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[7]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[8]}]
set_property LOC SLICE_X71Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff4_reg[9]}]
set_property LOC SLICE_X70Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[0]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[10]}]
set_property LOC SLICE_X72Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[11]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[12]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[13]}]
set_property LOC SLICE_X77Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[14]}]
set_property LOC SLICE_X74Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[15]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[1]}]
set_property LOC SLICE_X67Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[2]}]
set_property LOC SLICE_X68Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[3]}]
set_property LOC SLICE_X75Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[4]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[5]}]
set_property LOC SLICE_X75Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[6]}]
set_property LOC SLICE_X73Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[7]}]
set_property LOC SLICE_X69Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[8]}]
set_property LOC SLICE_X70Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_ff_reg[9]}]
set_property LOC SLICE_X69Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[0]}]
set_property LOC SLICE_X70Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[10]}]
set_property LOC SLICE_X71Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[11]}]
set_property LOC SLICE_X78Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[12]}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[13]}]
set_property LOC SLICE_X78Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[14]}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[15]}]
set_property LOC SLICE_X67Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[1]}]
set_property LOC SLICE_X67Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[2]}]
set_property LOC SLICE_X67Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[3]}]
set_property LOC SLICE_X76Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[4]}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[5]}]
set_property LOC SLICE_X75Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[6]}]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[7]}]
set_property LOC SLICE_X71Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[8]}]
set_property LOC SLICE_X69Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/status_reg_datain_reg[9]}]
set_property LOC SLICE_X42Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property LOC SLICE_X43Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2__1]
set_property LOC SLICE_X42Y27 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property LOC SLICE_X42Y27 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property LOC SLICE_X42Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property LOC SLICE_X43Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_6]
set_property LOC SLICE_X43Y27 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_7]
set_property LOC SLICE_X42Y27 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_8]
set_property LOC SLICE_X43Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_9]
set_property LOC SLICE_X43Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X43Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property LOC SLICE_X43Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X43Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property LOC SLICE_X40Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property LOC SLICE_X42Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X42Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property LOC SLICE_X42Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X42Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X42Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property LOC SLICE_X41Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property LOC SLICE_X42Y28 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property LOC SLICE_X41Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X41Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property LOC SLICE_X41Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property LOC SLICE_X41Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X41Y23 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property LOC SLICE_X39Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property LOC SLICE_X41Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property LOC SLICE_X41Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X37Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X37Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X37Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1}]
set_property LOC SLICE_X37Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[4]_i_1}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[5]_i_1}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[6]_i_1}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X37Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X36Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X37Y24 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[4]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[5]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[6]}]
set_property LOC SLICE_X36Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]}]
set_property LOC SLICE_X38Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X38Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[3]_i_1}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[6]_i_1}]
set_property LOC SLICE_X38Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X38Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]}]
set_property LOC SLICE_X36Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__0]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__0]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property LOC SLICE_X32Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__0]
set_property LOC SLICE_X32Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property LOC SLICE_X33Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[7]_i_1__0}]
set_property LOC SLICE_X32Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[31]_i_1}]
set_property LOC SLICE_X33Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1}]
set_property LOC SLICE_X32Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__0}]
set_property LOC SLICE_X32Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__0}]
set_property LOC SLICE_X32Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property LOC SLICE_X32Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property LOC SLICE_X32Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property LOC SLICE_X33Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X33Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__0}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__0}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__0}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__0}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1__0}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1__0}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[6]_i_1__0}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_1__0}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]_i_2__0}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X34Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]}]
set_property LOC SLICE_X33Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]}]
set_property LOC SLICE_X34Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]}]
set_property LOC SLICE_X33Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0]
set_property LOC SLICE_X34Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__0]
set_property LOC SLICE_X35Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__0]
set_property LOC SLICE_X34Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__0]
set_property LOC SLICE_X33Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5__0]
set_property LOC SLICE_X34Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_6__0]
set_property LOC SLICE_X35Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_7__0]
set_property LOC SLICE_X34Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_8__0]
set_property LOC SLICE_X34Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_9__0]
set_property LOC SLICE_X42Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X42Y26 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X40Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_0_63_0_2_i_1]
set_property LOC SLICE_X40Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_128_191_0_2_i_1]
set_property LOC SLICE_X40Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1]
set_property LOC SLICE_X40Y25 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1]
set_property LOC SLICE_X44Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_i_1}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]_i_1}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_1}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_1}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]_i_2}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X42Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X43Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X42Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]}]
set_property LOC SLICE_X44Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X43Y26 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]}]
set_property LOC SLICE_X43Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]}]
set_property LOC SLICE_X42Y27 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]}]
set_property LOC SLICE_X42Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2]
set_property LOC SLICE_X36Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14]
set_property LOC SLICE_X42Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17]
set_property LOC SLICE_X42Y15 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_18_20]
set_property LOC SLICE_X34Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_21_23]
set_property LOC SLICE_X34Y20 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26]
set_property LOC SLICE_X34Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29]
set_property LOC SLICE_X36Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_30_30]
set_property LOC SLICE_X36Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_31_31]
set_property LOC SLICE_X36Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_3_5]
set_property LOC SLICE_X38Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8]
set_property LOC SLICE_X36Y15 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11]
set_property LOC SLICE_X42Y19 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_0_2]
set_property LOC SLICE_X38Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_12_14]
set_property LOC SLICE_X42Y24 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17]
set_property LOC SLICE_X42Y16 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_18_20]
set_property LOC SLICE_X32Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23]
set_property LOC SLICE_X34Y19 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_24_26]
set_property LOC SLICE_X32Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_27_29]
set_property LOC SLICE_X36Y20 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_30]
set_property LOC SLICE_X36Y20 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_31_31]
set_property LOC SLICE_X36Y16 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5]
set_property LOC SLICE_X38Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8]
set_property LOC SLICE_X38Y15 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_9_11]
set_property LOC SLICE_X42Y20 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_0_2]
set_property LOC SLICE_X36Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_12_14]
set_property LOC SLICE_X42Y21 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17]
set_property LOC SLICE_X42Y14 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_18_20]
set_property LOC SLICE_X34Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_21_23]
set_property LOC SLICE_X32Y19 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26]
set_property LOC SLICE_X32Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_27_29]
set_property LOC SLICE_X38Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_30_30]
set_property LOC SLICE_X38Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_31_31]
set_property LOC SLICE_X38Y16 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_3_5]
set_property LOC SLICE_X38Y19 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_6_8]
set_property LOC SLICE_X38Y14 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11]
set_property LOC SLICE_X42Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_0_2]
set_property LOC SLICE_X38Y24 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_12_14]
set_property LOC SLICE_X42Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17]
set_property LOC SLICE_X42Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_18_20]
set_property LOC SLICE_X34Y16 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23]
set_property LOC SLICE_X36Y19 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_24_26]
set_property LOC SLICE_X34Y23 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_27_29]
set_property LOC SLICE_X36Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_30_30]
set_property LOC SLICE_X36Y18 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_31_31]
set_property LOC SLICE_X38Y17 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_3_5]
set_property LOC SLICE_X38Y20 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_6_8]
set_property LOC SLICE_X36Y14 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_9_11]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[0]_i_1}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[10]_i_1}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[11]_i_1}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[12]_i_1}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[13]_i_1}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[14]_i_1}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[15]_i_1}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[16]_i_1}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[17]_i_1}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[18]_i_1}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[19]_i_1}]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[1]_i_1}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[20]_i_1}]
set_property LOC SLICE_X33Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[21]_i_1}]
set_property LOC SLICE_X35Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[22]_i_1}]
set_property LOC SLICE_X33Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[23]_i_1}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[24]_i_1}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[25]_i_1}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[26]_i_1}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[27]_i_1}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[28]_i_1}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[29]_i_1}]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[2]_i_1}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[30]_i_1}]
set_property LOC SLICE_X37Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[31]_i_2}]
set_property LOC SLICE_X39Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[3]_i_1}]
set_property LOC SLICE_X39Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[4]_i_1}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[5]_i_1}]
set_property LOC SLICE_X39Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[6]_i_1}]
set_property LOC SLICE_X40Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[7]_i_1}]
set_property LOC SLICE_X40Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[8]_i_1}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i[9]_i_1}]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property LOC SLICE_X37Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]}]
set_property LOC SLICE_X41Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]}]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]}]
set_property LOC SLICE_X33Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]}]
set_property LOC SLICE_X35Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]}]
set_property LOC SLICE_X33Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]}]
set_property LOC SLICE_X33Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[29]}]
set_property LOC SLICE_X41Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property LOC SLICE_X35Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]}]
set_property LOC SLICE_X37Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]}]
set_property LOC SLICE_X39Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property LOC SLICE_X39Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property LOC SLICE_X40Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property LOC SLICE_X39Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property LOC SLICE_X40Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property LOC SLICE_X40Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property LOC SLICE_X40Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property LOC SLICE_X41Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]}]
set_property LOC SLICE_X39Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]}]
set_property LOC SLICE_X39Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]}]
set_property LOC SLICE_X37Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]}]
set_property LOC SLICE_X37Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]}]
set_property LOC SLICE_X37Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]}]
set_property LOC SLICE_X41Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]}]
set_property LOC SLICE_X41Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]}]
set_property LOC SLICE_X40Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]}]
set_property LOC SLICE_X41Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]}]
set_property LOC SLICE_X40Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]}]
set_property LOC SLICE_X40Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]}]
set_property LOC SLICE_X39Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]}]
set_property LOC SLICE_X30Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[25]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]}]
set_property LOC SLICE_X32Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]}]
set_property LOC SLICE_X32Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]}]
set_property LOC SLICE_X32Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]}]
set_property LOC SLICE_X41Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]}]
set_property LOC SLICE_X33Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[30]}]
set_property LOC SLICE_X37Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]}]
set_property LOC SLICE_X39Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]}]
set_property LOC SLICE_X39Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]}]
set_property LOC SLICE_X41Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]}]
set_property LOC SLICE_X41Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]}]
set_property LOC SLICE_X40Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]}]
set_property LOC SLICE_X40Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]}]
set_property LOC SLICE_X39Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]}]
set_property LOC SLICE_X70Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_1]
set_property LOC SLICE_X67Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_10]
set_property LOC SLICE_X66Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_11]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_12]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_13]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_14]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_15]
set_property LOC SLICE_X66Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_16]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_17]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_18]
set_property LOC SLICE_X70Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_2]
set_property LOC SLICE_X69Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_3]
set_property LOC SLICE_X69Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_4]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_5]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_6]
set_property LOC SLICE_X68Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_7]
set_property LOC SLICE_X68Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_8]
set_property LOC SLICE_X67Y13 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/U_XSDB_SLAVE_i_9]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/axi_has_burst_reg]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_i_1]
set_property LOC SLICE_X69Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_i_2]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rd_axi_en_reg]
set_property LOC SLICE_X73Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_large_reg]
set_property LOC SLICE_X71Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_1]
set_property LOC SLICE_X71Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_2]
set_property LOC SLICE_X71Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_i_3]
set_property LOC SLICE_X71Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg1_reg]
set_property LOC SLICE_X73Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg2_reg]
set_property LOC SLICE_X73Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rst_xsdbfifo_reg3_reg]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[0]_i_1}]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[1]_i_1}]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count[2]_i_1}]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[0]}]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[1]}]
set_property LOC SLICE_X68Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/count_reg[2]}]
set_property LOC SLICE_X70Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff[31]_i_1}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[0]}]
set_property LOC SLICE_X57Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[10]}]
set_property LOC SLICE_X53Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[11]}]
set_property LOC SLICE_X56Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[12]}]
set_property LOC SLICE_X56Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[13]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[14]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[15]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[16]}]
set_property LOC SLICE_X57Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[17]}]
set_property LOC SLICE_X57Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[18]}]
set_property LOC SLICE_X52Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[19]}]
set_property LOC SLICE_X57Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[1]}]
set_property LOC SLICE_X53Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[20]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[21]}]
set_property LOC SLICE_X56Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[22]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[23]}]
set_property LOC SLICE_X52Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[24]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[25]}]
set_property LOC SLICE_X52Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[26]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[27]}]
set_property LOC SLICE_X56Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[28]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[29]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[2]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[30]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[31]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[3]}]
set_property LOC SLICE_X52Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[4]}]
set_property LOC SLICE_X55Y14 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[5]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[6]}]
set_property LOC SLICE_X57Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[7]}]
set_property LOC SLICE_X55Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]}]
set_property LOC SLICE_X52Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[9]}]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_i_1]
set_property LOC SLICE_X68Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_i_2]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/select_i_1]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[0]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[10]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[11]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[12]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[13]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[14]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[15]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[16]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[17]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[18]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[19]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[1]_i_1}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[20]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[21]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[22]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[23]_i_1}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[24]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[25]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[26]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[27]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[28]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[29]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[2]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[30]_i_1}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_2}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[3]_i_1}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[4]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[5]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[6]_i_1}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[7]_i_1}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[8]_i_1}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[9]_i_1}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[0]}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[10]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[11]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[12]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[13]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[14]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[15]}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[16]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[17]}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[18]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[19]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[1]}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[20]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[21]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[22]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[23]}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[24]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[25]}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[26]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[27]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[28]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[29]}]
set_property LOC SLICE_X57Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[2]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[30]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[31]}]
set_property LOC SLICE_X55Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[3]}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[4]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[5]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[6]}]
set_property LOC SLICE_X56Y15 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[7]}]
set_property LOC SLICE_X53Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[8]}]
set_property LOC SLICE_X56Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[9]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[0]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[10]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[11]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[12]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[13]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[14]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[15]}]
set_property LOC SLICE_X67Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[1]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[2]}]
set_property LOC SLICE_X67Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[3]}]
set_property LOC SLICE_X67Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[4]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[5]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]}]
set_property LOC SLICE_X66Y13 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[7]}]
set_property LOC SLICE_X66Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[8]}]
set_property LOC SLICE_X67Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]}]
set_property LOC SLICE_X66Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_1__2]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2]
set_property LOC SLICE_X68Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_i_1]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_reg]
set_property LOC SLICE_X67Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_reg]
set_property LOC SLICE_X73Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/s_rst_xsdbfifo_large]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/select_reg]
set_property LOC SLICE_X71Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[0]}]
set_property LOC SLICE_X69Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[10]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[11]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[12]}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[13]}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[14]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[15]}]
set_property LOC SLICE_X70Y8 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[1]}]
set_property LOC SLICE_X69Y7 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[2]}]
set_property LOC SLICE_X68Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[3]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[4]}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[5]}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[6]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[7]}]
set_property LOC SLICE_X69Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[8]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/status_reg_datain_ff_reg[9]}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[0]_i_1}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[1]_i_1}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[2]_i_1}]
set_property LOC SLICE_X71Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[3]_i_1}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[4]_i_1}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_1}]
set_property LOC SLICE_X71Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[5]_i_2}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_2}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[0]}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[1]}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[2]}]
set_property LOC SLICE_X71Y12 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[3]}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[4]}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[5]}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg_reg[6]}]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_1]
set_property LOC SLICE_X69Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_2]
set_property LOC SLICE_X71Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_i_3]
set_property LOC SLICE_X70Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/wr_axi_en_reg]
set_property LOC SLICE_X77Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3__0]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[0]_i_1__0}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[1]_i_1__0}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[2]_i_1__0}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_2__0}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[0]}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[1]}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[2]}]
set_property LOC SLICE_X76Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count_reg[3]}]
set_property LOC SLICE_X57Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[0]}]
set_property LOC SLICE_X61Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[10]}]
set_property LOC SLICE_X63Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[11]}]
set_property LOC SLICE_X56Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[12]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[13]}]
set_property LOC SLICE_X65Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[14]}]
set_property LOC SLICE_X60Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[15]}]
set_property LOC SLICE_X58Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[16]}]
set_property LOC SLICE_X59Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[17]}]
set_property LOC SLICE_X59Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[18]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[19]}]
set_property LOC SLICE_X59Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[1]}]
set_property LOC SLICE_X57Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[20]}]
set_property LOC SLICE_X64Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[21]}]
set_property LOC SLICE_X60Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]}]
set_property LOC SLICE_X62Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[23]}]
set_property LOC SLICE_X59Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[24]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[25]}]
set_property LOC SLICE_X61Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[26]}]
set_property LOC SLICE_X63Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[27]}]
set_property LOC SLICE_X56Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[28]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[29]}]
set_property LOC SLICE_X59Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[2]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[30]}]
set_property LOC SLICE_X60Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[31]}]
set_property LOC SLICE_X58Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[32]}]
set_property LOC SLICE_X61Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[33]}]
set_property LOC SLICE_X59Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[34]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[35]}]
set_property LOC SLICE_X58Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[36]}]
set_property LOC SLICE_X64Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[37]}]
set_property LOC SLICE_X60Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[38]}]
set_property LOC SLICE_X62Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[39]}]
set_property LOC SLICE_X65Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[3]}]
set_property LOC SLICE_X59Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[40]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[41]}]
set_property LOC SLICE_X61Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[42]}]
set_property LOC SLICE_X63Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[43]}]
set_property LOC SLICE_X56Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[44]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[45]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[46]}]
set_property LOC SLICE_X60Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[47]}]
set_property LOC SLICE_X58Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[48]}]
set_property LOC SLICE_X61Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[49]}]
set_property LOC SLICE_X57Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[4]}]
set_property LOC SLICE_X59Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[50]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[51]}]
set_property LOC SLICE_X58Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[52]}]
set_property LOC SLICE_X65Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[53]}]
set_property LOC SLICE_X60Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[54]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[55]}]
set_property LOC SLICE_X59Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[56]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[57]}]
set_property LOC SLICE_X61Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[58]}]
set_property LOC SLICE_X61Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[59]}]
set_property LOC SLICE_X65Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]}]
set_property LOC SLICE_X56Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[60]}]
set_property LOC SLICE_X61Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[61]}]
set_property LOC SLICE_X66Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[62]}]
set_property LOC SLICE_X60Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[63]}]
set_property LOC SLICE_X56Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[6]}]
set_property LOC SLICE_X62Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[7]}]
set_property LOC SLICE_X59Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[8]}]
set_property LOC SLICE_X60Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[9]}]
set_property LOC SLICE_X75Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[0]}]
set_property LOC SLICE_X61Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[10]}]
set_property LOC SLICE_X62Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[11]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[12]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[13]}]
set_property LOC SLICE_X65Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[14]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[15]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[16]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[17]}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[18]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[19]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[1]}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[20]}]
set_property LOC SLICE_X63Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[21]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[22]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[23]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[24]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[25]}]
set_property LOC SLICE_X61Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[26]}]
set_property LOC SLICE_X62Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[27]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[28]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[29]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[2]}]
set_property LOC SLICE_X65Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[30]}]
set_property LOC SLICE_X55Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[31]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[32]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[33]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[34]}]
set_property LOC SLICE_X67Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[35]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[36]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[37]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[38]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[39]}]
set_property LOC SLICE_X65Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[3]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[40]}]
set_property LOC SLICE_X55Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[41]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[42]}]
set_property LOC SLICE_X62Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[43]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[44]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[45]}]
set_property LOC SLICE_X67Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[46]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[47]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[48]}]
set_property LOC SLICE_X62Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[49]}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[4]}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[50]}]
set_property LOC SLICE_X67Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[51]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[52]}]
set_property LOC SLICE_X63Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[53]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[54]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[55]}]
set_property LOC SLICE_X58Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[56]}]
set_property LOC SLICE_X55Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[57]}]
set_property LOC SLICE_X61Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[58]}]
set_property LOC SLICE_X62Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[59]}]
set_property LOC SLICE_X65Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[5]}]
set_property LOC SLICE_X56Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[60]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[61]}]
set_property LOC SLICE_X67Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[62]}]
set_property LOC SLICE_X55Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[63]}]
set_property LOC SLICE_X55Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[6]}]
set_property LOC SLICE_X61Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[7]}]
set_property LOC SLICE_X60Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[8]}]
set_property LOC SLICE_X61Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout_reg[9]}]
set_property LOC SLICE_X75Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifowren_i_1__1]
set_property LOC SLICE_X75Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifowren_reg]
set_property LOC SLICE_X69Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1]
set_property LOC SLICE_X67Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_reg]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[0]_i_1}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[1]_i_1}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count[2]_i_1}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[0]}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[1]}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[2]}]
set_property LOC SLICE_X42Y25 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/gic0.gc0.count_d1[7]_i_1}]
set_property LOC SLICE_X44Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[0]}]
set_property LOC SLICE_X44Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[10]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[11]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[12]}]
set_property LOC SLICE_X44Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[13]}]
set_property LOC SLICE_X44Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[14]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[16]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[17]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[18]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[19]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[1]}]
set_property LOC SLICE_X57Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]}]
set_property LOC SLICE_X56Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[22]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[24]}]
set_property LOC SLICE_X59Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[25]}]
set_property LOC SLICE_X56Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[26]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[27]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[28]}]
set_property LOC SLICE_X56Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[29]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[2]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[30]}]
set_property LOC SLICE_X57Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[31]}]
set_property LOC SLICE_X44Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[3]}]
set_property LOC SLICE_X44Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]}]
set_property LOC SLICE_X44Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[5]}]
set_property LOC SLICE_X44Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[6]}]
set_property LOC SLICE_X44Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]}]
set_property LOC SLICE_X44Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[8]}]
set_property LOC SLICE_X44Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[9]}]
set_property LOC SLICE_X44Y22 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[0]}]
set_property LOC SLICE_X43Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[10]}]
set_property LOC SLICE_X43Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[11]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[12]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[13]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[15]}]
set_property LOC SLICE_X44Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[17]}]
set_property LOC SLICE_X43Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[18]}]
set_property LOC SLICE_X43Y16 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[19]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[1]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[20]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[21]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[22]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[23]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[24]}]
set_property LOC SLICE_X43Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[25]}]
set_property LOC SLICE_X43Y18 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[26]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[27]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[28]}]
set_property LOC SLICE_X44Y21 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[29]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[2]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[30]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[31]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[3]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[4]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[5]}]
set_property LOC SLICE_X43Y19 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[6]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[7]}]
set_property LOC SLICE_X43Y20 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[8]}]
set_property LOC SLICE_X43Y17 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[9]}]
set_property LOC SLICE_X43Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowren_i_1]
set_property LOC SLICE_X43Y22 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifowren_reg]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1]
set_property LOC SLICE_X65Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_reg]
set_property LOC SLICE_X92Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[0]_i_1}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[1]_i_1}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[2]_i_1}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[3]_i_1}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count[3]_i_2}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[0]}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[1]}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[2]}]
set_property LOC SLICE_X82Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/count_reg[3]}]
set_property LOC SLICE_X90Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[0]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[10]}]
set_property LOC SLICE_X91Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[11]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[12]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[13]}]
set_property LOC SLICE_X86Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[14]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[15]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[16]}]
set_property LOC SLICE_X88Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[17]}]
set_property LOC SLICE_X85Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[18]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[19]}]
set_property LOC SLICE_X89Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[1]}]
set_property LOC SLICE_X84Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[20]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[21]}]
set_property LOC SLICE_X86Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[22]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[23]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[24]}]
set_property LOC SLICE_X90Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[25]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[26]}]
set_property LOC SLICE_X91Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[27]}]
set_property LOC SLICE_X90Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[28]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[29]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[2]}]
set_property LOC SLICE_X86Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[30]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[31]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[32]}]
set_property LOC SLICE_X88Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[33]}]
set_property LOC SLICE_X84Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[34]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[35]}]
set_property LOC SLICE_X84Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[36]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[37]}]
set_property LOC SLICE_X84Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[38]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[39]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[3]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[40]}]
set_property LOC SLICE_X90Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[41]}]
set_property LOC SLICE_X86Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[42]}]
set_property LOC SLICE_X91Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[43]}]
set_property LOC SLICE_X90Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[44]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[45]}]
set_property LOC SLICE_X86Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[46]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[47]}]
set_property LOC SLICE_X79Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[48]}]
set_property LOC SLICE_X83Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[49]}]
set_property LOC SLICE_X84Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[4]}]
set_property LOC SLICE_X79Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[50]}]
set_property LOC SLICE_X83Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[51]}]
set_property LOC SLICE_X79Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[52]}]
set_property LOC SLICE_X83Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[53]}]
set_property LOC SLICE_X78Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[54]}]
set_property LOC SLICE_X83Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[55]}]
set_property LOC SLICE_X78Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[56]}]
set_property LOC SLICE_X83Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[57]}]
set_property LOC SLICE_X78Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[58]}]
set_property LOC SLICE_X83Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[59]}]
set_property LOC SLICE_X88Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[5]}]
set_property LOC SLICE_X78Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[60]}]
set_property LOC SLICE_X82Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[61]}]
set_property LOC SLICE_X82Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[62]}]
set_property LOC SLICE_X83Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[63]}]
set_property LOC SLICE_X86Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[6]}]
set_property LOC SLICE_X90Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[7]}]
set_property LOC SLICE_X89Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[8]}]
set_property LOC SLICE_X90Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[9]}]
set_property LOC SLICE_X82Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[0]}]
set_property LOC SLICE_X87Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[10]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[11]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[12]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[13]}]
set_property LOC SLICE_X87Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[14]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[15]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[16]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[17]}]
set_property LOC SLICE_X87Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[18]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[19]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[1]}]
set_property LOC SLICE_X88Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[20]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[21]}]
set_property LOC SLICE_X88Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[22]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[23]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[24]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[25]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[26]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[27]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[28]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[29]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[2]}]
set_property LOC SLICE_X87Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[30]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[31]}]
set_property LOC SLICE_X87Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[32]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[33]}]
set_property LOC SLICE_X85Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[34]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[35]}]
set_property LOC SLICE_X84Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[36]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[37]}]
set_property LOC SLICE_X87Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[38]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[39]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[3]}]
set_property LOC SLICE_X87Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[40]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[41]}]
set_property LOC SLICE_X87Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[42]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[43]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[44]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[45]}]
set_property LOC SLICE_X87Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[46]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[47]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[48]}]
set_property LOC SLICE_X89Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[49]}]
set_property LOC SLICE_X84Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[4]}]
set_property LOC SLICE_X84Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[50]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[51]}]
set_property LOC SLICE_X84Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[52]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[53]}]
set_property LOC SLICE_X84Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[54]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[55]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[56]}]
set_property LOC SLICE_X90Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[57]}]
set_property LOC SLICE_X87Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[58]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[59]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[5]}]
set_property LOC SLICE_X90Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[60]}]
set_property LOC SLICE_X89Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[61]}]
set_property LOC SLICE_X87Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[62]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[63]}]
set_property LOC SLICE_X87Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[6]}]
set_property LOC SLICE_X91Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[7]}]
set_property LOC SLICE_X88Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[8]}]
set_property LOC SLICE_X91Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout_reg[9]}]
set_property LOC SLICE_X83Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowren_i_1__0]
set_property LOC SLICE_X83Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifowren_reg]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/xsdb_drdy_i_1__0]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/xsdb_drdy_reg]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_ctrl_i_1]
set_property LOC SLICE_X69Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_ctrl_reg]
set_property LOC SLICE_X71Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_reset_i_1]
set_property LOC SLICE_X71Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_reset_reg]
set_property LOC SLICE_X71Y12 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_i_1]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_ff_reg]
set_property LOC SLICE_X68Y11 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_drdy_status_reg_reg]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_1}]
set_property LOC SLICE_X70Y9 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_2}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[0]_i_3}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[10]_i_1}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[11]_i_1}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[12]_i_1}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[13]_i_1}]
set_property LOC SLICE_X72Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[14]_i_1}]
set_property LOC SLICE_X72Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_1}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_2}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_3}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[15]_i_4}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_1}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_2}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[1]_i_3}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_1}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_2}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[2]_i_3}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_1}]
set_property LOC SLICE_X71Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_2}]
set_property LOC SLICE_X73Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[3]_i_3}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_1}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_2}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[4]_i_3}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[5]_i_1}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[6]_i_1}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[7]_i_1}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[8]_i_1}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg[9]_i_1}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[0]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[10]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[11]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[12]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[13]}]
set_property LOC SLICE_X72Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[14]}]
set_property LOC SLICE_X72Y11 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[15]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[1]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[2]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[3]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[4]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[5]}]
set_property LOC SLICE_X72Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[6]}]
set_property LOC SLICE_X70Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[7]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[8]}]
set_property LOC SLICE_X69Y10 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb_status_reg_reg[9]}]
set_property LOC SLICE_X74Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff2_reg]
set_property LOC SLICE_X75Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff3_reg]
set_property LOC SLICE_X75Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff4_reg]
set_property LOC SLICE_X74Y6 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_ff_reg]
set_property LOC SLICE_X72Y9 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_axi_en_exec_reg]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[0]_i_1}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[1]_i_1}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[2]_i_1}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[3]_i_1}]
set_property LOC SLICE_X76Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[4]_i_1}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter[4]_i_2}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[0]}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[1]}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[2]}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[3]}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_counter_reg[4]}]
set_property LOC SLICE_X78Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[0]}]
set_property LOC SLICE_X78Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[1]}]
set_property LOC SLICE_X78Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[2]}]
set_property LOC SLICE_X78Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_qid_reg[3]}]
set_property LOC SLICE_X73Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[34]}]
set_property LOC SLICE_X73Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_data_out_reg[35]}]
set_property LOC SLICE_X93Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X93Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X93Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X93Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X92Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X93Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X91Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]
set_property LOC SLICE_X91Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1}]
set_property LOC SLICE_X90Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[1]_i_1}]
set_property LOC SLICE_X90Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[2]_i_1}]
set_property LOC SLICE_X91Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]}]
set_property LOC SLICE_X90Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[1]}]
set_property LOC SLICE_X90Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[2]}]
set_property LOC SLICE_X90Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[2]_i_1}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]}]
set_property LOC SLICE_X92Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__1]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property LOC SLICE_X75Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch_d_i_1]
set_property LOC SLICE_X82Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1__1]
set_property LOC SLICE_X81Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property LOC SLICE_X80Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1__1]
set_property LOC SLICE_X80Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property LOC SLICE_X81Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property LOC SLICE_X80Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1}]
set_property LOC SLICE_X82Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[63]_i_1}]
set_property LOC SLICE_X78Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1__1}]
set_property LOC SLICE_X78Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1__1}]
set_property LOC SLICE_X78Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property LOC SLICE_X78Y2 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property LOC SLICE_X77Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property LOC SLICE_X74Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_cmd_fifo_data_out[63]_i_1}]
set_property LOC SLICE_X75Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wr_qid[3]_i_1}]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X78Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1__1}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1__1}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1__1}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__1}]
set_property LOC SLICE_X89Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X89Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X89Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X89Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X88Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X89Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__1]
set_property LOC SLICE_X89Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2__1]
set_property LOC SLICE_X89Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3__1]
set_property LOC SLICE_X89Y3 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4__1]
set_property LOC SLICE_X90Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2]
set_property LOC SLICE_X93Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X93Y2 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1__0}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1__0}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1__0}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1__0}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X92Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X93Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X93Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__0]
set_property LOC SLICE_X93Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_2]
set_property LOC SLICE_X93Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3__0]
set_property LOC SLICE_X92Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4__0]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg}]
set_property LOC SLICE_X68Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg}]
set_property LOC SLICE_X55Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1}]
set_property LOC SLICE_X55Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg}]
set_property LOC SLICE_X81Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1}]
set_property LOC SLICE_X81Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg}]
set_property LOC SLICE_X55Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]}]
set_property LOC SLICE_X54Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3}]
set_property LOC SLICE_X54Y4 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]}]
set_property LOC SLICE_X81Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]}]
set_property LOC SLICE_X82Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3}]
set_property LOC SLICE_X82Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]}]
set_property LOC SLICE_X54Y1 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2}]
set_property LOC RAMB36_X4Y0 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram}]
set_property LOC SLICE_X78Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]}]
set_property LOC SLICE_X78Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]}]
set_property LOC SLICE_X79Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[2]}]
set_property LOC SLICE_X79Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[34]}]
set_property LOC SLICE_X79Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[35]}]
set_property LOC SLICE_X79Y3 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]}]
set_property LOC SLICE_X75Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/state[1]_i_1__1}]
set_property LOC SLICE_X76Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_axi_ff2_reg]
set_property LOC SLICE_X76Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_axi_reg]
set_property LOC SLICE_X76Y4 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifowren_xsdb_reg]
set_property LOC SLICE_X76Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[0]_i_1}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[1]_i_1}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[2]_i_1}]
set_property LOC SLICE_X77Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state[2]_i_2}]
set_property LOC SLICE_X76Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[0]}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[1]}]
set_property LOC SLICE_X76Y6 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_done_state_reg[2]}]
set_property LOC SLICE_X78Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[0]}]
set_property LOC SLICE_X78Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[1]}]
set_property LOC SLICE_X78Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[2]}]
set_property LOC SLICE_X78Y5 [get_cells {jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_qid_reg[3]}]
set_property LOC SLICE_X74Y5 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_sts_flag_reg]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/xsdb_rst0]
set_property LOC SLICE_X57Y1 [get_cells jtag_to_axil_inst/U0/jtag_axi_engine_u/xsdb_rst_reg]
set_property LOC SLICE_X76Y17 [get_cells reset_a2s_1/sreset_n_reg]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1}]
set_property LOC SLICE_X70Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]}]
set_property LOC SLICE_X70Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]}]
set_property LOC SLICE_X71Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_temp_inferred_i_1]
set_property LOC SLICE_X70Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]}]
set_property LOC SLICE_X70Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]}]
set_property LOC SLICE_X70Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[2]}]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg]
set_property LOC SLICE_X69Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]}]
set_property LOC SLICE_X69Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]}]
set_property LOC SLICE_X69Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]}]
set_property LOC SLICE_X71Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_11]
set_property LOC SLICE_X69Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg]
set_property LOC SLICE_X71Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg]
set_property LOC SLICE_X71Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[0]_i_1}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[1]_i_1}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in[2]_i_1}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[2]}]
set_property LOC SLICE_X70Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]}]
set_property LOC SLICE_X71Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]}]
set_property LOC SLICE_X74Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]}]
set_property LOC SLICE_X73Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]}]
set_property LOC SLICE_X72Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]}]
set_property LOC SLICE_X71Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[0]}]
set_property LOC SLICE_X74Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[1]}]
set_property LOC SLICE_X73Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[2]}]
set_property LOC SLICE_X72Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_2_reg[3]}]
set_property LOC SLICE_X70Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]}]
set_property LOC SLICE_X70Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]}]
set_property LOC SLICE_X70Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_i_1]
set_property LOC SLICE_X70Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg]
set_property LOC SLICE_X71Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]}]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]}]
set_property LOC SLICE_X73Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]}]
set_property LOC SLICE_X72Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]}]
set_property LOC SLICE_X72Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_12]
set_property LOC SLICE_X72Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg]
set_property LOC SLICE_X72Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg]
set_property LOC SLICE_X72Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]}]
set_property LOC SLICE_X72Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]}]
set_property LOC SLICE_X72Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]}]
set_property LOC SLICE_X74Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]}]
set_property LOC SLICE_X73Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]}]
set_property LOC SLICE_X73Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]}]
set_property LOC SLICE_X72Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[0]}]
set_property LOC SLICE_X74Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[1]}]
set_property LOC SLICE_X73Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[2]}]
set_property LOC SLICE_X73Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]}]
set_property LOC SLICE_X77Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]}]
set_property LOC SLICE_X77Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[1]}]
set_property LOC SLICE_X77Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_i_1__0]
set_property LOC SLICE_X77Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg]
set_property LOC SLICE_X72Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]}]
set_property LOC SLICE_X74Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]}]
set_property LOC SLICE_X73Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]}]
set_property LOC SLICE_X73Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]}]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/burst_wd_in_rdy_rise_edge_i_1]
set_property LOC SLICE_X78Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1}]
set_property LOC SLICE_X78Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]}]
set_property LOC SLICE_X78Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[1]}]
set_property LOC SLICE_X78Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[0]}]
set_property LOC SLICE_X78Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_2_reg[1]}]
set_property LOC SLICE_X78Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_temp_inferred_i_1__0]
set_property LOC SLICE_X79Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]}]
set_property LOC SLICE_X81Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[12]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[17]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[19]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[22]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]}]
set_property LOC SLICE_X79Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]}]
set_property LOC SLICE_X79Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]}]
set_property LOC SLICE_X81Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]}]
set_property LOC SLICE_X81Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]}]
set_property LOC SLICE_X81Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]}]
set_property LOC SLICE_X81Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[8]}]
set_property LOC SLICE_X79Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]}]
set_property LOC SLICE_X70Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/iTDO_i_10]
set_property LOC SLICE_X74Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_din_temp_reg]
set_property LOC SLICE_X73Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg]
set_property LOC SLICE_X78Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]}]
set_property LOC SLICE_X78Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19]}]
set_property LOC SLICE_X78Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]}]
set_property LOC SLICE_X78Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]}]
set_property LOC SLICE_X78Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]}]
set_property LOC SLICE_X78Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]}]
set_property LOC SLICE_X78Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[0]_i_2}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[0]_i_3}]
set_property LOC SLICE_X79Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/sl_dwe_r[1]_i_2}]
set_property LOC SLICE_X81Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_3]
set_property LOC SLICE_X81Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_6]
set_property LOC SLICE_X79Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_7]
set_property LOC SLICE_X81Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/wdc_eq_zero_i_9]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/addr_in_rdy_rise_edge_i_1]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[0]}]
set_property LOC SLICE_X71Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_2_reg[1]}]
set_property LOC SLICE_X71Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_temp_inferred_i_1__1]
set_property LOC SLICE_X70Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[10]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[11]}]
set_property LOC SLICE_X70Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[15]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[16]}]
set_property LOC SLICE_X71Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]}]
set_property LOC SLICE_X70Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[4]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]}]
set_property LOC SLICE_X71Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]}]
set_property LOC SLICE_X71Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]}]
set_property LOC SLICE_X68Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg]
set_property LOC SLICE_X76Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/last_flag_i_1]
set_property LOC SLICE_X62Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1__0}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1}]
set_property LOC SLICE_X67Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0}]
set_property LOC SLICE_X70Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]}]
set_property LOC SLICE_X70Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]}]
set_property LOC SLICE_X70Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]}]
set_property LOC SLICE_X70Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]}]
set_property LOC SLICE_X60Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_]
set_property LOC SLICE_X64Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_]
set_property LOC SLICE_X64Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_]
set_property LOC SLICE_X61Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X61Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X66Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]}]
set_property LOC SLICE_X64Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]}]
set_property LOC SLICE_X66Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]}]
set_property LOC SLICE_X66Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]}]
set_property LOC SLICE_X61Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]
set_property LOC SLICE_X61Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]}]
set_property LOC SLICE_X63Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1}]
set_property LOC SLICE_X63Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]}]
set_property LOC SLICE_X63Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]
set_property LOC SLICE_X60Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4]
set_property LOC SLICE_X66Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property LOC SLICE_X66Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2]
set_property LOC SLICE_X65Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property LOC SLICE_X65Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property LOC SLICE_X66Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property LOC SLICE_X61Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg]
set_property LOC SLICE_X59Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_i_1]
set_property LOC SLICE_X59Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg]
set_property LOC SLICE_X59Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1}]
set_property LOC SLICE_X59Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1}]
set_property LOC SLICE_X59Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1}]
set_property LOC SLICE_X59Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]}]
set_property LOC SLICE_X59Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]}]
set_property LOC SLICE_X59Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg]
set_property LOC SLICE_X58Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/guf.guf1.underflow_i_i_1]
set_property LOC SLICE_X60Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X59Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X58Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg]
set_property LOC SLICE_X59Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property LOC SLICE_X59Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X59Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X59Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X60Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X60Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[0]_i_1}]
set_property LOC SLICE_X62Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1}]
set_property LOC SLICE_X61Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[2]_i_1}]
set_property LOC SLICE_X60Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property LOC SLICE_X61Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property LOC SLICE_X60Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1}]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1]
set_property LOC SLICE_X66Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X66Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X65Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X67Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X66Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5]
set_property LOC SLICE_X66Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15]
set_property LOC SLICE_X62Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property LOC SLICE_X61Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property LOC SLICE_X65Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property LOC SLICE_X65Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property LOC SLICE_X65Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property LOC SLICE_X65Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property LOC SLICE_X65Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property LOC SLICE_X61Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property LOC SLICE_X61Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property LOC SLICE_X64Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]}]
set_property LOC SLICE_X65Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]}]
set_property LOC SLICE_X65Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]}]
set_property LOC SLICE_X65Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]}]
set_property LOC SLICE_X64Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]}]
set_property LOC SLICE_X62Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X63Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1}]
set_property LOC SLICE_X61Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X60Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1}]
set_property LOC SLICE_X62Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X62Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1}]
set_property LOC SLICE_X61Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X61Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1}]
set_property LOC SLICE_X63Y28 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg]
set_property LOC SLICE_X60Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]}]
set_property LOC SLICE_X60Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]}]
set_property LOC SLICE_X60Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]}]
set_property LOC SLICE_X63Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg]
set_property LOC SLICE_X63Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg]
set_property LOC SLICE_X62Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg]
set_property LOC SLICE_X62Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg]
set_property LOC SLICE_X60Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg]
set_property LOC SLICE_X64Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]}]
set_property LOC SLICE_X64Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]}]
set_property LOC SLICE_X64Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]}]
set_property LOC SLICE_X62Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2]
set_property LOC SLICE_X61Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/current_state[2]_i_6}]
set_property LOC SLICE_X70Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4]
set_property LOC SLICE_X66Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_8]
set_property LOC SLICE_X66Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[10]_i_1}]
set_property LOC SLICE_X64Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[14]_i_1}]
set_property LOC SLICE_X66Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[1]_i_1__2}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[2]_i_1__1}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[3]_i_1}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[5]_i_1}]
set_property LOC SLICE_X62Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[6]_i_1}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[7]_i_1}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[8]_i_1}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[0]_i_1__0}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[1]_i_1__0}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[2]_i_1__0}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count[3]_i_2__0}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[0]}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]}]
set_property LOC SLICE_X61Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]}]
set_property LOC SLICE_X66Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]}]
set_property LOC SLICE_X64Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[15]}]
set_property LOC SLICE_X66Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]}]
set_property LOC SLICE_X65Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]}]
set_property LOC SLICE_X62Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]}]
set_property LOC SLICE_X63Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]}]
set_property LOC SLICE_X76Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__0/i_]
set_property LOC SLICE_X74Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__2/i_]
set_property LOC SLICE_X74Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/_inferred__3/i_]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X76Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/gnxpm_cdc.wr_pntr_bin[2]_i_1}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]}]
set_property LOC SLICE_X74Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]}]
set_property LOC SLICE_X74Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]}]
set_property LOC SLICE_X74Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]}]
set_property LOC SLICE_X74Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]}]
set_property LOC SLICE_X74Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]}]
set_property LOC SLICE_X77Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]}]
set_property LOC SLICE_X73Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[2]_i_1}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]}]
set_property LOC SLICE_X75Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]
set_property LOC SLICE_X74Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1]
set_property LOC SLICE_X75Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2]
set_property LOC SLICE_X74Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_3]
set_property LOC SLICE_X74Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_4]
set_property LOC SLICE_X75Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5]
set_property LOC SLICE_X76Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gpr1.dout_i[15]_i_1}]
set_property LOC SLICE_X76Y22 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/guf.guf1.underflow_i_i_1]
set_property LOC SLICE_X76Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg]
set_property LOC SLICE_X76Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg]
set_property LOC SLICE_X76Y22 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/guf.guf1.underflow_i_reg]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]_i_1}]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[1]_i_1}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[2]_i_1}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1}]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]}]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]}]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]}]
set_property LOC SLICE_X76Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]}]
set_property LOC SLICE_X77Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]}]
set_property LOC SLICE_X76Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[0]_i_1}]
set_property LOC SLICE_X74Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[1]_i_1}]
set_property LOC SLICE_X77Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gnxpm_cdc.rd_pntr_gc[2]_i_1}]
set_property LOC SLICE_X76Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1]
set_property LOC SLICE_X77Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2]
set_property LOC SLICE_X76Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_3]
set_property LOC SLICE_X76Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_4]
set_property LOC SLICE_X77Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_5]
set_property LOC SLICE_X74Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1}]
set_property LOC SLICE_X74Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gof.gof1.overflow_i_i_1]
set_property LOC SLICE_X74Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg]
set_property LOC SLICE_X74Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg]
set_property LOC SLICE_X74Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/gof.gof1.overflow_i_reg]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[0]_i_1}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[1]_i_1}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[2]_i_1}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]_i_1}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]}]
set_property LOC SLICE_X75Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]}]
set_property LOC SLICE_X75Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]}]
set_property LOC SLICE_X66Y18 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5]
set_property LOC SLICE_X66Y19 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15]
set_property LOC SLICE_X66Y17 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]}]
set_property LOC SLICE_X69Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]}]
set_property LOC SLICE_X66Y14 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]}]
set_property LOC SLICE_X66Y14 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]}]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]}]
set_property LOC SLICE_X67Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]}]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]}]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]}]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]}]
set_property LOC SLICE_X64Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]}]
set_property LOC SLICE_X79Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X79Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1}]
set_property LOC SLICE_X74Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X73Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1}]
set_property LOC SLICE_X79Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X79Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1}]
set_property LOC SLICE_X74Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]}]
set_property LOC SLICE_X74Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1}]
set_property LOC SLICE_X79Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg]
set_property LOC SLICE_X78Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]}]
set_property LOC SLICE_X78Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]}]
set_property LOC SLICE_X78Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]}]
set_property LOC SLICE_X72Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg]
set_property LOC SLICE_X72Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg]
set_property LOC SLICE_X72Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg]
set_property LOC SLICE_X72Y20 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg]
set_property LOC SLICE_X73Y21 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg]
set_property LOC SLICE_X75Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]}]
set_property LOC SLICE_X75Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]}]
set_property LOC SLICE_X75Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]}]
set_property LOC SLICE_X72Y22 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[0]_i_1}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[1]_i_1}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[2]_i_1}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count[3]_i_2}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[0]}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[2]}]
set_property LOC SLICE_X72Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[3]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]}]
set_property LOC SLICE_X68Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]}]
set_property LOC SLICE_X68Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]}]
set_property LOC SLICE_X67Y18 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]}]
set_property LOC SLICE_X67Y17 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]}]
set_property LOC SLICE_X76Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0}]
set_property LOC SLICE_X76Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]}]
set_property LOC SLICE_X76Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[1]}]
set_property LOC SLICE_X76Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[0]}]
set_property LOC SLICE_X76Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2_reg[1]}]
set_property LOC SLICE_X76Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_temp_inferred_i_1__2]
set_property LOC SLICE_X74Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]}]
set_property LOC SLICE_X74Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]}]
set_property LOC SLICE_X74Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[2]}]
set_property LOC SLICE_X74Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg]
set_property LOC SLICE_X74Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg]
set_property LOC SLICE_X75Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]}]
set_property LOC SLICE_X75Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]}]
set_property LOC SLICE_X75Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]}]
set_property LOC SLICE_X72Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_9]
set_property LOC SLICE_X73Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_din_temp_reg]
set_property LOC SLICE_X73Y28 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg]
set_property LOC SLICE_X73Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_en_reg]
set_property LOC SLICE_X72Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[0]_i_1__1}]
set_property LOC SLICE_X72Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]_i_1__1}]
set_property LOC SLICE_X72Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]}]
set_property LOC SLICE_X72Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]}]
set_property LOC SLICE_X72Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]}]
set_property LOC SLICE_X75Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]}]
set_property LOC SLICE_X75Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]}]
set_property LOC SLICE_X76Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]}]
set_property LOC SLICE_X75Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[0]}]
set_property LOC SLICE_X75Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[1]}]
set_property LOC SLICE_X76Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2]}]
set_property LOC SLICE_X78Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]}]
set_property LOC SLICE_X78Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[1]}]
set_property LOC SLICE_X78Y28 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_i_1__1]
set_property LOC SLICE_X78Y28 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg]
set_property LOC SLICE_X75Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]}]
set_property LOC SLICE_X75Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]}]
set_property LOC SLICE_X76Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]}]
set_property LOC SLICE_X70Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2]
set_property LOC SLICE_X77Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_3]
set_property LOC SLICE_X78Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_5]
set_property LOC SLICE_X78Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_6]
set_property LOC SLICE_X78Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_7]
set_property LOC SLICE_X78Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[0]_i_1}]
set_property LOC SLICE_X78Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[1]_i_1}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[2]_i_1}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[3]_i_1}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[4]_i_1}]
set_property LOC SLICE_X78Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1}]
set_property LOC SLICE_X77Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_1}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_2}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[6]_i_3}]
set_property LOC SLICE_X78Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]}]
set_property LOC SLICE_X78Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]}]
set_property LOC SLICE_X78Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]}]
set_property LOC SLICE_X79Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]}]
set_property LOC SLICE_X68Y32 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg]
set_property LOC SLICE_X70Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next]
set_property LOC SLICE_X70Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__0]
set_property LOC SLICE_X70Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__1]
set_property LOC SLICE_X70Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__2]
set_property LOC SLICE_X70Y29 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next__3]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1}]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg]
set_property LOC SLICE_X70Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]}]
set_property LOC SLICE_X69Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]}]
set_property LOC SLICE_X70Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]}]
set_property LOC SLICE_X70Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]}]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_i_1]
set_property LOC SLICE_X68Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_i_1]
set_property LOC SLICE_X68Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_2}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_3}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_4}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_5}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_2}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_3}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_4}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_5}]
set_property LOC SLICE_X69Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_3}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_2}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_3}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_4}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_5}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[3]_i_6}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_2}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_3}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_4}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_5}]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_last_reg]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_in_rdy_rise_edge_reg]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[0]}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[10]}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[12]}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[14]}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]}]
set_property LOC SLICE_X69Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1}]
set_property LOC SLICE_X69Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]}]
set_property LOC SLICE_X69Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[16]_i_2}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[2]}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]}]
set_property LOC SLICE_X69Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[3]_i_1}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[4]}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[6]}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]}]
set_property LOC SLICE_X69Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]}]
set_property LOC SLICE_X69Y21 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_10}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_3}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_4}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_5}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_6}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_7}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_8}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_9}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_2}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_3}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_4}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_5}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_6}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_7}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_8}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[12]_i_9}]
set_property LOC SLICE_X80Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[16]_i_2}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_3}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_4}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_5}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_6}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_7}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_8}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_9}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_2}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_3}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_4}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_5}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_6}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_7}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_8}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[8]_i_9}]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_last_reg]
set_property LOC SLICE_X74Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_in_rdy_rise_edge_reg]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[0]_i_2}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[10]}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[11]}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]}]
set_property LOC SLICE_X80Y27 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]}]
set_property LOC SLICE_X80Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]}]
set_property LOC SLICE_X80Y28 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[1]}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[2]}]
set_property LOC SLICE_X80Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[3]}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[5]}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[6]}]
set_property LOC SLICE_X80Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1}]
set_property LOC SLICE_X80Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[9]}]
set_property LOC SLICE_X81Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_1]
set_property LOC SLICE_X81Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_2]
set_property LOC SLICE_X81Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_4]
set_property LOC SLICE_X81Y27 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_5]
set_property LOC SLICE_X81Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i_8]
set_property LOC SLICE_X81Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_reg]
set_property LOC SLICE_X71Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_1]
set_property LOC SLICE_X74Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg]
set_property LOC SLICE_X73Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4}]
set_property LOC SLICE_X73Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_5}]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_3}]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[2]_i_5}]
set_property LOC SLICE_X74Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_NEG_EDGE.flag_i_1]
set_property LOC SLICE_X75Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1]
set_property LOC SLICE_X75Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg]
set_property LOC SLICE_X73Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[1]_i_10}]
set_property LOC SLICE_X73Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_1}]
set_property LOC SLICE_X72Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/current_state[2]_i_2}]
set_property LOC SLICE_X76Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg]
set_property LOC SLICE_X72Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask[1]_i_2}]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_abort_rd_i_1]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_rd_req_i_1]
set_property LOC SLICE_X85Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[0]_i_1}]
set_property LOC SLICE_X85Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[1]_i_1}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[2]_i_1}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[3]_i_1}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[4]_i_1}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[5]_i_1}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[6]_i_1}]
set_property LOC SLICE_X85Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count[6]_i_2}]
set_property LOC SLICE_X85Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[0]}]
set_property LOC SLICE_X85Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[1]}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[2]}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[3]}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[4]}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[5]}]
set_property LOC SLICE_X86Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count_reg[6]}]
set_property LOC SLICE_X75Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1}]
set_property LOC SLICE_X75Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_2}]
set_property LOC SLICE_X72Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6}]
set_property LOC SLICE_X74Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1}]
set_property LOC SLICE_X75Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_2}]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_6}]
set_property LOC SLICE_X73Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7}]
set_property LOC SLICE_X75Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8}]
set_property LOC SLICE_X73Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_9}]
set_property LOC SLICE_X72Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[2]_i_4}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_1}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_3}]
set_property LOC SLICE_X74Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[3]_i_4}]
set_property LOC SLICE_X75Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__0]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1]
set_property LOC SLICE_X76Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__10]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__3]
set_property LOC SLICE_X75Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4]
set_property LOC SLICE_X75Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__8]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_idle_mode_i_1]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_write_mode_i_1]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1]
set_property LOC SLICE_X75Y22 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ma_wr_pop_r_i_1]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_2}]
set_property LOC SLICE_X74Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[1]_i_2}]
set_property LOC SLICE_X74Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rdmux_sel_r[0]_i_1}]
set_property LOC SLICE_X72Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_2}]
set_property LOC SLICE_X85Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_1]
set_property LOC SLICE_X86Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i_2]
set_property LOC SLICE_X85Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask[0]_i_1}]
set_property LOC SLICE_X74Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask[1]_i_1}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]}]
set_property LOC SLICE_X74Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[1]}]
set_property LOC SLICE_X73Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr[16]_i_1}]
set_property LOC SLICE_X74Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg]
set_property LOC SLICE_X78Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd[0]_i_1}]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg]
set_property LOC SLICE_X74Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[0]_i_3}]
set_property LOC SLICE_X74Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_3}]
set_property LOC SLICE_X74Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_4}]
set_property LOC SLICE_X74Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[1]_i_5}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[3]_i_2}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state[4]_i_1}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]}]
set_property LOC SLICE_X72Y25 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]}]
set_property LOC SLICE_X75Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]}]
set_property LOC SLICE_X75Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg]
set_property LOC SLICE_X72Y25 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg]
set_property LOC SLICE_X76Y26 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg]
set_property LOC SLICE_X72Y23 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg]
set_property LOC SLICE_X76Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]}]
set_property LOC SLICE_X76Y26 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]}]
set_property LOC SLICE_X75Y22 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg]
set_property LOC SLICE_X73Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r[0]_i_1}]
set_property LOC SLICE_X73Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r[1]_i_1}]
set_property LOC SLICE_X73Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]}]
set_property LOC SLICE_X73Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r[0]_i_1}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r[1]_i_1}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]}]
set_property LOC SLICE_X72Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r[0]_i_1}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r[1]_i_1}]
set_property LOC SLICE_X72Y23 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]}]
set_property LOC SLICE_X73Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[1]}]
set_property LOC SLICE_X74Y22 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]}]
set_property LOC SLICE_X71Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r[0]_i_1}]
set_property LOC SLICE_X71Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r[1]_i_1}]
set_property LOC SLICE_X71Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]}]
set_property LOC SLICE_X71Y24 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[1]}]
set_property LOC SLICE_X76Y24 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]}]
set_property LOC SLICE_X63Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]}]
set_property LOC SLICE_X63Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[13]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[14]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[3]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[4]}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[5]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]}]
set_property LOC SLICE_X66Y16 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_i_1]
set_property LOC SLICE_X66Y16 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[0]_i_1}]
set_property LOC SLICE_X63Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[10]_i_1}]
set_property LOC SLICE_X63Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[11]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[12]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[13]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[14]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[15]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[1]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[2]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[3]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[4]_i_1}]
set_property LOC SLICE_X67Y20 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[5]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[6]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[7]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[8]_i_1}]
set_property LOC SLICE_X65Y19 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/U_RD_DIN_BUS_MUX/MA_RD_DIN_O[9]_i_1}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_3}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4}]
set_property LOC SLICE_X68Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1}]
set_property LOC SLICE_X68Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]}]
set_property LOC SLICE_X69Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]}]
set_property LOC SLICE_X69Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]}]
set_property LOC SLICE_X69Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]}]
set_property LOC SLICE_X69Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]}]
set_property LOC SLICE_X69Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]}]
set_property LOC SLICE_X70Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[4]_i_1}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[5]_i_1}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[6]_i_1}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1}]
set_property LOC SLICE_X68Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_2}]
set_property LOC SLICE_X68Y30 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_3}]
set_property LOC SLICE_X63Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1]
set_property LOC SLICE_X63Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[0]_i_1}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[1]_i_1}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[2]_i_1}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[3]_i_1}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[4]_i_1}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]}]
set_property LOC SLICE_X63Y29 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]}]
set_property LOC SLICE_X68Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1]
set_property LOC SLICE_X68Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg]
set_property LOC SLICE_X68Y31 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC/i_]
set_property LOC SLICE_X68Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]}]
set_property LOC SLICE_X68Y31 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]}]
set_property LOC SLICE_X68Y32 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1]
set_property LOC SLICE_X68Y32 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg]
set_property LOC SLICE_X68Y32 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg]
set_property LOC SLICE_X70Y30 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg]
set_property LOC BSCAN_X0Y0 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[0]_i_1}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[10]_i_1}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[11]_i_1}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[12]_i_1}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[15]_i_1}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[16]_i_1}]
set_property LOC SLICE_X63Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[17]_i_1}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[18]_i_1}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[19]_i_1}]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[1]_i_1}]
set_property LOC SLICE_X65Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[20]_i_1}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[21]_i_1}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[22]_i_1}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[23]_i_1}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[25]_i_1}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[26]_i_1}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[27]_i_1}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[28]_i_1}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[29]_i_1}]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[2]_i_1}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[30]_i_1}]
set_property LOC SLICE_X66Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[3]_i_1}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[4]_i_1}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[5]_i_1}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[8]_i_1}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[9]_i_1}]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]}]
set_property LOC SLICE_X62Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]}]
set_property LOC SLICE_X63Y41 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[18]}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[19]}]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[1]}]
set_property LOC SLICE_X65Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[20]}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[21]}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[22]}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[23]}]
set_property LOC SLICE_X66Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]}]
set_property LOC SLICE_X64Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[28]}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[29]}]
set_property LOC SLICE_X67Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[2]}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[30]}]
set_property LOC SLICE_X63Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[3]}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[4]}]
set_property LOC SLICE_X64Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[5]}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]}]
set_property LOC SLICE_X62Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]}]
set_property LOC SLICE_X63Y40 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[9]}]
set_property LOC SLICE_X69Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_1]
set_property LOC SLICE_X68Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_i_2]
set_property LOC SLICE_X69Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/count_flag_reg]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_1}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[0]_i_2}]
set_property LOC SLICE_X66Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[1]_i_1}]
set_property LOC SLICE_X66Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[2]_i_1}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[3]_i_1}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[4]_i_1}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_1}]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[5]_i_2}]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1}]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[0]}]
set_property LOC SLICE_X66Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[1]}]
set_property LOC SLICE_X66Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[2]}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[3]}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[4]}]
set_property LOC SLICE_X67Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[5]}]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[6]}]
set_property LOC SLICE_X68Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter_reg[7]}]
set_property LOC SLICE_X71Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_1]
set_property LOC SLICE_X75Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10]
set_property LOC SLICE_X74Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11]
set_property LOC SLICE_X75Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12]
set_property LOC SLICE_X75Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_13]
set_property LOC SLICE_X75Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14]
set_property LOC SLICE_X75Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15]
set_property LOC SLICE_X75Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_16]
set_property LOC SLICE_X75Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_17]
set_property LOC SLICE_X74Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_18]
set_property LOC SLICE_X74Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19]
set_property LOC SLICE_X71Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2]
set_property LOC SLICE_X73Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20]
set_property LOC SLICE_X73Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_21]
set_property LOC SLICE_X73Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_22]
set_property LOC SLICE_X73Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_23]
set_property LOC SLICE_X72Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24]
set_property LOC SLICE_X72Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_25]
set_property LOC SLICE_X70Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_26]
set_property LOC SLICE_X70Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_27]
set_property LOC SLICE_X71Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_28]
set_property LOC SLICE_X71Y35 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_29]
set_property LOC SLICE_X71Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_3]
set_property LOC SLICE_X71Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_30]
set_property LOC SLICE_X71Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_31]
set_property LOC SLICE_X69Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_32]
set_property LOC SLICE_X73Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_4]
set_property LOC SLICE_X74Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_5]
set_property LOC SLICE_X74Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6]
set_property LOC SLICE_X74Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7]
set_property LOC SLICE_X74Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8]
set_property LOC SLICE_X74Y36 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9]
set_property LOC SLICE_X66Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1}]
set_property LOC SLICE_X66Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_2}]
set_property LOC SLICE_X66Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]}]
set_property LOC SLICE_X66Y39 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[1]}]
set_property LOC SLICE_X69Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0]
set_property LOC SLICE_X70Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0]_INST_0}]
set_property LOC SLICE_X70Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1}]
set_property LOC SLICE_X70Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]_INST_0}]
set_property LOC SLICE_X68Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0}]
set_property LOC SLICE_X69Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]}]
set_property LOC SLICE_X67Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1}]
set_property LOC SLICE_X68Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1}]
set_property LOC SLICE_X68Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1}]
set_property LOC SLICE_X70Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]}]
set_property LOC SLICE_X68Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]}]
set_property LOC SLICE_X68Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]}]
set_property LOC SLICE_X67Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]}]
set_property LOC SLICE_X69Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0]
set_property LOC SLICE_X69Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1]
set_property LOC SLICE_X69Y37 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_2]
set_property LOC SLICE_X69Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[0]_i_1}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[11]_i_1}]
set_property LOC SLICE_X72Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[12]_i_1}]
set_property LOC SLICE_X74Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[13]_i_1}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[14]_i_1}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[15]_i_1}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[16]_i_1}]
set_property LOC SLICE_X76Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[17]_i_1}]
set_property LOC SLICE_X75Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[18]_i_1}]
set_property LOC SLICE_X75Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[1]_i_1}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]_i_1}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[21]_i_1}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[22]_i_1}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[23]_i_1}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[24]_i_1}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[25]_i_1}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]_i_1}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[28]_i_1}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[29]_i_1}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1}]
set_property LOC SLICE_X72Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[30]_i_1}]
set_property LOC SLICE_X70Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1}]
set_property LOC SLICE_X72Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1}]
set_property LOC SLICE_X69Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[4]_i_1}]
set_property LOC SLICE_X70Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1}]
set_property LOC SLICE_X70Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1}]
set_property LOC SLICE_X72Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[8]_i_1}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[9]_i_1}]
set_property LOC SLICE_X69Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[0]}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]}]
set_property LOC SLICE_X72Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]}]
set_property LOC SLICE_X74Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[13]}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[14]}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]}]
set_property LOC SLICE_X74Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[16]}]
set_property LOC SLICE_X76Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]}]
set_property LOC SLICE_X75Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[18]}]
set_property LOC SLICE_X75Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[1]}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[21]}]
set_property LOC SLICE_X76Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]}]
set_property LOC SLICE_X72Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[28]}]
set_property LOC SLICE_X73Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[29]}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]}]
set_property LOC SLICE_X72Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[30]}]
set_property LOC SLICE_X72Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]}]
set_property LOC SLICE_X69Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[4]}]
set_property LOC SLICE_X70Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]}]
set_property LOC SLICE_X70Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]}]
set_property LOC SLICE_X72Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]}]
set_property LOC SLICE_X72Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]}]
set_property LOC SLICE_X70Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]}]
set_property LOC SLICE_X70Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1}]
set_property LOC SLICE_X73Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_10}]
set_property LOC SLICE_X73Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11}]
set_property LOC SLICE_X73Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_12}]
set_property LOC SLICE_X70Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2}]
set_property LOC SLICE_X73Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_5}]
set_property LOC SLICE_X73Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6}]
set_property LOC SLICE_X73Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7}]
set_property LOC SLICE_X73Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8}]
set_property LOC SLICE_X73Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1}]
set_property LOC SLICE_X69Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_2}]
set_property LOC SLICE_X70Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_3}]
set_property LOC SLICE_X70Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4}]
set_property LOC SLICE_X70Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]}]
set_property LOC SLICE_X73Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3}]
set_property LOC SLICE_X73Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]}]
set_property LOC SLICE_X71Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]}]
set_property LOC SLICE_X71Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1}]
set_property LOC SLICE_X71Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_2}]
set_property LOC SLICE_X71Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[0]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[10]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[13]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[14]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[17]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]}]
set_property LOC SLICE_X75Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]}]
set_property LOC SLICE_X74Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[27]}]
set_property LOC SLICE_X71Y37 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[28]}]
set_property LOC SLICE_X71Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]}]
set_property LOC SLICE_X71Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]}]
set_property LOC SLICE_X71Y36 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[6]}]
set_property LOC SLICE_X71Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[7]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[8]}]
set_property LOC SLICE_X73Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[9]}]
set_property LOC SLICE_X69Y34 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[0]_i_1}]
set_property LOC SLICE_X61Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[10]_i_1}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[11]_i_1}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[12]_i_1}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[13]_i_1}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[15]_i_1}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[16]_i_1}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[17]_i_1}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[19]_i_1}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[1]_i_1}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[20]_i_1}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[21]_i_1}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[22]_i_1}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[23]_i_1}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[24]_i_1}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[25]_i_1}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[28]_i_1}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[29]_i_1}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[2]_i_1}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[30]_i_1}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[3]_i_1}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[4]_i_1}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[5]_i_1}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[6]_i_1}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[8]_i_1}]
set_property LOC SLICE_X61Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]}]
set_property LOC SLICE_X61Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]}]
set_property LOC SLICE_X62Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[1]}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]}]
set_property LOC SLICE_X63Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[23]}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[24]}]
set_property LOC SLICE_X61Y32 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[25]}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]}]
set_property LOC SLICE_X61Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]}]
set_property LOC SLICE_X62Y33 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]}]
set_property LOC SLICE_X62Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]}]
set_property LOC SLICE_X62Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[8]}]
set_property LOC SLICE_X61Y35 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_2}]
set_property LOC SLICE_X63Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[0]}]
set_property LOC SLICE_X61Y34 [get_cells {dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]}]
set_property LOC BUFGCTRL_X0Y2 [get_cells dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck]
set_property LOC BUFGCTRL_X0Y0 [get_cells GCLK_IBUF_1_BUFG_inst]

####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"
current_instance -quiet
current_instance jtag_to_axil_inst/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Tue Feb 26 08:25:41 GMT 2019"

# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
