{# This is a jinja2 template for auto-generating assembly file. Yeah #}

// This is autogenerated file - DO NOT EDIT

#define inline_asm_generate_scanline(buffer)  \
        __asm__ __volatile__ ( \
        {%- for i in range(line_buffer_size) %}
            "ld r16, Z+\n\t" \
            "out %[port], r16\n\t" \
        {%- endfor %}
        :: [port] "I" (_SFR_IO_ADDR(PORTD)), "z" (buffer) : "r16" \
        )

