 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: B-2008.09-SP3
Date   : Mon May  9 15:40:39 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[0]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.03       0.30 f
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.34 f
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.34 f
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.34 f
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.34 f
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.03       0.37 f
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.37 f
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.37 f
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.01       0.38 r
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.40 f
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.03       0.43 r
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.47 r
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.03       0.55 r
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.58 r
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.60 f
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.01       0.60 r
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.03       0.64 r
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.03       0.66 f
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 f
  e/primary_alu/coxa0/cla0/ca1/fa[0]/Cin (fulladder1_11)
                                                          0.00       0.66 f
  e/primary_alu/coxa0/cla0/ca1/fa[0]/U4/Y (XOR2X1)        0.03       0.70 r
  e/primary_alu/coxa0/cla0/ca1/fa[0]/S (fulladder1_11)
                                                          0.00       0.70 r
  e/primary_alu/coxa0/cla0/ca1/S<0> (cla4_2)              0.00       0.70 r
  e/primary_alu/coxa0/cla0/S<4> (cla16_0)                 0.00       0.70 r
  e/primary_alu/coxa0/mux0/InA<4> (mux4to1_16_4)          0.00       0.70 r
  e/primary_alu/coxa0/mux0/U9/Y (AND2X2)                  0.03       0.73 r
  e/primary_alu/coxa0/mux0/U28/Y (INVX1)                  0.01       0.74 f
  e/primary_alu/coxa0/mux0/U12/Y (AND2X2)                 0.03       0.77 f
  e/primary_alu/coxa0/mux0/U110/Y (INVX1)                 0.00       0.78 r
  e/primary_alu/coxa0/mux0/Out<4> (mux4to1_16_4)          0.00       0.78 r
  e/primary_alu/coxa0/Out<4> (cla_or_xor_and)             0.00       0.78 r
  e/primary_alu/U98/Y (OR2X2)                             0.04       0.81 r
  e/primary_alu/U29/Y (OR2X2)                             0.04       0.85 r
  e/primary_alu/U67/Y (OR2X2)                             0.04       0.89 r
  e/primary_alu/U68/Y (OR2X2)                             0.04       0.92 r
  e/primary_alu/U85/Y (OR2X2)                             0.04       0.96 r
  e/primary_alu/U86/Y (INVX1)                             0.01       0.98 f
  e/primary_alu/U107/Y (AND2X2)                           0.03       1.01 f
  e/primary_alu/U108/Y (INVX1)                            0.00       1.01 r
  e/primary_alu/U71/Y (OR2X2)                             0.04       1.04 r
  e/primary_alu/U69/Y (OR2X2)                             0.04       1.08 r
  e/primary_alu/U126/Y (OAI21X1)                          0.02       1.10 f
  e/primary_alu/Z (alu)                                   0.00       1.10 f
  e/U472/Y (INVX1)                                        0.00       1.10 r
  e/U163/Y (AND2X2)                                       0.03       1.13 r
  e/U164/Y (INVX1)                                        0.02       1.14 f
  e/set_mux/InC<0> (mux4to1_16_5)                         0.00       1.14 f
  e/set_mux/U103/Y (AOI22X1)                              0.03       1.17 r
  e/set_mux/U51/Y (BUFX2)                                 0.03       1.20 r
  e/set_mux/U105/Y (OAI21X1)                              0.01       1.22 f
  e/set_mux/Out<0> (mux4to1_16_5)                         0.00       1.22 f
  e/U473/Y (INVX1)                                        0.00       1.22 r
  e/U431/Y (OAI21X1)                                      0.01       1.23 f
  e/Result<0> (execute)                                   0.00       1.23 f
  pem/Result<0> (pipe_em)                                 0.00       1.23 f
  pem/U107/Y (INVX1)                                      0.00       1.23 r
  pem/U124/Y (AOI21X1)                                    0.01       1.24 f
  pem/address_reg[0]/d (dff_190)                          0.00       1.24 f
  pem/address_reg[0]/U5/Y (BUFX2)                         0.03       1.27 f
  pem/address_reg[0]/U3/Y (AND2X2)                        0.03       1.30 f
  pem/address_reg[0]/state_reg/D (DFFPOSX1)               0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[0]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U57/Y (INVX1)                                         0.01       0.12 r
  e/U80/Y (INVX1)                                         0.01       0.14 f
  e/U93/Y (INVX1)                                         0.01       0.15 r
  e/U99/Y (NOR3X1)                                        0.02       0.17 f
  e/U144/Y (OR2X2)                                        0.04       0.21 f
  e/U143/Y (OR2X2)                                        0.05       0.25 f
  e/primary_alu/B<9> (alu)                                0.00       0.25 f
  e/primary_alu/U50/Y (XNOR2X1)                           0.04       0.29 r
  e/primary_alu/demux1/In<9> (demux1to2_16_0)             0.00       0.29 r
  e/primary_alu/demux1/d[9]/In (demux1to2_6)              0.00       0.29 r
  e/primary_alu/demux1/d[9]/U2/Y (AND2X2)                 0.04       0.33 r
  e/primary_alu/demux1/d[9]/Out1 (demux1to2_6)            0.00       0.33 r
  e/primary_alu/demux1/Out1<9> (demux1to2_16_0)           0.00       0.33 r
  e/primary_alu/coxa0/B<9> (cla_or_xor_and)               0.00       0.33 r
  e/primary_alu/coxa0/demux1/In<9> (demux1to4_16_0)       0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/In (demux1to4_6)
                                                          0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/U15/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[9]/Out0 (demux1to4_6)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<9> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<9> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/B<1> (cla4_1)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/U18/Y (BUFX4)              0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/B (fulladder1_6)     0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U9/Y (XNOR2X1)       0.05       0.45 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/P (fulladder1_6)     0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca2/U40/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U41/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (OR2X2)              0.04       0.54 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (INVX1)              0.00       0.54 r
  e/primary_alu/coxa0/cla0/ca2/U30/Y (AND2X2)             0.03       0.57 r
  e/primary_alu/coxa0/cla0/ca2/U31/Y (INVX1)              0.01       0.58 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.62 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.00       0.61 r
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.03       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.01       0.66 f
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.69 f
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.00       0.69 r
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.69 r
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.01       0.69 f
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.00       0.70 r
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.74 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.02       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U5/Y (AND2X2)              0.03       0.79 f
  e/primary_alu/coxa0/cla0/ca3/U64/Y (AOI21X1)            0.01       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/Cin (fulladder1_2)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U8/Y (BUFX2)         0.04       0.84 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U9/Y (INVX1)         0.02       0.86 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U6/Y (AND2X2)        0.03       0.89 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U7/Y (INVX1)         0.00       0.89 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U4/Y (AND2X2)        0.03       0.92 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U5/Y (INVX1)         0.01       0.93 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/S (fulladder1_2)     0.00       0.93 f
  e/primary_alu/coxa0/cla0/ca3/S<1> (cla4_0)              0.00       0.93 f
  e/primary_alu/coxa0/cla0/S<13> (cla16_0)                0.00       0.93 f
  e/primary_alu/coxa0/mux0/InA<13> (mux4to1_16_4)         0.00       0.93 f
  e/primary_alu/coxa0/mux0/U121/Y (INVX1)                 0.00       0.93 r
  e/primary_alu/coxa0/mux0/U35/Y (AND2X2)                 0.03       0.96 r
  e/primary_alu/coxa0/mux0/U36/Y (INVX1)                  0.01       0.98 f
  e/primary_alu/coxa0/mux0/U20/Y (AND2X2)                 0.04       1.02 f
  e/primary_alu/coxa0/mux0/Out<13> (mux4to1_16_4)         0.00       1.02 f
  e/primary_alu/coxa0/Out<13> (cla_or_xor_and)            0.00       1.02 f
  e/primary_alu/U35/Y (INVX1)                             0.00       1.01 r
  e/primary_alu/U36/Y (MUX2X1)                            0.02       1.03 f
  e/primary_alu/Out<13> (alu)                             0.00       1.03 f
  e/U264/Y (AND2X1)                                       0.03       1.07 f
  e/U266/Y (INVX1)                                        0.00       1.06 r
  e/U197/Y (AND2X2)                                       0.03       1.09 r
  e/U198/Y (INVX1)                                        0.01       1.11 f
  e/NextPC<13> (execute)                                  0.00       1.11 f
  f/BranchPC<13> (fetch)                                  0.00       1.11 f
  f/U107/Y (AND2X2)                                       0.04       1.15 f
  f/U109/Y (INVX1)                                        0.01       1.15 r
  f/U81/Y (AND2X2)                                        0.03       1.18 r
  f/U82/Y (INVX1)                                         0.02       1.20 f
  f/pc_reg[13]/d (dff_401)                                0.00       1.20 f
  f/pc_reg[13]/U3/Y (AND2X1)                              0.03       1.23 f
  f/pc_reg[13]/state_reg/D (DFFPOSX1)                     0.00       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[13]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.04       0.65 f
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.01       0.66 r
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 r
  e/primary_alu/coxa0/cla0/ca1/U1/Y (BUFX2)               0.03       0.69 r
  e/primary_alu/coxa0/cla0/ca1/U55/Y (AND2X2)             0.03       0.73 r
  e/primary_alu/coxa0/cla0/ca1/U4/Y (INVX1)               0.02       0.74 f
  e/primary_alu/coxa0/cla0/ca1/U35/Y (AND2X2)             0.04       0.79 f
  e/primary_alu/coxa0/cla0/ca1/U14/Y (NOR3X1)             0.02       0.81 r
  e/primary_alu/coxa0/cla0/ca1/U5/Y (INVX1)               0.03       0.83 f
  e/primary_alu/coxa0/cla0/ca1/U40/Y (AND2X2)             0.04       0.87 f
  e/primary_alu/coxa0/cla0/ca1/U41/Y (INVX1)              0.01       0.88 r
  e/primary_alu/coxa0/cla0/ca1/fa[3]/Cin (fulladder1_8)
                                                          0.00       0.88 r
  e/primary_alu/coxa0/cla0/ca1/fa[3]/U5/Y (XOR2X1)        0.03       0.90 f
  e/primary_alu/coxa0/cla0/ca1/fa[3]/S (fulladder1_8)     0.00       0.90 f
  e/primary_alu/coxa0/cla0/ca1/S<3> (cla4_2)              0.00       0.90 f
  e/primary_alu/coxa0/cla0/S<7> (cla16_0)                 0.00       0.90 f
  e/primary_alu/coxa0/mux0/InA<7> (mux4to1_16_4)          0.00       0.90 f
  e/primary_alu/coxa0/mux0/U37/Y (AND2X2)                 0.03       0.94 f
  e/primary_alu/coxa0/mux0/U38/Y (INVX1)                  0.00       0.93 r
  e/primary_alu/coxa0/mux0/U13/Y (AND2X2)                 0.03       0.97 r
  e/primary_alu/coxa0/mux0/U14/Y (INVX1)                  0.02       0.98 f
  e/primary_alu/coxa0/mux0/Out<7> (mux4to1_16_4)          0.00       0.98 f
  e/primary_alu/coxa0/Out<7> (cla_or_xor_and)             0.00       0.98 f
  e/primary_alu/U28/Y (INVX1)                             0.00       0.99 r
  e/primary_alu/U181/Y (MUX2X1)                           0.02       1.01 f
  e/primary_alu/Out<7> (alu)                              0.00       1.01 f
  e/U234/Y (AND2X1)                                       0.03       1.04 f
  e/U237/Y (INVX1)                                        0.00       1.04 r
  e/U185/Y (AND2X2)                                       0.03       1.07 r
  e/U186/Y (INVX1)                                        0.02       1.09 f
  e/NextPC<7> (execute)                                   0.00       1.09 f
  f/BranchPC<7> (fetch)                                   0.00       1.09 f
  f/U76/Y (AND2X1)                                        0.03       1.12 f
  f/U133/Y (INVX1)                                        0.00       1.12 r
  f/U94/Y (AND2X2)                                        0.03       1.15 r
  f/U95/Y (INVX1)                                         0.02       1.16 f
  f/pc_reg[7]/d (dff_395)                                 0.00       1.16 f
  f/pc_reg[7]/U3/Y (AND2X1)                               0.03       1.19 f
  f/pc_reg[7]/state_reg/D (DFFPOSX1)                      0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[7]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U57/Y (INVX1)                                         0.01       0.12 r
  e/U80/Y (INVX1)                                         0.01       0.14 f
  e/U93/Y (INVX1)                                         0.01       0.15 r
  e/U99/Y (NOR3X1)                                        0.02       0.17 f
  e/U144/Y (OR2X2)                                        0.04       0.21 f
  e/U143/Y (OR2X2)                                        0.05       0.25 f
  e/primary_alu/B<9> (alu)                                0.00       0.25 f
  e/primary_alu/U50/Y (XNOR2X1)                           0.04       0.29 r
  e/primary_alu/demux1/In<9> (demux1to2_16_0)             0.00       0.29 r
  e/primary_alu/demux1/d[9]/In (demux1to2_6)              0.00       0.29 r
  e/primary_alu/demux1/d[9]/U2/Y (AND2X2)                 0.04       0.33 r
  e/primary_alu/demux1/d[9]/Out1 (demux1to2_6)            0.00       0.33 r
  e/primary_alu/demux1/Out1<9> (demux1to2_16_0)           0.00       0.33 r
  e/primary_alu/coxa0/B<9> (cla_or_xor_and)               0.00       0.33 r
  e/primary_alu/coxa0/demux1/In<9> (demux1to4_16_0)       0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/In (demux1to4_6)
                                                          0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/U15/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[9]/Out0 (demux1to4_6)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<9> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<9> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/B<1> (cla4_1)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/U18/Y (BUFX4)              0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/B (fulladder1_6)     0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U9/Y (XNOR2X1)       0.05       0.45 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/P (fulladder1_6)     0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca2/U40/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U41/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (OR2X2)              0.04       0.54 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (INVX1)              0.00       0.54 r
  e/primary_alu/coxa0/cla0/ca2/U30/Y (AND2X2)             0.03       0.57 r
  e/primary_alu/coxa0/cla0/ca2/U31/Y (INVX1)              0.01       0.58 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.62 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.00       0.61 r
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.03       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.01       0.66 f
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.69 f
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.00       0.69 r
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.69 r
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.01       0.69 f
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.00       0.70 r
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.74 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.02       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U50/Y (INVX1)              0.01       0.77 r
  e/primary_alu/coxa0/cla0/ca3/U1/Y (INVX1)               0.01       0.78 f
  e/primary_alu/coxa0/cla0/ca3/U61/Y (AOI21X1)            0.03       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/Cin (fulladder1_0)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/U3/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/U4/Y (XNOR2X1)       0.03       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[3]/S (fulladder1_0)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca3/S<3> (cla4_0)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<15> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<15> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U123/Y (INVX1)                 0.00       0.88 r
  e/primary_alu/coxa0/mux0/U151/Y (AOI22X1)               0.01       0.89 f
  e/primary_alu/coxa0/mux0/Out<15> (mux4to1_16_4)         0.00       0.89 f
  e/primary_alu/coxa0/Out<15> (cla_or_xor_and)            0.00       0.89 f
  e/primary_alu/U116/Y (BUFX2)                            0.04       0.93 f
  e/primary_alu/U113/Y (OR2X2)                            0.04       0.97 f
  e/primary_alu/U114/Y (INVX1)                            0.00       0.97 r
  e/primary_alu/U187/Y (AOI21X1)                          0.01       0.97 f
  e/primary_alu/Out<15> (alu)                             0.00       0.97 f
  e/U329/Y (BUFX2)                                        0.04       1.01 f
  e/U404/Y (AND2X2)                                       0.03       1.04 f
  e/U152/Y (OR2X2)                                        0.04       1.08 f
  e/U151/Y (OR2X2)                                        0.04       1.13 f
  e/Result<15> (execute)                                  0.00       1.13 f
  pem/Result<15> (pipe_em)                                0.00       1.13 f
  pem/U106/Y (INVX1)                                      0.00       1.13 r
  pem/U108/Y (MUX2X1)                                     0.02       1.14 f
  pem/address_reg[15]/d (dff_205)                         0.00       1.14 f
  pem/address_reg[15]/U4/Y (AND2X2)                       0.04       1.18 f
  pem/address_reg[15]/state_reg/D (DFFPOSX1)              0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[15]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[15]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U57/Y (INVX1)                                         0.01       0.12 r
  e/U80/Y (INVX1)                                         0.01       0.14 f
  e/U93/Y (INVX1)                                         0.01       0.15 r
  e/U99/Y (NOR3X1)                                        0.02       0.17 f
  e/U144/Y (OR2X2)                                        0.04       0.21 f
  e/U143/Y (OR2X2)                                        0.05       0.25 f
  e/primary_alu/B<9> (alu)                                0.00       0.25 f
  e/primary_alu/U50/Y (XNOR2X1)                           0.04       0.29 r
  e/primary_alu/demux1/In<9> (demux1to2_16_0)             0.00       0.29 r
  e/primary_alu/demux1/d[9]/In (demux1to2_6)              0.00       0.29 r
  e/primary_alu/demux1/d[9]/U2/Y (AND2X2)                 0.04       0.33 r
  e/primary_alu/demux1/d[9]/Out1 (demux1to2_6)            0.00       0.33 r
  e/primary_alu/demux1/Out1<9> (demux1to2_16_0)           0.00       0.33 r
  e/primary_alu/coxa0/B<9> (cla_or_xor_and)               0.00       0.33 r
  e/primary_alu/coxa0/demux1/In<9> (demux1to4_16_0)       0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/In (demux1to4_6)
                                                          0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/U15/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[9]/Out0 (demux1to4_6)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<9> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<9> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/B<1> (cla4_1)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/U18/Y (BUFX4)              0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/B (fulladder1_6)     0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U9/Y (XNOR2X1)       0.05       0.45 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/P (fulladder1_6)     0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca2/U40/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U41/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (OR2X2)              0.04       0.54 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (INVX1)              0.00       0.54 r
  e/primary_alu/coxa0/cla0/ca2/U30/Y (AND2X2)             0.03       0.57 r
  e/primary_alu/coxa0/cla0/ca2/U31/Y (INVX1)              0.01       0.58 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.62 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.00       0.61 r
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.03       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.01       0.66 f
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.69 f
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.00       0.69 r
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.69 r
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.01       0.69 f
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.00       0.70 r
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.74 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.02       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U50/Y (INVX1)              0.01       0.77 r
  e/primary_alu/coxa0/cla0/ca3/U1/Y (INVX1)               0.01       0.78 f
  e/primary_alu/coxa0/cla0/ca3/U61/Y (AOI21X1)            0.03       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/Cin (fulladder1_0)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/U3/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca3/fa[3]/U4/Y (XNOR2X1)       0.03       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[3]/S (fulladder1_0)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca3/S<3> (cla4_0)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<15> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<15> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U123/Y (INVX1)                 0.00       0.88 r
  e/primary_alu/coxa0/mux0/U151/Y (AOI22X1)               0.01       0.89 f
  e/primary_alu/coxa0/mux0/Out<15> (mux4to1_16_4)         0.00       0.89 f
  e/primary_alu/coxa0/Out<15> (cla_or_xor_and)            0.00       0.89 f
  e/primary_alu/U116/Y (BUFX2)                            0.04       0.93 f
  e/primary_alu/U113/Y (OR2X2)                            0.04       0.97 f
  e/primary_alu/U114/Y (INVX1)                            0.00       0.97 r
  e/primary_alu/U187/Y (AOI21X1)                          0.01       0.97 f
  e/primary_alu/Out<15> (alu)                             0.00       0.97 f
  e/U329/Y (BUFX2)                                        0.04       1.01 f
  e/U521/Y (NAND2X1)                                      0.01       1.02 r
  e/U201/Y (AND2X2)                                       0.03       1.05 r
  e/U202/Y (INVX1)                                        0.02       1.07 f
  e/NextPC<15> (execute)                                  0.00       1.07 f
  f/BranchPC<15> (fetch)                                  0.00       1.07 f
  f/U74/Y (AND2X1)                                        0.03       1.10 f
  f/U126/Y (INVX1)                                        0.00       1.10 r
  f/U77/Y (AND2X2)                                        0.03       1.13 r
  f/U78/Y (INVX1)                                         0.02       1.15 f
  f/pc_reg[15]/d (dff_403)                                0.00       1.15 f
  f/pc_reg[15]/U3/Y (AND2X1)                              0.03       1.18 f
  f/pc_reg[15]/state_reg/D (DFFPOSX1)                     0.00       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[15]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.00       0.61 r
  e/primary_alu/coxa0/cla0/U10/Y (INVX1)                  0.01       0.62 f
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.04       0.66 f
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.00       0.66 r
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 r
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.01       0.70 f
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.73 f
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U5/Y (INVX1)               0.01       0.75 f
  e/primary_alu/coxa0/cla0/ca2/U4/Y (INVX1)               0.01       0.76 r
  e/primary_alu/coxa0/cla0/ca2/U12/Y (INVX1)              0.02       0.77 f
  e/primary_alu/coxa0/cla0/ca2/U84/Y (AOI21X1)            0.04       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/Cin (fulladder1_5)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U3/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U5/Y (XOR2X1)        0.03       0.88 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/S (fulladder1_5)     0.00       0.88 f
  e/primary_alu/coxa0/cla0/ca2/S<2> (cla4_1)              0.00       0.88 f
  e/primary_alu/coxa0/cla0/S<10> (cla16_0)                0.00       0.88 f
  e/primary_alu/coxa0/mux0/InA<10> (mux4to1_16_4)         0.00       0.88 f
  e/primary_alu/coxa0/mux0/U39/Y (AND2X2)                 0.03       0.91 f
  e/primary_alu/coxa0/mux0/U40/Y (INVX1)                  0.00       0.91 r
  e/primary_alu/coxa0/mux0/U29/Y (AND2X2)                 0.03       0.94 r
  e/primary_alu/coxa0/mux0/U30/Y (INVX1)                  0.02       0.96 f
  e/primary_alu/coxa0/mux0/Out<10> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<10> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U152/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U184/Y (MUX2X1)                           0.02       0.99 f
  e/primary_alu/Out<10> (alu)                             0.00       0.99 f
  e/U252/Y (AND2X1)                                       0.03       1.02 f
  e/U255/Y (INVX1)                                        0.00       1.02 r
  e/U191/Y (AND2X2)                                       0.03       1.05 r
  e/U192/Y (INVX1)                                        0.02       1.06 f
  e/NextPC<10> (execute)                                  0.00       1.06 f
  f/BranchPC<10> (fetch)                                  0.00       1.06 f
  f/U75/Y (AND2X1)                                        0.03       1.09 f
  f/U130/Y (INVX1)                                        0.00       1.09 r
  f/U88/Y (AND2X2)                                        0.03       1.12 r
  f/U89/Y (INVX1)                                         0.02       1.14 f
  f/pc_reg[10]/d (dff_398)                                0.00       1.14 f
  f/pc_reg[10]/U3/Y (AND2X1)                              0.03       1.17 f
  f/pc_reg[10]/state_reg/D (DFFPOSX1)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[10]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.07       0.07 r
  pde/JumpReg_reg/q (dff_330)                             0.00       0.07 r
  pde/JumpReg_Out (pipe_de)                               0.00       0.07 r
  e/JumpReg (execute)                                     0.00       0.07 r
  e/U90/Y (INVX1)                                         0.03       0.10 f
  e/U433/Y (INVX1)                                        0.02       0.12 r
  e/U34/Y (INVX1)                                         0.03       0.15 f
  e/U485/Y (NAND3X1)                                      0.04       0.19 r
  e/U149/Y (INVX1)                                        0.02       0.21 f
  e/U148/Y (OR2X2)                                        0.04       0.25 f
  e/U147/Y (OR2X2)                                        0.05       0.30 f
  e/primary_alu/B<10> (alu)                               0.00       0.30 f
  e/primary_alu/U54/Y (XOR2X1)                            0.04       0.33 r
  e/primary_alu/demux1/In<10> (demux1to2_16_0)            0.00       0.33 r
  e/primary_alu/demux1/d[10]/In (demux1to2_5)             0.00       0.33 r
  e/primary_alu/demux1/d[10]/U2/Y (AND2X2)                0.04       0.37 r
  e/primary_alu/demux1/d[10]/Out1 (demux1to2_5)           0.00       0.37 r
  e/primary_alu/demux1/Out1<10> (demux1to2_16_0)          0.00       0.37 r
  e/primary_alu/coxa0/B<10> (cla_or_xor_and)              0.00       0.37 r
  e/primary_alu/coxa0/demux1/In<10> (demux1to4_16_0)      0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/In (demux1to4_5)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/U10/Y (AND2X2)     0.05       0.42 r
  e/primary_alu/coxa0/demux1/demux[10]/Out0 (demux1to4_5)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/demux1/Out0<10> (demux1to4_16_0)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/cla0/B<10> (cla16_0)                0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/B<2> (cla4_1)              0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/B (fulladder1_5)     0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U2/Y (XOR2X1)        0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/P (fulladder1_5)     0.00       0.46 f
  e/primary_alu/coxa0/cla0/ca2/U88/Y (NAND3X1)            0.03       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U29/Y (BUFX2)              0.03       0.53 r
  e/primary_alu/coxa0/cla0/ca2/U23/Y (AND2X2)             0.03       0.56 r
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.04       0.64 f
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.00       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.67 r
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.02       0.68 f
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.68 f
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.02       0.70 r
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.02       0.72 f
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.76 f
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.01       0.77 r
  e/primary_alu/coxa0/cla0/ca3/U50/Y (INVX1)              0.02       0.78 f
  e/primary_alu/coxa0/cla0/ca3/U4/Y (AND2X1)              0.03       0.81 f
  e/primary_alu/coxa0/cla0/ca3/U17/Y (INVX1)              0.00       0.82 r
  e/primary_alu/coxa0/cla0/ca3/U14/Y (AND2X2)             0.03       0.85 r
  e/primary_alu/coxa0/cla0/ca3/U6/Y (INVX1)               0.02       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/Cin (fulladder1_1)
                                                          0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/U3/Y (XNOR2X1)       0.03       0.90 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/S (fulladder1_1)     0.00       0.90 f
  e/primary_alu/coxa0/cla0/ca3/S<2> (cla4_0)              0.00       0.90 f
  e/primary_alu/coxa0/cla0/S<14> (cla16_0)                0.00       0.90 f
  e/primary_alu/coxa0/mux0/InA<14> (mux4to1_16_4)         0.00       0.90 f
  e/primary_alu/coxa0/mux0/U122/Y (INVX1)                 0.01       0.90 r
  e/primary_alu/coxa0/mux0/U149/Y (AOI22X1)               0.01       0.91 f
  e/primary_alu/coxa0/mux0/Out<14> (mux4to1_16_4)         0.00       0.91 f
  e/primary_alu/coxa0/Out<14> (cla_or_xor_and)            0.00       0.91 f
  e/primary_alu/U129/Y (BUFX2)                            0.04       0.95 f
  e/primary_alu/U160/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U186/Y (MUX2X1)                           0.02       0.98 f
  e/primary_alu/Out<14> (alu)                             0.00       0.98 f
  e/U267/Y (AND2X1)                                       0.03       1.01 f
  e/U270/Y (INVX1)                                        0.00       1.01 r
  e/U199/Y (AND2X2)                                       0.03       1.04 r
  e/U200/Y (INVX1)                                        0.02       1.06 f
  e/NextPC<14> (execute)                                  0.00       1.06 f
  f/BranchPC<14> (fetch)                                  0.00       1.06 f
  f/U73/Y (AND2X1)                                        0.03       1.09 f
  f/U127/Y (INVX1)                                        0.00       1.09 r
  f/U79/Y (AND2X2)                                        0.03       1.12 r
  f/U80/Y (INVX1)                                         0.02       1.13 f
  f/pc_reg[14]/d (dff_402)                                0.00       1.13 f
  f/pc_reg[14]/U3/Y (AND2X1)                              0.03       1.16 f
  f/pc_reg[14]/state_reg/D (DFFPOSX1)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[14]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.03       0.30 f
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.34 f
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.34 f
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.34 f
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.34 f
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.03       0.37 f
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.37 f
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.37 f
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.01       0.38 r
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.40 f
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.03       0.43 r
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.47 r
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.03       0.55 r
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.58 r
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.60 f
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.01       0.60 r
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.03       0.64 r
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.03       0.66 f
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 f
  e/primary_alu/coxa0/cla0/ca1/U1/Y (BUFX2)               0.04       0.70 f
  e/primary_alu/coxa0/cla0/ca1/U55/Y (AND2X2)             0.03       0.73 f
  e/primary_alu/coxa0/cla0/ca1/U4/Y (INVX1)               0.00       0.73 r
  e/primary_alu/coxa0/cla0/ca1/U2/Y (AND2X1)              0.03       0.76 r
  e/primary_alu/coxa0/cla0/ca1/U28/Y (INVX1)              0.02       0.78 f
  e/primary_alu/coxa0/cla0/ca1/U18/Y (AND2X2)             0.04       0.82 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/Cin (fulladder1_9)
                                                          0.00       0.82 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/U6/Y (XOR2X1)        0.03       0.85 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/S (fulladder1_9)     0.00       0.85 f
  e/primary_alu/coxa0/cla0/ca1/S<2> (cla4_2)              0.00       0.85 f
  e/primary_alu/coxa0/cla0/S<6> (cla16_0)                 0.00       0.85 f
  e/primary_alu/coxa0/mux0/InA<6> (mux4to1_16_4)          0.00       0.85 f
  e/primary_alu/coxa0/mux0/U3/Y (AND2X1)                  0.04       0.88 f
  e/primary_alu/coxa0/mux0/U1/Y (NOR3X1)                  0.04       0.92 r
  e/primary_alu/coxa0/mux0/U109/Y (INVX1)                 0.03       0.95 f
  e/primary_alu/coxa0/mux0/Out<6> (mux4to1_16_4)          0.00       0.95 f
  e/primary_alu/coxa0/Out<6> (cla_or_xor_and)             0.00       0.95 f
  e/primary_alu/U14/Y (INVX1)                             0.00       0.95 r
  e/primary_alu/U180/Y (MUX2X1)                           0.02       0.98 f
  e/primary_alu/Out<6> (alu)                              0.00       0.98 f
  e/U228/Y (AND2X1)                                       0.03       1.01 f
  e/U231/Y (INVX1)                                        0.00       1.01 r
  e/U183/Y (AND2X2)                                       0.03       1.04 r
  e/U184/Y (INVX1)                                        0.02       1.05 f
  e/NextPC<6> (execute)                                   0.00       1.05 f
  f/BranchPC<6> (fetch)                                   0.00       1.05 f
  f/U12/Y (AND2X1)                                        0.03       1.09 f
  f/U134/Y (INVX1)                                        0.00       1.08 r
  f/U96/Y (AND2X2)                                        0.03       1.12 r
  f/U97/Y (INVX1)                                         0.02       1.13 f
  f/pc_reg[6]/d (dff_394)                                 0.00       1.13 f
  f/pc_reg[6]/U3/Y (AND2X1)                               0.03       1.16 f
  f/pc_reg[6]/state_reg/D (DFFPOSX1)                      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[6]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.00       0.61 r
  e/primary_alu/coxa0/cla0/U10/Y (INVX1)                  0.01       0.62 f
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.04       0.66 f
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.00       0.66 r
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 r
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.01       0.70 f
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.73 f
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U5/Y (INVX1)               0.01       0.75 f
  e/primary_alu/coxa0/cla0/ca2/U4/Y (INVX1)               0.01       0.76 r
  e/primary_alu/coxa0/cla0/ca2/U3/Y (INVX1)               0.01       0.77 f
  e/primary_alu/coxa0/cla0/ca2/U82/Y (AOI21X1)            0.03       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/Cin (fulladder1_4)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U3/Y (BUFX2)         0.04       0.84 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U4/Y (XNOR2X1)       0.03       0.87 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/S (fulladder1_4)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca2/S<3> (cla4_1)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<11> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<11> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U6/Y (OR2X1)                   0.04       0.91 f
  e/primary_alu/coxa0/mux0/U41/Y (INVX1)                  0.00       0.91 r
  e/primary_alu/coxa0/mux0/U15/Y (OR2X2)                  0.03       0.95 r
  e/primary_alu/coxa0/mux0/U16/Y (INVX1)                  0.02       0.96 f
  e/primary_alu/coxa0/mux0/Out<11> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<11> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U150/Y (INVX1)                            0.01       0.97 r
  e/primary_alu/U25/Y (MUX2X1)                            0.02       0.99 f
  e/primary_alu/Out<11> (alu)                             0.00       0.99 f
  e/U516/Y (NAND2X1)                                      0.01       1.00 r
  e/U193/Y (AND2X2)                                       0.03       1.03 r
  e/U194/Y (INVX1)                                        0.02       1.05 f
  e/NextPC<11> (execute)                                  0.00       1.05 f
  f/BranchPC<11> (fetch)                                  0.00       1.05 f
  f/U71/Y (AND2X1)                                        0.03       1.08 f
  f/U129/Y (INVX1)                                        0.00       1.08 r
  f/U86/Y (AND2X2)                                        0.03       1.11 r
  f/U87/Y (INVX1)                                         0.02       1.12 f
  f/pc_reg[11]/d (dff_399)                                0.00       1.12 f
  f/pc_reg[11]/U3/Y (AND2X1)                              0.03       1.16 f
  f/pc_reg[11]/state_reg/D (DFFPOSX1)                     0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[11]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[12]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.07       0.07 r
  pde/JumpReg_reg/q (dff_330)                             0.00       0.07 r
  pde/JumpReg_Out (pipe_de)                               0.00       0.07 r
  e/JumpReg (execute)                                     0.00       0.07 r
  e/U90/Y (INVX1)                                         0.03       0.10 f
  e/U433/Y (INVX1)                                        0.02       0.12 r
  e/U34/Y (INVX1)                                         0.03       0.15 f
  e/U485/Y (NAND3X1)                                      0.04       0.19 r
  e/U149/Y (INVX1)                                        0.02       0.21 f
  e/U148/Y (OR2X2)                                        0.04       0.25 f
  e/U147/Y (OR2X2)                                        0.05       0.30 f
  e/primary_alu/B<10> (alu)                               0.00       0.30 f
  e/primary_alu/U54/Y (XOR2X1)                            0.04       0.33 r
  e/primary_alu/demux1/In<10> (demux1to2_16_0)            0.00       0.33 r
  e/primary_alu/demux1/d[10]/In (demux1to2_5)             0.00       0.33 r
  e/primary_alu/demux1/d[10]/U2/Y (AND2X2)                0.04       0.37 r
  e/primary_alu/demux1/d[10]/Out1 (demux1to2_5)           0.00       0.37 r
  e/primary_alu/demux1/Out1<10> (demux1to2_16_0)          0.00       0.37 r
  e/primary_alu/coxa0/B<10> (cla_or_xor_and)              0.00       0.37 r
  e/primary_alu/coxa0/demux1/In<10> (demux1to4_16_0)      0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/In (demux1to4_5)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/U10/Y (AND2X2)     0.05       0.42 r
  e/primary_alu/coxa0/demux1/demux[10]/Out0 (demux1to4_5)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/demux1/Out0<10> (demux1to4_16_0)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/cla0/B<10> (cla16_0)                0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/B<2> (cla4_1)              0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/B (fulladder1_5)     0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U2/Y (XOR2X1)        0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/P (fulladder1_5)     0.00       0.46 f
  e/primary_alu/coxa0/cla0/ca2/U88/Y (NAND3X1)            0.03       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U29/Y (BUFX2)              0.03       0.53 r
  e/primary_alu/coxa0/cla0/ca2/U23/Y (AND2X2)             0.03       0.56 r
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.04       0.64 f
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.00       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.67 r
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.02       0.68 f
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.68 f
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.02       0.70 r
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.02       0.72 f
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.76 f
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.76 f
  e/primary_alu/coxa0/cla0/ca3/fa[0]/Cin (fulladder1_3)
                                                          0.00       0.76 f
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U1/Y (INVX1)         0.00       0.76 r
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U2/Y (INVX1)         0.01       0.77 f
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U5/Y (AND2X2)        0.03       0.81 f
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U6/Y (INVX1)         0.00       0.80 r
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U3/Y (AND2X2)        0.03       0.83 r
  e/primary_alu/coxa0/cla0/ca3/fa[0]/U4/Y (INVX1)         0.01       0.85 f
  e/primary_alu/coxa0/cla0/ca3/fa[0]/S (fulladder1_3)     0.00       0.85 f
  e/primary_alu/coxa0/cla0/ca3/S<0> (cla4_0)              0.00       0.85 f
  e/primary_alu/coxa0/cla0/S<12> (cla16_0)                0.00       0.85 f
  e/primary_alu/coxa0/mux0/InA<12> (mux4to1_16_4)         0.00       0.85 f
  e/primary_alu/coxa0/mux0/U42/Y (OR2X2)                  0.04       0.88 f
  e/primary_alu/coxa0/mux0/U43/Y (INVX1)                  0.00       0.88 r
  e/primary_alu/coxa0/mux0/U31/Y (OR2X2)                  0.03       0.92 r
  e/primary_alu/coxa0/mux0/U101/Y (INVX1)                 0.02       0.94 f
  e/primary_alu/coxa0/mux0/Out<12> (mux4to1_16_4)         0.00       0.94 f
  e/primary_alu/coxa0/Out<12> (cla_or_xor_and)            0.00       0.94 f
  e/primary_alu/U158/Y (INVX1)                            0.01       0.94 r
  e/primary_alu/U185/Y (MUX2X1)                           0.02       0.96 f
  e/primary_alu/Out<12> (alu)                             0.00       0.96 f
  e/U258/Y (AND2X1)                                       0.03       1.00 f
  e/U261/Y (INVX1)                                        0.00       1.00 r
  e/U195/Y (AND2X2)                                       0.03       1.03 r
  e/U196/Y (INVX1)                                        0.02       1.04 f
  e/NextPC<12> (execute)                                  0.00       1.04 f
  f/BranchPC<12> (fetch)                                  0.00       1.04 f
  f/U72/Y (AND2X1)                                        0.03       1.07 f
  f/U128/Y (INVX1)                                        0.00       1.07 r
  f/U83/Y (AND2X2)                                        0.03       1.10 r
  f/U85/Y (INVX1)                                         0.02       1.12 f
  f/pc_reg[12]/d (dff_400)                                0.00       1.12 f
  f/pc_reg[12]/U3/Y (AND2X1)                              0.03       1.15 f
  f/pc_reg[12]/state_reg/D (DFFPOSX1)                     0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[12]/state_reg/CLK (DFFPOSX1)                   0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.04       0.65 f
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.01       0.66 r
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 r
  e/primary_alu/coxa0/cla0/ca1/U1/Y (BUFX2)               0.03       0.69 r
  e/primary_alu/coxa0/cla0/ca1/U55/Y (AND2X2)             0.03       0.73 r
  e/primary_alu/coxa0/cla0/ca1/U4/Y (INVX1)               0.02       0.74 f
  e/primary_alu/coxa0/cla0/ca1/U35/Y (AND2X2)             0.04       0.79 f
  e/primary_alu/coxa0/cla0/ca1/U14/Y (NOR3X1)             0.02       0.81 r
  e/primary_alu/coxa0/cla0/ca1/U5/Y (INVX1)               0.03       0.83 f
  e/primary_alu/coxa0/cla0/ca1/U40/Y (AND2X2)             0.04       0.87 f
  e/primary_alu/coxa0/cla0/ca1/U41/Y (INVX1)              0.01       0.88 r
  e/primary_alu/coxa0/cla0/ca1/fa[3]/Cin (fulladder1_8)
                                                          0.00       0.88 r
  e/primary_alu/coxa0/cla0/ca1/fa[3]/U5/Y (XOR2X1)        0.03       0.90 f
  e/primary_alu/coxa0/cla0/ca1/fa[3]/S (fulladder1_8)     0.00       0.90 f
  e/primary_alu/coxa0/cla0/ca1/S<3> (cla4_2)              0.00       0.90 f
  e/primary_alu/coxa0/cla0/S<7> (cla16_0)                 0.00       0.90 f
  e/primary_alu/coxa0/mux0/InA<7> (mux4to1_16_4)          0.00       0.90 f
  e/primary_alu/coxa0/mux0/U37/Y (AND2X2)                 0.03       0.94 f
  e/primary_alu/coxa0/mux0/U38/Y (INVX1)                  0.00       0.93 r
  e/primary_alu/coxa0/mux0/U13/Y (AND2X2)                 0.03       0.97 r
  e/primary_alu/coxa0/mux0/U14/Y (INVX1)                  0.02       0.98 f
  e/primary_alu/coxa0/mux0/Out<7> (mux4to1_16_4)          0.00       0.98 f
  e/primary_alu/coxa0/Out<7> (cla_or_xor_and)             0.00       0.98 f
  e/primary_alu/U28/Y (INVX1)                             0.00       0.99 r
  e/primary_alu/U181/Y (MUX2X1)                           0.02       1.01 f
  e/primary_alu/Out<7> (alu)                              0.00       1.01 f
  e/U390/Y (AND2X1)                                       0.03       1.04 f
  e/U391/Y (INVX1)                                        0.00       1.05 r
  e/U539/Y (NAND3X1)                                      0.01       1.05 f
  e/U376/Y (BUFX2)                                        0.03       1.09 f
  e/Result<7> (execute)                                   0.00       1.09 f
  pem/Result<7> (pipe_em)                                 0.00       1.09 f
  pem/U82/Y (INVX1)                                       0.00       1.09 r
  pem/U116/Y (MUX2X1)                                     0.02       1.10 f
  pem/address_reg[7]/d (dff_197)                          0.00       1.10 f
  pem/address_reg[7]/U4/Y (AND2X2)                        0.04       1.14 f
  pem/address_reg[7]/state_reg/D (DFFPOSX1)               0.00       1.14 f
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[7]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[13]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U57/Y (INVX1)                                         0.01       0.12 r
  e/U80/Y (INVX1)                                         0.01       0.14 f
  e/U93/Y (INVX1)                                         0.01       0.15 r
  e/U99/Y (NOR3X1)                                        0.02       0.17 f
  e/U144/Y (OR2X2)                                        0.04       0.21 f
  e/U143/Y (OR2X2)                                        0.05       0.25 f
  e/primary_alu/B<9> (alu)                                0.00       0.25 f
  e/primary_alu/U50/Y (XNOR2X1)                           0.04       0.29 r
  e/primary_alu/demux1/In<9> (demux1to2_16_0)             0.00       0.29 r
  e/primary_alu/demux1/d[9]/In (demux1to2_6)              0.00       0.29 r
  e/primary_alu/demux1/d[9]/U2/Y (AND2X2)                 0.04       0.33 r
  e/primary_alu/demux1/d[9]/Out1 (demux1to2_6)            0.00       0.33 r
  e/primary_alu/demux1/Out1<9> (demux1to2_16_0)           0.00       0.33 r
  e/primary_alu/coxa0/B<9> (cla_or_xor_and)               0.00       0.33 r
  e/primary_alu/coxa0/demux1/In<9> (demux1to4_16_0)       0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/In (demux1to4_6)
                                                          0.00       0.33 r
  e/primary_alu/coxa0/demux1/demux[9]/U15/Y (AND2X2)      0.04       0.37 r
  e/primary_alu/coxa0/demux1/demux[9]/Out0 (demux1to4_6)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/Out0<9> (demux1to4_16_0)     0.00       0.37 r
  e/primary_alu/coxa0/cla0/B<9> (cla16_0)                 0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/B<1> (cla4_1)              0.00       0.37 r
  e/primary_alu/coxa0/cla0/ca2/U18/Y (BUFX4)              0.03       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/B (fulladder1_6)     0.00       0.40 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U9/Y (XNOR2X1)       0.05       0.45 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/P (fulladder1_6)     0.00       0.45 r
  e/primary_alu/coxa0/cla0/ca2/U40/Y (AND2X2)             0.04       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U41/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca2/U26/Y (OR2X2)              0.04       0.54 f
  e/primary_alu/coxa0/cla0/ca2/U27/Y (INVX1)              0.00       0.54 r
  e/primary_alu/coxa0/cla0/ca2/U30/Y (AND2X2)             0.03       0.57 r
  e/primary_alu/coxa0/cla0/ca2/U31/Y (INVX1)              0.01       0.58 f
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.62 f
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.00       0.61 r
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.03       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.01       0.66 f
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.69 f
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.00       0.69 r
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.69 r
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.01       0.69 f
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.00       0.70 r
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.74 r
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.02       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U5/Y (AND2X2)              0.03       0.79 f
  e/primary_alu/coxa0/cla0/ca3/U64/Y (AOI21X1)            0.01       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/Cin (fulladder1_2)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U8/Y (BUFX2)         0.04       0.84 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U9/Y (INVX1)         0.02       0.86 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U6/Y (AND2X2)        0.03       0.89 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U7/Y (INVX1)         0.00       0.89 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U4/Y (AND2X2)        0.03       0.92 r
  e/primary_alu/coxa0/cla0/ca3/fa[1]/U5/Y (INVX1)         0.01       0.93 f
  e/primary_alu/coxa0/cla0/ca3/fa[1]/S (fulladder1_2)     0.00       0.93 f
  e/primary_alu/coxa0/cla0/ca3/S<1> (cla4_0)              0.00       0.93 f
  e/primary_alu/coxa0/cla0/S<13> (cla16_0)                0.00       0.93 f
  e/primary_alu/coxa0/mux0/InA<13> (mux4to1_16_4)         0.00       0.93 f
  e/primary_alu/coxa0/mux0/U121/Y (INVX1)                 0.00       0.93 r
  e/primary_alu/coxa0/mux0/U35/Y (AND2X2)                 0.03       0.96 r
  e/primary_alu/coxa0/mux0/U36/Y (INVX1)                  0.01       0.98 f
  e/primary_alu/coxa0/mux0/U20/Y (AND2X2)                 0.04       1.02 f
  e/primary_alu/coxa0/mux0/Out<13> (mux4to1_16_4)         0.00       1.02 f
  e/primary_alu/coxa0/Out<13> (cla_or_xor_and)            0.00       1.02 f
  e/primary_alu/U35/Y (INVX1)                             0.00       1.01 r
  e/primary_alu/U36/Y (MUX2X1)                            0.02       1.03 f
  e/primary_alu/Out<13> (alu)                             0.00       1.03 f
  e/U73/Y (AND2X2)                                        0.03       1.07 f
  e/U401/Y (INVX1)                                        0.00       1.07 r
  e/U551/Y (NAND3X1)                                      0.01       1.08 f
  e/Result<13> (execute)                                  0.00       1.08 f
  pem/Result<13> (pipe_em)                                0.00       1.08 f
  pem/U104/Y (INVX1)                                      0.00       1.08 r
  pem/U110/Y (MUX2X1)                                     0.02       1.10 f
  pem/address_reg[13]/d (dff_203)                         0.00       1.10 f
  pem/address_reg[13]/U4/Y (AND2X2)                       0.04       1.13 f
  pem/address_reg[13]/state_reg/D (DFFPOSX1)              0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[13]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[9]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.00       0.61 r
  e/primary_alu/coxa0/cla0/U10/Y (INVX1)                  0.01       0.62 f
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.04       0.66 f
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.00       0.66 r
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 r
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.01       0.70 f
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.73 f
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U37/Y (OR2X2)              0.03       0.77 r
  e/primary_alu/coxa0/cla0/ca2/U38/Y (INVX1)              0.01       0.79 f
  e/primary_alu/coxa0/cla0/ca2/U85/Y (AOI21X1)            0.02       0.80 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/Cin (fulladder1_6)
                                                          0.00       0.80 r
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U6/Y (INVX1)         0.03       0.83 f
  e/primary_alu/coxa0/cla0/ca2/fa[1]/U5/Y (XNOR2X1)       0.03       0.85 f
  e/primary_alu/coxa0/cla0/ca2/fa[1]/S (fulladder1_6)     0.00       0.85 f
  e/primary_alu/coxa0/cla0/ca2/S<1> (cla4_1)              0.00       0.85 f
  e/primary_alu/coxa0/cla0/S<9> (cla16_0)                 0.00       0.85 f
  e/primary_alu/coxa0/mux0/InA<9> (mux4to1_16_4)          0.00       0.85 f
  e/primary_alu/coxa0/mux0/U120/Y (INVX1)                 0.00       0.86 r
  e/primary_alu/coxa0/mux0/U136/Y (AOI22X1)               0.01       0.87 f
  e/primary_alu/coxa0/mux0/U102/Y (BUFX2)                 0.04       0.91 f
  e/primary_alu/coxa0/mux0/Out<9> (mux4to1_16_4)          0.00       0.91 f
  e/primary_alu/coxa0/Out<9> (cla_or_xor_and)             0.00       0.91 f
  e/primary_alu/U146/Y (INVX1)                            0.00       0.92 r
  e/primary_alu/U183/Y (MUX2X1)                           0.02       0.94 f
  e/primary_alu/Out<9> (alu)                              0.00       0.94 f
  e/U246/Y (AND2X1)                                       0.03       0.97 f
  e/U249/Y (INVX1)                                        0.00       0.97 r
  e/U189/Y (AND2X2)                                       0.03       1.00 r
  e/U190/Y (INVX1)                                        0.02       1.02 f
  e/NextPC<9> (execute)                                   0.00       1.02 f
  f/BranchPC<9> (fetch)                                   0.00       1.02 f
  f/U14/Y (AND2X1)                                        0.03       1.05 f
  f/U131/Y (INVX1)                                        0.00       1.05 r
  f/U90/Y (AND2X2)                                        0.03       1.08 r
  f/U91/Y (INVX1)                                         0.02       1.09 f
  f/pc_reg[9]/d (dff_397)                                 0.00       1.09 f
  f/pc_reg[9]/U3/Y (AND2X1)                               0.03       1.12 f
  f/pc_reg[9]/state_reg/D (DFFPOSX1)                      0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[9]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[8]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U12/Y (XNOR2X1)            0.03       0.44 f
  e/primary_alu/coxa0/cla0/ca0/U75/Y (NAND3X1)            0.04       0.48 r
  e/primary_alu/coxa0/cla0/ca0/U17/Y (INVX1)              0.02       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U16/Y (AND2X2)             0.04       0.54 f
  e/primary_alu/coxa0/cla0/ca0/U61/Y (INVX1)              0.00       0.54 r
  e/primary_alu/coxa0/cla0/ca0/U18/Y (OR2X2)              0.03       0.57 r
  e/primary_alu/coxa0/cla0/ca0/U19/Y (INVX1)              0.02       0.59 f
  e/primary_alu/coxa0/cla0/ca0/PG (cla4_3)                0.00       0.59 f
  e/primary_alu/coxa0/cla0/U4/Y (INVX1)                   0.00       0.59 r
  e/primary_alu/coxa0/cla0/U5/Y (INVX1)                   0.01       0.60 f
  e/primary_alu/coxa0/cla0/U22/Y (NAND2X1)                0.01       0.61 r
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.03       0.65 r
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.01       0.66 f
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 f
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.00       0.69 r
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.72 r
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.02       0.74 f
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 f
  e/primary_alu/coxa0/cla0/ca2/U5/Y (INVX1)               0.01       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U6/Y (INVX1)               0.02       0.76 f
  e/primary_alu/coxa0/cla0/ca2/fa[0]/Cin (fulladder1_7)
                                                          0.00       0.76 f
  e/primary_alu/coxa0/cla0/ca2/fa[0]/U6/Y (XOR2X1)        0.03       0.79 f
  e/primary_alu/coxa0/cla0/ca2/fa[0]/S (fulladder1_7)     0.00       0.79 f
  e/primary_alu/coxa0/cla0/ca2/S<0> (cla4_1)              0.00       0.79 f
  e/primary_alu/coxa0/cla0/S<8> (cla16_0)                 0.00       0.79 f
  e/primary_alu/coxa0/mux0/InA<8> (mux4to1_16_4)          0.00       0.79 f
  e/primary_alu/coxa0/mux0/U8/Y (AND2X2)                  0.04       0.83 f
  e/primary_alu/coxa0/mux0/U32/Y (INVX1)                  0.00       0.83 r
  e/primary_alu/coxa0/mux0/U106/Y (AND2X2)                0.03       0.86 r
  e/primary_alu/coxa0/mux0/U105/Y (INVX1)                 0.02       0.88 f
  e/primary_alu/coxa0/mux0/Out<8> (mux4to1_16_4)          0.00       0.88 f
  e/primary_alu/coxa0/Out<8> (cla_or_xor_and)             0.00       0.88 f
  e/primary_alu/U1/Y (BUFX2)                              0.03       0.91 f
  e/primary_alu/U161/Y (INVX1)                            0.00       0.91 r
  e/primary_alu/U182/Y (MUX2X1)                           0.02       0.94 f
  e/primary_alu/Out<8> (alu)                              0.00       0.94 f
  e/U240/Y (AND2X1)                                       0.03       0.97 f
  e/U243/Y (INVX1)                                        0.00       0.97 r
  e/U187/Y (AND2X2)                                       0.03       1.00 r
  e/U188/Y (INVX1)                                        0.02       1.01 f
  e/NextPC<8> (execute)                                   0.00       1.01 f
  f/BranchPC<8> (fetch)                                   0.00       1.01 f
  f/U13/Y (AND2X1)                                        0.03       1.04 f
  f/U132/Y (INVX1)                                        0.00       1.04 r
  f/U92/Y (AND2X2)                                        0.03       1.07 r
  f/U93/Y (INVX1)                                         0.02       1.09 f
  f/pc_reg[8]/d (dff_396)                                 0.00       1.09 f
  f/pc_reg[8]/U3/Y (AND2X1)                               0.03       1.12 f
  f/pc_reg[8]/state_reg/D (DFFPOSX1)                      0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[8]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.00       0.61 r
  e/primary_alu/coxa0/cla0/U10/Y (INVX1)                  0.01       0.62 f
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.04       0.66 f
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.00       0.66 r
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 r
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.01       0.70 f
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.73 f
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U5/Y (INVX1)               0.01       0.75 f
  e/primary_alu/coxa0/cla0/ca2/U4/Y (INVX1)               0.01       0.76 r
  e/primary_alu/coxa0/cla0/ca2/U3/Y (INVX1)               0.01       0.77 f
  e/primary_alu/coxa0/cla0/ca2/U82/Y (AOI21X1)            0.03       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/Cin (fulladder1_4)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U3/Y (BUFX2)         0.04       0.84 r
  e/primary_alu/coxa0/cla0/ca2/fa[3]/U4/Y (XNOR2X1)       0.03       0.87 f
  e/primary_alu/coxa0/cla0/ca2/fa[3]/S (fulladder1_4)     0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca2/S<3> (cla4_1)              0.00       0.87 f
  e/primary_alu/coxa0/cla0/S<11> (cla16_0)                0.00       0.87 f
  e/primary_alu/coxa0/mux0/InA<11> (mux4to1_16_4)         0.00       0.87 f
  e/primary_alu/coxa0/mux0/U6/Y (OR2X1)                   0.04       0.91 f
  e/primary_alu/coxa0/mux0/U41/Y (INVX1)                  0.00       0.91 r
  e/primary_alu/coxa0/mux0/U15/Y (OR2X2)                  0.03       0.95 r
  e/primary_alu/coxa0/mux0/U16/Y (INVX1)                  0.02       0.96 f
  e/primary_alu/coxa0/mux0/Out<11> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<11> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U150/Y (INVX1)                            0.01       0.97 r
  e/primary_alu/U25/Y (MUX2X1)                            0.02       0.99 f
  e/primary_alu/Out<11> (alu)                             0.00       0.99 f
  e/U54/Y (AND2X2)                                        0.03       1.02 f
  e/U398/Y (INVX1)                                        0.00       1.02 r
  e/U547/Y (NAND3X1)                                      0.01       1.03 f
  e/U379/Y (BUFX2)                                        0.03       1.06 f
  e/Result<11> (execute)                                  0.00       1.06 f
  pem/Result<11> (pipe_em)                                0.00       1.06 f
  pem/U102/Y (INVX1)                                      0.00       1.06 r
  pem/U112/Y (MUX2X1)                                     0.02       1.08 f
  pem/address_reg[11]/d (dff_201)                         0.00       1.08 f
  pem/address_reg[11]/U4/Y (AND2X2)                       0.04       1.12 f
  pem/address_reg[11]/state_reg/D (DFFPOSX1)              0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[11]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[10]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U9/Y (INVX1)                   0.00       0.61 r
  e/primary_alu/coxa0/cla0/U10/Y (INVX1)                  0.01       0.62 f
  e/primary_alu/coxa0/cla0/U16/Y (AND2X2)                 0.04       0.66 f
  e/primary_alu/coxa0/cla0/U17/Y (INVX1)                  0.00       0.66 r
  e/primary_alu/coxa0/cla0/U2/Y (AND2X2)                  0.03       0.69 r
  e/primary_alu/coxa0/cla0/U15/Y (INVX1)                  0.01       0.70 f
  e/primary_alu/coxa0/cla0/U11/Y (AND2X2)                 0.03       0.73 f
  e/primary_alu/coxa0/cla0/U12/Y (INVX1)                  0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/Cin (cla4_1)               0.00       0.74 r
  e/primary_alu/coxa0/cla0/ca2/U5/Y (INVX1)               0.01       0.75 f
  e/primary_alu/coxa0/cla0/ca2/U4/Y (INVX1)               0.01       0.76 r
  e/primary_alu/coxa0/cla0/ca2/U12/Y (INVX1)              0.02       0.77 f
  e/primary_alu/coxa0/cla0/ca2/U84/Y (AOI21X1)            0.04       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/Cin (fulladder1_5)
                                                          0.00       0.81 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U3/Y (BUFX2)         0.04       0.85 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U5/Y (XOR2X1)        0.03       0.88 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/S (fulladder1_5)     0.00       0.88 f
  e/primary_alu/coxa0/cla0/ca2/S<2> (cla4_1)              0.00       0.88 f
  e/primary_alu/coxa0/cla0/S<10> (cla16_0)                0.00       0.88 f
  e/primary_alu/coxa0/mux0/InA<10> (mux4to1_16_4)         0.00       0.88 f
  e/primary_alu/coxa0/mux0/U39/Y (AND2X2)                 0.03       0.91 f
  e/primary_alu/coxa0/mux0/U40/Y (INVX1)                  0.00       0.91 r
  e/primary_alu/coxa0/mux0/U29/Y (AND2X2)                 0.03       0.94 r
  e/primary_alu/coxa0/mux0/U30/Y (INVX1)                  0.02       0.96 f
  e/primary_alu/coxa0/mux0/Out<10> (mux4to1_16_4)         0.00       0.96 f
  e/primary_alu/coxa0/Out<10> (cla_or_xor_and)            0.00       0.96 f
  e/primary_alu/U152/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U184/Y (MUX2X1)                           0.02       0.99 f
  e/primary_alu/Out<10> (alu)                             0.00       0.99 f
  e/U396/Y (AND2X1)                                       0.03       1.02 f
  e/U397/Y (INVX1)                                        0.00       1.02 r
  e/U545/Y (NAND3X1)                                      0.01       1.03 f
  e/Result<10> (execute)                                  0.00       1.03 f
  pem/Result<10> (pipe_em)                                0.00       1.03 f
  pem/U101/Y (INVX1)                                      0.00       1.03 r
  pem/U113/Y (MUX2X1)                                     0.02       1.05 f
  pem/address_reg[10]/d (dff_200)                         0.00       1.05 f
  pem/address_reg[10]/U3/Y (AND2X1)                       0.03       1.08 f
  pem/address_reg[10]/state_reg/D (DFFPOSX1)              0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[10]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: f/pc_reg[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.35 r
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.35 r
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.35 r
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.35 r
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.35 r
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.04       0.39 r
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.39 r
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.39 r
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.39 r
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.03       0.41 f
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.42 r
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.01       0.43 f
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 f
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.00       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.56 f
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.59 r
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.02       0.61 f
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.04       0.65 f
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.01       0.66 r
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 r
  e/primary_alu/coxa0/cla0/ca1/U1/Y (BUFX2)               0.03       0.69 r
  e/primary_alu/coxa0/cla0/ca1/U55/Y (AND2X2)             0.03       0.73 r
  e/primary_alu/coxa0/cla0/ca1/U4/Y (INVX1)               0.02       0.74 f
  e/primary_alu/coxa0/cla0/ca1/U35/Y (AND2X2)             0.04       0.79 f
  e/primary_alu/coxa0/cla0/ca1/U17/Y (INVX1)              0.01       0.79 r
  e/primary_alu/coxa0/cla0/ca1/fa[1]/Cin (fulladder1_10)
                                                          0.00       0.79 r
  e/primary_alu/coxa0/cla0/ca1/fa[1]/U4/Y (XOR2X1)        0.03       0.82 f
  e/primary_alu/coxa0/cla0/ca1/fa[1]/S (fulladder1_10)
                                                          0.00       0.82 f
  e/primary_alu/coxa0/cla0/ca1/S<1> (cla4_2)              0.00       0.82 f
  e/primary_alu/coxa0/cla0/S<5> (cla16_0)                 0.00       0.82 f
  e/primary_alu/coxa0/mux0/InA<5> (mux4to1_16_4)          0.00       0.82 f
  e/primary_alu/coxa0/mux0/U44/Y (AND2X2)                 0.03       0.86 f
  e/primary_alu/coxa0/mux0/U45/Y (INVX1)                  0.00       0.86 r
  e/primary_alu/coxa0/mux0/U131/Y (NAND3X1)               0.01       0.86 f
  e/primary_alu/coxa0/mux0/Out<5> (mux4to1_16_4)          0.00       0.86 f
  e/primary_alu/coxa0/Out<5> (cla_or_xor_and)             0.00       0.86 f
  e/primary_alu/U123/Y (INVX1)                            0.01       0.87 r
  e/primary_alu/U179/Y (MUX2X1)                           0.02       0.90 f
  e/primary_alu/Out<5> (alu)                              0.00       0.90 f
  e/U222/Y (AND2X1)                                       0.03       0.93 f
  e/U225/Y (INVX1)                                        0.00       0.93 r
  e/U214/Y (AND2X2)                                       0.03       0.96 r
  e/U215/Y (INVX1)                                        0.02       0.97 f
  e/NextPC<5> (execute)                                   0.00       0.97 f
  f/BranchPC<5> (fetch)                                   0.00       0.97 f
  f/U11/Y (AND2X1)                                        0.03       1.01 f
  f/U135/Y (INVX1)                                        0.00       1.00 r
  f/U98/Y (AND2X2)                                        0.03       1.04 r
  f/U99/Y (INVX1)                                         0.02       1.05 f
  f/pc_reg[5]/d (dff_393)                                 0.00       1.05 f
  f/pc_reg[5]/U3/Y (AND2X1)                               0.03       1.08 f
  f/pc_reg[5]/state_reg/D (DFFPOSX1)                      0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  f/pc_reg[5]/state_reg/CLK (DFFPOSX1)                    0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: pde/JumpReg_reg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[14]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/JumpReg_reg/state_reg/CLK (DFFPOSX1)                0.00 #     0.00 r
  pde/JumpReg_reg/state_reg/Q (DFFPOSX1)                  0.07       0.07 r
  pde/JumpReg_reg/q (dff_330)                             0.00       0.07 r
  pde/JumpReg_Out (pipe_de)                               0.00       0.07 r
  e/JumpReg (execute)                                     0.00       0.07 r
  e/U90/Y (INVX1)                                         0.03       0.10 f
  e/U433/Y (INVX1)                                        0.02       0.12 r
  e/U34/Y (INVX1)                                         0.03       0.15 f
  e/U485/Y (NAND3X1)                                      0.04       0.19 r
  e/U149/Y (INVX1)                                        0.02       0.21 f
  e/U148/Y (OR2X2)                                        0.04       0.25 f
  e/U147/Y (OR2X2)                                        0.05       0.30 f
  e/primary_alu/B<10> (alu)                               0.00       0.30 f
  e/primary_alu/U54/Y (XOR2X1)                            0.04       0.33 r
  e/primary_alu/demux1/In<10> (demux1to2_16_0)            0.00       0.33 r
  e/primary_alu/demux1/d[10]/In (demux1to2_5)             0.00       0.33 r
  e/primary_alu/demux1/d[10]/U2/Y (AND2X2)                0.04       0.37 r
  e/primary_alu/demux1/d[10]/Out1 (demux1to2_5)           0.00       0.37 r
  e/primary_alu/demux1/Out1<10> (demux1to2_16_0)          0.00       0.37 r
  e/primary_alu/coxa0/B<10> (cla_or_xor_and)              0.00       0.37 r
  e/primary_alu/coxa0/demux1/In<10> (demux1to4_16_0)      0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/In (demux1to4_5)
                                                          0.00       0.37 r
  e/primary_alu/coxa0/demux1/demux[10]/U10/Y (AND2X2)     0.05       0.42 r
  e/primary_alu/coxa0/demux1/demux[10]/Out0 (demux1to4_5)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/demux1/Out0<10> (demux1to4_16_0)
                                                          0.00       0.42 r
  e/primary_alu/coxa0/cla0/B<10> (cla16_0)                0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/B<2> (cla4_1)              0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/B (fulladder1_5)     0.00       0.42 r
  e/primary_alu/coxa0/cla0/ca2/fa[2]/U2/Y (XOR2X1)        0.04       0.46 f
  e/primary_alu/coxa0/cla0/ca2/fa[2]/P (fulladder1_5)     0.00       0.46 f
  e/primary_alu/coxa0/cla0/ca2/U88/Y (NAND3X1)            0.03       0.49 r
  e/primary_alu/coxa0/cla0/ca2/U29/Y (BUFX2)              0.03       0.53 r
  e/primary_alu/coxa0/cla0/ca2/U23/Y (AND2X2)             0.03       0.56 r
  e/primary_alu/coxa0/cla0/ca2/U24/Y (AND2X2)             0.03       0.59 r
  e/primary_alu/coxa0/cla0/ca2/U25/Y (INVX1)              0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca2/U32/Y (AND2X2)             0.04       0.64 f
  e/primary_alu/coxa0/cla0/ca2/U33/Y (INVX1)              0.00       0.64 r
  e/primary_alu/coxa0/cla0/ca2/U19/Y (AND2X2)             0.03       0.67 r
  e/primary_alu/coxa0/cla0/ca2/U20/Y (INVX1)              0.02       0.68 f
  e/primary_alu/coxa0/cla0/ca2/GG (cla4_1)                0.00       0.68 f
  e/primary_alu/coxa0/cla0/U26/Y (AOI21X1)                0.02       0.70 r
  e/primary_alu/coxa0/cla0/U7/Y (INVX1)                   0.02       0.72 f
  e/primary_alu/coxa0/cla0/U6/Y (OR2X2)                   0.04       0.76 f
  e/primary_alu/coxa0/cla0/ca3/Cin (cla4_0)               0.00       0.76 f
  e/primary_alu/coxa0/cla0/ca3/U7/Y (INVX1)               0.01       0.77 r
  e/primary_alu/coxa0/cla0/ca3/U50/Y (INVX1)              0.02       0.78 f
  e/primary_alu/coxa0/cla0/ca3/U4/Y (AND2X1)              0.03       0.81 f
  e/primary_alu/coxa0/cla0/ca3/U17/Y (INVX1)              0.00       0.82 r
  e/primary_alu/coxa0/cla0/ca3/U14/Y (AND2X2)             0.03       0.85 r
  e/primary_alu/coxa0/cla0/ca3/U6/Y (INVX1)               0.02       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/Cin (fulladder1_1)
                                                          0.00       0.87 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/U3/Y (XNOR2X1)       0.03       0.90 f
  e/primary_alu/coxa0/cla0/ca3/fa[2]/S (fulladder1_1)     0.00       0.90 f
  e/primary_alu/coxa0/cla0/ca3/S<2> (cla4_0)              0.00       0.90 f
  e/primary_alu/coxa0/cla0/S<14> (cla16_0)                0.00       0.90 f
  e/primary_alu/coxa0/mux0/InA<14> (mux4to1_16_4)         0.00       0.90 f
  e/primary_alu/coxa0/mux0/U122/Y (INVX1)                 0.01       0.90 r
  e/primary_alu/coxa0/mux0/U149/Y (AOI22X1)               0.01       0.91 f
  e/primary_alu/coxa0/mux0/Out<14> (mux4to1_16_4)         0.00       0.91 f
  e/primary_alu/coxa0/Out<14> (cla_or_xor_and)            0.00       0.91 f
  e/primary_alu/U129/Y (BUFX2)                            0.04       0.95 f
  e/primary_alu/U160/Y (INVX1)                            0.00       0.96 r
  e/primary_alu/U186/Y (MUX2X1)                           0.02       0.98 f
  e/primary_alu/Out<14> (alu)                             0.00       0.98 f
  e/U402/Y (AND2X1)                                       0.03       1.01 f
  e/U403/Y (INVX1)                                        0.00       1.02 r
  e/U553/Y (NAND3X1)                                      0.01       1.02 f
  e/Result<14> (execute)                                  0.00       1.02 f
  pem/Result<14> (pipe_em)                                0.00       1.02 f
  pem/U105/Y (INVX1)                                      0.00       1.03 r
  pem/U109/Y (MUX2X1)                                     0.02       1.04 f
  pem/address_reg[14]/d (dff_204)                         0.00       1.04 f
  pem/address_reg[14]/U3/Y (AND2X1)                       0.03       1.08 f
  pem/address_reg[14]/state_reg/D (DFFPOSX1)              0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[14]/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.03       0.30 f
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.30 f
  e/primary_alu/demux1/d[0]/U3/Y (AND2X2)                 0.04       0.34 f
  e/primary_alu/demux1/d[0]/Out1 (demux1to2_15)           0.00       0.34 f
  e/primary_alu/demux1/Out1<0> (demux1to2_16_0)           0.00       0.34 f
  e/primary_alu/coxa0/B<0> (cla_or_xor_and)               0.00       0.34 f
  e/primary_alu/coxa0/demux1/In<0> (demux1to4_16_0)       0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/In (demux1to4_15)
                                                          0.00       0.34 f
  e/primary_alu/coxa0/demux1/demux[0]/U15/Y (AND2X2)      0.03       0.37 f
  e/primary_alu/coxa0/demux1/demux[0]/Out0 (demux1to4_15)
                                                          0.00       0.37 f
  e/primary_alu/coxa0/demux1/Out0<0> (demux1to4_16_0)     0.00       0.37 f
  e/primary_alu/coxa0/cla0/B<0> (cla16_0)                 0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/B<0> (cla4_3)              0.00       0.37 f
  e/primary_alu/coxa0/cla0/ca0/U52/Y (INVX1)              0.01       0.38 r
  e/primary_alu/coxa0/cla0/ca0/U53/Y (INVX1)              0.01       0.40 f
  e/primary_alu/coxa0/cla0/ca0/U65/Y (NAND3X1)            0.03       0.43 r
  e/primary_alu/coxa0/cla0/ca0/U41/Y (BUFX2)              0.04       0.47 r
  e/primary_alu/coxa0/cla0/ca0/U26/Y (OR2X2)              0.04       0.50 r
  e/primary_alu/coxa0/cla0/ca0/U27/Y (INVX1)              0.02       0.52 f
  e/primary_alu/coxa0/cla0/ca0/U71/Y (AOI21X1)            0.03       0.55 r
  e/primary_alu/coxa0/cla0/ca0/U25/Y (BUFX2)              0.03       0.58 r
  e/primary_alu/coxa0/cla0/ca0/U74/Y (AOI21X1)            0.01       0.60 f
  e/primary_alu/coxa0/cla0/ca0/GG (cla4_3)                0.00       0.60 f
  e/primary_alu/coxa0/cla0/U25/Y (INVX1)                  0.01       0.60 r
  e/primary_alu/coxa0/cla0/U18/Y (AND2X2)                 0.03       0.64 r
  e/primary_alu/coxa0/cla0/U1/Y (INVX1)                   0.03       0.66 f
  e/primary_alu/coxa0/cla0/ca1/Cin (cla4_2)               0.00       0.66 f
  e/primary_alu/coxa0/cla0/ca1/U1/Y (BUFX2)               0.04       0.70 f
  e/primary_alu/coxa0/cla0/ca1/U55/Y (AND2X2)             0.03       0.73 f
  e/primary_alu/coxa0/cla0/ca1/U4/Y (INVX1)               0.00       0.73 r
  e/primary_alu/coxa0/cla0/ca1/U2/Y (AND2X1)              0.03       0.76 r
  e/primary_alu/coxa0/cla0/ca1/U28/Y (INVX1)              0.02       0.78 f
  e/primary_alu/coxa0/cla0/ca1/U18/Y (AND2X2)             0.04       0.82 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/Cin (fulladder1_9)
                                                          0.00       0.82 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/U6/Y (XOR2X1)        0.03       0.85 f
  e/primary_alu/coxa0/cla0/ca1/fa[2]/S (fulladder1_9)     0.00       0.85 f
  e/primary_alu/coxa0/cla0/ca1/S<2> (cla4_2)              0.00       0.85 f
  e/primary_alu/coxa0/cla0/S<6> (cla16_0)                 0.00       0.85 f
  e/primary_alu/coxa0/mux0/InA<6> (mux4to1_16_4)          0.00       0.85 f
  e/primary_alu/coxa0/mux0/U3/Y (AND2X1)                  0.04       0.88 f
  e/primary_alu/coxa0/mux0/U1/Y (NOR3X1)                  0.04       0.92 r
  e/primary_alu/coxa0/mux0/U109/Y (INVX1)                 0.03       0.95 f
  e/primary_alu/coxa0/mux0/Out<6> (mux4to1_16_4)          0.00       0.95 f
  e/primary_alu/coxa0/Out<6> (cla_or_xor_and)             0.00       0.95 f
  e/primary_alu/U14/Y (INVX1)                             0.00       0.95 r
  e/primary_alu/U180/Y (MUX2X1)                           0.02       0.98 f
  e/primary_alu/Out<6> (alu)                              0.00       0.98 f
  e/U388/Y (AND2X1)                                       0.03       1.01 f
  e/U389/Y (INVX1)                                        0.00       1.01 r
  e/U537/Y (NAND3X1)                                      0.01       1.02 f
  e/Result<6> (execute)                                   0.00       1.02 f
  pem/Result<6> (pipe_em)                                 0.00       1.02 f
  pem/U81/Y (INVX1)                                       0.00       1.02 r
  pem/U117/Y (MUX2X1)                                     0.02       1.04 f
  pem/address_reg[6]/d (dff_196)                          0.00       1.04 f
  pem/address_reg[6]/U4/Y (AND2X2)                        0.04       1.08 f
  pem/address_reg[6]/state_reg/D (DFFPOSX1)               0.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[6]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: pde/LinkReg/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pem/address_reg[1]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pde/LinkReg/state_reg/CLK (DFFPOSX1)                    0.00 #     0.00 r
  pde/LinkReg/state_reg/Q (DFFPOSX1)                      0.11       0.11 f
  pde/LinkReg/q (dff_338)                                 0.00       0.11 f
  pde/Link_Out (pipe_de)                                  0.00       0.11 f
  e/Link (execute)                                        0.00       0.11 f
  e/U56/Y (INVX1)                                         0.00       0.11 r
  e/U435/Y (INVX1)                                        0.01       0.13 f
  e/U474/Y (NAND3X1)                                      0.03       0.16 r
  e/U112/Y (INVX1)                                        0.02       0.18 f
  e/U111/Y (OR2X2)                                        0.05       0.23 f
  e/U110/Y (OR2X2)                                        0.05       0.27 f
  e/primary_alu/B<0> (alu)                                0.00       0.27 f
  e/primary_alu/U53/Y (XNOR2X1)                           0.04       0.31 r
  e/primary_alu/demux1/In<0> (demux1to2_16_0)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/In (demux1to2_15)             0.00       0.31 r
  e/primary_alu/demux1/d[0]/U2/Y (BUFX2)                  0.03       0.35 r
  e/primary_alu/demux1/d[0]/U4/Y (AND2X2)                 0.06       0.40 r
  e/primary_alu/demux1/d[0]/Out0 (demux1to2_15)           0.00       0.40 r
  e/primary_alu/demux1/Out0<0> (demux1to2_16_0)           0.00       0.40 r
  e/primary_alu/shift/Cnt<0> (shifter)                    0.00       0.40 r
  e/primary_alu/shift/ls/Cnt<0> (lshifter)                0.00       0.40 r
  e/primary_alu/shift/ls/U210/Y (INVX1)                   0.03       0.43 f
  e/primary_alu/shift/ls/U10/Y (INVX1)                    0.02       0.44 r
  e/primary_alu/shift/ls/U212/Y (OR2X2)                   0.06       0.50 r
  e/primary_alu/shift/ls/U8/Y (INVX8)                     0.03       0.53 f
  e/primary_alu/shift/ls/U228/Y (AOI22X1)                 0.04       0.57 r
  e/primary_alu/shift/ls/U89/Y (BUFX2)                    0.03       0.61 r
  e/primary_alu/shift/ls/U194/Y (AND2X2)                  0.03       0.64 r
  e/primary_alu/shift/ls/U195/Y (INVX1)                   0.03       0.67 f
  e/primary_alu/shift/ls/U231/Y (AOI22X1)                 0.03       0.70 r
  e/primary_alu/shift/ls/U117/Y (BUFX2)                   0.03       0.74 r
  e/primary_alu/shift/ls/U33/Y (AND2X2)                   0.03       0.77 r
  e/primary_alu/shift/ls/U34/Y (INVX1)                    0.01       0.78 f
  e/primary_alu/shift/ls/Out<1> (lshifter)                0.00       0.78 f
  e/primary_alu/shift/U36/Y (INVX1)                       0.00       0.78 r
  e/primary_alu/shift/U31/Y (NAND2X1)                     0.01       0.79 f
  e/primary_alu/shift/U4/Y (AND2X2)                       0.04       0.83 f
  e/primary_alu/shift/Out<1> (shifter)                    0.00       0.83 f
  e/primary_alu/U99/Y (AND2X2)                            0.03       0.86 f
  e/primary_alu/U100/Y (INVX1)                            0.00       0.86 r
  e/primary_alu/U63/Y (AND2X2)                            0.03       0.89 r
  e/primary_alu/U64/Y (INVX1)                             0.02       0.90 f
  e/primary_alu/Out<1> (alu)                              0.00       0.90 f
  e/U555/Y (AOI22X1)                                      0.04       0.94 r
  e/U203/Y (AND2X2)                                       0.03       0.97 r
  e/U204/Y (INVX1)                                        0.02       0.99 f
  e/Result<1> (execute)                                   0.00       0.99 f
  pem/Result<1> (pipe_em)                                 0.00       0.99 f
  pem/U76/Y (AOI22X1)                                     0.03       1.02 r
  pem/U20/Y (INVX1)                                       0.02       1.05 f
  pem/address_reg[1]/d (dff_191)                          0.00       1.05 f
  pem/address_reg[1]/U3/Y (INVX1)                         0.00       1.05 r
  pem/address_reg[1]/U4/Y (NOR2X1)                        0.01       1.05 f
  pem/address_reg[1]/state_reg/D (DFFPOSX1)               0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  pem/address_reg[1]/state_reg/CLK (DFFPOSX1)             0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
