[2025-09-17 07:15:50] START suite=qualcomm_srv trace=srv146_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2577466 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5008457 heartbeat IPC: 4.114 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5008457 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5008457 cumulative IPC: 3.993 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13156531 heartbeat IPC: 1.227 cumulative IPC: 1.227 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 21278529 heartbeat IPC: 1.231 cumulative IPC: 1.229 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 29350541 heartbeat IPC: 1.239 cumulative IPC: 1.232 (Simulation time: 00 hr 04 min 27 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37385134 heartbeat IPC: 1.245 cumulative IPC: 1.235 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 45413231 heartbeat IPC: 1.246 cumulative IPC: 1.237 (Simulation time: 00 hr 06 min 37 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 53450633 heartbeat IPC: 1.244 cumulative IPC: 1.239 (Simulation time: 00 hr 07 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 61622174 heartbeat IPC: 1.224 cumulative IPC: 1.236 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 69831202 heartbeat IPC: 1.218 cumulative IPC: 1.234 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 78027949 heartbeat IPC: 1.22 cumulative IPC: 1.233 (Simulation time: 00 hr 10 min 58 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 81220973 cumulative IPC: 1.231 (Simulation time: 00 hr 12 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 81220973 cumulative IPC: 1.231 (Simulation time: 00 hr 12 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv146_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.231 instructions: 100000001 cycles: 81220973
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.25 Average ROB Occupancy at Mispredict: 30.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08533
BRANCH_INDIRECT: 0.3691
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4203
BRANCH_INDIRECT_CALL: 0.5441
BRANCH_RETURN: 0.4055


====Backend Stall Breakdown====
ROB_STALL: 28547
LQ_STALL: 0
SQ_STALL: 58069


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 6.1089234

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 28547

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4673

cpu0->cpu0_STLB TOTAL        ACCESS:    2122139 HIT:    2121356 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2122139 HIT:    2121356 MISS:        783 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 118.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9451040 HIT:    8879840 MISS:     571200 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7723467 HIT:    7190713 MISS:     532754 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580255 HIT:     550360 MISS:      29895 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1145905 HIT:    1138351 MISS:       7554 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1413 HIT:        416 MISS:        997 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15859928 HIT:    7771817 MISS:    8088111 MSHR_MERGE:    1992852
cpu0->cpu0_L1I LOAD         ACCESS:   15859928 HIT:    7771817 MISS:    8088111 MSHR_MERGE:    1992852
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.22 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30558791 HIT:   26715201 MISS:    3843590 MSHR_MERGE:    1633710
cpu0->cpu0_L1D LOAD         ACCESS:   16694865 HIT:   14592133 MISS:    2102732 MSHR_MERGE:     474523
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13862337 HIT:   12122924 MISS:    1739413 MSHR_MERGE:    1159155
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1589 HIT:        144 MISS:       1445 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 14.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12991414 HIT:   10708970 MISS:    2282444 MSHR_MERGE:    1153114
cpu0->cpu0_ITLB LOAD         ACCESS:   12991414 HIT:   10708970 MISS:    2282444 MSHR_MERGE:    1153114
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29049502 HIT:   27715090 MISS:    1334412 MSHR_MERGE:     341603
cpu0->cpu0_DTLB LOAD         ACCESS:   29049502 HIT:   27715090 MISS:    1334412 MSHR_MERGE:     341603
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.089 cycles
cpu0->LLC TOTAL        ACCESS:     622366 HIT:     612674 MISS:       9692 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     532754 HIT:     523327 MISS:       9427 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29895 HIT:      29875 MISS:         20 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      58720 HIT:      58715 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        997 HIT:        757 MISS:        240 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         28
  ROW_BUFFER_MISS:       9659
  AVG DBUS CONGESTED CYCLE: 2.996
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6768

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       555263       546778        48927          641
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           53           76           20
  STLB miss resolved @ L2C                0           31          221          240           33
  STLB miss resolved @ LLC                0           61          262          432           45
  STLB miss resolved @ MEM                0            0           70          153          101

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197402        57759      1580145        99621           12
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            8            8            8
  STLB miss resolved @ L2C                0            0            4            4            2
  STLB miss resolved @ LLC                0           10           41           48            8
  STLB miss resolved @ MEM                0            0           13           26           12
[2025-09-17 07:27:55] END   suite=qualcomm_srv trace=srv146_ap (rc=0)
