# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGAFirstProject.srcs/sources_1/new/clk_25MHz.vhd" \
"../../../../VGAFirstProject.srcs/sim_1/new/clk25MHz_tb.vhd" \

# Do not sort compile order
nosort
