<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Min Delay Analysis
</title>
<text>SmartTime Version 2023.2.0.10</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 SP1 (Version 2023.2.0.10)</text>
<text>Date: Fri Oct 25 14:14:12 2024
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Filterwheel</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>BEST,WORST</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>CLK0_PAD</cell>
 <cell>19.608</cell>
 <cell>51.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CLK0_PAD</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/raddr_r[4]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>0.535</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.179</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/IBufRxd3/Temp1:CLK</cell>
 <cell>Main_0/IBufRxd3/Temp2:D</cell>
 <cell>0.312</cell>
 <cell></cell>
 <cell>1.208</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/IBufRxdGps/Temp1:CLK</cell>
 <cell>Main_0/IBufRxdGps/Temp2:D</cell>
 <cell>0.306</cell>
 <cell></cell>
 <cell>1.217</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/NextState[0]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/CurrentState[0]:D</cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell>1.216</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx2/UartFifo/fifo_i/raddr_r[6]:CLK</cell>
 <cell>Main_0/RS422_Rx2/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[9]</cell>
 <cell>0.541</cell>
 <cell></cell>
 <cell>1.464</cell>
 <cell></cell>
 <cell>0.182</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RxdGps_RxGps/UartFifo/fifo_i/raddr_r[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>0.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.590</cell>
 <cell>118</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/raddr_r[4]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>0.923</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/raddr_r[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>0.993</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/CFG_16:C</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/raddr_r_Z[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>1.283</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/CFG_16:IPC</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2_IP_BC</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>1.419</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/A_ADDR_net[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB7:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB7:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/FF_0:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB7_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.308</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/FF_0:IPCLKn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE_IP_CLK</cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/A_CLK_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/UartFifo/fifo_i/ram_ram_0_0/INST_RAM1K18_IP:A_ADDR[7]</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K18_IP</cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Rxd2</cell>
 <cell>Main_0/IBufRxd2/Temp1:D</cell>
 <cell>1.415</cell>
 <cell></cell>
 <cell>1.415</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.483</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Rxd3</cell>
 <cell>Main_0/IBufRxd3/Temp1:D</cell>
 <cell>1.435</cell>
 <cell></cell>
 <cell>1.435</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.509</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PosSenseBit2B</cell>
 <cell>Main_0/LastPosSenseB[0]:D</cell>
 <cell>1.513</cell>
 <cell></cell>
 <cell>1.513</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.577</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PPS</cell>
 <cell>Main_0/IBufPPS/Temp1:D</cell>
 <cell>1.561</cell>
 <cell></cell>
 <cell>1.561</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.623</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>MisoMonAdc0</cell>
 <cell>Main_0/IBufMisoAdc/Temp1:D</cell>
 <cell>1.633</cell>
 <cell></cell>
 <cell>1.633</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.691</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Rxd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/IBufRxd2/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Rxd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rxd2_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>Rxd2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rxd2_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.674</cell>
 <cell>0.674</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rxd2_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>Rxd2_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.217</cell>
 <cell>0.891</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Rxd2_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>0.975</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/Temp1:D</cell>
 <cell>net</cell>
 <cell>Rxd2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.440</cell>
 <cell>1.415</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.415</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>N/C</cell>
 <cell>110</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB13_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.322</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxdUsb/O:CLK</cell>
 <cell>TP8</cell>
 <cell>2.160</cell>
 <cell></cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell>3.059</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RegisterSpace/Uart0OE_i:CLK</cell>
 <cell>Oe0</cell>
 <cell>2.394</cell>
 <cell></cell>
 <cell>3.293</cell>
 <cell></cell>
 <cell>3.293</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RegisterSpace/Uart2OE_i:CLK</cell>
 <cell>Oe2</cell>
 <cell>2.422</cell>
 <cell></cell>
 <cell>3.326</cell>
 <cell></cell>
 <cell>3.326</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RegisterSpace/Uart3OE_i:CLK</cell>
 <cell>Oe3</cell>
 <cell>2.441</cell>
 <cell></cell>
 <cell>3.345</cell>
 <cell></cell>
 <cell>3.345</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RegisterSpace/Uart1OE_i:CLK</cell>
 <cell>Oe1</cell>
 <cell>2.536</cell>
 <cell></cell>
 <cell>3.450</cell>
 <cell></cell>
 <cell>3.450</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxdUsb/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TP8</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>0.423</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.589</cell>
 <cell>103</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdUsb/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB12_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.310</cell>
 <cell>0.899</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdUsb/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.956</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP8_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>TP8_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.798</cell>
 <cell>1.754</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP8_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.877</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP8_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TP8_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>1.949</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP8_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.110</cell>
 <cell>3.059</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TP8</cell>
 <cell>net</cell>
 <cell>TP8</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.059</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TP8</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart0BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart0TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart1BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart1TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart2BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart2TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart3BitClockDiv/clko_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/Uart3TxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartGpsRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbRxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[6]:ALn</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.014</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[4]:ALn</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.014</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[2]:ALn</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.014</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[3]:ALn</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.006</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[1]:ALn</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.006</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/Uart1BitClockDiv/ClkDiv[6]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>0.419</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.585</cell>
 <cell>93</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/BootupReset/shot_i_rep:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB5_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.319</cell>
 <cell>0.904</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/BootupReset/shot_i_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>0.974</cell>
 <cell>136</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[6]:ALn</cell>
 <cell>net</cell>
 <cell>Main_0/BootupReset/shot_i_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.490</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>145</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[6]:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.333</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/ClkDiv[6]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell>0.303</cell>
 <cell></cell>
 <cell>1.215</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_clk_base:D</cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell>1.219</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:D</cell>
 <cell>0.312</cell>
 <cell></cell>
 <cell>1.218</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D</cell>
 <cell>0.318</cell>
 <cell></cell>
 <cell>1.229</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D</cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell>1.226</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.215</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>0.134</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.242</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>0.436</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.602</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.310</cell>
 <cell>0.912</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.061</cell>
 <cell>0.973</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>1.215</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.215</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.326</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_clk_base:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell>INIT_DONE</cell>
 <cell>3.514</cell>
 <cell></cell>
 <cell>4.427</cell>
 <cell></cell>
 <cell>4.427</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: INIT_DONE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.427</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>0.134</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.242</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.604</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.309</cell>
 <cell>0.913</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/INIT_DONE_int:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.070</cell>
 <cell>0.983</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>INIT_DONE_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.071</cell>
 <cell>2.054</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.215</cell>
 <cell>2.269</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>INIT_DONE_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.429</cell>
 <cell>2.698</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>INIT_DONE_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.729</cell>
 <cell>4.427</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>INIT_DONE</cell>
 <cell>net</cell>
 <cell>INIT_DONE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.427</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.427</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>INIT_DONE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<text>No Path</text>
</section>
<section>
<name>SET Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT to Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</cell>
 <cell>0.312</cell>
 <cell></cell>
 <cell>2.342</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core_q1:D</cell>
 <cell>0.320</cell>
 <cell></cell>
 <cell>2.496</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled_q1:D</cell>
 <cell>0.310</cell>
 <cell></cell>
 <cell>2.710</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core_q1:D</cell>
 <cell>0.396</cell>
 <cell></cell>
 <cell>3.272</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core_q1:D</cell>
 <cell>0.408</cell>
 <cell></cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.342</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.144</cell>
 <cell>1.144</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>1.245</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.785</cell>
 <cell>2.030</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.087</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>2.342</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.342</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core_q1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[2]:ALn</cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[0]:ALn</cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core_q1:ALn</cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core_q1:ALn</cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core_clk_base:ALn</cell>
 <cell>0.547</cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.037</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/sm0_state[2]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>0.134</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.242</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>0.438</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.604</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>0.911</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.968</cell>
 <cell>20</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[2]:ALn</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_clk_base_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.490</cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.458</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[2]:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.344</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_state[2]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</cell>
 <cell>0.318</cell>
 <cell></cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:D</cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell>2.379</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>2.389</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:D</cell>
 <cell>0.319</cell>
 <cell></cell>
 <cell>2.391</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc_q1:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:D</cell>
 <cell>0.393</cell>
 <cell></cell>
 <cell>2.459</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.144</cell>
 <cell>1.144</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>1.245</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.821</cell>
 <cell>2.066</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>2.123</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc_q1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.384</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.144</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.101</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.852</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Filterwheel_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0 to Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell>0.908</cell>
 <cell></cell>
 <cell>4.507</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.499</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif2_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif2_core:ALn</cell>
 <cell>1.105</cell>
 <cell></cell>
 <cell>4.704</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-1.499</cell>
 <cell>WORST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sm0_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/ddr_settled:ALn</cell>
 <cell>0.518</cell>
 <cell></cell>
 <cell>2.590</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.364</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif1_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif1_core:ALn</cell>
 <cell>0.522</cell>
 <cell></cell>
 <cell>2.594</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.133</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif3_areset_n_rcosc:CLK</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif3_core:ALn</cell>
 <cell>0.642</cell>
 <cell></cell>
 <cell>2.708</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.012</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.993</cell>
 <cell>1.993</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>2.169</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.430</cell>
 <cell>3.599</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>3.699</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/CORERESETP_0/sdif0_areset_n_rcosc_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.808</cell>
 <cell>4.507</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.507</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.993</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.176</cell>
 <cell>N/C</cell>
 <cell>15</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell>net</cell>
 <cell>Filterwheel_sb_0/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.929</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Filterwheel_sb_0/CORERESETP_0/release_sdif0_core:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart0BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</cell>
 <cell>0.319</cell>
 <cell></cell>
 <cell>2.046</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/O:D</cell>
 <cell>0.313</cell>
 <cell></cell>
 <cell>2.040</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[7]:D</cell>
 <cell>0.334</cell>
 <cell></cell>
 <cell>2.055</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/bitpos[3]:D</cell>
 <cell>0.322</cell>
 <cell></cell>
 <cell>2.041</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[6]:D</cell>
 <cell>0.334</cell>
 <cell></cell>
 <cell>2.055</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx0/Uart/Uart/RReg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>0.891</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.034</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>1.235</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>1.401</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.326</cell>
 <cell>1.727</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.784</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx0/Uart/Uart/RReg_Z[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>2.046</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.891</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB1_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/Uart/DataO[1]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd0/O:CLK</cell>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.549</cell>
 <cell></cell>
 <cell>2.130</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd0/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.130</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>0.749</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>1.038</cell>
 <cell>29</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd0/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB16_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>1.581</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd0/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.681</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd0_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>2.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.130</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.553</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.355</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>N/C</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0BitClockDiv/clko_i_inferred_clock_RNIKQ1F/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx0/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart0TxBitClockDiv/div_i:Q to Main_0/Uart0BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart0TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/O:D</cell>
 <cell>0.319</cell>
 <cell></cell>
 <cell>1.680</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/LastGo:D</cell>
 <cell>0.352</cell>
 <cell></cell>
 <cell>1.712</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell>2.211</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.338</cell>
 <cell></cell>
 <cell>2.222</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:D</cell>
 <cell>0.412</cell>
 <cell></cell>
 <cell>2.296</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx0/IBufStartTx/O:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.680</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.361</cell>
 <cell>1.361</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.418</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/O:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.262</cell>
 <cell>1.680</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.680</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.402</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/O:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell>Txd0</cell>
 <cell>2.890</cell>
 <cell></cell>
 <cell>4.780</cell>
 <cell></cell>
 <cell>4.780</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.890</cell>
 <cell>1.890</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.947</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd0_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.289</cell>
 <cell>3.236</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>3.359</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd0_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>3.607</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd0_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.173</cell>
 <cell>4.780</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd0</cell>
 <cell>net</cell>
 <cell>Txd0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.780</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.780</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart0TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>0.553</cell>
 <cell></cell>
 <cell>2.126</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.126</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.314</cell>
 <cell>0.732</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>1.020</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>1.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.673</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx0/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.453</cell>
 <cell>2.126</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.126</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart0TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart0TxBitClockDiv/div_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.444</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx0/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart1BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</cell>
 <cell>0.309</cell>
 <cell></cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[1]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[1]:D</cell>
 <cell>0.315</cell>
 <cell></cell>
 <cell>1.878</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[6]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[6]:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>1.887</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[3]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[3]:D</cell>
 <cell>0.309</cell>
 <cell></cell>
 <cell>1.887</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[0]:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[0]:D</cell>
 <cell>0.319</cell>
 <cell></cell>
 <cell>1.897</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx1/Uart/Uart/RReg[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.739</cell>
 <cell>0.739</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>0.882</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>1.086</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>1.252</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartClk1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.325</cell>
 <cell>1.577</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.634</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx1/Uart/Uart/RReg_Z[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.252</cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.886</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.739</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartClk1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.334</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/Uart/DataO[5]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd1/O:CLK</cell>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.549</cell>
 <cell></cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd1/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>0.748</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>1.037</cell>
 <cell>90</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd1/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.545</cell>
 <cell>1.582</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd1/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.682</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd1_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.449</cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.131</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.287</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.361</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>N/C</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1BitClockDiv/clko_i_inferred_clock_RNILRIF/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.575</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx1/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart1TxBitClockDiv/div_i:Q to Main_0/Uart1BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart1TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:D</cell>
 <cell>0.318</cell>
 <cell></cell>
 <cell>1.120</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/LastGo:D</cell>
 <cell>0.350</cell>
 <cell></cell>
 <cell>1.152</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.324</cell>
 <cell></cell>
 <cell>0.910</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.338</cell>
 <cell></cell>
 <cell>0.917</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.449</cell>
 <cell></cell>
 <cell>1.035</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx1/IBufStartTx/O:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.802</cell>
 <cell>0.802</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.859</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>1.120</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.120</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.827</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/O:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell>Txd1</cell>
 <cell>3.088</cell>
 <cell></cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell>3.674</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.586</cell>
 <cell>0.586</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.643</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd1_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.464</cell>
 <cell>2.107</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>2.230</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd1_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>2.478</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd1_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.196</cell>
 <cell>3.674</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd1</cell>
 <cell>net</cell>
 <cell>Txd1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.674</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart1TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>1.236</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.236</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>0.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.590</cell>
 <cell>90</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>0.919</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.976</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx1/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.260</cell>
 <cell>1.236</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.236</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart1TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart1TxBitClockDiv/div_i_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.827</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx1/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart2BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[5]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[5]:D</cell>
 <cell>0.318</cell>
 <cell></cell>
 <cell>2.031</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[4]:D</cell>
 <cell>0.309</cell>
 <cell></cell>
 <cell>2.030</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/O:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>2.038</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[3]:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[3]:D</cell>
 <cell>0.315</cell>
 <cell></cell>
 <cell>2.035</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[4]:D</cell>
 <cell>0.332</cell>
 <cell></cell>
 <cell>2.053</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Rx2/Uart/Uart/RReg[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx2/Uart/Uart/DataO[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.031</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.895</cell>
 <cell>0.895</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>1.038</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>1.223</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>1.389</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[5]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>1.713</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.770</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[5]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Rx2/Uart/Uart/RReg_Z[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>2.031</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.031</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.895</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.185</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[5]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.342</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/Uart/DataO[5]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd2/O:CLK</cell>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.536</cell>
 <cell></cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd2/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.329</cell>
 <cell>0.747</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>1.035</cell>
 <cell>88</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.538</cell>
 <cell>1.573</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd2/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.673</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd2_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.436</cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.109</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.559</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2BitClockDiv/clko_i_inferred_clock_RNIMS3/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.596</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Rx2/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart2TxBitClockDiv/div_i:Q to Main_0/Uart2BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart2TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.326</cell>
 <cell></cell>
 <cell>1.358</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.335</cell>
 <cell></cell>
 <cell>1.372</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:D</cell>
 <cell>0.389</cell>
 <cell></cell>
 <cell>1.874</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/LastGo:D</cell>
 <cell>0.416</cell>
 <cell></cell>
 <cell>1.901</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/Busy_i:D</cell>
 <cell>0.439</cell>
 <cell></cell>
 <cell>1.476</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.358</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.032</cell>
 <cell>1.032</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.089</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[2]:C</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_Z[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.041</cell>
 <cell>1.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7_f0[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>1.309</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt_7[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>1.358</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.358</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.032</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/BitCnt[2]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell>Txd2</cell>
 <cell>2.810</cell>
 <cell></cell>
 <cell>3.842</cell>
 <cell></cell>
 <cell>3.842</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.842</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.032</cell>
 <cell>1.032</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.089</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd2_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.184</cell>
 <cell>2.273</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>2.396</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>2.646</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.196</cell>
 <cell>3.842</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd2</cell>
 <cell>net</cell>
 <cell>Txd2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.842</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.842</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart2TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>0.557</cell>
 <cell></cell>
 <cell>2.114</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.114</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.312</cell>
 <cell>0.730</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>1.018</cell>
 <cell>77</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB4_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.539</cell>
 <cell>1.557</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.657</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS422_Tx2/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.457</cell>
 <cell>2.114</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.114</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart2TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart2TxBitClockDiv/div_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.667</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS422_Tx2/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart3BitClockDiv/clko_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</cell>
 <cell>0.324</cell>
 <cell></cell>
 <cell>1.777</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/samplecnt[3]:D</cell>
 <cell>0.335</cell>
 <cell></cell>
 <cell>1.788</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/samplecnt[2]:D</cell>
 <cell>0.336</cell>
 <cell></cell>
 <cell>1.789</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/RReg[7]:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/DataO[7]:D</cell>
 <cell>0.373</cell>
 <cell></cell>
 <cell>1.818</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:CLK</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:D</cell>
 <cell>0.349</cell>
 <cell></cell>
 <cell>1.815</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.777</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>0.617</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>0.760</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>0.964</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>1.130</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>1.453</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.510</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_10_iv[3]:B</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.039</cell>
 <cell>1.549</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_10_iv[3]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.179</cell>
 <cell>1.728</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos_10[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.049</cell>
 <cell>1.777</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.777</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.204</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.323</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/Uart/bitpos[3]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3BitClockDiv/clko_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxd3/O:CLK</cell>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.555</cell>
 <cell></cell>
 <cell>2.125</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxd3/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.125</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>0.750</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>1.038</cell>
 <cell>99</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd3/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB17_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.532</cell>
 <cell>1.570</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxd3/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>1.670</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/Rxd3_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.455</cell>
 <cell>2.125</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.125</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.075</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.362</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3BitClockDiv/clko_i_inferred_clock_RNINTK/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Rx3/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/Uart3TxBitClockDiv/div_i:Q to Main_0/Uart3BitClockDiv/clko_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/Uart3TxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:D</cell>
 <cell>0.344</cell>
 <cell></cell>
 <cell>1.459</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.325</cell>
 <cell></cell>
 <cell>1.066</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.338</cell>
 <cell></cell>
 <cell>1.073</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:D</cell>
 <cell>0.396</cell>
 <cell></cell>
 <cell>1.511</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/Busy_i:CLK</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:EN</cell>
 <cell>0.812</cell>
 <cell></cell>
 <cell>1.553</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Tx3/UartTxUart/LastGo:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.115</cell>
 <cell>1.115</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.172</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/StartTx_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>1.459</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.459</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.143</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/LastGo:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell>Txd3</cell>
 <cell>2.570</cell>
 <cell></cell>
 <cell>3.305</cell>
 <cell></cell>
 <cell>3.305</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Txd3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.305</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.735</cell>
 <cell>0.735</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.792</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>Txd3_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.977</cell>
 <cell>1.769</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>1.892</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>Txd3_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.240</cell>
 <cell>2.132</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd3_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.173</cell>
 <cell>3.305</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Txd3</cell>
 <cell>net</cell>
 <cell>Txd3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.305</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.305</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Txd3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/Uart3TxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>0.315</cell>
 <cell></cell>
 <cell>1.200</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.200</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>0.416</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.582</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>0.885</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.942</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS433_Tx3/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>1.200</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.200</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/Uart3TxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/Uart3TxBitClockDiv/div_i_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.149</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS433_Tx3/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[0]:D</cell>
 <cell>0.331</cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:D</cell>
 <cell>0.324</cell>
 <cell></cell>
 <cell>1.953</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[2]:D</cell>
 <cell>0.331</cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[1]:D</cell>
 <cell>0.331</cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/bitpos[3]:D</cell>
 <cell>0.326</cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/Uart/Uart/RReg[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.806</cell>
 <cell>0.806</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>0.949</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>1.141</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>1.307</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>1.623</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.072</cell>
 <cell>1.695</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[0]:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/Rxd_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.806</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.192</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.332</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/Uart/RReg[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/IBufRxdGps/O:CLK</cell>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>0.539</cell>
 <cell></cell>
 <cell>2.124</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>WORST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/IBufRxdGps/O:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.124</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>0.227</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.191</cell>
 <cell>0.418</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>0.749</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>1.038</cell>
 <cell>42</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdGps/O:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB15_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.547</cell>
 <cell>1.585</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/IBufRxdGps/O:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.106</cell>
 <cell>1.691</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RxdGps_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>2.124</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.124</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.404</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.254</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.340</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.289</cell>
 <cell>N/C</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsRxBitClockDiv/div_i_inferred_clock_RNIIMVC/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.578</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdGps_RxGps/Uart/ClkSyncRxd/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>WORST</cell>
</row>
</table>
</section>
<section>
<name>SET Main_0/UartGpsTxBitClockDiv/div_i:Q to Main_0/UartGpsRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartGpsTxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/O:D</cell>
 <cell>0.307</cell>
 <cell></cell>
 <cell>1.055</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/LastGo:D</cell>
 <cell>0.351</cell>
 <cell></cell>
 <cell>1.092</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.327</cell>
 <cell></cell>
 <cell>0.984</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.337</cell>
 <cell></cell>
 <cell>0.987</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:D</cell>
 <cell>0.443</cell>
 <cell></cell>
 <cell>1.093</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4GpsGps_TxGps/IBufStartTx/O:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.055</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.748</cell>
 <cell>0.748</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.805</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/O:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.250</cell>
 <cell>1.055</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.055</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.764</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/O:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell>TxdGps</cell>
 <cell>3.271</cell>
 <cell></cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell>3.928</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: TxdGps</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.657</cell>
 <cell>0.657</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.714</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>TxdGps_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.537</cell>
 <cell>2.251</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>2.374</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>TxdGps_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>2.732</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>TxdGps_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.196</cell>
 <cell>3.928</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>TxdGps</cell>
 <cell>net</cell>
 <cell>TxdGps</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.928</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TxdGps</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartGpsTxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>0.320</cell>
 <cell></cell>
 <cell>1.234</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.234</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>0.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.590</cell>
 <cell>118</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.324</cell>
 <cell>0.914</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.971</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4GpsGps_TxGps/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>1.234</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.234</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartGpsTxBitClockDiv/div_i_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.771</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4GpsGps_TxGps/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:EN</cell>
 <cell>0.954</cell>
 <cell></cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/ClkSyncRxd/Temp1:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/ClkSyncRxd/O:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>1.380</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[0]:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/DataO[0]:D</cell>
 <cell>0.317</cell>
 <cell></cell>
 <cell>0.685</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:D</cell>
 <cell>0.346</cell>
 <cell></cell>
 <cell>1.409</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/ClkSyncRxd/O:CLK</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[2]:D</cell>
 <cell>0.346</cell>
 <cell></cell>
 <cell>1.409</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.368</cell>
 <cell>0.368</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.425</cell>
 <cell>13</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_16_0:A</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/bitpos_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.331</cell>
 <cell>0.756</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_16_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>0.861</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:EN</cell>
 <cell>net</cell>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg_16</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.461</cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.322</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbRxBitClockDiv/div_i_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.097</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RxdUsb_RxUsb/Uart/Uart/RReg[7]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Main_0/UartUsbTxBitClockDiv/div_i:Q to Main_0/UartUsbRxBitClockDiv/div_i:Q</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain Main_0/UartUsbTxBitClockDiv/div_i:Q</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:D</cell>
 <cell>0.312</cell>
 <cell></cell>
 <cell>1.046</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[2]:D</cell>
 <cell>0.325</cell>
 <cell></cell>
 <cell>1.547</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/LastGo:D</cell>
 <cell>0.349</cell>
 <cell></cell>
 <cell>1.090</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[3]:D</cell>
 <cell>0.336</cell>
 <cell></cell>
 <cell>1.551</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/BitCnt[3]:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:D</cell>
 <cell>0.392</cell>
 <cell></cell>
 <cell>1.607</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.734</cell>
 <cell>0.734</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.791</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.255</cell>
 <cell>1.046</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.046</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.764</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/O:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>RxdUsb</cell>
 <cell>3.309</cell>
 <cell></cell>
 <cell>4.524</cell>
 <cell></cell>
 <cell>4.524</cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>Ux1SelJmp</cell>
 <cell>4.124</cell>
 <cell></cell>
 <cell>5.339</cell>
 <cell></cell>
 <cell>5.339</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: RxdUsb</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.524</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.215</cell>
 <cell>1.215</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/UartTxUart/TxD:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>1.272</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RxdUsb_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>RxdUsb_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.653</cell>
 <cell>2.925</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RxdUsb_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>3.048</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RxdUsb_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>RxdUsb_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.266</cell>
 <cell>3.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>RxdUsb_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.210</cell>
 <cell>4.524</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>RxdUsb</cell>
 <cell>net</cell>
 <cell>RxdUsb</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.524</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.524</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RxdUsb</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1 to Main_0/UartUsbTxBitClockDiv/div_i:Q</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>0.318</cell>
 <cell></cell>
 <cell>1.221</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.221</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.130</cell>
 <cell>0.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST:YSn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.238</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_YNn_GSouth</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.181</cell>
 <cell>0.419</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>0.585</cell>
 <cell>78</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:CLK</cell>
 <cell>net</cell>
 <cell>FCCC_C0_0/FCCC_C0_0/GL1_INST/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.318</cell>
 <cell>0.903</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.057</cell>
 <cell>0.960</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>net</cell>
 <cell>Main_0/RS4UsbUsb_TxUsb/StartTx_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.261</cell>
 <cell>1.221</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.221</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:CLK</cell>
 <cell>net</cell>
 <cell>Main_0/UartUsbTxBitClockDiv/div_i_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.757</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>Main_0/RS4UsbUsb_TxUsb/IBufStartTx/Temp1:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>PosSenseBit1A</cell>
 <cell>LedG</cell>
 <cell>3.285</cell>
 <cell></cell>
 <cell>3.285</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>PosSenseBit2A</cell>
 <cell>LedB</cell>
 <cell>3.378</cell>
 <cell></cell>
 <cell>3.378</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>PosSenseBit0A</cell>
 <cell>LedR</cell>
 <cell>3.497</cell>
 <cell></cell>
 <cell>3.497</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>PosSenseBit1A</cell>
 <cell>TP3</cell>
 <cell>3.526</cell>
 <cell></cell>
 <cell>3.526</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>PosSenseHomeB</cell>
 <cell>TP5</cell>
 <cell>3.581</cell>
 <cell></cell>
 <cell>3.581</cell>
 <cell></cell>
 <cell>BEST</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: PosSenseBit1A</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LedG</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.285</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PosSenseBit1A</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>PosSenseBit1A</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.718</cell>
 <cell>0.718</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit1A_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>-0.005</cell>
 <cell>0.713</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.047</cell>
 <cell>0.760</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf_RNI6A4E:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit1A_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.559</cell>
 <cell>1.319</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PosSenseBit1A_ibuf_RNI6A4E:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>1.385</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LedG_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>PosSenseBit1A_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.627</cell>
 <cell>2.012</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LedG_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>2.135</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LedG_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>LedG_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.040</cell>
 <cell>2.175</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>LedG_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>1.110</cell>
 <cell>3.285</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>LedG</cell>
 <cell>net</cell>
 <cell>LedG</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>3.285</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.285</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PosSenseBit1A</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LedG</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST</cell>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
