{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 08:32:36 2009 " "Info: Processing started: Tue Nov 24 08:32:36 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_unit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file exe_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 exe_unit " "Info: Found entity 1: exe_unit" {  } { { "exe_unit.bdf" "" { Schematic "D:/lm/cpu/exe_unit.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-bhv " "Info: Found design unit 1: timer-bhv" {  } { { "timer.vhd" "" { Text "D:/lm/cpu/timer.vhd" 9 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "D:/lm/cpu/timer.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_unit-bhv " "Info: Found design unit 1: mem_unit-bhv" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 21 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 mem_unit " "Info: Found entity 1: mem_unit" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file id_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_unit-behav " "Info: Found design unit 1: id_unit-behav" {  } { { "id_unit.vhd" "" { Text "D:/lm/cpu/id_unit.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 id_unit " "Info: Found entity 1: id_unit" {  } { { "id_unit.vhd" "" { Text "D:/lm/cpu/id_unit.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_unit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_unit-bhv " "Info: Found design unit 1: debug_unit-bhv" {  } { { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 debug_unit " "Info: Found entity 1: debug_unit" {  } { { "debug_unit.vhd" "" { Text "D:/lm/cpu/debug_unit.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "cpu.bdf 1 1 " "Info: Using design file cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "D:/lm/cpu/cpu.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_unit mem_unit:inst3 " "Info: Elaborating entity \"mem_unit\" for hierarchy \"mem_unit:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "D:/lm/cpu/cpu.bdf" { { -64 520 952 128 "inst3" "" } } } }  } 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data mem_unit.vhd(111) " "Warning: VHDL Process Statement warning at mem_unit.vhd(111): signal or variable \"mem_data\" may not be assigned a new value in every possible path through the Process Statement. Signal or variable \"mem_data\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 111 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst4 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "D:/lm/cpu/cpu.bdf" { { 248 408 560 360 "inst4" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_unit id_unit:inst2 " "Info: Elaborating entity \"id_unit\" for hierarchy \"id_unit:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "D:/lm/cpu/cpu.bdf" { { 472 248 776 664 "inst2" "" } } } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_unit exe_unit:inst1 " "Info: Elaborating entity \"exe_unit\" for hierarchy \"exe_unit:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "D:/lm/cpu/cpu.bdf" { { -64 72 416 128 "inst1" "" } } } }  } 0}
{ "Info" "ISGN_SEARCH_FILE" "flagreg.vhd 2 1 " "Info: Using design file flagreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flagreg-bhv " "Info: Found design unit 1: flagreg-bhv" {  } { { "flagreg.vhd" "" { Text "D:/lm/cpu/flagreg.vhd" 9 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 flagreg " "Info: Found entity 1: flagreg" {  } { { "flagreg.vhd" "" { Text "D:/lm/cpu/flagreg.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagreg exe_unit:inst1\|flagreg:inst1 " "Info: Elaborating entity \"flagreg\" for hierarchy \"exe_unit:inst1\|flagreg:inst1\"" {  } { { "exe_unit.bdf" "inst1" { Schematic "D:/lm/cpu/exe_unit.bdf" { { -16 520 664 144 "inst1" "" } } } }  } 0}
{ "Info" "ISGN_SEARCH_FILE" "alu.vhd 2 1 " "Info: Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Info: Found design unit 1: alu-bhv" {  } { { "alu.vhd" "" { Text "D:/lm/cpu/alu.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/lm/cpu/alu.vhd" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exe_unit:inst1\|alu:inst " "Info: Elaborating entity \"alu\" for hierarchy \"exe_unit:inst1\|alu:inst\"" {  } { { "exe_unit.bdf" "inst" { Schematic "D:/lm/cpu/exe_unit.bdf" { { 16 256 432 144 "inst" "" } } } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\"" {  } { { "alu.vhd" "ALU_ADDSUB" { Text "D:/lm/cpu/alu.vhd" 33 -1 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../altera/quartus50/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../altera/quartus50/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder " "Info: Elaborating entity \"addcore\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "d:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 266 4 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:oflow_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "d:/altera/quartus50/libraries/megafunctions/addcore.tdf" 94 2 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node " "Info: Elaborating entity \"a_csnbuffer\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "d:/altera/quartus50/libraries/megafunctions/addcore.tdf" 120 6 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../altera/quartus50/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../altera/quartus50/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "d:/altera/quartus50/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|altshift:result_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "d:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 284 2 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|altshift:carry_ext_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"exe_unit:inst1\|alu:inst\|lpm_add_sub:ALU_ADDSUB\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "d:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } }  } 0}
{ "Info" "ISGN_SEARCH_FILE" "reg.vhd 2 1 " "Info: Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-regbank " "Info: Found design unit 1: reg-regbank" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg exe_unit:inst1\|reg:inst2 " "Info: Elaborating entity \"reg\" for hierarchy \"exe_unit:inst1\|reg:inst2\"" {  } { { "exe_unit.bdf" "inst2" { Schematic "D:/lm/cpu/exe_unit.bdf" { { 32 -40 168 224 "inst2" "" } } } }  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "i reg.vhd(20) " "Info: (10035) Verilog HDL or VHDL information at reg.vhd(20): object \"i\" declared but not used" {  } { { "reg.vhd" "" { Text "D:/lm/cpu/reg.vhd" 20 0 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_unit debug_unit:inst " "Info: Elaborating entity \"debug_unit\" for hierarchy \"debug_unit:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "D:/lm/cpu/cpu.bdf" { { 176 736 936 304 "inst" "" } } } }  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "2 " "Info: Ignored 2 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "2 " "Info: Ignored 2 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "mem_unit.vhd" "" { Text "D:/lm/cpu/mem_unit.vhd" 43 -1 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "1221 " "Info: Implemented 1221 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "37 " "Info: Implemented 37 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "1160 " "Info: Implemented 1160 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 08:33:19 2009 " "Info: Processing ended: Tue Nov 24 08:33:19 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0}  } {  } 0}
