// Seed: 1711080571
module module_0 (
    input  wire id_0,
    output tri1 id_1,
    output tri  id_2,
    input  wor  id_3
);
  always @(posedge id_0 - 1 or negedge 1);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_0, id_1, id_3, id_2
  );
endmodule
module module_2 (
    input tri0 id_0,
    input wand id_1,
    input uwire id_2,
    input uwire id_3,
    input supply1 id_4,
    output logic id_5,
    output wand id_6,
    input uwire id_7,
    input wire id_8
);
  id_10 :
  assert property (@(posedge id_3) 1)
  else if (id_10) id_5 <= 1;
  module_0(
      id_10, id_10, id_10, id_8
  );
endmodule
