
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 362.137 ; gain = 100.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:44]
INFO: [Synth 8-3491] module 'SSD' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/SSD.vhd:35' bound to instance 'U2' of component 'SSD' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:205]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/SSD.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SSD' (1#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/SSD.vhd:42]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/MPG.vhd:35' bound to instance 'U1' of component 'MPG' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:206]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/MPG.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MPG' (2#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/MPG.vhd:41]
INFO: [Synth 8-3491] module 'InstructionFetch' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/InstructionFetch.vhd:35' bound to instance 'U6' of component 'InstructionFetch' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:208]
INFO: [Synth 8-638] synthesizing module 'InstructionFetch' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/InstructionFetch.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetch' (3#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/InstructionFetch.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'U7' of component 'Instruction_Decoder' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'reg_file' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/reg_file.vhd:4' bound to instance 'U1' of component 'reg_file' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'reg_file' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/reg_file.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/reg_file.vhd:14]
WARNING: [Synth 8-3848] Net outmux in module/entity Instruction_Decoder does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (5#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-3491] module 'ExecutionUnit' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:36' bound to instance 'U8' of component 'ExecutionUnit' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:210]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:52]
WARNING: [Synth 8-614] signal 'RD_2' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:60]
WARNING: [Synth 8-3848] Net AluResult in module/entity ExecutionUnit does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (6#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:52]
INFO: [Synth 8-3491] module 'ram_wr_1st' declared at 'C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ram_wr_1st.vhd:4' bound to instance 'U9' of component 'ram_wr_1st' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ram_wr_1st' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ram_wr_1st.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ram_wr_1st' (7#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ram_wr_1st.vhd:13]
WARNING: [Synth 8-614] signal 'wbReg4' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:291]
WARNING: [Synth 8-614] signal 'ALUResultReg4' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:291]
WARNING: [Synth 8-614] signal 'MemDataReg4' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:291]
WARNING: [Synth 8-614] signal 'ALURes' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:312]
WARNING: [Synth 8-614] signal 'MemData' is read in the process but is not in the sensitivity list [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element jmpReg2_reg was removed.  [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:242]
WARNING: [Synth 8-6014] Unused sequential element RegDstReg3_reg was removed.  [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:264]
WARNING: [Synth 8-6014] Unused sequential element BrAddrReg3_reg was removed.  [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:304]
WARNING: [Synth 8-3848] Net led in module/entity test_env does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:39]
WARNING: [Synth 8-3848] Net ext_imm in module/entity test_env does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-3848] Net ALURes in module/entity test_env does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:145]
WARNING: [Synth 8-3848] Net en2 in module/entity test_env does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:127]
WARNING: [Synth 8-3848] Net sa in module/entity test_env does not have driver. [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'test_env' (8#1) [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:44]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[31]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[30]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[29]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[28]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[27]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port Instr[26]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port regdst
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port wa[4]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port wa[3]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port wa[2]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port wa[1]
WARNING: [Synth 8-3331] design Instruction_Decoder has unconnected port wa[0]
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.734 ; gain = 156.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U1:wa[4] to constant 0 [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin U1:wa[3] to constant 0 [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin U1:wa[2] to constant 0 [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin U1:wa[1] to constant 0 [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
WARNING: [Synth 8-3295] tying undriven pin U1:wa[0] to constant 0 [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/Instruction_Decoder.vhd:67]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.734 ; gain = 156.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.734 ; gain = 156.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/constrs_1/imports/AC/NexysA7_test_env.xdc]
Finished Parsing XDC File [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/constrs_1/imports/AC/NexysA7_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/constrs_1/imports/AC/NexysA7_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.027 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 765.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 765.047 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 765.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 765.047 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 765.047 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 765.047 ; gain = 503.691
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
INFO: [Synth 8-5587] ROM size for "AluCtrl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "extOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regwr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemWr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PcSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regdst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bgez" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bltz" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 765.047 ; gain = 503.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 10    
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module InstructionFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Instruction_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ExecutionUnit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
Module ram_wr_1st 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP multOp, operation Mode is: A*B.
DSP Report: operator multOp is absorbed into DSP multOp.
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port led[7]
WARNING: [Synth 8-3331] design test_env has unconnected port led[6]
WARNING: [Synth 8-3331] design test_env has unconnected port led[5]
WARNING: [Synth 8-3331] design test_env has unconnected port led[4]
WARNING: [Synth 8-3331] design test_env has unconnected port led[3]
WARNING: [Synth 8-3331] design test_env has unconnected port led[2]
WARNING: [Synth 8-3331] design test_env has unconnected port led[1]
WARNING: [Synth 8-3331] design test_env has unconnected port led[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'memWrReg2_reg' (FDE) to 'ALULs3_reg'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[28]' (FDE) to 'instrReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[31]' (FDE) to 'instrReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[30]' (FDE) to 'instrReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[29]' (FDE) to 'instrReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[12]' (FDE) to 'instrReg_reg[13]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[14]' (FDE) to 'instrReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[15]' (FDE) to 'instrReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'AluOpReg2_reg[2]' (FDE) to 'AluOpReg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[5]' (FDE) to 'instrReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[3]' (FDE) to 'instrReg_reg[22]'
INFO: [Synth 8-3886] merging instance 'AluOpReg2_reg[5]' (FDE) to 'AluOpReg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'rtReg_reg[3]' (FDE) to 'AluOpReg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'AluOpReg2_reg[4]' (FDE) to 'AluOpReg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[19]' (FDE) to 'instrReg_reg[20]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[20]' (FDE) to 'instrReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[23]' (FDE) to 'instrReg_reg[24]'
INFO: [Synth 8-3886] merging instance 'instrReg_reg[24]' (FDE) to 'instrReg_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instrReg_reg[25] )
INFO: [Synth 8-3886] merging instance 'ALULs3_reg' (FDE) to 'AluOpReg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'rtReg_reg[4]' (FDE) to 'AluOpReg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[4]' (FDE) to 'i_5'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[5]' (FDE) to 'i_4'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[6]' (FDE) to 'i_3'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[7]' (FDE) to 'i_1'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[2]' (FDE) to 'i_8'
INFO: [Synth 8-3886] merging instance 'U6/Addr_reg[3]' (FDE) to 'i_6'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AluOpReg2_reg[3] )
INFO: [Synth 8-3886] merging instance 'AluOpReg2_reg[3]' (FDE) to 'memWrReg3_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memWrReg3_reg)
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[31] with 1st driver pin 'ext_immReg_reg[31]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[31] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[31] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[30] with 1st driver pin 'ext_immReg_reg[30]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[30] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[30] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[29] with 1st driver pin 'ext_immReg_reg[29]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[29] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[29] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[27] with 1st driver pin 'ext_immReg_reg[27]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[27] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[27] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[26] with 1st driver pin 'ext_immReg_reg[26]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[26] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[26] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[25] with 1st driver pin 'ext_immReg_reg[25]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[25] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[25] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[23] with 1st driver pin 'ext_immReg_reg[23]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[23] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[23] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[22] with 1st driver pin 'ext_immReg_reg[22]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[22] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[22] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[21] with 1st driver pin 'ext_immReg_reg[21]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[21] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[21] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[19] with 1st driver pin 'ext_immReg_reg[19]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[19] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[19] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[18] with 1st driver pin 'ext_immReg_reg[18]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[18] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[18] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[17] with 1st driver pin 'ext_immReg_reg[17]/Q' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ext_immReg_reg[17] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
CRITICAL WARNING: [Synth 8-6858] multi-driven net ext_immReg_reg[17] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/test_env.vhd:209]
INFO: [Synth 8-3886] merging instance 'memReg2_reg' (FDE) to 'BrReg2_reg'
INFO: [Synth 8-3886] merging instance 'memReg3_reg' (FDE) to 'BrReg3_reg'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[7]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[8]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[9]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[10]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[11]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[12]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[13]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[28]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[24]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[20]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[16]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[6]' (FDE) to 'ext_immReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[0]' (FDE) to 'ext_immReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[1]' (FDE) to 'ext_immReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[2]' (FDE) to 'ext_immReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[4]' (FDE) to 'ext_immReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[3]' (FDE) to 'ext_immReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[5]' (FDE) to 'ext_immReg_reg[14]'
INFO: [Synth 8-3886] merging instance 'ext_immReg_reg[14]' (FDE) to 'ext_immReg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ext_immReg_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 765.047 ; gain = 503.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_wr_1st: | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------+-----------+----------------------+---------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------+-----------+----------------------+---------------+
|test_env    | U7/U1/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ExecutionUnit | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_9/U9/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_9/U9/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 805.062 ; gain = 543.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[19] with 1st driver pin 'i_7/i_11/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[19] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[19] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[10] with 1st driver pin 'i_7/i_1044/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[10] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[10] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[9] with 1st driver pin 'i_7/i_1045/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[9] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[9] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[8] with 1st driver pin 'i_7/i_1046/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[8] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[8] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[7] with 1st driver pin 'i_7/i_1047/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[7] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[7] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[6] with 1st driver pin 'i_7/i_1048/O' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q[6] with 2nd driver pin 'GND' [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q[6] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/FacultaCarina/AC/Mips1/test_env/test_env.srcs/sources_1/new/ExecutionUnit.vhd:63]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_wr_1st: | ram_reg    | 64 x 32(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+--------------------+-----------+----------------------+---------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives    | 
+------------+--------------------+-----------+----------------------+---------------+
|test_env    | U7/U1/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+--------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'BgezReg2_reg' (FDE) to 'BrReg2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BrReg2_reg)
INFO: [Synth 8-3886] merging instance 'BgezReg3_reg' (FDE) to 'BrReg3_reg'
INFO: [Synth 8-3886] merging instance 'BrReg3_reg' (FDE) to 'BrReg2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BrReg2_reg)
INFO: [Synth 8-3886] merging instance 'BrReg2_reg' (FDE) to 'wbReg4_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wbReg4_reg)
INFO: [Synth 8-6837] The timing for the instance U9/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance U9/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|test_env    | regWrReg4_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    25|
|3     |LUT1     |    14|
|4     |LUT2     |     2|
|5     |LUT3     |    61|
|6     |LUT4     |    17|
|7     |LUT5     |    26|
|8     |LUT6     |    52|
|9     |MUXF7    |    16|
|10    |RAM32M   |    12|
|11    |RAMB18E1 |     1|
|12    |SRL16E   |     1|
|13    |FDRE     |   197|
|14    |IBUF     |     5|
|15    |OBUF     |    15|
|16    |OBUFT    |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |   461|
|2     |  U1     |MPG                 |    30|
|3     |  U2     |SSD                 |    31|
|4     |  U6     |InstructionFetch    |    73|
|5     |  U7     |Instruction_Decoder |    44|
|6     |    U1   |reg_file            |    44|
|7     |  U8     |ExecutionUnit       |    32|
|8     |  U9     |ram_wr_1st          |    68|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 54 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 978.398 ; gain = 369.730
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 978.398 ; gain = 717.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 978.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 100 Warnings, 54 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 978.398 ; gain = 725.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 978.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FacultaCarina/AC/Mips1/test_env/test_env.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 21:51:43 2024...
