
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000660                       # Number of seconds simulated
sim_ticks                                   660369000                       # Number of ticks simulated
final_tick                                  660369000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161747                       # Simulator instruction rate (inst/s)
host_op_rate                                   316378                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50087085                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448672                       # Number of bytes of host memory used
host_seconds                                    13.18                       # Real time elapsed on the host
sim_insts                                     2132541                       # Number of instructions simulated
sim_ops                                       4171250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         257280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             353088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        68992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           68992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1078                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1078                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         145082522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         389600360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             534682882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    145082522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        145082522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104474922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104474922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104474922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        145082522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        389600360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            639157804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471578750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          123                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          123                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1901                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5518                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2063                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5518                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2063                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 348864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  129280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  353152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               132032                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    18                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     660367000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5518                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2063                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.226361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.991357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.904799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          421     30.16%     30.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          364     26.07%     56.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          149     10.67%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           92      6.59%     73.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      5.23%     78.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      4.01%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      2.58%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      2.15%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175     12.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.243902                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.693154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.942377                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             75     60.98%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            33     26.83%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      4.88%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      2.44%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.81%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.81%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.81%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.422764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.398807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               99     80.49%     80.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.44%     82.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     13.01%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      2.44%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           123                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       256064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       129280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 140527492.962268084288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 387758965.063472092152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195769335.023297607899                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2063                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56842000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    148861000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16074295000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37945.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37030.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7791708.68                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    103496750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               205703000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18986.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37736.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       528.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    534.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    199.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1598                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      87108.17                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6832980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3609045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23754780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6822540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             57328320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1609920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       129634530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17988000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         52256520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              335485755                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            508.027716                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            530311500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2515000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      15080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    199328000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46842500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     112313000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    284290500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3234420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1688775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15158220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3721860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             50841150                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2677920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       141780660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        45270720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         32663400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              339447285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            514.026681                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            541937250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4989500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    113088250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    117898750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      95502250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    310950250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  191275                       # Number of BP lookups
system.cpu.branchPred.condPredicted            191275                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10009                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               106013                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23953                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                354                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          106013                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              90014                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15999                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1738                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      824404                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      135494                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           626                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           131                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      244312                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       660369000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1320739                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             287211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2390126                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      191275                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             113967                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        938713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   20458                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  194                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1833                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           96                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          172                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    244037                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2906                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1238448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.780055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.671568                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   540906     43.68%     43.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4431      0.36%     44.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    46846      3.78%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48630      3.93%     51.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    19593      1.58%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    67580      5.46%     58.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13692      1.11%     59.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    35196      2.84%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   461574     37.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1238448                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.144824                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.809688                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   266151                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                291280                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    655346                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15442                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10229                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4594714                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10229                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   277367                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  151877                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5858                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    657851                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                135266                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4542782                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3046                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12310                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  39835                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5149836                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9980820                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4179419                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3660760                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4697086                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   452750                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                156                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     70739                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               831322                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              139741                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             35689                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12559                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4468445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 259                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4376042                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6719                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          297453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       479219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1238448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.533489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.833179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              337898     27.28%     27.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               56440      4.56%     31.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              102421      8.27%     40.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               93457      7.55%     47.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              153008     12.35%     60.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136427     11.02%     71.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              113427      9.16%     80.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              103300      8.34%     88.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              142070     11.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1238448                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16282      9.43%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   158      0.09%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%      9.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.01%      9.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   425      0.25%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             76705     44.43%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            64243     37.21%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3447      2.00%     93.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3148      1.82%     95.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              8172      4.73%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7511      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1856727     42.43%     42.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10071      0.23%     42.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1925      0.04%     42.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              551572     12.60%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  620      0.01%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21555      0.49%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1543      0.04%     56.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              380857      8.70%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                672      0.02%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317502      7.26%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7506      0.17%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260000      5.94%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               252993      5.78%     83.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100606      2.30%     86.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          568509     12.99%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          35795      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4376042                       # Type of FU issued
system.cpu.iq.rate                           3.313328                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      172660                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039456                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4687397                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2066085                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1688766                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5482514                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2700144                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2637251                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1725214                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2815977                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109091                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        62011                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8471                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2507                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10229                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5808                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4468704                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1200                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                831322                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               139741                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                157                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    785                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4503                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4958                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6835                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11793                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4351142                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                808627                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24900                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       944114                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153458                       # Number of branches executed
system.cpu.iew.exec_stores                     135487                       # Number of stores executed
system.cpu.iew.exec_rate                     3.294475                       # Inst execution rate
system.cpu.iew.wb_sent                        4329913                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4326017                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2828465                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4435561                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.275452                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637679                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          297495                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10168                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1191736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.500146                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.175995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       360511     30.25%     30.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       110577      9.28%     39.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       101197      8.49%     48.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        55084      4.62%     52.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       109092      9.15%     61.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63469      5.33%     67.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        64530      5.41%     72.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        66074      5.54%     78.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       261202     21.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1191736                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2132541                       # Number of instructions committed
system.cpu.commit.committedOps                4171250                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900581                       # Number of memory references committed
system.cpu.commit.loads                        769311                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     142375                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2632862                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2113398                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4691      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1715952     41.14%     41.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.24%     41.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.19%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20745      0.50%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.13%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.61%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.18%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.23%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225573      5.41%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.30%     86.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.04%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4171250                       # Class of committed instruction
system.cpu.commit.bw_lim_events                261202                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5399279                       # The number of ROB reads
system.cpu.rob.rob_writes                     8984662                       # The number of ROB writes
system.cpu.timesIdled                             806                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2132541                       # Number of Instructions Simulated
system.cpu.committedOps                       4171250                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.619326                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.619326                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.614657                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.614657                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3848959                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1446939                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3625432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2601163                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    665271                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   830309                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1258207                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           946.905485                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2996                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.864820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   946.905485                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.924712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.924712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          953                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1688774                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1688774                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       695720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          695720                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       130232                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         130232                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       825952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           825952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       825952                       # number of overall hits
system.cpu.dcache.overall_hits::total          825952                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1041                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        16425                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16425                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16425                       # number of overall misses
system.cpu.dcache.overall_misses::total         16425                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    892717000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    892717000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70540999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70540999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    963257999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    963257999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    963257999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    963257999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       711104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       711104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       842377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       842377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       842377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       842377                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021634                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021634                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007930                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019498                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58028.926157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58028.926157                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67762.727185                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67762.727185                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58645.844688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58645.844688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58645.844688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58645.844688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17415                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           67                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.981343                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1078                       # number of writebacks
system.cpu.dcache.writebacks::total              1078                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12400                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12405                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2984                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1036                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1036                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4020                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4020                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4020                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    206921500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    206921500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69252999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69252999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    276174499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    276174499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    276174499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    276174499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004772                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69343.666220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69343.666220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66846.524131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66846.524131                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68700.124129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68700.124129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68700.124129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68700.124129                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2996                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.974263                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              106190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               985                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.807107                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.974263                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964793                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            489565                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           489565                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       241947                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241947                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       241947                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241947                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       241947                       # number of overall hits
system.cpu.icache.overall_hits::total          241947                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2087                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2087                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2087                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2087                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2087                       # number of overall misses
system.cpu.icache.overall_misses::total          2087                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133899999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133899999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    133899999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133899999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133899999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133899999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       244034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244034                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008552                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008552                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008552                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008552                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008552                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008552                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64159.079540                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64159.079540                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64159.079540                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64159.079540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64159.079540                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64159.079540                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1884                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.965517                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          985                       # number of writebacks
system.cpu.icache.writebacks::total               985                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          589                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          589                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1498                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1498                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1498                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1498                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1498                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1498                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    104876499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    104876499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    104876499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    104876499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    104876499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    104876499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006138                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70011.014019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70011.014019                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70011.014019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70011.014019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70011.014019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70011.014019                       # average overall mshr miss latency
system.cpu.icache.replacements                    985                       # number of replacements
system.membus.snoop_filter.tot_requests          9499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    660369000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4481                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1078                       # Transaction distribution
system.membus.trans_dist::WritebackClean          985                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1918                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1036                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1036                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2984                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        11036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       326272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       326272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  485120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5518                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001631                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040357                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5509     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5518                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18763000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7938745                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21232749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
