{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653155707053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653155707056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 22:55:06 2022 " "Processing started: Sat May 21 22:55:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653155707056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155707056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155707056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653155707894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653155707894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 4 4 " "Found 4 design units, including 4 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723001 ""} { "Info" "ISGN_ENTITY_NAME" "2 NuCore " "Found entity 2: NuCore" {  } { { "top.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723001 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "top.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723001 ""} { "Info" "ISGN_ENTITY_NAME" "4 hexto7segment " "Found entity 4: hexto7segment" {  } { { "top.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructioncache.v 2 2 " "Found 2 design units, including 2 entities, in source file instructioncache.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionCache " "Found entity 1: InstructionCache" {  } { { "InstructionCache.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/InstructionCache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723013 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "InstructionCache.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/InstructionCache.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653155723022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155723022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653155723088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NuCore NuCore:MP " "Elaborating entity \"NuCore\" for hierarchy \"NuCore:MP\"" {  } { { "top.v" "MP" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register NuCore:MP\|Register:PCRST " "Elaborating entity \"Register\" for hierarchy \"NuCore:MP\|Register:PCRST\"" {  } { { "top.v" "PCRST" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC NuCore:MP\|PC:Program_Counterd " "Elaborating entity \"PC\" for hierarchy \"NuCore:MP\|PC:Program_Counterd\"" {  } { { "top.v" "Program_Counterd" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache NuCore:MP\|InstructionCache:IC " "Elaborating entity \"InstructionCache\" for hierarchy \"NuCore:MP\|InstructionCache:IC\"" {  } { { "top.v" "IC" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM NuCore:MP\|InstructionCache:IC\|RAM:ram1 " "Elaborating entity \"RAM\" for hierarchy \"NuCore:MP\|InstructionCache:IC\|RAM:ram1\"" {  } { { "InstructionCache.v" "ram1" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/InstructionCache.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register NuCore:MP\|Register:IF_ID " "Elaborating entity \"Register\" for hierarchy \"NuCore:MP\|Register:IF_ID\"" {  } { { "top.v" "IF_ID" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control NuCore:MP\|control:C1 " "Elaborating entity \"control\" for hierarchy \"NuCore:MP\|control:C1\"" {  } { { "top.v" "C1" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile NuCore:MP\|RegFile:REGA " "Elaborating entity \"RegFile\" for hierarchy \"NuCore:MP\|RegFile:REGA\"" {  } { { "top.v" "REGA" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register NuCore:MP\|Register:ID_EX " "Elaborating entity \"Register\" for hierarchy \"NuCore:MP\|Register:ID_EX\"" {  } { { "top.v" "ID_EX" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU NuCore:MP\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"NuCore:MP\|ALU:alu\"" {  } { { "top.v" "alu" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register NuCore:MP\|Register:ALUREG " "Elaborating entity \"Register\" for hierarchy \"NuCore:MP\|Register:ALUREG\"" {  } { { "top.v" "ALUREG" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7segment hexto7segment:H0 " "Elaborating entity \"hexto7segment\" for hierarchy \"hexto7segment:H0\"" {  } { { "top.v" "H0" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155723218 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NuCore:MP\|InstructionCache:IC\|RAM:ram1\|ram " "RAM logic \"NuCore:MP\|InstructionCache:IC\|RAM:ram1\|ram\" is uninferred due to inappropriate RAM size" {  } { { "InstructionCache.v" "ram" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/InstructionCache.v" 35 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1653155723998 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653155723998 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_N\[1\] GND " "Pin \"HEX5_N\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/6th semester/Assignments/DSD/Assignment_2/top/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653155725112 "|top|HEX5_N[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653155725112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653155725253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653155726524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653155726524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "665 " "Implemented 665 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653155726682 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653155726682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "619 " "Implemented 619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653155726682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653155726682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653155726719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 22:55:26 2022 " "Processing ended: Sat May 21 22:55:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653155726719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653155726719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653155726719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653155726719 ""}
