
*** Running vivado
    with args -log conv_highperf.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source conv_highperf.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source conv_highperf.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 485.168 ; gain = 180.293
Command: link_design -top conv_highperf -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1814.941 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'conv_highperf' is not ideal for floorplanning, since the cellview 'conv_highperf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1964.078 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1964.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 162 instances

The system cannot find the path specified.
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1964.086 ; gain = 1478.918
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.000 ; gain = 32.914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c2e9d192

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2257.691 ; gain = 260.691

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2635.773 ; gain = 0.000
Phase 1 Initialization | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2635.773 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: c2e9d192

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: bc832acf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2635.773 ; gain = 0.000
Retarget | Checksum: bc832acf
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 6f593332

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2635.773 ; gain = 0.000
Constant propagation | Checksum: 6f593332
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 5b151cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2635.773 ; gain = 0.000
Sweep | Checksum: 5b151cd1
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 5b151cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2635.773 ; gain = 0.000
BUFG optimization | Checksum: 5b151cd1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 5b151cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2635.773 ; gain = 0.000
Shift Register Optimization | Checksum: 5b151cd1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 5b151cd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2635.773 ; gain = 0.000
Post Processing Netlist | Checksum: 5b151cd1
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2635.773 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2635.773 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2635.773 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2635.773 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.773 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2635.773 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2635.773 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2635.773 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d55c41d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2635.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2635.773 ; gain = 671.688
INFO: [runtcl-4] Executing : report_drc -file conv_highperf_drc_opted.rpt -pb conv_highperf_drc_opted.pb -rpx conv_highperf_drc_opted.rpx
Command: report_drc -file conv_highperf_drc_opted.rpt -pb conv_highperf_drc_opted.pb -rpx conv_highperf_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/goats/Documents/repos/iith-coursework/ee/ee3402/Assignment_1/Assignment_1.runs/impl_1/conv_highperf_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2635.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/goats/Documents/repos/iith-coursework/ee/ee3402/Assignment_1/Assignment_1.runs/impl_1/conv_highperf_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2635.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc0a508e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2635.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2635.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187a66d0b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2687.578 ; gain = 51.805

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23e713eba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3287.633 ; gain = 651.859

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23e713eba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3287.633 ; gain = 651.859
Phase 1 Placer Initialization | Checksum: 23e713eba

Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 3287.633 ; gain = 651.859

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 3324.242 ; gain = 688.469

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 3324.242 ; gain = 688.469

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4127.848 ; gain = 1492.074

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4127.848 ; gain = 1492.074
Phase 2.1.1 Partition Driven Placement | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4127.848 ; gain = 1492.074
Phase 2.1 Floorplanning | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4138.711 ; gain = 1502.938
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4138.711 ; gain = 1502.938

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dc1ef6b7

Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 4138.711 ; gain = 1502.938

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 226bb7658

Time (s): cpu = 00:02:12 ; elapsed = 00:03:41 . Memory (MB): peak = 4809.734 ; gain = 2173.961
Phase 2 Global Placement | Checksum: 226bb7658

Time (s): cpu = 00:02:12 ; elapsed = 00:03:41 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 226bb7658

Time (s): cpu = 00:02:31 ; elapsed = 00:04:04 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 274b22e7e

Time (s): cpu = 00:02:31 ; elapsed = 00:04:04 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 20f707ebf

Time (s): cpu = 00:03:05 ; elapsed = 00:04:49 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 2dbf85914

Time (s): cpu = 00:03:24 ; elapsed = 00:05:12 . Memory (MB): peak = 4809.734 ; gain = 2173.961
Phase 3.3.2 Slice Area Swap | Checksum: 26989154f

Time (s): cpu = 00:03:25 ; elapsed = 00:05:14 . Memory (MB): peak = 4809.734 ; gain = 2173.961
Phase 3.3 Small Shape DP | Checksum: 1fc682964

Time (s): cpu = 00:03:58 ; elapsed = 00:05:58 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1fc682964

Time (s): cpu = 00:04:01 ; elapsed = 00:06:07 . Memory (MB): peak = 4809.734 ; gain = 2173.961

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fc682964

Time (s): cpu = 00:04:01 ; elapsed = 00:06:07 . Memory (MB): peak = 4809.734 ; gain = 2173.961
Phase 3 Detail Placement | Checksum: 1fc682964

Time (s): cpu = 00:04:01 ; elapsed = 00:06:07 . Memory (MB): peak = 4809.734 ; gain = 2173.961

*** Running vivado
    with args -log conv_highperf.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source conv_highperf.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source conv_highperf.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 484.418 ; gain = 179.020
Command: link_design -top conv_highperf -part xcu250-figd2104-2L-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1813.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 242 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'conv_highperf' is not ideal for floorplanning, since the cellview 'conv_highperf' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1962.832 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1962.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 162 instances

The system cannot find the path specified.
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1962.832 ; gain = 1478.414
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1997.723 ; gain = 34.891

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 72d21295

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.812 ; gain = 257.090

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2626.586 ; gain = 0.000
Phase 1 Initialization | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2626.586 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 72d21295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 8e4d54c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 2626.586 ; gain = 0.000
Retarget | Checksum: 8e4d54c4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c3422d06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2626.586 ; gain = 0.000
Constant propagation | Checksum: c3422d06
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: c07755b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2626.586 ; gain = 0.000
Sweep | Checksum: c07755b0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: c07755b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 2626.586 ; gain = 0.000
BUFG optimization | Checksum: c07755b0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: c07755b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 2626.586 ; gain = 0.000
Shift Register Optimization | Checksum: c07755b0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c07755b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2626.586 ; gain = 0.000
Post Processing Netlist | Checksum: c07755b0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.466 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2626.586 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 2626.586 ; gain = 0.000
Phase 9 Finalization | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.473 . Memory (MB): peak = 2626.586 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 2626.586 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.586 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2626.586 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f8a21864

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2626.586 ; gain = 663.754
INFO: [runtcl-4] Executing : report_drc -file conv_highperf_drc_opted.rpt -pb conv_highperf_drc_opted.pb -rpx conv_highperf_drc_opted.rpx
Command: report_drc -file conv_highperf_drc_opted.rpt -pb conv_highperf_drc_opted.pb -rpx conv_highperf_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/goats/Documents/repos/iith-coursework/ee/ee3402/Assignment_1/Assignment_1.runs/impl_1/conv_highperf_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2626.586 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2626.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/goats/Documents/repos/iith-coursework/ee/ee3402/Assignment_1/Assignment_1.runs/impl_1/conv_highperf_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2626.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 3d0cd8f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2626.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2626.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 990db208

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2695.887 ; gain = 69.301

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146d6d5e3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 3287.840 ; gain = 661.254

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146d6d5e3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 3287.840 ; gain = 661.254
Phase 1 Placer Initialization | Checksum: 146d6d5e3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:07 . Memory (MB): peak = 3287.840 ; gain = 661.254

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1589b70eb

Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 3324.789 ; gain = 698.203

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1589b70eb

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 3324.789 ; gain = 698.203

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.836 ; gain = 1498.250

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.836 ; gain = 1498.250
Phase 2.1.1 Partition Driven Placement | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4124.836 ; gain = 1498.250
Phase 2.1 Floorplanning | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4135.848 ; gain = 1509.262
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4135.848 ; gain = 1509.262

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1589b70eb

Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 4135.848 ; gain = 1509.262

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: c56fea23

Time (s): cpu = 00:05:33 ; elapsed = 00:05:38 . Memory (MB): peak = 4810.109 ; gain = 2183.523
Phase 2 Global Placement | Checksum: c56fea23

Time (s): cpu = 00:05:33 ; elapsed = 00:05:38 . Memory (MB): peak = 4810.109 ; gain = 2183.523

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c56fea23

Time (s): cpu = 00:06:10 ; elapsed = 00:06:10 . Memory (MB): peak = 4810.109 ; gain = 2183.523

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a02670cc

Time (s): cpu = 00:06:10 ; elapsed = 00:06:10 . Memory (MB): peak = 4810.109 ; gain = 2183.523
