#ifndef _NVT_AD_TC358743_REG_H_
#define _NVT_AD_TC358743_REG_H_
#include "ad_drv.h"

#define AD_TC358743_CHIP_ID_REG_OFS 0x0000
#define AD_TC358743_CHIP_ID_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_CHIP_ID_REG)
AD_DRV_REGDEF_BIT(REVISION_ID, 8)
AD_DRV_REGDEF_BIT(CHIP_ID, 8)
AD_DRV_REGDEF_END(AD_TC358743_CHIP_ID_REG)
#endif

#define AD_TC358743_SYS_CTL_REG_OFS 0x0002
#define AD_TC358743_SYS_CTL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_SYS_CTL_REG)
AD_DRV_REGDEF_BIT(SLEEP, 1)
AD_DRV_REGDEF_BIT(, 7)
AD_DRV_REGDEF_BIT(HDMI_RST, 1)
AD_DRV_REGDEF_BIT(C_TX_RST, 1)
AD_DRV_REGDEF_BIT(CEC_RST, 1)
AD_DRV_REGDEF_BIT(IR_RST, 1)
AD_DRV_REGDEF_END(AD_TC358743_SYS_CTL_REG)
#endif

#define AD_TC358743_CONF_CTL_REG_OFS 0x0004
#define AD_TC358743_CONF_CTL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_CONF_CTL_REG)
AD_DRV_REGDEF_BIT(V_BUF_EN, 1)
AD_DRV_REGDEF_BIT(A_BUF_EN, 1)
AD_DRV_REGDEF_BIT(AUTO_INDEX, 1)
AD_DRV_REGDEF_BIT(AUD_OUT_SEL, 2)
AD_DRV_REGDEF_BIT(IN_FRM_EN, 1)
AD_DRV_REGDEF_BIT(Y_CB_CR_FMT, 2)
AD_DRV_REGDEF_BIT(I2S_DLY_OPT, 1)
AD_DRV_REGDEF_BIT(AUD_CH_SEL, 1)
AD_DRV_REGDEF_BIT(AUD_CH_NUM, 2)
AD_DRV_REGDEF_BIT(A_CLK_OPT, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(PWR_ISO, 1)
AD_DRV_REGDEF_END(AD_TC358743_CONF_CTL_REG)
#endif

#define AD_TC358743_FIFO_CTL_REG_OFS 0x0006
#define AD_TC358743_FIFO_CTL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_FIFO_CTL_REG)
AD_DRV_REGDEF_BIT(FIFO_LEVEL, 9)
AD_DRV_REGDEF_END(AD_TC358743_FIFO_CTL_REG)
#endif

#define AD_TC358743_INT_STATUS_REG_OFS 0x0014
#define AD_TC358743_INT_STATUS_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_INT_STATUS_REG)
AD_DRV_REGDEF_BIT(IR_DINT, 1)
AD_DRV_REGDEF_BIT(IR_EINT, 1)
AD_DRV_REGDEF_BIT(CEC_RINT, 1)
AD_DRV_REGDEF_BIT(CEC_TINT, 1)
AD_DRV_REGDEF_BIT(CEC_EINT, 1)
AD_DRV_REGDEF_BIT(SYS_INT, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(CSI_INT, 1)
AD_DRV_REGDEF_BIT(HDMI_INT, 1)
AD_DRV_REGDEF_BIT(AMUTE_INT, 1)
AD_DRV_REGDEF_END(AD_TC358743_INT_STATUS_REG)
#endif

#define AD_TC358743_INT_MASK_REG_OFS 0x0016
#define AD_TC358743_INT_MASK_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_INT_MASK_REG)
AD_DRV_REGDEF_BIT(IR_DMSK, 1)
AD_DRV_REGDEF_BIT(IR_EMSK, 1)
AD_DRV_REGDEF_BIT(CEC_RMSK, 1)
AD_DRV_REGDEF_BIT(CEC_TMSK, 1)
AD_DRV_REGDEF_BIT(CEC_EMSK, 1)
AD_DRV_REGDEF_BIT(SYS_MSK, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(CSI_MSK, 1)
AD_DRV_REGDEF_BIT(HDMI_MSK, 1)
AD_DRV_REGDEF_BIT(AMUTE_MSK, 1)
AD_DRV_REGDEF_END(AD_TC358743_INT_MASK_REG)
#endif

#define AD_TC358743_PLL_CTL_0_REG_OFS 0x0020
#define AD_TC358743_PLL_CTL_0_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_PLL_CTL_0_REG)
AD_DRV_REGDEF_BIT(PLL_FBD, 9)
AD_DRV_REGDEF_BIT(, 3)
AD_DRV_REGDEF_BIT(PLL_PRD, 4)
AD_DRV_REGDEF_END(AD_TC358743_PLL_CTL_0_REG)
#endif

#define AD_TC358743_PLL_CTL_1_REG_OFS 0x0022
#define AD_TC358743_PLL_CTL_1_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_PLL_CTL_1_REG)
AD_DRV_REGDEF_BIT(PLL_EN, 1)
AD_DRV_REGDEF_BIT(PLL_RESERB, 1)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(PLL_CKEN, 1)
AD_DRV_REGDEF_BIT(PLL_BYPCKEN, 1)
AD_DRV_REGDEF_BIT(PLL_LFBREN, 1)
AD_DRV_REGDEF_BIT(, 1)
AD_DRV_REGDEF_BIT(PLL_LBWS, 2)
AD_DRV_REGDEF_BIT(PLL_FRS, 2)
AD_DRV_REGDEF_END(AD_TC358743_PLL_CTL_1_REG)
#endif

#define AD_TC358743_D0W_CNTRL_REG_OFS 0x0144
#define AD_TC358743_D0W_CNTRL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_D0W_CNTRL_REG)
AD_DRV_REGDEF_BIT(D0W_LANE_DISABLE, 1)
AD_DRV_REGDEF_END(AD_TC358743_D0W_CNTRL_REG)
#endif

#define AD_TC358743_D1W_CNTRL_REG_OFS 0x0148
#define AD_TC358743_D1W_CNTRL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_D1W_CNTRL_REG)
AD_DRV_REGDEF_BIT(D1W_LANE_DISABLE, 1)
AD_DRV_REGDEF_END(AD_TC358743_D1W_CNTRL_REG)
#endif

#define AD_TC358743_D2W_CNTRL_REG_OFS 0x014C
#define AD_TC358743_D2W_CNTRL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_D2W_CNTRL_REG)
AD_DRV_REGDEF_BIT(D2W_LANE_DISABLE, 1)
AD_DRV_REGDEF_END(AD_TC358743_D2W_CNTRL_REG)
#endif

#define AD_TC358743_D3W_CNTRL_REG_OFS 0x0150
#define AD_TC358743_D3W_CNTRL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_D3W_CNTRL_REG)
AD_DRV_REGDEF_BIT(D3W_LANE_DISABLE, 1)
AD_DRV_REGDEF_END(AD_TC358743_D3W_CNTRL_REG)
#endif

#define AD_TC358743_HSTXVREGEN_REG_OFS 0x0234
#define AD_TC358743_HSTXVREGEN_REG_LEN 4
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_HSTXVREGEN_REG)
AD_DRV_REGDEF_BIT(CLM_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D0M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D1M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D2M_HSTXVREGEN, 1)
AD_DRV_REGDEF_BIT(D3M_HSTXVREGEN, 1)
AD_DRV_REGDEF_END(AD_TC358743_HSTXVREGEN_REG)
#endif

#define AD_TC358743_CSI_CONFW_REG_OFS 0x0500
#define AD_TC358743_CSI_CONFW_REG_LEN 4
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_CSI_CONFW_REG)
AD_DRV_REGDEF_BIT(DATA, 16)
AD_DRV_REGDEF_BIT(, 8)
AD_DRV_REGDEF_BIT(ADDRESS, 5)
AD_DRV_REGDEF_BIT(MODE, 3)
AD_DRV_REGDEF_END(AD_TC358743_CSI_CONFW_REG)
#endif

#define AD_TC358743_SYS_INT_REG_OFS 0x8502
#define AD_TC358743_SYS_INT_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_SYS_INT_REG)
AD_DRV_REGDEF_BIT(I_DDC, 1)
AD_DRV_REGDEF_BIT(I_TMDS, 1)
AD_DRV_REGDEF_BIT(I_DPMBDET, 1)
AD_DRV_REGDEF_BIT(I_NOPMBDET, 1)
AD_DRV_REGDEF_BIT(I_HDMI, 1)
AD_DRV_REGDEF_BIT(I_DVI, 1)
AD_DRV_REGDEF_BIT(I_ACRN, 1)
AD_DRV_REGDEF_BIT(I_ACR_CTS, 1)
AD_DRV_REGDEF_END(AD_TC358743_SYS_INT_REG)
#endif

#define AD_TC358743_MISC_INT_REG_OFS 0x850B
#define AD_TC358743_MISC_INT_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_MISC_INT_REG)
AD_DRV_REGDEF_BIT(I_AUDIO_MUTE, 1)
AD_DRV_REGDEF_BIT(I_SYNC_CHG, 1)
AD_DRV_REGDEF_BIT(I_NO_VS, 1)
AD_DRV_REGDEF_BIT(I_NO_SPD, 1)
AD_DRV_REGDEF_BIT(I_AS_LAYOUT, 1)
AD_DRV_REGDEF_BIT(, 3)
AD_DRV_REGDEF_END(AD_TC358743_MISC_INT_REG)
#endif

#define AD_TC358743_SYS_STATUS_REG_OFS 0x8520
#define AD_TC358743_SYS_STATUS_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_SYS_STATUS_REG)
AD_DRV_REGDEF_BIT(S_DDC5V, 1)
AD_DRV_REGDEF_BIT(S_TMDS, 1)
AD_DRV_REGDEF_BIT(S_PHY_PLL, 1)
AD_DRV_REGDEF_BIT(S_PHY_SCDT, 1)
AD_DRV_REGDEF_BIT(S_HDMI, 1)
AD_DRV_REGDEF_BIT(S_HDCP, 1)
AD_DRV_REGDEF_BIT(S_AVMUTE, 1)
AD_DRV_REGDEF_BIT(S_SYNC_, 1)
AD_DRV_REGDEF_END(AD_TC358743_SYS_STATUS_REG)
#endif

#define AD_TC358743_VI_STATUS1_REG_OFS 0x8522
#define AD_TC358743_VI_STATUS1_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_VI_STATUS1_REG)
AD_DRV_REGDEF_BIT(S_V_INTERLACE, 1)
AD_DRV_REGDEF_BIT(S_V_422, 1)
AD_DRV_REGDEF_BIT(S_DEEP_COLOR, 2)
AD_DRV_REGDEF_BIT(, 3)
AD_DRV_REGDEF_BIT(S_V_GBD, 1)
AD_DRV_REGDEF_END(AD_TC358743_VI_STATUS1_REG)
#endif

#define AD_TC358743_VI_STATUS3_REG_OFS 0x8528
#define AD_TC358743_VI_STATUS3_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_VI_STATUS3_REG)
AD_DRV_REGDEF_BIT(S_V_COLOR, 5)
AD_DRV_REGDEF_END(AD_TC358743_VI_STATUS3_REG)
#endif

#define AD_TC358743_PX_FREQ_REG_OFS 0x852E
#define AD_TC358743_PX_FREQ_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_PX_FREQ_REG)
AD_DRV_REGDEF_BIT(PX_FREQ, 13)
AD_DRV_REGDEF_END(AD_TC358743_PX_FREQ_REG)
#endif

#define AD_TC358743_INIT_END_REG_OFS 0x854A
#define AD_TC358743_INIT_END_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_INIT_END_REG)
AD_DRV_REGDEF_BIT(INIT_END, 1)
AD_DRV_REGDEF_END(AD_TC358743_INIT_END_REG)
#endif

#define AD_TC358743_VOUT_SET2_REG_OFS 0x8573
#define AD_TC358743_VOUT_SET2_REG_LEN 1
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_VOUT_SET2_REG)
AD_DRV_REGDEF_BIT(VOUT_COLOR_MODE, 2)
AD_DRV_REGDEF_BIT(, 2)
AD_DRV_REGDEF_BIT(VOUT_422FIL, 3)
AD_DRV_REGDEF_BIT(SEL422, 1)
AD_DRV_REGDEF_END(AD_TC358743_VOUT_SET2_REG)
#endif

#define AD_TC358743_H_STR_REG_OFS 0x8580
#define AD_TC358743_H_STR_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_H_STR_REG)
AD_DRV_REGDEF_BIT(H_STR, 13)
AD_DRV_REGDEF_END(AD_TC358743_H_STR_REG)
#endif

#define AD_TC358743_H_ACT_REG_OFS 0x8582
#define AD_TC358743_H_ACT_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_H_ACT_REG)
AD_DRV_REGDEF_BIT(H_ACT, 13)
AD_DRV_REGDEF_END(AD_TC358743_H_ACT_REG)
#endif

#define AD_TC358743_V_STR_A_REG_OFS 0x8584
#define AD_TC358743_V_STR_A_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_V_STR_A_REG)
AD_DRV_REGDEF_BIT(V_STR_A, 13)
AD_DRV_REGDEF_END(AD_TC358743_V_STR_A_REG)
#endif

#define AD_TC358743_V_STR_B_REG_OFS 0x8586
#define AD_TC358743_V_STR_B_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_V_STR_B_REG)
AD_DRV_REGDEF_BIT(V_STR_B, 13)
AD_DRV_REGDEF_END(AD_TC358743_V_STR_B_REG)
#endif

#define AD_TC358743_V_ACT_REG_OFS 0x8588
#define AD_TC358743_V_ACT_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_V_ACT_REG)
AD_DRV_REGDEF_BIT(V_ACT, 13)
AD_DRV_REGDEF_END(AD_TC358743_V_ACT_REG)
#endif

#define AD_TC358743_H_TOTAL_REG_OFS 0x858A
#define AD_TC358743_H_TOTAL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_H_TOTAL_REG)
AD_DRV_REGDEF_BIT(H_TOTAL, 13)
AD_DRV_REGDEF_END(AD_TC358743_H_TOTAL_REG)
#endif

#define AD_TC358743_V_TOTAL_REG_OFS 0x858C
#define AD_TC358743_V_TOTAL_REG_LEN 2
#ifndef AD_DRV_DUMMY_DEF
AD_DRV_REGDEF_BEGIN(AD_TC358743_V_TOTAL_REG)
AD_DRV_REGDEF_BIT(V_TOTAL, 13)
AD_DRV_REGDEF_END(AD_TC358743_V_TOTAL_REG)
#endif

#endif //_NVT_AD_TC358743_REG_H_