USE ieee.std_logic_unsigned.all;
LIBRARY work;

entity counter16 is
    port (
			  Enable	: in  std_logic;
			  clock	: in  std_logic;
			  clear	: in  std_logic;
			  Q		: buffer std_logic_vector (7 downto 0)
		 );
	end entity;
	architecture behavioural of counter8 is
    component T_flipflop is
        port(
					t  	 : in std_logic;
					clock	 : in std_logic;
					reset  : in std_logic;
					q		 : out std_logic
			   );
    end component;