Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: lab5_gcd.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab5_gcd.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab5_gcd"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : lab5_gcd
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" into library work
Parsing entity <FTC_HXILINX_lab4_seven_segment_display>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_lab4_seven_segment_display>.
Parsing entity <NOR6_HXILINX_lab4_seven_segment_display>.
Parsing architecture <NOR6_HXILINX_lab4_seven_segment_display_V> of entity <nor6_hxilinx_lab4_seven_segment_display>.
Parsing entity <D2_4E_HXILINX_lab4_seven_segment_display>.
Parsing architecture <D2_4E_HXILINX_lab4_seven_segment_display_V> of entity <d2_4e_hxilinx_lab4_seven_segment_display>.
Parsing entity <CB2CE_HXILINX_lab4_seven_segment_display>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_lab4_seven_segment_display>.
Parsing entity <Clocking2_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <clocking2_muser_lab4_seven_segment_display>.
Parsing entity <Clocking_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <clocking_muser_lab4_seven_segment_display>.
Parsing entity <Binary_to_Seven_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <binary_to_seven_muser_lab4_seven_segment_display>.
Parsing entity <Mux_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <mux_muser_lab4_seven_segment_display>.
Parsing entity <lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <lab4_seven_segment_display>.
Parsing entity <lab5_gcd>.
Parsing architecture <Behavioral2> of entity <lab5_gcd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab5_gcd> (architecture <Behavioral2>) from library <work>.

Elaborating entity <lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Mux_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Binary_to_Seven_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR6_HXILINX_lab4_seven_segment_display> (architecture <NOR6_HXILINX_lab4_seven_segment_display_V>) from library <work>.

Elaborating entity <Clocking_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FTC_HXILINX_lab4_seven_segment_display> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CB2CE_HXILINX_lab4_seven_segment_display> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_lab4_seven_segment_display> (architecture <D2_4E_HXILINX_lab4_seven_segment_display_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 116. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 748: Net <XLXI_13_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 749: Net <XLXI_44_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 750: Net <XLXI_46_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 751: Net <XLXI_48_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 752: Net <XLXI_50_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 753: Net <XLXI_52_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 754: Net <XLXI_54_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 755: Net <XLXI_56_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 756: Net <XLXI_62_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 757: Net <XLXI_64_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 758: Net <XLXI_66_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 759: Net <XLXI_68_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 760: Net <XLXI_70_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 761: Net <XLXI_72_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 762: Net <XLXI_74_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 763: Net <XLXI_76_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 764: Net <XLXI_125_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 765: Net <XLXI_137_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 766: Net <XLXI_139_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 767: Net <XLXI_141_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 768: Net <XLXI_143_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 769: Net <XLXI_145_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 770: Net <XLXI_145_T_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 771: Net <XLXI_147_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 772: Net <XLXI_149_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 773: Net <XLXI_151_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 774: Net <XLXI_153_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 775: Net <XLXI_155_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 776: Net <XLXI_157_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 777: Net <XLXI_159_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 778: Net <XLXI_161_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 779: Net <XLXI_163_CLR_openSignal> does not have a driver.

Elaborating entity <Clocking2_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 248: Net <XLXI_13_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 249: Net <XLXI_44_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 250: Net <XLXI_46_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 251: Net <XLXI_48_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 252: Net <XLXI_50_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 253: Net <XLXI_52_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 254: Net <XLXI_54_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 255: Net <XLXI_56_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 256: Net <XLXI_62_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 257: Net <XLXI_64_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 258: Net <XLXI_66_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 259: Net <XLXI_68_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 260: Net <XLXI_70_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 261: Net <XLXI_72_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 262: Net <XLXI_74_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 263: Net <XLXI_76_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 264: Net <XLXI_128_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 265: Net <XLXI_130_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 266: Net <XLXI_132_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 267: Net <XLXI_134_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 268: Net <XLXI_135_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 269: Net <XLXI_137_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 270: Net <XLXI_139_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 271: Net <XLXI_140_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 272: Net <XLXI_142_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 273: Net <XLXI_152_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 274: Net <XLXI_157_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 275: Net <XLXI_159_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 276: Net <XLXI_161_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" Line 277: Net <XLXI_163_CLR_openSignal> does not have a driver.
WARNING:Xst:2972 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" line 647. All outputs of instance <XLXI_163> of block <FTC_HXILINX_lab4_seven_segment_display> are unconnected in block <Clocking2_MUSER_lab4_seven_segment_display>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab5_gcd>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Found 1-bit register for signal <load>.
    Found 32-bit register for signal <d0>.
    Found 32-bit register for signal <d1>.
    Found 4-bit register for signal <a0>.
    Found 4-bit register for signal <a1>.
    Found 4-bit register for signal <b0>.
    Found 4-bit register for signal <b1>.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_21_OUT> created at line 2042.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_24_OUT> created at line 2045.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_25_OUT> created at line 2046.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_26_OUT> created at line 2046.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_33_OUT> created at line 2050.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_36_OUT> created at line 2053.
    Found 5-bit subtractor for signal <GND_5_o_GND_5_o_sub_37_OUT> created at line 2054.
    Found 6-bit subtractor for signal <GND_5_o_GND_5_o_sub_38_OUT> created at line 2054.
    Found 5-bit adder for signal <n0129[4:0]> created at line 2045.
    Found 5-bit adder for signal <n0131[4:0]> created at line 2053.
WARNING:Xst:737 - Found 1-bit latch for signal <sub>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <PWR_5_o_a1_int[3]_LessThan_11_o> created at line 2021
    Found 4-bit comparator greater for signal <PWR_5_o_a0_int[3]_LessThan_12_o> created at line 2021
    Found 4-bit comparator greater for signal <PWR_5_o_b1_int[3]_LessThan_13_o> created at line 2021
    Found 4-bit comparator greater for signal <PWR_5_o_b0_int[3]_LessThan_14_o> created at line 2021
    Found 4-bit comparator greater for signal <b1[3]_a1[3]_LessThan_29_o> created at line 2049
    Found 4-bit comparator equal for signal <b1[3]_a1[3]_equal_30_o> created at line 2049
    Found 4-bit comparator greater for signal <b0[3]_a0[3]_LessThan_31_o> created at line 2049
    Found 4-bit comparator greater for signal <a0[3]_b0[3]_LessThan_32_o> created at line 2049
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  81 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   8 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <lab5_gcd> synthesized.

Synthesizing Unit <lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Summary:
	no macro.
Unit <lab4_seven_segment_display> synthesized.

Synthesizing Unit <Mux_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Summary:
	no macro.
Unit <Mux_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <Binary_to_Seven_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Set property "HU_SET = XLXI_50_92" for instance <XLXI_50>.
    Summary:
	no macro.
Unit <Binary_to_Seven_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <NOR6_HXILINX_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Summary:
	no macro.
Unit <NOR6_HXILINX_lab4_seven_segment_display> synthesized.

Synthesizing Unit <Clocking_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Set property "HU_SET = XLXI_13_60" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_44_61" for instance <XLXI_44>.
    Set property "HU_SET = XLXI_46_62" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_48_63" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_50_64" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_52_65" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_66" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_56_67" for instance <XLXI_56>.
    Set property "HU_SET = XLXI_62_68" for instance <XLXI_62>.
    Set property "HU_SET = XLXI_64_69" for instance <XLXI_64>.
    Set property "HU_SET = XLXI_66_70" for instance <XLXI_66>.
    Set property "HU_SET = XLXI_68_71" for instance <XLXI_68>.
    Set property "HU_SET = XLXI_70_72" for instance <XLXI_70>.
    Set property "HU_SET = XLXI_72_73" for instance <XLXI_72>.
    Set property "HU_SET = XLXI_74_74" for instance <XLXI_74>.
    Set property "HU_SET = XLXI_76_75" for instance <XLXI_76>.
    Set property "HU_SET = XLXI_125_76" for instance <XLXI_125>.
    Set property "HU_SET = XLXI_127_77" for instance <XLXI_127>.
    Set property "HU_SET = XLXI_137_78" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_139_79" for instance <XLXI_139>.
    Set property "HU_SET = XLXI_141_80" for instance <XLXI_141>.
    Set property "HU_SET = XLXI_143_81" for instance <XLXI_143>.
    Set property "HU_SET = XLXI_145_82" for instance <XLXI_145>.
    Set property "HU_SET = XLXI_147_83" for instance <XLXI_147>.
    Set property "HU_SET = XLXI_149_84" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_151_85" for instance <XLXI_151>.
    Set property "HU_SET = XLXI_153_86" for instance <XLXI_153>.
    Set property "HU_SET = XLXI_155_87" for instance <XLXI_155>.
    Set property "HU_SET = XLXI_157_88" for instance <XLXI_157>.
    Set property "HU_SET = XLXI_159_89" for instance <XLXI_159>.
    Set property "HU_SET = XLXI_161_90" for instance <XLXI_161>.
    Set property "HU_SET = XLXI_163_91" for instance <XLXI_163>.
INFO:Xst:3210 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" line 1059: Output port <CEO> of the instance <XLXI_125> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" line 1059: Output port <TC> of the instance <XLXI_125> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" line 1245: Output port <O> of the instance <XLXI_164> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_13_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_46_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_48_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_50_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_54_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_56_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_62_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_64_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_66_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_68_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_70_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_72_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_74_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_76_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_125_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_137_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_139_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_141_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_143_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_145_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_145_T_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_147_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_149_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_151_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_153_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_155_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_157_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_159_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_161_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_163_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Clocking_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <FTC_HXILINX_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_lab4_seven_segment_display> synthesized.

Synthesizing Unit <CB2CE_HXILINX_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_14_o_add_0_OUT> created at line 161.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_lab4_seven_segment_display> synthesized.

Synthesizing Unit <D2_4E_HXILINX_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_lab4_seven_segment_display> synthesized.

Synthesizing Unit <Clocking2_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd".
    Set property "HU_SET = XLXI_13_30" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_44_31" for instance <XLXI_44>.
    Set property "HU_SET = XLXI_46_32" for instance <XLXI_46>.
    Set property "HU_SET = XLXI_48_33" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_50_34" for instance <XLXI_50>.
    Set property "HU_SET = XLXI_52_35" for instance <XLXI_52>.
    Set property "HU_SET = XLXI_54_36" for instance <XLXI_54>.
    Set property "HU_SET = XLXI_56_37" for instance <XLXI_56>.
    Set property "HU_SET = XLXI_62_38" for instance <XLXI_62>.
    Set property "HU_SET = XLXI_64_39" for instance <XLXI_64>.
    Set property "HU_SET = XLXI_66_40" for instance <XLXI_66>.
    Set property "HU_SET = XLXI_68_41" for instance <XLXI_68>.
    Set property "HU_SET = XLXI_70_42" for instance <XLXI_70>.
    Set property "HU_SET = XLXI_72_43" for instance <XLXI_72>.
    Set property "HU_SET = XLXI_74_44" for instance <XLXI_74>.
    Set property "HU_SET = XLXI_76_45" for instance <XLXI_76>.
    Set property "HU_SET = XLXI_128_46" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_130_47" for instance <XLXI_130>.
    Set property "HU_SET = XLXI_132_48" for instance <XLXI_132>.
    Set property "HU_SET = XLXI_134_49" for instance <XLXI_134>.
    Set property "HU_SET = XLXI_135_50" for instance <XLXI_135>.
    Set property "HU_SET = XLXI_137_51" for instance <XLXI_137>.
    Set property "HU_SET = XLXI_139_52" for instance <XLXI_139>.
    Set property "HU_SET = XLXI_140_53" for instance <XLXI_140>.
    Set property "HU_SET = XLXI_142_54" for instance <XLXI_142>.
    Set property "HU_SET = XLXI_152_57" for instance <XLXI_152>.
    Set property "HU_SET = XLXI_157_59" for instance <XLXI_157>.
    Set property "HU_SET = XLXI_159_55" for instance <XLXI_159>.
    Set property "HU_SET = XLXI_161_58" for instance <XLXI_161>.
    Set property "HU_SET = XLXI_163_56" for instance <XLXI_163>.
INFO:Xst:3210 - "C:\Users\user\Desktop\COL215LAB\lab5_gcd\lab5_gcd\lab5_gcd.vhd" line 647: Output port <Q> of the instance <XLXI_163> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_13_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_44_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_46_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_48_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_50_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_52_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_54_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_56_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_62_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_64_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_66_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_68_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_70_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_72_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_74_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_76_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_128_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_130_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_132_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_134_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_135_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_137_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_139_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_140_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_142_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_152_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_157_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_159_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_161_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_163_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Clocking2_MUSER_lab4_seven_segment_display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 2-bit adder                                           : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 4
 6-bit subtractor                                      : 2
# Registers                                            : 67
 1-bit register                                        : 60
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 4
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 8
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 7
# Multiplexers                                         : 15
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 14

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <b1_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <XLXI_145>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CB2CE_HXILINX_lab4_seven_segment_display>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_lab4_seven_segment_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 5-bit adder                                           : 2
 5-bit subtractor                                      : 4
 6-bit subtractor                                      : 2
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 140
 Flip-Flops                                            : 140
# Comparators                                          : 8
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 7
# Multiplexers                                         : 15
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <a0_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a0_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a1_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b0_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_0> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <b1_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <d0_5> in Unit <lab5_gcd> is equivalent to the following 26 FFs/Latches, which will be removed : <d0_6> <d0_7> <d0_8> <d0_9> <d0_10> <d0_11> <d0_12> <d0_13> <d0_14> <d0_15> <d0_16> <d0_17> <d0_18> <d0_19> <d0_20> <d0_21> <d0_22> <d0_23> <d0_24> <d0_25> <d0_26> <d0_27> <d0_28> <d0_29> <d0_30> <d0_31> 
INFO:Xst:2261 - The FF/Latch <d1_5> in Unit <lab5_gcd> is equivalent to the following 26 FFs/Latches, which will be removed : <d1_6> <d1_7> <d1_8> <d1_9> <d1_10> <d1_11> <d1_12> <d1_13> <d1_14> <d1_15> <d1_16> <d1_17> <d1_18> <d1_19> <d1_20> <d1_21> <d1_22> <d1_23> <d1_24> <d1_25> <d1_26> <d1_27> <d1_28> <d1_29> <d1_30> <d1_31> 
WARNING:Xst:1426 - The value init of the FF/Latch d1_0 hinder the constant cleaning in the block lab5_gcd.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch d0_0 hinder the constant cleaning in the block lab5_gcd.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <d0_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d0_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d0_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d0_4> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d0_5> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d1_1> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d1_2> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d1_3> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d1_4> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d1_5> has a constant value of 0 in block <lab5_gcd>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <d0_0> in Unit <lab5_gcd> is equivalent to the following FF/Latch, which will be removed : <d1_0> 
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    sub in unit <lab5_gcd>


Optimizing unit <Clocking_MUSER_lab4_seven_segment_display> ...

Optimizing unit <Clocking2_MUSER_lab4_seven_segment_display> ...

Optimizing unit <Mux_MUSER_lab4_seven_segment_display> ...

Optimizing unit <Binary_to_Seven_MUSER_lab4_seven_segment_display> ...

Optimizing unit <lab5_gcd> ...

Optimizing unit <FTC_HXILINX_lab4_seven_segment_display> ...

Optimizing unit <CB2CE_HXILINX_lab4_seven_segment_display> ...

Optimizing unit <D2_4E_HXILINX_lab4_seven_segment_display> ...

Optimizing unit <NOR6_HXILINX_lab4_seven_segment_display> ...
WARNING:Xst:1293 - FF/Latch <q_tmp> has a constant value of 0 in block <a/XLXI_22/XLXI_145>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab5_gcd, actual ratio is 0.
Latch sub has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab5_gcd.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 204
#      AND2                        : 101
#      AND3                        : 11
#      GND                         : 2
#      INV                         : 73
#      LUT2                        : 8
#      LUT6                        : 3
#      OR2                         : 1
#      OR4                         : 4
#      VCC                         : 1
# FlipFlops/Latches                : 64
#      FDCE                        : 59
#      FDE                         : 3
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 30
#      IBUF                        : 15
#      OBUF                        : 15
# Logical                          : 6
#      NOR4                        : 1
#      NOR5                        : 5

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  269200     0%  
 Number of Slice LUTs:                   84  out of  134600     0%  
    Number used as Logic:                84  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    146
   Number with an unused Flip Flop:      84  out of    146    57%  
   Number with an unused LUT:            62  out of    146    42%  
   Number of fully used LUT-FF pairs:     0  out of    146     0%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  30  out of    285    10%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)              | Load  |
---------------------------------------+------------------------------------+-------+
push_i                                 | IBUF+BUFG                          | 1     |
a/XLXI_23/XLXI_157/q_tmp               | NONE(d0_0)                         | 1     |
clk                                    | IBUF+BUFG                          | 58    |
a/XLXI_22/XLXN_157(a/XLXI_22/XLXI_85:O)| NONE(*)(a/XLXI_22/XLXI_125/COUNT_0)| 2     |
sub_G(sub_G:O)                         | NONE(*)(sub)                       | 2     |
---------------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.776ns (Maximum Frequency: 42.060MHz)
   Minimum input arrival time before clock: 1.646ns
   Maximum output required time after clock: 6.787ns
   Maximum combinational path delay: 1.551ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 23.776ns (frequency: 42.060MHz)
  Total number of paths / destination ports: 870 / 114
-------------------------------------------------------------------------
Delay:               23.776ns (Levels of Logic = 30)
  Source:            a/XLXI_22/XLXI_13/q_tmp (FF)
  Destination:       a/XLXI_22/XLXI_163/q_tmp (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: a/XLXI_22/XLXI_13/q_tmp to a/XLXI_22/XLXI_163/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.698  q_tmp (q_tmp)
     end scope: 'a/XLXI_22/XLXI_13:Q'
     AND2:I0->O            2   0.097   0.688  a/XLXI_22/XLXI_33 (a/XLXI_22/XLXN_47)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_45 (a/XLXI_22/XLXN_172)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_47 (a/XLXI_22/XLXN_53)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_49 (a/XLXI_22/XLXN_56)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_51 (a/XLXI_22/XLXN_59)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_53 (a/XLXI_22/XLXN_62)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_55 (a/XLXI_22/XLXN_65)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_57 (a/XLXI_22/XLXN_74)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_63 (a/XLXI_22/XLXN_77)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_65 (a/XLXI_22/XLXN_80)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_67 (a/XLXI_22/XLXN_269)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_69 (a/XLXI_22/XLXN_86)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_71 (a/XLXI_22/XLXN_89)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_73 (a/XLXI_22/XLXN_92)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_75 (a/XLXI_22/XLXN_285)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_169 (a/XLXI_22/XLXN_272)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_138 (a/XLXI_22/XLXN_186)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_140 (a/XLXI_22/XLXN_190)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_142 (a/XLXI_22/XLXN_194)
     AND2:I1->O            1   0.107   0.683  a/XLXI_22/XLXI_144 (a/XLXI_22/XLXN_276)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_146 (a/XLXI_22/XLXN_200)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_148 (a/XLXI_22/XLXN_204)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_150 (a/XLXI_22/XLXN_208)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_152 (a/XLXI_22/XLXN_274)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_154 (a/XLXI_22/XLXN_214)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_156 (a/XLXI_22/XLXN_218)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_158 (a/XLXI_22/XLXN_222)
     AND2:I1->O            2   0.107   0.688  a/XLXI_22/XLXI_160 (a/XLXI_22/XLXN_261)
     AND2:I1->O            2   0.107   0.283  a/XLXI_22/XLXI_162 (a/XLXI_22/XLXN_228)
     begin scope: 'a/XLXI_22/XLXI_163:T'
     FDCE:CE                   0.095          q_tmp
    ----------------------------------------
    Total                     23.776ns (3.549ns logic, 20.227ns route)
                                       (14.9% logic, 85.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'a/XLXI_22/XLXN_157'
  Clock period: 1.064ns (frequency: 940.115MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.064ns (Levels of Logic = 1)
  Source:            a/XLXI_22/XLXI_125/COUNT_0 (FF)
  Destination:       a/XLXI_22/XLXI_125/COUNT_0 (FF)
  Source Clock:      a/XLXI_22/XLXN_157 rising
  Destination Clock: a/XLXI_22/XLXN_157 rising

  Data Path: a/XLXI_22/XLXI_125/COUNT_0 to a/XLXI_22/XLXI_125/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.361   0.302  COUNT_0 (COUNT_0)
     INV:I->O              1   0.113   0.279  Mcount_COUNT_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.008          COUNT_0
    ----------------------------------------
    Total                      1.064ns (0.482ns logic, 0.582ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'push_i'
  Total number of paths / destination ports: 13 / 2
-------------------------------------------------------------------------
Offset:              1.646ns (Levels of Logic = 3)
  Source:            c<5> (PAD)
  Destination:       load (FF)
  Destination Clock: push_i rising

  Data Path: c<5> to load
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  c_5_IBUF (c_5_IBUF)
     LUT6:I0->O            1   0.097   0.379  op_valid1 (op_valid1)
     LUT2:I0->O            2   0.097   0.283  op_valid3 (op_valid_OBUF)
     FDCE:CE                   0.095          load
    ----------------------------------------
    Total                      1.646ns (0.290ns logic, 1.356ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sub_G'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.403ns (Levels of Logic = 2)
  Source:            push_i (PAD)
  Destination:       sub (LATCH)
  Destination Clock: sub_G falling

  Data Path: push_i to sub
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.305  push_i_IBUF (push_i_IBUF)
     LUT2:I1->O            2   0.097   0.000  sub_D (sub_D)
     LD:D                     -0.028          sub
    ----------------------------------------
    Total                      0.403ns (0.098ns logic, 0.305ns route)
                                       (24.3% logic, 75.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a/XLXI_22/XLXN_157'
  Total number of paths / destination ports: 656 / 11
-------------------------------------------------------------------------
Offset:              6.787ns (Levels of Logic = 11)
  Source:            a/XLXI_22/XLXI_125/COUNT_0 (FF)
  Destination:       cathode<6> (PAD)
  Source Clock:      a/XLXI_22/XLXN_157 rising

  Data Path: a/XLXI_22/XLXI_125/COUNT_0 to cathode<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.361   0.402  COUNT_0 (COUNT_0)
     end scope: 'a/XLXI_22/XLXI_125:Q0'
     begin scope: 'a/XLXI_22/XLXI_127:A0'
     LUT2:I0->O            1   0.097   0.279  Mmux_d_tmp21 (D1)
     end scope: 'a/XLXI_22/XLXI_127:D1'
     INV:I->O              2   0.511   0.284  a/XLXI_22/XLXI_133 (anode_1_OBUF)
     INV:I->O              4   0.511   0.697  a/XLXI_3/XLXI_63 (a/XLXI_3/XLXN_125)
     AND2:I1->O            1   0.107   0.556  a/XLXI_3/XLXI_17 (a/XLXI_3/XLXN_28)
     OR4:I2->O            12   0.234   0.330  a/XLXI_3/XLXI_20 (a/XLXN_6)
     INV:I->O             11   0.511   0.603  a/XLXI_4/XLXI_98 (a/XLXI_4/XLXN_17)
     AND3:I2->O            1   0.234   0.693  a/XLXI_4/XLXI_67 (a/XLXI_4/XLXN_130)
     NOR5:I0->O            1   0.097   0.279  a/XLXI_4/XLXI_68 (cathode_5_OBUF)
     OBUF:I->O                 0.000          cathode_5_OBUF (cathode<5>)
    ----------------------------------------
    Total                      6.787ns (2.663ns logic, 4.124ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'push_i'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            load (FF)
  Destination:       load (PAD)
  Source Clock:      push_i rising

  Data Path: load to load
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.279  load (load_OBUF)
     OBUF:I->O                 0.000          load_OBUF (load)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sub_G'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.751ns (Levels of Logic = 1)
  Source:            sub_1 (LATCH)
  Destination:       sub (PAD)
  Source Clock:      sub_G falling

  Data Path: sub_1 to sub
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.279  sub_1 (sub_1)
     OBUF:I->O                 0.000          sub_OBUF (sub)
    ----------------------------------------
    Total                      0.751ns (0.472ns logic, 0.279ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.654ns (Levels of Logic = 2)
  Source:            a/XLXI_23/XLXI_157/q_tmp (FF)
  Destination:       clk_final (PAD)
  Source Clock:      clk rising

  Data Path: a/XLXI_23/XLXI_157/q_tmp to clk_final
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.361   0.293  q_tmp (q_tmp)
     end scope: 'a/XLXI_23/XLXI_157:Q'
     OBUF:I->O                 0.000          clk_final_OBUF (clk_final)
    ----------------------------------------
    Total                      0.654ns (0.361ns logic, 0.293ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 1
-------------------------------------------------------------------------
Delay:               1.551ns (Levels of Logic = 4)
  Source:            c<5> (PAD)
  Destination:       op_valid (PAD)

  Data Path: c<5> to op_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  c_5_IBUF (c_5_IBUF)
     LUT6:I0->O            1   0.097   0.379  op_valid1 (op_valid1)
     LUT2:I0->O            2   0.097   0.283  op_valid3 (op_valid_OBUF)
     OBUF:I->O                 0.000          op_valid_OBUF (op_valid)
    ----------------------------------------
    Total                      1.551ns (0.195ns logic, 1.356ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a/XLXI_22/XLXN_157
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
a/XLXI_22/XLXN_157|    1.064|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock a/XLXI_23/XLXI_157/q_tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sub_G          |         |    0.846|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.776|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sub_G
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
a/XLXI_23/XLXI_157/q_tmp|         |         |    0.841|         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.72 secs
 
--> 

Total memory usage is 502496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  173 (   0 filtered)
Number of infos    :    9 (   0 filtered)

