<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › common-s3c2443.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>common-s3c2443.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Common code for SoCs starting with the S3C2443</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007, 2010 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;mach/regs-s3c2443-clock.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2443_gate</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrlbit</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">ctrlbit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">con</span> <span class="o">|=</span> <span class="n">ctrlbit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ctrlbit</span><span class="p">;</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s3c2443_clkcon_enable_h</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c2443_gate</span><span class="p">(</span><span class="n">S3C2443_HCLKCON</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s3c2443_clkcon_enable_p</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c2443_gate</span><span class="p">(</span><span class="n">S3C2443_PCLKCON</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s3c2443_clkcon_enable_s</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c2443_gate</span><span class="p">(</span><span class="n">S3C2443_SCLKCON</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">enable</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* mpllref is a direct descendant of clk_xtal by default, but it is not</span>
<span class="cm"> * elided as the EPLL can be either sourced by the XTAL or EXTCLK and as</span>
<span class="cm"> * such directly equating the two source clocks is impossible.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mpllref</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mpllref&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_epllref_sources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_epllref</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;epllref&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clksrc_sources</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="n">clk_epllref_sources</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_sources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_epllref_sources</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKSRC</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">7</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* esysclk</span>
<span class="cm"> *</span>
<span class="cm"> * this is sourced from either the EPLL or the EPLLref clock</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_sysclk_sources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_esysclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;esysclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clksrc_sources</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="n">clk_sysclk_sources</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_sources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_sysclk_sources</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKSRC</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_getrate_mdivclk</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">div</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>

	<span class="n">div</span>  <span class="o">&amp;=</span> <span class="n">S3C2443_CLKDIV0_EXTDIV_MASK</span><span class="p">;</span>
	<span class="n">div</span> <span class="o">&gt;&gt;=</span> <span class="p">(</span><span class="n">S3C2443_CLKDIV0_EXTDIV_SHIFT</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>	<span class="cm">/* x2 */</span>

	<span class="k">return</span> <span class="n">parent_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_mdivclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mdivclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2443_getrate_mdivclk</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_msysclk_sources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpll</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mdivclk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_msysclk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;msysclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_xtal</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clksrc_sources</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="n">clk_msysclk_sources</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_sources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_msysclk_sources</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKSRC</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* prediv</span>
<span class="cm"> *</span>
<span class="cm"> * this divides the msysclk down to pass to h/p/etc.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_prediv_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdiv0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>

	<span class="n">clkdiv0</span> <span class="o">&amp;=</span> <span class="n">S3C2443_CLKDIV0_PREDIV_MASK</span><span class="p">;</span>
	<span class="n">clkdiv0</span> <span class="o">&gt;&gt;=</span> <span class="n">S3C2443_CLKDIV0_PREDIV_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">clkdiv0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_prediv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;prediv&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2443_prediv_getrate</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* hclk divider</span>
<span class="cm"> *</span>
<span class="cm"> * divides the prediv and provides the hclk.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_hclkdiv_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdiv0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>

	<span class="n">clkdiv0</span> <span class="o">&amp;=</span> <span class="n">S3C2443_CLKDIV0_HCLKDIV_MASK</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">clkdiv0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_h_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2443_hclkdiv_getrate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* pclk divider</span>
<span class="cm"> *</span>
<span class="cm"> * divides the hclk and provides the pclk.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_pclkdiv_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkdiv0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>

	<span class="n">clkdiv0</span> <span class="o">=</span> <span class="p">((</span><span class="n">clkdiv0</span> <span class="o">&amp;</span> <span class="n">S3C2443_CLKDIV0_HALF_PCLK</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">clkdiv0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_p_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_rate</span>	<span class="o">=</span> <span class="n">s3c2443_pclkdiv_getrate</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* armdiv</span>
<span class="cm"> *</span>
<span class="cm"> * this clock is sourced from msysclk and can have a number of</span>
<span class="cm"> * divider values applied to it to then be fed into armclk.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">armdiv</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">nr_armdiv</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">armdivmask</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_armclk_roundrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">calc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">best</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span> <span class="cm">/* bigger than any value */</span>
	<span class="kt">unsigned</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nr_armdiv</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">nr_armdiv</span><span class="p">;</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">armdiv</span><span class="p">[</span><span class="n">ptr</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* cpufreq provides 266mhz as 266666000 not 266666666 */</span>
			<span class="n">calc</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent</span> <span class="o">/</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">calc</span> <span class="o">&lt;=</span> <span class="n">rate</span> <span class="o">&amp;&amp;</span> <span class="n">div</span> <span class="o">&lt;</span> <span class="n">best</span><span class="p">)</span>
				<span class="n">best</span> <span class="o">=</span> <span class="n">div</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">parent</span> <span class="o">/</span> <span class="n">best</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">s3c2443_armclk_getrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkcon0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nr_armdiv</span> <span class="o">||</span> <span class="o">!</span><span class="n">armdivmask</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">clkcon0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>
	<span class="n">clkcon0</span> <span class="o">&amp;=</span> <span class="n">armdivmask</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">clkcon0</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">rate</span> <span class="o">/</span> <span class="n">armdiv</span><span class="p">[</span><span class="n">val</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2443_armclk_setrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">calc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">div</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">best</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span> <span class="cm">/* bigger than any value */</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">val</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">nr_armdiv</span> <span class="o">||</span> <span class="o">!</span><span class="n">armdivmask</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">nr_armdiv</span><span class="p">;</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">armdiv</span><span class="p">[</span><span class="n">ptr</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* cpufreq provides 266mhz as 266666000 not 266666666 */</span>
			<span class="n">calc</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent</span> <span class="o">/</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">calc</span> <span class="o">&lt;=</span> <span class="n">rate</span> <span class="o">&amp;&amp;</span> <span class="n">div</span> <span class="o">&lt;</span> <span class="n">best</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">best</span> <span class="o">=</span> <span class="n">div</span><span class="p">;</span>
				<span class="n">val</span> <span class="o">=</span> <span class="n">ptr</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clkcon0</span><span class="p">;</span>

		<span class="n">clkcon0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>
		<span class="n">clkcon0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">armdivmask</span><span class="p">;</span>
		<span class="n">clkcon0</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">;</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clkcon0</span><span class="p">,</span> <span class="n">S3C2443_CLKDIV0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EINVAL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_armdiv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armdiv&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">round_rate</span> <span class="o">=</span> <span class="n">s3c2443_armclk_roundrate</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_rate</span> <span class="o">=</span> <span class="n">s3c2443_armclk_getrate</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_rate</span> <span class="o">=</span> <span class="n">s3c2443_armclk_setrate</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* armclk</span>
<span class="cm"> *</span>
<span class="cm"> * this is the clock fed into the ARM core itself, from armdiv or from hclk.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_arm_sources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_armdiv</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_arm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;armclk&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clksrc_sources</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="n">clk_arm_sources</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_sources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_arm_sources</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV0</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">13</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* usbhost</span>
<span class="cm"> *</span>
<span class="cm"> * usb host bus-clock, usually 48MHz to provide USB bus clock timing</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_usb_bus_host</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-bus-host-parent&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_SCLKCON_USBHOST</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* common clksrc clocks */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clksrc_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* camera interface bus-clock, divided down from esysclk */</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;camif-upll&quot;</span><span class="p">,</span>	<span class="cm">/* same as 2440 name */</span>
			<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_SCLKCON_CAMCLK</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">26</span> <span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;display-if&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
			<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_SCLKCON_DISPCLK</span><span class="p">,</span>
			<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">16</span> <span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_esys_uart</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* ART baud-rate clock sourced from esysclk via a divisor */</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uartclk&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">8</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_i2s_ext</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2s-ext&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* i2s_eplldiv</span>
<span class="cm"> *</span>
<span class="cm"> * This clock is the output from the I2S divisor of ESYSCLK, and is separate</span>
<span class="cm"> * from the mux that comes after it (cannot merge into one single clock)</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_i2s_eplldiv</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2s-eplldiv&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* i2s-ref</span>
<span class="cm"> *</span>
<span class="cm"> * i2s bus reference clock, selectable from external, esysclk or epllref</span>
<span class="cm"> *</span>
<span class="cm"> * Note, this used to be two clocks, but was compressed into one.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk_i2s_srclist</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_i2s_eplldiv</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_i2s_ext</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_i2s</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2s-if&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_SCLKCON_I2SCLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">,</span>

	<span class="p">},</span>
	<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clksrc_sources</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">sources</span> <span class="o">=</span> <span class="n">clk_i2s_srclist</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_sources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk_i2s_srclist</span><span class="p">),</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_src</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKSRC</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">14</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;iis&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_IIS</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_ADC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_IIC</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA4</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_DMA5</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_GPIO</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-host&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_USBH</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-device&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_USBD</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_LCDC</span><span class="p">,</span>

	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;timers&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_PWMT</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;cfc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_CFC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssmc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_SSMC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-uart.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_UART0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-uart.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_UART1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-uart.2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_UART2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2440-uart.3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_UART3</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;rtc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_RTC</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_WDT</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ac97&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_AC97</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;nand&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usb-bus-host&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usb_bus_host</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsmmc1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_h</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_HCLKCON_HSMMC</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">hsspi_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_HSSPI</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* EPLLCON compatible enough to get on/off information */</span>

<span class="kt">void</span> <span class="n">__init_or_cpufreq</span> <span class="nf">s3c2443_common_setup_clocks</span><span class="p">(</span><span class="n">pll_fn</span> <span class="n">get_mpll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epllcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_EPLLCON</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mpllcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_MPLLCON</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">xtal_clk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">xtal</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">xtal_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;xtal&quot;</span><span class="p">);</span>
	<span class="n">xtal</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">xtal_clk</span><span class="p">);</span>

	<span class="n">pll</span> <span class="o">=</span> <span class="n">get_mpll</span><span class="p">(</span><span class="n">mpllcon</span><span class="p">,</span> <span class="n">xtal</span><span class="p">);</span>
	<span class="n">clk_msysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">clk_mpll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">pll</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;CPU: MPLL %s %ld.%03ld MHz, cpu %ld.%03ld MHz, mem %ld.%03ld MHz, pclk %ld.%03ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">mpllcon</span> <span class="o">&amp;</span> <span class="n">S3C2443_PLLCON_OFF</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span> <span class="o">:</span> <span class="s">&quot;on&quot;</span><span class="p">,</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">pll</span><span class="p">),</span> <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_armdiv</span><span class="p">)),</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_h</span><span class="p">)),</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_p</span><span class="p">)));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrc_clks</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_set_clksrc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clksrc_clks</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="nb">true</span><span class="p">);</span>

	<span class="cm">/* ensure usb bus clock is within correct rate of 48MHz */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usb_bus_host</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="mi">48</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Warning: USB host bus not at 48MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">clk_set_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usb_bus_host</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span> <span class="mi">48</span><span class="o">*</span><span class="mi">1000</span><span class="o">*</span><span class="mi">1000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;CPU: EPLL %s %ld.%03ld MHz, usb-bus %ld.%03ld MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">epllcon</span> <span class="o">&amp;</span> <span class="n">S3C2443_PLLCON_OFF</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;off&quot;</span> <span class="o">:</span> <span class="s">&quot;on&quot;</span><span class="p">,</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">)),</span>
	       <span class="n">print_mhz</span><span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">)));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_prediv</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mpllref</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_mdivclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_usb_bus</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_armdiv</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">hsmmc1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">hsspi_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">clksrcs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_i2s_eplldiv</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_i2s</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_usb_bus_host</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_msysclk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_arm</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s3c2443_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c24xx_uclk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;clk_uart_baud3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_esys_uart</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hsmmc1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hsspi_clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c2443_common_init_clocks</span><span class="p">(</span><span class="kt">int</span> <span class="n">xtal</span><span class="p">,</span> <span class="n">pll_fn</span> <span class="n">get_mpll</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">divs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_divs</span><span class="p">,</span>
				       <span class="kt">int</span> <span class="n">divmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">armdiv</span> <span class="o">=</span> <span class="n">divs</span><span class="p">;</span>
	<span class="n">nr_armdiv</span> <span class="o">=</span> <span class="n">nr_divs</span><span class="p">;</span>
	<span class="n">armdivmask</span> <span class="o">=</span> <span class="n">divmask</span><span class="p">;</span>

	<span class="cm">/* s3c2443 parents h clock from prediv */</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_prediv</span><span class="p">;</span>
	<span class="n">clk_h</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h_ops</span><span class="p">;</span>

	<span class="cm">/* and p clock from h clock */</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_h</span><span class="p">;</span>
	<span class="n">clk_p</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p_ops</span><span class="p">;</span>

	<span class="n">clk_usb_bus</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_usb_bus_host</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">clk_epll</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">s3c24xx_register_baseclocks</span><span class="p">(</span><span class="n">xtal</span><span class="p">);</span>
	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrc_clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrc_clks</span><span class="p">));</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks</span><span class="p">));</span>

	<span class="cm">/* See s3c2443/etc notes on disabling clocks at init time */</span>
	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s3c2443_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c2443_clk_lookup</span><span class="p">));</span>

	<span class="n">s3c2443_common_setup_clocks</span><span class="p">(</span><span class="n">get_mpll</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
