#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 26 20:08:24 2024
# Process ID: 31280
# Current directory: C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27156 C:\Users\12554\Desktop\DAQ\myip\MJ_inputclk_DS_GBUF\MJ_inputclk_DS_GBUF.xpr
# Log file: C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/vivado.log
# Journal file: C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/MJ_inputclk_DS_GBUF.xpr
INFO: [Project 1-313] Project file moved from 'F:/MSI-Work/myip/MJ_inputclk_DS_GBUF' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-229] Project 'MJ_inputclk_DS_GBUF.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/MJ_inputclk_DS_GBUF.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx2017.4/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {C:\Users\12554\Desktop\DAQ\myip\MJ_inputclk_DS_GBUF\MJ_inputclk_DS_GBUF.srcs\sources_1\new\component.xml}
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-2
Top: MJ_inputclk_ds_gbuf
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 950.848 ; gain = 66.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MJ_inputclk_ds_gbuf' [C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/MJ_inputclk_DS_GBUF.srcs/sources_1/new/MJ_inputclk_ds_gbuf.v:23]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (1#1) [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/MJ_inputclk_DS_GBUF.srcs/sources_1/new/MJ_inputclk_ds_gbuf.v:48]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (2#1) [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 15 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (3#1) [E:/Xilinx2017.4/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-256] done synthesizing module 'MJ_inputclk_ds_gbuf' (4#1) [C:/Users/12554/Desktop/DAQ/myip/MJ_inputclk_DS_GBUF/MJ_inputclk_DS_GBUF.srcs/sources_1/new/MJ_inputclk_ds_gbuf.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 990.434 ; gain = 106.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 990.434 ; gain = 106.523
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.934 ; gain = 554.023
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.934 ; gain = 554.023
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 20:14:37 2024...
