/// Complete Register Map for ATSAM3X8E
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  ATSAM3X8E
/// Vendor:  Atmel
/// Family:  atsam3x8e
/// CPU:     CM3
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/atmel/atsam3x8e/atsam3x8e/register_map.hpp>
///
///   using namespace alloy::hal::atmel::atsam3x8e::atsam3x8e;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures
// ============================================================================

#include "registers/adc_registers.hpp"
#include "registers/can0_registers.hpp"
#include "registers/can1_registers.hpp"
#include "registers/chipid_registers.hpp"
#include "registers/dacc_registers.hpp"
#include "registers/dmac_registers.hpp"
#include "registers/efc0_registers.hpp"
#include "registers/efc1_registers.hpp"
#include "registers/emac_registers.hpp"
#include "registers/gpbr_registers.hpp"
#include "registers/hsmci_registers.hpp"
#include "registers/matrix_registers.hpp"
#include "registers/pioa_registers.hpp"
#include "registers/piob_registers.hpp"
#include "registers/pioc_registers.hpp"
#include "registers/piod_registers.hpp"
#include "registers/pmc_registers.hpp"
#include "registers/pwm_registers.hpp"
#include "registers/rstc_registers.hpp"
#include "registers/rtc_registers.hpp"
#include "registers/rtt_registers.hpp"
#include "registers/smc_registers.hpp"
#include "registers/spi0_registers.hpp"
#include "registers/ssc_registers.hpp"
#include "registers/supc_registers.hpp"
#include "registers/tc0_registers.hpp"
#include "registers/tc1_registers.hpp"
#include "registers/tc2_registers.hpp"
#include "registers/trng_registers.hpp"
#include "registers/twi0_registers.hpp"
#include "registers/twi1_registers.hpp"
#include "registers/uart_registers.hpp"
#include "registers/uotghs_registers.hpp"
#include "registers/usart0_registers.hpp"
#include "registers/usart1_registers.hpp"
#include "registers/usart2_registers.hpp"
#include "registers/usart3_registers.hpp"
#include "registers/wdt_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions
// ============================================================================

#include "bitfields/adc_bitfields.hpp"
#include "bitfields/can0_bitfields.hpp"
#include "bitfields/can1_bitfields.hpp"
#include "bitfields/chipid_bitfields.hpp"
#include "bitfields/dacc_bitfields.hpp"
#include "bitfields/dmac_bitfields.hpp"
#include "bitfields/efc0_bitfields.hpp"
#include "bitfields/efc1_bitfields.hpp"
#include "bitfields/emac_bitfields.hpp"
#include "bitfields/gpbr_bitfields.hpp"
#include "bitfields/hsmci_bitfields.hpp"
#include "bitfields/matrix_bitfields.hpp"
#include "bitfields/pioa_bitfields.hpp"
#include "bitfields/piob_bitfields.hpp"
#include "bitfields/pioc_bitfields.hpp"
#include "bitfields/piod_bitfields.hpp"
#include "bitfields/pmc_bitfields.hpp"
#include "bitfields/pwm_bitfields.hpp"
#include "bitfields/rstc_bitfields.hpp"
#include "bitfields/rtc_bitfields.hpp"
#include "bitfields/rtt_bitfields.hpp"
#include "bitfields/smc_bitfields.hpp"
#include "bitfields/spi0_bitfields.hpp"
#include "bitfields/ssc_bitfields.hpp"
#include "bitfields/supc_bitfields.hpp"
#include "bitfields/tc0_bitfields.hpp"
#include "bitfields/tc1_bitfields.hpp"
#include "bitfields/tc2_bitfields.hpp"
#include "bitfields/trng_bitfields.hpp"
#include "bitfields/twi0_bitfields.hpp"
#include "bitfields/twi1_bitfields.hpp"
#include "bitfields/uart_bitfields.hpp"
#include "bitfields/uotghs_bitfields.hpp"
#include "bitfields/usart0_bitfields.hpp"
#include "bitfields/usart1_bitfields.hpp"
#include "bitfields/usart2_bitfields.hpp"
#include "bitfields/usart3_bitfields.hpp"
#include "bitfields/wdt_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::atmel::atsam3x8e::atsam3x8e;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::atmel::atsam3x8e::atsam3x8e;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 38 peripheral register structures
//   - 38 peripheral bit field definitions
//   - Enumeration definitions
//
// Total peripherals with registers: 38
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
