# Benchmark "faults\fault_U69__false_8_frames" written by ABC on Tue Dec 06 01:11:09 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n73 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x1 ( EQL_00, n76 )
n78         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n77 )
n79         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n80         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n79 )
n81         = LUT 0x4 ( EQL_00, n80 )
n82         = LUT 0x1 ( n78, n81 )
n83         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n84         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n83 )
n85         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n86         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, n85 )
n87         = LUT 0x4 ( EQL_00, n86 )
n88         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n89         = LUT 0x1 ( n84, n87 )
n90         = LUT 0x4 ( n88, n89 )
n91         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n92         = LUT 0x1 ( n77, n91 )
n93         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n88 )
n94         = LUT 0x1 ( n78, n80 )
n95         = LUT 0x4 ( n93, n94 )
n96         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n97         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n98         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n97 )
n99         = LUT 0x4 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n100        = LUT 0x1 ( n96, n98 )
n101        = LUT 0x4 ( n99, n100 )
n102        = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n88 )
n103        = LUT 0x1 ( n87, n102 )
n104        = LUT 0x2 ( EQL_00, n73 )
n105        = LUT 0x4 ( n91, n104 )
n106        = LUT 0x1 ( n82, n90 )
n107        = LUT 0x4 ( n92, n106 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( CONT_EQL_01, n107 )
n109        = LUT 0x8 ( n90, n92 )
n110        = LUT 0x1 ( EQL_01, n109 )
n111        = LUT 0x1 ( n82, n110 )
n112        = LUT 0x8 ( n82, n90 )
n113        = LUT 0x4 ( n92, n112 )
n114        = LUT 0x4 ( EQL_01, n113 )
n115        = LUT 0x1 ( n111, n114 )
n116        = LUT 0x8 ( n82, EQL_01 )
n117        = LUT 0x4 ( n92, n116 )
n118        = LUT 0x4 ( n82, n92 )
n119        = LUT 0x8 ( n90, n118 )
n120        = LUT 0x4 ( EQL_01, n119 )
n121        = LUT 0x4 ( n90, EQL_01 )
n122        = LUT 0x1 ( n117, n120 )
n123        = LUT 0x4 ( n121, n122 )
n124        = LUT 0x1 ( n90, n92 )
n125        = LUT 0x1 ( n110, n124 )
n126        = LUT 0x8 ( n92, n121 )
n127        = LUT 0x1 ( n111, n113 )
n128        = LUT 0x4 ( n126, n127 )
n129        = LUT 0x1 ( n82, n92 )
n130        = LUT 0x8 ( n92, EQL_01 )
n131        = LUT 0x1 ( n90, n130 )
n132        = LUT 0x8 ( n90, EQL_01 )
n133        = LUT 0x1 ( n129, n131 )
n134        = LUT 0x4 ( n132, n133 )
n135        = LUT 0x4 ( n82, n121 )
n136        = LUT 0x1 ( n120, n135 )
n137        = LUT 0x2 ( EQL_01, n106 )
n138        = LUT 0x4 ( n124, n137 )
n139        = LUT 0x1 ( n115, n123 )
n140        = LUT 0x4 ( n125, n139 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( CONT_EQL_02, n140 )
n142        = LUT 0x8 ( n123, n125 )
n143        = LUT 0x1 ( EQL_02, n142 )
n144        = LUT 0x1 ( n115, n143 )
n145        = LUT 0x8 ( n115, n123 )
n146        = LUT 0x4 ( n125, n145 )
n147        = LUT 0x4 ( EQL_02, n146 )
n148        = LUT 0x1 ( n144, n147 )
n149        = LUT 0x8 ( n115, EQL_02 )
n150        = LUT 0x4 ( n125, n149 )
n151        = LUT 0x4 ( n115, n125 )
n152        = LUT 0x8 ( n123, n151 )
n153        = LUT 0x4 ( EQL_02, n152 )
n154        = LUT 0x4 ( n123, EQL_02 )
n155        = LUT 0x1 ( n150, n153 )
n156        = LUT 0x4 ( n154, n155 )
n157        = LUT 0x1 ( n123, n125 )
n158        = LUT 0x1 ( n143, n157 )
n159        = LUT 0x8 ( n125, n154 )
n160        = LUT 0x1 ( n144, n146 )
n161        = LUT 0x4 ( n159, n160 )
n162        = LUT 0x1 ( n115, n125 )
n163        = LUT 0x8 ( n125, EQL_02 )
n164        = LUT 0x1 ( n123, n163 )
n165        = LUT 0x8 ( n123, EQL_02 )
n166        = LUT 0x1 ( n162, n164 )
n167        = LUT 0x4 ( n165, n166 )
n168        = LUT 0x4 ( n115, n154 )
n169        = LUT 0x1 ( n153, n168 )
n170        = LUT 0x2 ( EQL_02, n139 )
n171        = LUT 0x4 ( n157, n170 )
n172        = LUT 0x1 ( n148, n156 )
n173        = LUT 0x4 ( n158, n172 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( CONT_EQL_03, n173 )
n175        = LUT 0x8 ( n156, n158 )
n176        = LUT 0x1 ( EQL_03, n175 )
n177        = LUT 0x1 ( n148, n176 )
n178        = LUT 0x8 ( n148, n156 )
n179        = LUT 0x4 ( n158, n178 )
n180        = LUT 0x4 ( EQL_03, n179 )
n181        = LUT 0x1 ( n177, n180 )
n182        = LUT 0x8 ( n148, EQL_03 )
n183        = LUT 0x4 ( n158, n182 )
n184        = LUT 0x4 ( n148, n158 )
n185        = LUT 0x8 ( n156, n184 )
n186        = LUT 0x4 ( EQL_03, n185 )
n187        = LUT 0x4 ( n156, EQL_03 )
n188        = LUT 0x1 ( n183, n186 )
n189        = LUT 0x4 ( n187, n188 )
n190        = LUT 0x1 ( n156, n158 )
n191        = LUT 0x1 ( n176, n190 )
n192        = LUT 0x8 ( n158, n187 )
n193        = LUT 0x1 ( n177, n179 )
n194        = LUT 0x4 ( n192, n193 )
n195        = LUT 0x1 ( n148, n158 )
n196        = LUT 0x8 ( n158, EQL_03 )
n197        = LUT 0x1 ( n156, n196 )
n198        = LUT 0x8 ( n156, EQL_03 )
n199        = LUT 0x1 ( n195, n197 )
n200        = LUT 0x4 ( n198, n199 )
n201        = LUT 0x4 ( n148, n187 )
n202        = LUT 0x1 ( n186, n201 )
n203        = LUT 0x2 ( EQL_03, n172 )
n204        = LUT 0x4 ( n190, n203 )
n205        = LUT 0x1 ( n181, n189 )
n206        = LUT 0x4 ( n191, n205 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( CONT_EQL_04, n206 )
n208        = LUT 0x8 ( n189, n191 )
n209        = LUT 0x1 ( EQL_04, n208 )
n210        = LUT 0x1 ( n181, n209 )
n211        = LUT 0x8 ( n181, n189 )
n212        = LUT 0x4 ( n191, n211 )
n213        = LUT 0x4 ( EQL_04, n212 )
n214        = LUT 0x1 ( n210, n213 )
n215        = LUT 0x8 ( n181, EQL_04 )
n216        = LUT 0x4 ( n191, n215 )
n217        = LUT 0x4 ( n181, n191 )
n218        = LUT 0x8 ( n189, n217 )
n219        = LUT 0x4 ( EQL_04, n218 )
n220        = LUT 0x4 ( n189, EQL_04 )
n221        = LUT 0x1 ( n216, n219 )
n222        = LUT 0x4 ( n220, n221 )
n223        = LUT 0x1 ( n189, n191 )
n224        = LUT 0x1 ( n209, n223 )
n225        = LUT 0x8 ( n191, n220 )
n226        = LUT 0x1 ( n210, n212 )
n227        = LUT 0x4 ( n225, n226 )
n228        = LUT 0x1 ( n181, n191 )
n229        = LUT 0x8 ( n191, EQL_04 )
n230        = LUT 0x1 ( n189, n229 )
n231        = LUT 0x8 ( n189, EQL_04 )
n232        = LUT 0x1 ( n228, n230 )
n233        = LUT 0x4 ( n231, n232 )
n234        = LUT 0x4 ( n181, n220 )
n235        = LUT 0x1 ( n219, n234 )
n236        = LUT 0x2 ( EQL_04, n205 )
n237        = LUT 0x4 ( n223, n236 )
n238        = LUT 0x1 ( n214, n222 )
n239        = LUT 0x4 ( n224, n238 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( CONT_EQL_05, n239 )
n241        = LUT 0x8 ( n222, n224 )
n242        = LUT 0x1 ( EQL_05, n241 )
n243        = LUT 0x1 ( n214, n242 )
n244        = LUT 0x8 ( n214, n222 )
n245        = LUT 0x4 ( n224, n244 )
n246        = LUT 0x4 ( EQL_05, n245 )
n247        = LUT 0x1 ( n243, n246 )
n248        = LUT 0x8 ( n214, EQL_05 )
n249        = LUT 0x4 ( n224, n248 )
n250        = LUT 0x4 ( n214, n224 )
n251        = LUT 0x8 ( n222, n250 )
n252        = LUT 0x4 ( EQL_05, n251 )
n253        = LUT 0x4 ( n222, EQL_05 )
n254        = LUT 0x1 ( n249, n252 )
n255        = LUT 0x4 ( n253, n254 )
n256        = LUT 0x1 ( n222, n224 )
n257        = LUT 0x1 ( n242, n256 )
n258        = LUT 0x8 ( n224, n253 )
n259        = LUT 0x1 ( n243, n245 )
n260        = LUT 0x4 ( n258, n259 )
n261        = LUT 0x1 ( n214, n224 )
n262        = LUT 0x8 ( n224, EQL_05 )
n263        = LUT 0x1 ( n222, n262 )
n264        = LUT 0x8 ( n222, EQL_05 )
n265        = LUT 0x1 ( n261, n263 )
n266        = LUT 0x4 ( n264, n265 )
n267        = LUT 0x4 ( n214, n253 )
n268        = LUT 0x1 ( n252, n267 )
n269        = LUT 0x2 ( EQL_05, n238 )
n270        = LUT 0x4 ( n256, n269 )
n271        = LUT 0x1 ( n247, n255 )
n272        = LUT 0x4 ( n257, n271 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( CONT_EQL_06, n272 )
n274        = LUT 0x8 ( n255, n257 )
n275        = LUT 0x1 ( EQL_06, n274 )
n276        = LUT 0x1 ( n247, n275 )
n277        = LUT 0x8 ( n247, n255 )
n278        = LUT 0x4 ( n257, n277 )
n279        = LUT 0x4 ( n247, n257 )
n280        = LUT 0x8 ( n255, n279 )
n281        = LUT 0x4 ( EQL_06, n280 )
n282        = LUT 0x4 ( n255, EQL_06 )
n283        = LUT 0x1 ( n255, n257 )
n284        = LUT 0x8 ( n257, n282 )
n285        = LUT 0x1 ( n276, n278 )
n286        = LUT 0x4 ( n284, n285 )
n287        = LUT 0x1 ( n247, n257 )
n288        = LUT 0x8 ( n257, EQL_06 )
n289        = LUT 0x1 ( n255, n288 )
n290        = LUT 0x8 ( n255, EQL_06 )
n291        = LUT 0x1 ( n287, n289 )
n292        = LUT 0x4 ( n290, n291 )
n293        = LUT 0x4 ( n247, n282 )
n294        = LUT 0x1 ( n281, n293 )
n295        = LUT 0x2 ( EQL_06, n271 )
n296        = LUT 0x4 ( n283, n295 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n95 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n101 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n103 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n105 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_01 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n128 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n134 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n136 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n138 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_02 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n161 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n167 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n169 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n171 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_03 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n194 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n200 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n202 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n204 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_04 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n227 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n233 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n235 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n237 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_05 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n260 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n266 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n268 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n270 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_06 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n286 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n292 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n294 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n296 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT_07 )
