<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M433 BSP: EPWM_T Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M433 BSP<span id="projectnumber">&#160;V3.01.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M433</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">EPWM_T Struct Reference<div class="ingroups"><a class="el" href="../../d5/d5c/group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for EPWM_T:</div>
<div class="dyncontent">
<div class="center"><img src="../../d2/d69/struct_e_p_w_m___t__coll__graph.png" border="0" usemap="#a_e_p_w_m___t_coll__map" alt="Collaboration graph"/></div>
<map name="a_e_p_w_m___t_coll__map" id="a_e_p_w_m___t_coll__map">
<area shape="rect" title=" " alt="" coords="15,95,93,121"/>
<area shape="rect" href="../../d3/dac/struct_e_c_a_p_d_a_t___t.html" title=" " alt="" coords="5,5,103,32"/>
</map>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acb716eb6cd9de345d432a2d8e862868c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#acb716eb6cd9de345d432a2d8e862868c">CTL0</a></td></tr>
<tr class="separator:acb716eb6cd9de345d432a2d8e862868c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b83a80a8d852b1fe62bae935c4d41b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a65b83a80a8d852b1fe62bae935c4d41b">CTL1</a></td></tr>
<tr class="separator:a65b83a80a8d852b1fe62bae935c4d41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41f21d8583921ac8b3543ed6b75e848"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ac41f21d8583921ac8b3543ed6b75e848">SYNC</a></td></tr>
<tr class="separator:ac41f21d8583921ac8b3543ed6b75e848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2685e3adfb6e8b9ead4d16c4e4d4a027"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a2685e3adfb6e8b9ead4d16c4e4d4a027">SWSYNC</a></td></tr>
<tr class="separator:a2685e3adfb6e8b9ead4d16c4e4d4a027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0543aacf1d502959cb15aa97238d8c12"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a0543aacf1d502959cb15aa97238d8c12">CLKSRC</a></td></tr>
<tr class="separator:a0543aacf1d502959cb15aa97238d8c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47280570c4b39bb7b3df7fab3401cdb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a47280570c4b39bb7b3df7fab3401cdb3">CLKPSC</a> [3]</td></tr>
<tr class="separator:a47280570c4b39bb7b3df7fab3401cdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac03c511206eb9035e1a1d3205432a88d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ac03c511206eb9035e1a1d3205432a88d">CNTEN</a></td></tr>
<tr class="separator:ac03c511206eb9035e1a1d3205432a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6b4513719efeba3a167396262587e8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a5d6b4513719efeba3a167396262587e8">CNTCLR</a></td></tr>
<tr class="separator:a5d6b4513719efeba3a167396262587e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d88226a73492d643da5cd80af46b22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a95d88226a73492d643da5cd80af46b22">LOAD</a></td></tr>
<tr class="separator:a95d88226a73492d643da5cd80af46b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef471688e87b595cdcee3a8476b52837"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aef471688e87b595cdcee3a8476b52837">PERIOD</a> [6]</td></tr>
<tr class="separator:aef471688e87b595cdcee3a8476b52837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6125934b63ce0713054bb320d89cfb80"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a6125934b63ce0713054bb320d89cfb80">CMPDAT</a> [6]</td></tr>
<tr class="separator:a6125934b63ce0713054bb320d89cfb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda9ab3337ef420e2b2ee40151347f42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#afda9ab3337ef420e2b2ee40151347f42">DTCTL</a> [3]</td></tr>
<tr class="separator:afda9ab3337ef420e2b2ee40151347f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a42ab29cc1a0187c204d9a49366cc7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a83a42ab29cc1a0187c204d9a49366cc7">PHS</a> [3]</td></tr>
<tr class="separator:a83a42ab29cc1a0187c204d9a49366cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec40b43ba7f0e40755ff49ea8f5ef82"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a8ec40b43ba7f0e40755ff49ea8f5ef82">CNT</a> [6]</td></tr>
<tr class="separator:a8ec40b43ba7f0e40755ff49ea8f5ef82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc270fb354c810fd8f2dd4bbc871ddb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a7bc270fb354c810fd8f2dd4bbc871ddb">WGCTL0</a></td></tr>
<tr class="separator:a7bc270fb354c810fd8f2dd4bbc871ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2907994515eb17ac1a1a3879022bc0bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a2907994515eb17ac1a1a3879022bc0bc">WGCTL1</a></td></tr>
<tr class="separator:a2907994515eb17ac1a1a3879022bc0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823c55123442bc4ae77bdec636747ff8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a823c55123442bc4ae77bdec636747ff8">MSKEN</a></td></tr>
<tr class="separator:a823c55123442bc4ae77bdec636747ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8ad62b46e87f2f426324392b2bcdeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a3a8ad62b46e87f2f426324392b2bcdeb">MSK</a></td></tr>
<tr class="separator:a3a8ad62b46e87f2f426324392b2bcdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162fe20c6321426bc6a1b14e7cddf050"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a162fe20c6321426bc6a1b14e7cddf050">BNF</a></td></tr>
<tr class="separator:a162fe20c6321426bc6a1b14e7cddf050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaafde4645853ebcfd2d4bd6a1b37aaeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aaafde4645853ebcfd2d4bd6a1b37aaeb">FAILBRK</a></td></tr>
<tr class="separator:aaafde4645853ebcfd2d4bd6a1b37aaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5537551059205d37c741d6771d251f9f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a5537551059205d37c741d6771d251f9f">BRKCTL</a> [3]</td></tr>
<tr class="separator:a5537551059205d37c741d6771d251f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce1aa1a288b7373fadfba292fcadde6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a9ce1aa1a288b7373fadfba292fcadde6">POLCTL</a></td></tr>
<tr class="separator:a9ce1aa1a288b7373fadfba292fcadde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c7e260588d0c804f659dae62f38c3a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ad4c7e260588d0c804f659dae62f38c3a">POEN</a></td></tr>
<tr class="separator:ad4c7e260588d0c804f659dae62f38c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8f2c8f367831306338ff64af27dd4d"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a1c8f2c8f367831306338ff64af27dd4d">SWBRK</a></td></tr>
<tr class="separator:a1c8f2c8f367831306338ff64af27dd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30d912d6f73186575d642cb21054c8b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ac30d912d6f73186575d642cb21054c8b">INTEN0</a></td></tr>
<tr class="separator:ac30d912d6f73186575d642cb21054c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f1f5c00628e57d5bd685ce576d0541e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a7f1f5c00628e57d5bd685ce576d0541e">INTEN1</a></td></tr>
<tr class="separator:a7f1f5c00628e57d5bd685ce576d0541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4525812584da5c59bba9add04679d70"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ac4525812584da5c59bba9add04679d70">INTSTS0</a></td></tr>
<tr class="separator:ac4525812584da5c59bba9add04679d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ed3ad4bafb67436be2ec1bcefbdc20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a69ed3ad4bafb67436be2ec1bcefbdc20">INTSTS1</a></td></tr>
<tr class="separator:a69ed3ad4bafb67436be2ec1bcefbdc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa04cd853d1a6050087aff68a61eaa73"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aaa04cd853d1a6050087aff68a61eaa73">DACTRGEN</a></td></tr>
<tr class="separator:aaa04cd853d1a6050087aff68a61eaa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2083e1da8902a1717ca0968441a8c078"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a2083e1da8902a1717ca0968441a8c078">EADCTS0</a></td></tr>
<tr class="separator:a2083e1da8902a1717ca0968441a8c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8548edd2bddc6db90d8cda12032bc8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a4d8548edd2bddc6db90d8cda12032bc8">EADCTS1</a></td></tr>
<tr class="separator:a4d8548edd2bddc6db90d8cda12032bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacba8b9a1005bb376cb5f1420647aefc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aacba8b9a1005bb376cb5f1420647aefc">FTCMPDAT</a> [3]</td></tr>
<tr class="separator:aacba8b9a1005bb376cb5f1420647aefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a66b72e270c7892f93f0683d05cc3cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a9a66b72e270c7892f93f0683d05cc3cd">SSCTL</a></td></tr>
<tr class="separator:a9a66b72e270c7892f93f0683d05cc3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936f9d8b8d66fe11ec36955fb058af66"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a936f9d8b8d66fe11ec36955fb058af66">SSTRG</a></td></tr>
<tr class="separator:a936f9d8b8d66fe11ec36955fb058af66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29b3637bb7bb5ad0e28268be133fc47"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ad29b3637bb7bb5ad0e28268be133fc47">LEBCTL</a></td></tr>
<tr class="separator:ad29b3637bb7bb5ad0e28268be133fc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d0bfd62ef05ecc6a83efd597e7ccb1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a65d0bfd62ef05ecc6a83efd597e7ccb1">LEBCNT</a></td></tr>
<tr class="separator:a65d0bfd62ef05ecc6a83efd597e7ccb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31307aa536101540e378d3546911cb17"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a31307aa536101540e378d3546911cb17">STATUS</a></td></tr>
<tr class="separator:a31307aa536101540e378d3546911cb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55af089b93404f05e2ae70bf920ebad1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a55af089b93404f05e2ae70bf920ebad1">IFA</a> [6]</td></tr>
<tr class="separator:a55af089b93404f05e2ae70bf920ebad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6179be82143fc604f67a9ceab457293"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#af6179be82143fc604f67a9ceab457293">AINTSTS</a></td></tr>
<tr class="separator:af6179be82143fc604f67a9ceab457293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918bd4203550ca04d31953ec2340e404"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a918bd4203550ca04d31953ec2340e404">AINTEN</a></td></tr>
<tr class="separator:a918bd4203550ca04d31953ec2340e404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de246f6adad207354bee8fa7c592604"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a3de246f6adad207354bee8fa7c592604">APDMACTL</a></td></tr>
<tr class="separator:a3de246f6adad207354bee8fa7c592604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90190c2bd39ff8f6fcb92b1668bc1793"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a90190c2bd39ff8f6fcb92b1668bc1793">FDEN</a></td></tr>
<tr class="separator:a90190c2bd39ff8f6fcb92b1668bc1793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e314303fd0e177993bb6223bfd7d067"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a1e314303fd0e177993bb6223bfd7d067">FDCTL</a> [6]</td></tr>
<tr class="separator:a1e314303fd0e177993bb6223bfd7d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8680c0b32d475cd4df0d7ce50bb5365a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a8680c0b32d475cd4df0d7ce50bb5365a">FDIEN</a></td></tr>
<tr class="separator:a8680c0b32d475cd4df0d7ce50bb5365a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c6be6a727eb60307f72c476ca58eff"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a43c6be6a727eb60307f72c476ca58eff">FDSTS</a></td></tr>
<tr class="separator:a43c6be6a727eb60307f72c476ca58eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad229e802469432db695160d2d487600a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ad229e802469432db695160d2d487600a">EADCPSCCTL</a></td></tr>
<tr class="separator:ad229e802469432db695160d2d487600a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556f22b6afb66f66aef4fb2d155a01da"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a556f22b6afb66f66aef4fb2d155a01da">EADCPSC0</a></td></tr>
<tr class="separator:a556f22b6afb66f66aef4fb2d155a01da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d288d4d6f810db91ed68eae97f3f83"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a54d288d4d6f810db91ed68eae97f3f83">EADCPSC1</a></td></tr>
<tr class="separator:a54d288d4d6f810db91ed68eae97f3f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadd497278fe0a72142dedc2c79302bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aeadd497278fe0a72142dedc2c79302bc">EADCPSCNT0</a></td></tr>
<tr class="separator:aeadd497278fe0a72142dedc2c79302bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b72d469cf368d9ce25e01de7aef6cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ab2b72d469cf368d9ce25e01de7aef6cb">EADCPSCNT1</a></td></tr>
<tr class="separator:ab2b72d469cf368d9ce25e01de7aef6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bac642d662381258fbc23433597421"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aa7bac642d662381258fbc23433597421">CAPINEN</a></td></tr>
<tr class="separator:aa7bac642d662381258fbc23433597421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecb00063ff8028504c0bf1e86495fef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a0ecb00063ff8028504c0bf1e86495fef">CAPCTL</a></td></tr>
<tr class="separator:a0ecb00063ff8028504c0bf1e86495fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac931bb118f7dc1f5333654890725e5b9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ac931bb118f7dc1f5333654890725e5b9">CAPSTS</a></td></tr>
<tr class="separator:ac931bb118f7dc1f5333654890725e5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc2516ee1fee3cb749c68bac0211790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/dac/struct_e_c_a_p_d_a_t___t.html">ECAPDAT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a4dc2516ee1fee3cb749c68bac0211790">CAPDAT</a> [6]</td></tr>
<tr class="separator:a4dc2516ee1fee3cb749c68bac0211790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55410e119fe4361458132632c70526ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a55410e119fe4361458132632c70526ab">PDMACTL</a></td></tr>
<tr class="separator:a55410e119fe4361458132632c70526ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26262c3ffe1ddffdb647adf86ab5e7af"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a26262c3ffe1ddffdb647adf86ab5e7af">PDMACAP</a> [3]</td></tr>
<tr class="separator:a26262c3ffe1ddffdb647adf86ab5e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2e9b43fe93524b9fd6a0d263fb023bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#aa2e9b43fe93524b9fd6a0d263fb023bc">CAPIEN</a></td></tr>
<tr class="separator:aa2e9b43fe93524b9fd6a0d263fb023bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94af34fab3038bb96ea977115cf0a73"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#ae94af34fab3038bb96ea977115cf0a73">CAPIF</a></td></tr>
<tr class="separator:ae94af34fab3038bb96ea977115cf0a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ffeb6169978057756e218ef00b4f5b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a32ffeb6169978057756e218ef00b4f5b">PBUF</a> [6]</td></tr>
<tr class="separator:a32ffeb6169978057756e218ef00b4f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28b40a46d04b9b891448a7f1a415ff86"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a28b40a46d04b9b891448a7f1a415ff86">CMPBUF</a> [6]</td></tr>
<tr class="separator:a28b40a46d04b9b891448a7f1a415ff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111855c3ba8fa8ab68d686992be123b4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a111855c3ba8fa8ab68d686992be123b4">CPSCBUF</a> [3]</td></tr>
<tr class="separator:a111855c3ba8fa8ab68d686992be123b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aeb1fe9b7398283bd30499fd30fc5a5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a3aeb1fe9b7398283bd30499fd30fc5a5">FTCBUF</a> [3]</td></tr>
<tr class="separator:a3aeb1fe9b7398283bd30499fd30fc5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2bf0d1fa9e150be77816f682da9dbf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/db9/struct_e_p_w_m___t.html#a2a2bf0d1fa9e150be77816f682da9dbf">FTCI</a></td></tr>
<tr class="separator:a2a2bf0d1fa9e150be77816f682da9dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l00048">48</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a918bd4203550ca04d31953ec2340e404" name="a918bd4203550ca04d31953ec2340e404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918bd4203550ca04d31953ec2340e404">&#9670;&nbsp;</a></span>AINTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::AINTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0154] EPWM Accumulator Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md186"></a>
Offset: 0x154  EPWM Accumulator Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">IFAIEN0   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">IFAIEN1   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">IFAIEN2   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">IFAIEN3   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">IFAIEN4   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">IFAIEN5   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02153">2153</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="af6179be82143fc604f67a9ceab457293" name="af6179be82143fc604f67a9ceab457293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6179be82143fc604f67a9ceab457293">&#9670;&nbsp;</a></span>AINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::AINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0150] EPWM Accumulator Interrupt Flag Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md185"></a>
Offset: 0x150  EPWM Accumulator Interrupt Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">IFAIF0   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">IFAIF1   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">IFAIF2   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">IFAIF3   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">IFAIF4   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">IFAIF5   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFASEL in EPWM_IFAn register, software can clear this bit by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02152">2152</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a3de246f6adad207354bee8fa7c592604" name="a3de246f6adad207354bee8fa7c592604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de246f6adad207354bee8fa7c592604">&#9670;&nbsp;</a></span>APDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::APDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0158] EPWM Accumulator PDMA Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md187"></a>
Offset: 0x158  EPWM Accumulator PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">APDMAEN0   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">APDMAEN1   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">APDMAEN2   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">APDMAEN3   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">APDMAEN4   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">APDMAEN5   </td><td class="markdownTableBodyLeft">Channel N Accumulator PDMA Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel n PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel n PDMA function Enabled for the channel n to trigger PDMA to transfer memory data to register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02154">2154</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a162fe20c6321426bc6a1b14e7cddf050" name="a162fe20c6321426bc6a1b14e7cddf050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162fe20c6321426bc6a1b14e7cddf050">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c0] EPWM Brake Noise Filter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md165"></a>
Offset: 0xC0  EPWM Brake Noise Filter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRK0NFEN   </td><td class="markdownTableBodyLeft">EPWM Brake 0 Noise Filter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of EPWM Brake 0 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of EPWM Brake 0 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:1]   </td><td class="markdownTableBodyCenter">BRK0NFSEL   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">BRK0FCNT   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">BRK0PINV   </td><td class="markdownTableBodyLeft">Brake 0 Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin EPWMx_BRAKE0 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin EPWMx_BRAKE10 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRK1NFEN   </td><td class="markdownTableBodyLeft">EPWM Brake 1 Noise Filter Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of EPWM Brake 1 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of EPWM Brake 1 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:9]   </td><td class="markdownTableBodyCenter">BRK1NFSEL   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">BRK1FCNT   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">BRK1PINV   </td><td class="markdownTableBodyLeft">Brake 1 Pin Inverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin EPWMx_BRAKE1 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin EPWMx_BRAKE1 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BK0SRC   </td><td class="markdownTableBodyLeft">Brake 0 Pin Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For EPWM0 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from EPWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from EPWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For EPWM1 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from EPWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from EPWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BK1SRC   </td><td class="markdownTableBodyLeft">Brake 1 Pin Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For EPWM0 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from EPWM0_BRAKE1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from EPWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For EPWM1 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from EPWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from EPWM0_BRAKE1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02120">2120</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a5537551059205d37c741d6771d251f9f" name="a5537551059205d37c741d6771d251f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5537551059205d37c741d6771d251f9f">&#9670;&nbsp;</a></span>BRKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::BRKCTL[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c8] EPWM Brake Edge Detect Control Register 0/1,2/3,4/5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md167"></a>
Offset: 0xC8  EPWM Brake Edge Detect Control Register 0/1,2/3,4/5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CPO0EBEN   </td><td class="markdownTableBodyLeft">Enable ACMP0_O Digital Output As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP0_O as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP0_O as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CPO1EBEN   </td><td class="markdownTableBodyLeft">Enable ACMP1_O Digital Output As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP1_O as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP1_O as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable EPWMx_BRAKE0 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWMx_BRAKE0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWMx_BRAKE0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable EPWMx_BRAKE1 Pin As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWMx_BRAKE1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWMx_BRAKE1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CPO0LBEN   </td><td class="markdownTableBodyLeft">Enable ACMP0_O Digital Output As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP0_O as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP0_O as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CPO1LBEN   </td><td class="markdownTableBodyLeft">Enable ACMP1_O Digital Output As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ACMP1_O as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ACMP1_O as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">EPWM Brake Action Select for Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = EPWMx brake event will not affect even channels output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM even channel output tri-state when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM even channel output low level when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM even channel output high level when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">EPWM Brake Action Select for Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = EPWMx brake event will not affect odd channels output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM odd channel output tri-state when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM odd channel output low level when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM odd channel output high level when EPWMx brake event happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">EADCEBEN   </td><td class="markdownTableBodyLeft">Enable EADC Result Monitor (EADCRM) As Edge-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADCRM as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADCRM as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">EADCLBEN   </td><td class="markdownTableBodyLeft">Enable EADC Result Monitor (EADCRM) As Level-detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADCRM as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADCRM as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02122">2122</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a0ecb00063ff8028504c0bf1e86495fef" name="a0ecb00063ff8028504c0bf1e86495fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecb00063ff8028504c0bf1e86495fef">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0204] EPWM Capture Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md189"></a>
Offset: 0x204  EPWM Capture Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CAPEN0   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CAPEN1   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CAPEN2   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPEN3   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CAPEN4   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CAPEN5   </td><td class="markdownTableBodyLeft">Capture Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the EPWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CAPINV0   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CAPINV1   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CAPINV2   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CAPINV3   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CAPINV4   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CAPINV5   </td><td class="markdownTableBodyLeft">Capture Inverter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RCRLDEN0   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">RCRLDEN1   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">RCRLDEN2   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">RCRLDEN3   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">RCRLDEN4   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">RCRLDEN5   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">FCRLDEN0   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">FCRLDEN1   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">FCRLDEN2   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">FCRLDEN3   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">FCRLDEN4   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">FCRLDEN5   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02171">2171</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a4dc2516ee1fee3cb749c68bac0211790" name="a4dc2516ee1fee3cb749c68bac0211790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dc2516ee1fee3cb749c68bac0211790">&#9670;&nbsp;</a></span>CAPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/dac/struct_e_c_a_p_d_a_t___t.html">ECAPDAT_T</a> EPWM_T::CAPDAT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x020C] EPWM Rising and Falling Capture Data Register 0~5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02173">2173</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aa2e9b43fe93524b9fd6a0d263fb023bc" name="aa2e9b43fe93524b9fd6a0d263fb023bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2e9b43fe93524b9fd6a0d263fb023bc">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0250] EPWM Capture Interrupt Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md193"></a>
Offset: 0x250  EPWM Capture Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CAPRIEN0   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CAPRIEN1   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CAPRIEN2   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPRIEN3   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CAPRIEN4   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CAPRIEN5   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CAPFIEN0   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CAPFIEN1   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CAPFIEN2   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CAPFIEN3   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CAPFIEN4   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CAPFIEN5   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02179">2179</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ae94af34fab3038bb96ea977115cf0a73" name="ae94af34fab3038bb96ea977115cf0a73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94af34fab3038bb96ea977115cf0a73">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0254] EPWM Capture Interrupt Flag Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md194"></a>
Offset: 0x254  EPWM Capture Interrupt Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CRLIF0   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CRLIF1   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CRLIF2   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CRLIF3   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CRLIF4   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CRLIF5   </td><td class="markdownTableBodyLeft">EPWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CFLIF0   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CFLIF1   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CFLIF2   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CFLIF3   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CFLIF4   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CFLIF5   </td><td class="markdownTableBodyLeft">EPWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CAPIF corresponding channel CFLIF will cleared by hardware after PDMA transfer data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02180">2180</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aa7bac642d662381258fbc23433597421" name="aa7bac642d662381258fbc23433597421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bac642d662381258fbc23433597421">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0200] EPWM Capture Input Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md188"></a>
Offset: 0x200  EPWM Capture Input Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CAPINEN0   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CAPINEN1   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CAPINEN2   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPINEN3   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CAPINEN4   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CAPINEN5   </td><td class="markdownTableBodyLeft">Capture Input Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Channel capture input path Disabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Channel capture input path Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of EPWM channel capture function comes from correlative multifunction pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02170">2170</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ac931bb118f7dc1f5333654890725e5b9" name="ac931bb118f7dc1f5333654890725e5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac931bb118f7dc1f5333654890725e5b9">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0208] EPWM Capture Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md190"></a>
Offset: 0x208  EPWM Capture Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CRLIFOV0   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CRLIFOV1   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CRLIFOV2   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CRLIFOV3   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CRLIFOV4   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CRLIFOV5   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CFLIFOV0   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CFLIFOV1   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">CFLIFOV2   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CFLIFOV3   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CFLIFOV4   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CFLIFOV5   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02172">2172</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a47280570c4b39bb7b3df7fab3401cdb3" name="a47280570c4b39bb7b3df7fab3401cdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47280570c4b39bb7b3df7fab3401cdb3">&#9670;&nbsp;</a></span>CLKPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CLKPSC[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] EPWM Clock Prescale Register 0/1,2/3,4/5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md152"></a>
Offset: 0x14  EPWM Clock Prescale Register 0/1, 2/3, 4/5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">EPWM Counter Clock Prescale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of EPWM counter is decided by clock prescaler    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each EPWM pair share one EPWM counter clock prescaler    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of EPWM counter is divided by (CLKPSC+ 1)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02089">2089</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a0543aacf1d502959cb15aa97238d8c12" name="a0543aacf1d502959cb15aa97238d8c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0543aacf1d502959cb15aa97238d8c12">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] EPWM Clock Source Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md151"></a>
Offset: 0x10  EPWM Clock Source Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">ECLKSRC0   </td><td class="markdownTableBodyLeft">EPWM_CH01 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = EPWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">ECLKSRC2   </td><td class="markdownTableBodyLeft">EPWM_CH23 External Clock Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = EPWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">ECLKSRC4   </td><td class="markdownTableBodyLeft">EPWM_CH45 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = EPWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02088">2088</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a28b40a46d04b9b891448a7f1a415ff86" name="a28b40a46d04b9b891448a7f1a415ff86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28b40a46d04b9b891448a7f1a415ff86">&#9670;&nbsp;</a></span>CMPBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CMPBUF[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x031c] EPWM CMPDAT0~5 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md196"></a>
Offset: 0x31C  EPWM CMPDAT0~5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">EPWM Comparator Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02185">2185</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a6125934b63ce0713054bb320d89cfb80" name="a6125934b63ce0713054bb320d89cfb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6125934b63ce0713054bb320d89cfb80">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CMPDAT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] EPWM Comparator Register 0~5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md157"></a>
Offset: 0x50  EPWM Comparator Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMP   </td><td class="markdownTableBodyLeft">EPWM Comparator Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMP use to compare with CNTR to generate EPWM waveform, interrupt and trigger EADC/DAC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In independent mode, CMPDAT0~5 denote as 6 independent EPWM_CH0~5 compared point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs EPWM_CH0 and EPWM_CH1, EPWM_CH2 and EPWM_CH3, EPWM_CH4 and EPWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02100">2100</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a8ec40b43ba7f0e40755ff49ea8f5ef82" name="a8ec40b43ba7f0e40755ff49ea8f5ef82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec40b43ba7f0e40755ff49ea8f5ef82">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CNT[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] EPWM Counter Register 0~5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md160"></a>
Offset: 0x90  EPWM Counter Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">EPWM Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can monitor CNTR to know the current value in 16-bit period counter.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DIRF   </td><td class="markdownTableBodyLeft">EPWM Direction Indicator Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Counter is Down count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Counter is UP count.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02112">2112</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a5d6b4513719efeba3a167396262587e8" name="a5d6b4513719efeba3a167396262587e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d6b4513719efeba3a167396262587e8">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] EPWM Clear Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md154"></a>
Offset: 0x24  EPWM Clear Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTCLR0   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CNTCLR1   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTCLR2   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CNTCLR3   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTCLR4   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CNTCLR5   </td><td class="markdownTableBodyLeft">Clear EPWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit EPWM counter to 0000H.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02091">2091</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ac03c511206eb9035e1a1d3205432a88d" name="ac03c511206eb9035e1a1d3205432a88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac03c511206eb9035e1a1d3205432a88d">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] EPWM Counter Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md153"></a>
Offset: 0x20  EPWM Counter Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTEN0   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CNTEN1   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTEN2   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CNTEN3   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTEN4   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CNTEN5   </td><td class="markdownTableBodyLeft">EPWM Counter Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Counter and clock prescaler Start Running.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02090">2090</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a111855c3ba8fa8ab68d686992be123b4" name="a111855c3ba8fa8ab68d686992be123b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111855c3ba8fa8ab68d686992be123b4">&#9670;&nbsp;</a></span>CPSCBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CPSCBUF[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0334] EPWM CLKPSC0_1/2_3/4_5 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md197"></a>
Offset: 0x334  EPWM CLKPSC0_1/2_3/4_5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CPSCBUF   </td><td class="markdownTableBodyLeft">EPWM Counter Clock Prescale Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Use as EPWM counter clock prescale active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02186">2186</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="acb716eb6cd9de345d432a2d8e862868c" name="acb716eb6cd9de345d432a2d8e862868c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb716eb6cd9de345d432a2d8e862868c">&#9670;&nbsp;</a></span>CTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] EPWM Control Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md147"></a>
Offset: 0x00  EPWM Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CTRLD0   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CTRLD1   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CTRLD2   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTRLD3   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CTRLD4   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CTRLD5   </td><td class="markdownTableBodyLeft">Center Re-load    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">WINLDEN0   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">WINLDEN1   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">WINLDEN2   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">WINLDEN3   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">WINLDEN4   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">WINLDEN5   </td><td class="markdownTableBodyLeft">Window Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to EPWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">IMMLDEN0   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">IMMLDEN1   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">IMMLDEN2   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">IMMLDEN3   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">IMMLDEN4   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">IMMLDEN5   </td><td class="markdownTableBodyLeft">Immediately Load Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">GROUPEN   </td><td class="markdownTableBodyLeft">Group Function Enable Bit(S)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The output waveform of each EPWM channel are independent.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Unify the EPWM_CH2 and EPWM_CH4 to output the same waveform as EPWM_CH0 and unify the EPWM_CH3 and EPWM_CH5 to output the same waveform as EPWM_CH1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">DBGHALT   </td><td class="markdownTableBodyLeft">ICE Debug Mode Counter Halt (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If counter halt is enabled, EPWM all counters will keep current value until exit ICE debug mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode counter halt disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode counter halt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DBGTRIOFF   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM pin will be forced as tri-state while ICE debug mode acknowledged.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM pin will keep output no matter ICE debug mode acknowledged or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02084">2084</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a65b83a80a8d852b1fe62bae935c4d41b" name="a65b83a80a8d852b1fe62bae935c4d41b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b83a80a8d852b1fe62bae935c4d41b">&#9670;&nbsp;</a></span>CTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] EPWM Control Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md148"></a>
Offset: 0x04  EPWM Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">CNTTYPE0   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">CNTTYPE1   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">CNTTYPE2   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">CNTTYPE3   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">CNTTYPE4   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">CNTTYPE5   </td><td class="markdownTableBodyLeft">EPWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CNTMODE0   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CNTMODE1   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CNTMODE2   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CNTMODE3   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CNTMODE4   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">CNTMODE5   </td><td class="markdownTableBodyLeft">EPWM Counter Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">OUTMODE0   </td><td class="markdownTableBodyLeft">EPWM Output Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the output mode of corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM independent mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">OUTMODE2   </td><td class="markdownTableBodyLeft">EPWM Output Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the output mode of corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM independent mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM complementary mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">OUTMODE4   </td><td class="markdownTableBodyLeft">EPWM Output Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the output mode of corresponding EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM independent mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02085">2085</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aaa04cd853d1a6050087aff68a61eaa73" name="aaa04cd853d1a6050087aff68a61eaa73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa04cd853d1a6050087aff68a61eaa73">&#9670;&nbsp;</a></span>DACTRGEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::DACTRGEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f4] EPWM Trigger DAC Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md175"></a>
Offset: 0xF4  EPWM Trigger DAC Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ZTE0   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ZTE1   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ZTE2   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ZTE3   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ZTE4   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ZTE5   </td><td class="markdownTableBodyLeft">EPWM Zero Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger EADC/DAC/DMA to start action when EPWM counter down count to zero if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PTE0   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PTE1   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PTE2   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PTE3   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PTE4   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">PTE5   </td><td class="markdownTableBodyLeft">EPWM Period Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to (PERIODn+1) if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM period point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM period point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CUTRGE0   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CUTRGE1   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CUTRGE2   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CUTRGE3   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CUTRGE4   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">CUTRGE5   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter up count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Up point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Up point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CUTRGE1, 3, 5 use as another CUTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">CDTRGE0   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">CDTRGE1   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">CDTRGE2   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">CDTRGE3   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">CDTRGE4   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">CDTRGE5   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Point Trigger DAC Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can trigger DAC to start action when EPWM counter down count to CMPDAT if this bit is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Compare Down count point trigger DAC function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Compare Down count point trigger DAC function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit should keep at 0 when EPWM counter operating in up counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CDTRGE1, 3, 5 use as another CDTRGE for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02133">2133</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="afda9ab3337ef420e2b2ee40151347f42" name="afda9ab3337ef420e2b2ee40151347f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda9ab3337ef420e2b2ee40151347f42">&#9670;&nbsp;</a></span>DTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::DTCTL[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] EPWM Dead-Time Control Register 0/1,2/3,4/5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md158"></a>
Offset: 0x70  EPWM Dead-Time Control Register 0/1,2/3,4/5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * EPWM_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-time Insertion for EPWM Pair (EPWM_CH0, EPWM_CH1) (EPWM_CH2, EPWM_CH3) (EPWM_CH4, EPWM_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary EPWM is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from EPWM_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toREGWRPROT register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02104">2104</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a556f22b6afb66f66aef4fb2d155a01da" name="a556f22b6afb66f66aef4fb2d155a01da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556f22b6afb66f66aef4fb2d155a01da">&#9670;&nbsp;</a></span>EADCPSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::EADCPSC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0188] EPWM Trigger EADC Prescale Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02163">2163</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a54d288d4d6f810db91ed68eae97f3f83" name="a54d288d4d6f810db91ed68eae97f3f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d288d4d6f810db91ed68eae97f3f83">&#9670;&nbsp;</a></span>EADCPSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::EADCPSC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x018C] EPWM Trigger EADC Prescale Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02164">2164</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ad229e802469432db695160d2d487600a" name="ad229e802469432db695160d2d487600a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad229e802469432db695160d2d487600a">&#9670;&nbsp;</a></span>EADCPSCCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::EADCPSCCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0184] EPWM Trigger EADC Prescale Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02162">2162</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aeadd497278fe0a72142dedc2c79302bc" name="aeadd497278fe0a72142dedc2c79302bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeadd497278fe0a72142dedc2c79302bc">&#9670;&nbsp;</a></span>EADCPSCNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::EADCPSCNT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0190] EPWM Trigger EADC Prescale Counter Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02165">2165</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ab2b72d469cf368d9ce25e01de7aef6cb" name="ab2b72d469cf368d9ce25e01de7aef6cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b72d469cf368d9ce25e01de7aef6cb">&#9670;&nbsp;</a></span>EADCPSCNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::EADCPSCNT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0194] EPWM Trigger EADC Prescale Counter Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02166">2166</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a2083e1da8902a1717ca0968441a8c078" name="a2083e1da8902a1717ca0968441a8c078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2083e1da8902a1717ca0968441a8c078">&#9670;&nbsp;</a></span>EADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::EADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f8] EPWM Trigger EADC Source Select Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md176"></a>
Offset: 0xF8  EPWM Trigger EADC Source Select Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL0   </td><td class="markdownTableBodyLeft">EPWM_CH0 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH0 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH0 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH1 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH1 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH1 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN0   </td><td class="markdownTableBodyLeft">EPWM_CH0 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL1   </td><td class="markdownTableBodyLeft">EPWM_CH1 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH0 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH0 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH1 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH1 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH1 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN1   </td><td class="markdownTableBodyLeft">EPWM_CH1 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">TRGSEL2   </td><td class="markdownTableBodyLeft">EPWM_CH2 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH2 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH2 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH3 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH3 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH3 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TRGEN2   </td><td class="markdownTableBodyLeft">EPWM_CH2 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">TRGSEL3   </td><td class="markdownTableBodyLeft">EPWM_CH3 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH2 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH2 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH3 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH3 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH3 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">TRGEN3   </td><td class="markdownTableBodyLeft">EPWM_CH3 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02134">2134</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a4d8548edd2bddc6db90d8cda12032bc8" name="a4d8548edd2bddc6db90d8cda12032bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8548edd2bddc6db90d8cda12032bc8">&#9670;&nbsp;</a></span>EADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::EADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00fc] EPWM Trigger EADC Source Select Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md177"></a>
Offset: 0xFC  EPWM Trigger EADC Source Select Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL4   </td><td class="markdownTableBodyLeft">EPWM_CH4 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH4 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH4 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH5 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH5 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH5 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN4   </td><td class="markdownTableBodyLeft">EPWM_CH4 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL5   </td><td class="markdownTableBodyLeft">EPWM_CH5 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = EPWM_CH4 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = EPWM_CH4 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = EPWM_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = EPWM_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = EPWM_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = EPWM_CH5 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = EPWM_CH5 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = EPWM_CH5 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = EPWM_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = EPWM_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = EPWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = EPWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = EPWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = EPWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = EPWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = EPWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN5   </td><td class="markdownTableBodyLeft">EPWM_CH5 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02135">2135</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aaafde4645853ebcfd2d4bd6a1b37aaeb" name="aaafde4645853ebcfd2d4bd6a1b37aaeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaafde4645853ebcfd2d4bd6a1b37aaeb">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c4] EPWM System Fail Brake Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md166"></a>
Offset: 0xC4  EPWM System Fail Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CSSBRKEN   </td><td class="markdownTableBodyLeft">Clock Security System Detection Trigger EPWM Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by CSS detection Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by CSS detection Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BODBRKEN   </td><td class="markdownTableBodyLeft">Brown-out Detection Trigger EPWM Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by BOD Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by BOD Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RAMBRKEN   </td><td class="markdownTableBodyLeft">SRAM Parity Error Detection Trigger EPWM Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by SRAM parity error detection Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by SRAM parity error detection Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CORBRKEN   </td><td class="markdownTableBodyLeft">Core Lockup Detection Trigger EPWM Brake Function 0 Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by Core lockup detection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by Core lockup detection Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02121">2121</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a1e314303fd0e177993bb6223bfd7d067" name="a1e314303fd0e177993bb6223bfd7d067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e314303fd0e177993bb6223bfd7d067">&#9670;&nbsp;</a></span>FDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::FDCTL[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0164~0x178] EPWM Fault Detect Control Register 0~5 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02159">2159</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a90190c2bd39ff8f6fcb92b1668bc1793" name="a90190c2bd39ff8f6fcb92b1668bc1793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90190c2bd39ff8f6fcb92b1668bc1793">&#9670;&nbsp;</a></span>FDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::FDEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0160] EPWM Fault Detect Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02158">2158</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a8680c0b32d475cd4df0d7ce50bb5365a" name="a8680c0b32d475cd4df0d7ce50bb5365a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8680c0b32d475cd4df0d7ce50bb5365a">&#9670;&nbsp;</a></span>FDIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::FDIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x017C] EPWM Fault Detect Interrupt Enable Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02160">2160</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a43c6be6a727eb60307f72c476ca58eff" name="a43c6be6a727eb60307f72c476ca58eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c6be6a727eb60307f72c476ca58eff">&#9670;&nbsp;</a></span>FDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EPWM_T::FDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0180] EPWM Fault Detect Interrupt Flag Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02161">2161</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a3aeb1fe9b7398283bd30499fd30fc5a5" name="a3aeb1fe9b7398283bd30499fd30fc5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aeb1fe9b7398283bd30499fd30fc5a5">&#9670;&nbsp;</a></span>FTCBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::FTCBUF[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0340] EPWM FTCMPDAT0_1/2_3/4_5 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md198"></a>
Offset: 0x340  EPWM FTCMPDAT0_1/2_3/4_5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMPBUF   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02187">2187</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a2a2bf0d1fa9e150be77816f682da9dbf" name="a2a2bf0d1fa9e150be77816f682da9dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2bf0d1fa9e150be77816f682da9dbf">&#9670;&nbsp;</a></span>FTCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::FTCI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x034c] EPWM FTCMPDAT Indicator Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md199"></a>
Offset: 0x34C  EPWM FTCMPDAT Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FTCMU0   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Up Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=1, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">FTCMU2   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Up Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=1, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">FTCMU4   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Up Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=1, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">FTCMD0   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Down Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=0, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">FTCMD2   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Down Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=0, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">FTCMD4   </td><td class="markdownTableBodyLeft">EPWM FTCMPDAT Down Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to CNTn and DIRF=0, software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02188">2188</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aacba8b9a1005bb376cb5f1420647aefc" name="aacba8b9a1005bb376cb5f1420647aefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacba8b9a1005bb376cb5f1420647aefc">&#9670;&nbsp;</a></span>FTCMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::FTCMPDAT[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] EPWM Free Trigger Compare Register 0/1,2/3,4/5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md178"></a>
Offset: 0x100  EPWM Free Trigger Compare Register 0/1,2/3,4/5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMP   </td><td class="markdownTableBodyLeft">EPWM Free Trigger Compare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs EPWM_CH0 and EPWM_CH1, EPWM_CH2 and EPWM_CH3, EPWM_CH4 and EPWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02136">2136</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a55af089b93404f05e2ae70bf920ebad1" name="a55af089b93404f05e2ae70bf920ebad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55af089b93404f05e2ae70bf920ebad1">&#9670;&nbsp;</a></span>IFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::IFA[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0130] EPWM Interrupt Flag Accumulator Register 0~5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md184"></a>
Offset: 0x130  EPWM Interrupt Flag Accumulator Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">IFACNT   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of EPWM_CHn period occurs to set bit IFAIFn to request the EPWM period interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM flag will be set in every IFACNT[15:0] times of EPWM period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">STPMOD   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Stop Mode Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM_CHn interrupt flag accumulator stop mode disable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM_CHn interrupt flag accumulator stop mode enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">IFASEL   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = CNT equal to Zero in channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = CNT equal to PERIOD in channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CNT equal to CMPU in channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CNT equal to CMPD in channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">IFAEN   </td><td class="markdownTableBodyLeft">EPWM_CHn Interrupt Flag Accumulator Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM_CHn interrupt flag accumulator disable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM_CHn interrupt flag accumulator enable.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02148">2148</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ac30d912d6f73186575d642cb21054c8b" name="ac30d912d6f73186575d642cb21054c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30d912d6f73186575d642cb21054c8b">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e0] EPWM Interrupt Enable Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md171"></a>
Offset: 0xE0  EPWM Interrupt Enable Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ZIEN0   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ZIEN1   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ZIEN2   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ZIEN3   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ZIEN4   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ZIEN5   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PIEN0   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PIEN1   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PIEN2   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PIEN3   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PIEN4   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">PIEN5   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CMPUIEN0   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CMPUIEN1   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CMPUIEN2   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CMPUIEN3   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CMPUIEN4   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">CMPUIEN5   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">CMPDIEN0   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">CMPDIEN1   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">CMPDIEN2   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">CMPDIEN3   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">CMPDIEN4   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">CMPDIEN5   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02126">2126</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a7f1f5c00628e57d5bd685ce576d0541e" name="a7f1f5c00628e57d5bd685ce576d0541e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f1f5c00628e57d5bd685ce576d0541e">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e4] EPWM Interrupt Enable Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md172"></a>
Offset: 0xE4  EPWM Interrupt Enable Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIEN0_1   </td><td class="markdownTableBodyLeft">EPWM Edge-detect Brake Interrupt Enable for Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIEN2_3   </td><td class="markdownTableBodyLeft">EPWM Edge-detect Brake Interrupt Enable for Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIEN4_5   </td><td class="markdownTableBodyLeft">EPWM Edge-detect Brake Interrupt Enable for Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIEN0_1   </td><td class="markdownTableBodyLeft">EPWM Level-detect Brake Interrupt Enable for Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIEN2_3   </td><td class="markdownTableBodyLeft">EPWM Level-detect Brake Interrupt Enable for Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIEN4_5   </td><td class="markdownTableBodyLeft">EPWM Level-detect Brake Interrupt Enable for Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02127">2127</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ac4525812584da5c59bba9add04679d70" name="ac4525812584da5c59bba9add04679d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4525812584da5c59bba9add04679d70">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e8] EPWM Interrupt Flag Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md173"></a>
Offset: 0xE8  EPWM Interrupt Flag Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ZIF0   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ZIF1   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ZIF2   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ZIF3   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ZIF4   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ZIF5   </td><td class="markdownTableBodyLeft">EPWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PIF0   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PIF1   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PIF2   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PIF3   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">PIF4   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">PIF5   </td><td class="markdownTableBodyLeft">EPWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when EPWM counter reaches EPWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CMPUIF0   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">CMPUIF1   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CMPUIF2   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CMPUIF3   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CMPUIF4   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">CMPUIF5   </td><td class="markdownTableBodyLeft">EPWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter up count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">CMPDIF0   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">CMPDIF1   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">CMPDIF2   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">CMPDIF3   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">CMPDIF4   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">CMPDIF5   </td><td class="markdownTableBodyLeft">EPWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when EPWM counter down count and reaches EPWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02128">2128</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a69ed3ad4bafb67436be2ec1bcefbdc20" name="a69ed3ad4bafb67436be2ec1bcefbdc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ed3ad4bafb67436be2ec1bcefbdc20">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00ec] EPWM Interrupt Flag Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md174"></a>
Offset: 0xEC  EPWM Interrupt Flag Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIF0   </td><td class="markdownTableBodyLeft">EPWM Channel0 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel0 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIF1   </td><td class="markdownTableBodyLeft">EPWM Channel1 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel1 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIF2   </td><td class="markdownTableBodyLeft">EPWM Channel2 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel2 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BRKEIF3   </td><td class="markdownTableBodyLeft">EPWM Channel3 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel3 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKEIF4   </td><td class="markdownTableBodyLeft">EPWM Channel4 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel4 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKEIF5   </td><td class="markdownTableBodyLeft">EPWM Channel5 Edge-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel5 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIF0   </td><td class="markdownTableBodyLeft">EPWM Channel0 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel0 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIF1   </td><td class="markdownTableBodyLeft">EPWM Channel1 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel1 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIF2   </td><td class="markdownTableBodyLeft">EPWM Channel2 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel2 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">BRKLIF3   </td><td class="markdownTableBodyLeft">EPWM Channel3 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel3 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKLIF4   </td><td class="markdownTableBodyLeft">EPWM Channel4 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel4 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKLIF5   </td><td class="markdownTableBodyLeft">EPWM Channel5 Level-detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel5 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EEPWM channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BRKESTS0   </td><td class="markdownTableBodyLeft">EPWM Channel0 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel0 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel0 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">BRKESTS1   </td><td class="markdownTableBodyLeft">EPWM Channel1 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel1 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel1 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">BRKESTS2   </td><td class="markdownTableBodyLeft">EPWM Channel2 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel2 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel2 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">BRKESTS3   </td><td class="markdownTableBodyLeft">EPWM Channel3 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel3 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel3 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">BRKESTS4   </td><td class="markdownTableBodyLeft">EPWM Channel4 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel4 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel4 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">BRKESTS5   </td><td class="markdownTableBodyLeft">EPWM Channel5 Edge-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel5 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel5 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BRKLSTS0   </td><td class="markdownTableBodyLeft">EPWM Channel0 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel0 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel0 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">BRKLSTS1   </td><td class="markdownTableBodyLeft">EPWM Channel1 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel1 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel1 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">BRKLSTS2   </td><td class="markdownTableBodyLeft">EPWM Channel2 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel2 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel2 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">BRKLSTS3   </td><td class="markdownTableBodyLeft">EPWM Channel3 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel3 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel3 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">BRKLSTS4   </td><td class="markdownTableBodyLeft">EPWM Channel4 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel4 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel4 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">BRKLSTS5   </td><td class="markdownTableBodyLeft">EPWM Channel5 Level-detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM channel5 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When EPWM channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the EPWM channel5 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, EPWM will release brake state until current EPWM period finished    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM waveform will start output from next full EPWM period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02129">2129</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a65d0bfd62ef05ecc6a83efd597e7ccb1" name="a65d0bfd62ef05ecc6a83efd597e7ccb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d0bfd62ef05ecc6a83efd597e7ccb1">&#9670;&nbsp;</a></span>LEBCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::LEBCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x011c] EPWM Leading Edge Blanking Counter Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md182"></a>
Offset: 0x11C  EPWM Leading Edge Blanking Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">LEBCNT   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This counter value decides leading edge blanking window size    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Blanking window size = LEBCNT+1, and LEB counter clock base is ECLK.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02143">2143</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ad29b3637bb7bb5ad0e28268be133fc47" name="ad29b3637bb7bb5ad0e28268be133fc47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29b3637bb7bb5ad0e28268be133fc47">&#9670;&nbsp;</a></span>LEBCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::LEBCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0118] EPWM Leading Edge Blanking Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md181"></a>
Offset: 0x118  EPWM Leading Edge Blanking Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LEBEN   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Leading Edge Blanking Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Leading Edge Blanking Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SRCEN0   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Source From EPWM_CH0 Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Leading Edge Blanking Source from EPWM_CH0 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Leading Edge Blanking Source from EPWM_CH0 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SRCEN2   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Source From EPWM_CH2 Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Leading Edge Blanking Source from EPWM_CH2 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Leading Edge Blanking Source from EPWM_CH2 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">SRCEN4   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Source From EPWM_CH4 Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM Leading Edge Blanking Source from EPWM_CH4 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM Leading Edge Blanking Source from EPWM_CH4 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">TRGTYPE   </td><td class="markdownTableBodyLeft">EPWM Leading Edge Blanking Trigger Type    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When detect leading edge blanking source rising edge, blanking counter start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When detect leading edge blanking source falling edge, blanking counter start counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2 = When detect leading edge blanking source rising or falling edge, blanking counter start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3 = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02142">2142</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a95d88226a73492d643da5cd80af46b22" name="a95d88226a73492d643da5cd80af46b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d88226a73492d643da5cd80af46b22">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] EPWM Load Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md155"></a>
Offset: 0x28  EPWM Load Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LOAD0   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LOAD1   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">LOAD2   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LOAD3   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">LOAD4   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">LOAD5   </td><td class="markdownTableBodyLeft">Re-load EPWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current EPWM period end.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(EPWM_CTL0[13:8]) = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02092">2092</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a3a8ad62b46e87f2f426324392b2bcdeb" name="a3a8ad62b46e87f2f426324392b2bcdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8ad62b46e87f2f426324392b2bcdeb">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00bc] EPWM Mask Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md164"></a>
Offset: 0xBC  EPWM Mask Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MSKDAT0   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MSKDAT1   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MSKDAT2   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MSKDAT3   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MSKDAT4   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MSKDAT5   </td><td class="markdownTableBodyLeft">EPWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of EPWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to EPWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to EPWM channel n.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02119">2119</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a823c55123442bc4ae77bdec636747ff8" name="a823c55123442bc4ae77bdec636747ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823c55123442bc4ae77bdec636747ff8">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b8] EPWM Mask Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md163"></a>
Offset: 0xB8  EPWM Mask Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MSKEN0   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MSKEN1   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MSKEN2   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MSKEN3   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MSKEN4   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MSKEN5   </td><td class="markdownTableBodyLeft">EPWM Mask Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EPWM output signal will be masked when this bit is enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding EPWM channel n will output MSKDATn (EPWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output signal is masked and output MSKDATn data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02118">2118</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a32ffeb6169978057756e218ef00b4f5b" name="a32ffeb6169978057756e218ef00b4f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ffeb6169978057756e218ef00b4f5b">&#9670;&nbsp;</a></span>PBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::PBUF[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0304] EPWM PERIOD0~5 Buffer <br  />
</p>
<h2><a class="anchor" id="autotoc_md195"></a>
Offset: 0x304  EPWM PERIOD0~5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PBUF   </td><td class="markdownTableBodyLeft">EPWM Period Register Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02184">2184</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a26262c3ffe1ddffdb647adf86ab5e7af" name="a26262c3ffe1ddffdb647adf86ab5e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26262c3ffe1ddffdb647adf86ab5e7af">&#9670;&nbsp;</a></span>PDMACAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::PDMACAP[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0240] EPWM Capture Channel 01,23,45 PDMA Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md192"></a>
Offset: 0x240  EPWM Capture Channel 01 PDMA Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CAPBUF   </td><td class="markdownTableBodyLeft">EPWM Capture PDMA Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer EPWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02175">2175</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a55410e119fe4361458132632c70526ab" name="a55410e119fe4361458132632c70526ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55410e119fe4361458132632c70526ab">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x023c] EPWM PDMA Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md191"></a>
Offset: 0x23C  EPWM PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHEN0_1   </td><td class="markdownTableBodyLeft">Channel 0/1 PDMA Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 0/1 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 0/1 PDMA function Enabled for the channel 0/1 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">CAPMOD0_1   </td><td class="markdownTableBodyLeft">Select EPWM_RCAPDAT0/1 or EPWM_FCAPDAT0/1 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM_RCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM_FCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both EPWM_RCAPDAT0/1 and EPWM_FCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPORD0_1   </td><td class="markdownTableBodyLeft">Capture Channel 0/1 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the EPWM_RCAPDAT0/1 or EPWM_FCAPDAT0/1 is the first captured data transferred to memory through PDMA when CAPMOD0_1 =11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM_FCAPDAT0/1 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM_RCAPDAT0/1 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CHSEL0_1   </td><td class="markdownTableBodyLeft">Select Channel 0/1 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CHEN2_3   </td><td class="markdownTableBodyLeft">Channel 2/3 PDMA Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 2/3 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 2/3 PDMA function Enabled for the channel 2/3 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:9]   </td><td class="markdownTableBodyCenter">CAPMOD2_3   </td><td class="markdownTableBodyLeft">Select EPWM_RCAPDAT2/3 or EPWM_FCAODAT2/3 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM_RCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM_FCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both EPWM_RCAPDAT2/3 and EPWM_FCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CAPORD2_3   </td><td class="markdownTableBodyLeft">Capture Channel 2/3 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the EPWM_RCAPDAT2/3 or EPWM_FCAPDAT2/3 is the first captured data transferred to memory through PDMA when CAPMOD2_3 =11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM_FCAPDAT2/3 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM_RCAPDAT2/3 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CHSEL2_3   </td><td class="markdownTableBodyLeft">Select Channel 2/3 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CHEN4_5   </td><td class="markdownTableBodyLeft">Channel 4/5 PDMA Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 4/5 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 4/5 PDMA function Enabled for the channel 4/5 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:17]   </td><td class="markdownTableBodyCenter">CAPMOD4_5   </td><td class="markdownTableBodyLeft">Select EPWM_RCAPDAT4/5 or EPWM_FCAPDAT4/5 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM_RCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM_FCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both EPWM_RCAPDAT4/5 and EPWM_FCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CAPORD4_5   </td><td class="markdownTableBodyLeft">Capture Channel 4/5 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the EPWM_RCAPDAT4/5 or EPWM_FCAPDAT4/5 is the first captured data transferred to memory through PDMA when CAPMOD4_5 =11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM_FCAPDAT4/5 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM_RCAPDAT4/5 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CHSEL4_5   </td><td class="markdownTableBodyLeft">Select Channel 4/5 to Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02174">2174</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="aef471688e87b595cdcee3a8476b52837" name="aef471688e87b595cdcee3a8476b52837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef471688e87b595cdcee3a8476b52837">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::PERIOD[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] EPWM Period Register 0~5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md156"></a>
Offset: 0x30  EPWM Period Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PERIOD   </td><td class="markdownTableBodyLeft">EPWM Period Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Count mode: In this mode, EPWM counter counts from 0 to PERIOD, and restarts from 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Down-Count mode: In this mode, EPWM counter counts from PERIOD to 0, and restarts from PERIOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM period time = (PERIOD+1) * EPWM_CLK period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Down-Count mode: In this mode, EPWM counter counts from 0 to PERIOD, then decrements to 0 and repeats again.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM period time = 2 * PERIOD * EPWM_CLK period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02096">2096</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a83a42ab29cc1a0187c204d9a49366cc7" name="a83a42ab29cc1a0187c204d9a49366cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83a42ab29cc1a0187c204d9a49366cc7">&#9670;&nbsp;</a></span>PHS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::PHS[3]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] EPWM Counter Phase Register 0/1,2/3,4/5 <br  />
</p>
<h2><a class="anchor" id="autotoc_md159"></a>
Offset: 0x80  EPWM Counter Phase Register 0/1,2/3,4/5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PHS   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Phase Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the EPWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02108">2108</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ad4c7e260588d0c804f659dae62f38c3a" name="ad4c7e260588d0c804f659dae62f38c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4c7e260588d0c804f659dae62f38c3a">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d8] EPWM Output Enable Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md169"></a>
Offset: 0xD8  EPWM Output Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">POEN0   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">POEN1   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">POEN2   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">POEN3   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">POEN4   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">POEN5   </td><td class="markdownTableBodyLeft">EPWM Pin Output Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM pin in output mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02124">2124</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a9ce1aa1a288b7373fadfba292fcadde6" name="a9ce1aa1a288b7373fadfba292fcadde6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ce1aa1a288b7373fadfba292fcadde6">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] EPWM Pin Polar Inverse Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md168"></a>
Offset: 0xD4  EPWM Pin Polar Inverse Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PINV0   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PINV1   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PINV2   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">PINV3   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PINV4   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PINV5   </td><td class="markdownTableBodyLeft">EPWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of EPWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM output polar inverse Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02123">2123</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a9a66b72e270c7892f93f0683d05cc3cd" name="a9a66b72e270c7892f93f0683d05cc3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a66b72e270c7892f93f0683d05cc3cd">&#9670;&nbsp;</a></span>SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] EPWM Synchronous Start Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md179"></a>
Offset: 0x110  EPWM Synchronous Start Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SSEN0   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SSEN1   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SSEN2   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">SSEN3   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SSEN4   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SSEN5   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Function Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the EPWM counter enable register (EPWM_CNTEN) can be enabled by writing EPWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM synchronous start function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">SSRC   </td><td class="markdownTableBodyLeft">EPWM Synchronous Start Source Select Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronous start source come from EPWM0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Synchronous start source come from EPWM1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Synchronous start source come from BPWM0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Synchronous start source come from BPWM1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02140">2140</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a936f9d8b8d66fe11ec36955fb058af66" name="a936f9d8b8d66fe11ec36955fb058af66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936f9d8b8d66fe11ec36955fb058af66">&#9670;&nbsp;</a></span>SSTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::SSTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0114] EPWM Synchronous Start Trigger Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md180"></a>
Offset: 0x114  EPWM Synchronous Start Trigger Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTSEN   </td><td class="markdownTableBodyLeft">EPWM Counter Synchronous Start Enable (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PMW counter synchronous enable function is used to make selected EPWM channels (include EPWM0_CHx and EPWM1_CHx) start counting at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing this bit to 1 will also set the counter enable bit (CNTENn, n denotes channel 0 to 5) if correlated EPWM channel counter synchronous start function is enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02141">2141</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a31307aa536101540e378d3546911cb17" name="a31307aa536101540e378d3546911cb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31307aa536101540e378d3546911cb17">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] EPWM Status Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md183"></a>
Offset: 0x120  EPWM Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTMAXF0   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CNTMAXF1   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CNTMAXF2   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CNTMAXF3   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CNTMAXF4   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CNTMAXF5   </td><td class="markdownTableBodyLeft">Time-base Counter Equal to 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SYNCINF0   </td><td class="markdownTableBodyLeft">Input Synchronization Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no SYNC_IN event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SYNCINF2   </td><td class="markdownTableBodyLeft">Input Synchronization Latched Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no SYNC_IN event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">SYNCINF4   </td><td class="markdownTableBodyLeft">Input Synchronization Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no SYNC_IN event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">EADCTRGF0   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">EADCTRGF1   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">EADCTRGF2   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">EADCTRGF3   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">EADCTRGF4   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">EADCTRGF5   </td><td class="markdownTableBodyLeft">EADC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DACTRGF   </td><td class="markdownTableBodyLeft">DAC Start of Conversion Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no DAC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an DAC start of conversion trigger event has occurred, software can write 1 to clear this bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02144">2144</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a1c8f2c8f367831306338ff64af27dd4d" name="a1c8f2c8f367831306338ff64af27dd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8f2c8f367831306338ff64af27dd4d">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00dc] EPWM Software Brake Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md170"></a>
Offset: 0xDC  EPWM Software Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKETRG0   </td><td class="markdownTableBodyLeft">EPWM Edge Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKETRG2   </td><td class="markdownTableBodyLeft">EPWM Edge Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKETRG4   </td><td class="markdownTableBodyLeft">EPWM Edge Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLTRG0   </td><td class="markdownTableBodyLeft">EPWM Level Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLTRG2   </td><td class="markdownTableBodyLeft">EPWM Level Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLTRG4   </td><td class="markdownTableBodyLeft">EPWM Level Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in EPWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer toSYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02125">2125</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a2685e3adfb6e8b9ead4d16c4e4d4a027" name="a2685e3adfb6e8b9ead4d16c4e4d4a027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2685e3adfb6e8b9ead4d16c4e4d4a027">&#9670;&nbsp;</a></span>SWSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::SWSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] EPWM Software Control Synchronization Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md150"></a>
Offset: 0x0C  EPWM Software Control Synchronization Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SWSYNC0   </td><td class="markdownTableBodyLeft">Software SYNC Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SINSRCn (EPWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SWSYNC2   </td><td class="markdownTableBodyLeft">Software SYNC Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SINSRCn (EPWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SWSYNC4   </td><td class="markdownTableBodyLeft">Software SYNC Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SINSRCn (EPWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02087">2087</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="ac41f21d8583921ac8b3543ed6b75e848" name="ac41f21d8583921ac8b3543ed6b75e848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41f21d8583921ac8b3543ed6b75e848">&#9670;&nbsp;</a></span>SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] EPWM Synchronization Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md149"></a>
Offset: 0x08  EPWM Synchronization Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PHSEN0   </td><td class="markdownTableBodyLeft">SYNC Phase Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM counter disable to load PHS value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM counter enable to load PHS value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PHSEN2   </td><td class="markdownTableBodyLeft">SYNC Phase Enable Bits    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM counter disable to load PHS value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM counter enable to load PHS value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PHSEN4   </td><td class="markdownTableBodyLeft">SYNC Phase Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EPWM counter disable to load PHS value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EPWM counter enable to load PHS value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">SINSRC0   </td><td class="markdownTableBodyLeft">EPWM0_SYNC_IN Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronize source from SYNC_IN or SWSYNC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Counter equal to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Counter equal to EPWM_CMPDATm, m denotes 1, 3, 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SYNC_OUT will not be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">SINSRC2   </td><td class="markdownTableBodyLeft">EPWM0_SYNC_IN Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronize source from SYNC_IN or SWSYNC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Counter equal to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Counter equal to EPWM_CMPDATm, m denotes 1, 3, 5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SYNC_OUT will not be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">SINSRC4   </td><td class="markdownTableBodyLeft">EPWM0_SYNC_IN Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronize source from SYNC_IN or SWSYNC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Counter equal to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Counter equal to EPWM_CMPDATm, m denotes 1, 3, 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SYNC_OUT will not be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">SNFLTEN   </td><td class="markdownTableBodyLeft">EPWM0_SYNC_IN Noise Filter Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of input pin EPWM0_SYNC_IN is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of input pin EPWM0_SYNC_IN is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:17]   </td><td class="markdownTableBodyCenter">SFLTCSEL   </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">SFLTCNT   </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the counter number of edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">SINPINV   </td><td class="markdownTableBodyLeft">SYNC Input Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin SYNC is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inversed state of pin SYNC is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">PHSDIR0   </td><td class="markdownTableBodyLeft">EPWM Phase Direction Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Control EPWM counter count decrement after synchronizing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Control EPWM counter count increment after synchronizing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">PHSDIR2   </td><td class="markdownTableBodyLeft">EPWM Phase Direction Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Control EPWM counter count decrement after synchronizing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Control EPWM counter count increment after synchronizing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">PHSDIR4   </td><td class="markdownTableBodyLeft">EPWM Phase Direction Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Control EPWM counter count decrement after synchronizing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Control EPWM counter count increment after synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02086">2086</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a7bc270fb354c810fd8f2dd4bbc871ddb" name="a7bc270fb354c810fd8f2dd4bbc871ddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc270fb354c810fd8f2dd4bbc871ddb">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b0] EPWM Generation Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md161"></a>
Offset: 0xB0  EPWM Generation Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">ZPCTL0   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">ZPCTL1   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">ZPCTL2   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">ZPCTL3   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">ZPCTL4   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">ZPCTL5   </td><td class="markdownTableBodyLeft">EPWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM zero point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM zero point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">PRDPCTL0   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">PRDPCTL1   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">PRDPCTL2   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:22]   </td><td class="markdownTableBodyCenter">PRDPCTL3   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">PRDPCTL4   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:26]   </td><td class="markdownTableBodyCenter">PRDPCTL5   </td><td class="markdownTableBodyLeft">EPWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when EPWM counter operating in up-down counter type.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02116">2116</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<a id="a2907994515eb17ac1a1a3879022bc0bc" name="a2907994515eb17ac1a1a3879022bc0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2907994515eb17ac1a1a3879022bc0bc">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EPWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b4] EPWM Generation Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md162"></a>
Offset: 0xB4  EPWM Generation Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">CMPUCTL0   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">CMPUCTL1   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">CMPUCTL2   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">CMPUCTL3   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">CMPUCTL4   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">CMPUCTL5   </td><td class="markdownTableBodyLeft">EPWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare up point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">CMPDCTL0   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">CMPDCTL1   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">CMPDCTL2   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:22]   </td><td class="markdownTableBodyCenter">CMPDCTL3   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">CMPDCTL4   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:26]   </td><td class="markdownTableBodyCenter">CMPDCTL5   </td><td class="markdownTableBodyLeft">EPWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = EPWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = EPWM compare down point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = EPWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EPWM can control output level when EPWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d2/df8/epwm__reg_8h_source.html#l02117">2117</a> of file <a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/M433/Include/<a class="el" href="../../d2/df8/epwm__reg_8h_source.html">epwm_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 16 2024 09:58:27 for M433 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
