==39302== Cachegrind, a cache and branch-prediction profiler
==39302== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39302== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39302== Command: ./sift .
==39302== 
--39302-- warning: L3 cache found, using its data for the LL simulation.
--39302-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39302-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39302== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39302== (see section Limitations in user manual)
==39302== NOTE: further instances of this message will not be shown
==39302== 
==39302== I   refs:      3,167,698,646
==39302== I1  misses:            2,572
==39302== LLi misses:            2,065
==39302== I1  miss rate:          0.00%
==39302== LLi miss rate:          0.00%
==39302== 
==39302== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39302== D1  misses:      117,994,382  (105,307,805 rd   +  12,686,577 wr)
==39302== LLd misses:        3,704,588  (  1,937,468 rd   +   1,767,120 wr)
==39302== D1  miss rate:          12.1% (       15.6%     +         4.3%  )
==39302== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39302== 
==39302== LL refs:         117,996,954  (105,310,377 rd   +  12,686,577 wr)
==39302== LL misses:         3,706,653  (  1,939,533 rd   +   1,767,120 wr)
==39302== LL miss rate:            0.1% (        0.1%     +         0.6%  )
