Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: Counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Counter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\SevenSegDeco.v" into library work
Parsing module <SevenSegDeco>.
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FrecuencyDivider.v" into library work
Parsing module <FrecuencyDivider>.
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FourBitCounter.v" into library work
Parsing module <FourBitCounter>.
WARNING:HDLCompiler:370 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FourBitCounter.v" Line 27: Empty port in module declaration
Analyzing Verilog file "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\Counter.v" into library work
Parsing module <Counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Counter>.

Elaborating module <FrecuencyDivider>.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FrecuencyDivider.v" Line 46: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FrecuencyDivider.v" Line 51: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <FourBitCounter>.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FourBitCounter.v" Line 54: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FourBitCounter.v" Line 55: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <SevenSegDeco>.
WARNING:HDLCompiler:413 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\SevenSegDeco.v" Line 38: Result of 19-bit expression is truncated to fit in 18-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Counter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\Counter.v".
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'counter', is tied to GND.
INFO:Xst:3210 - "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\Counter.v" line 30: Output port <counter> of the instance <frecuency_divider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Counter> synthesized.

Synthesizing Unit <FrecuencyDivider>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FrecuencyDivider.v".
    Found 1-bit register for signal <clk_1Hz>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_2_o_add_4_OUT> created at line 51.
    Found 27-bit comparator greater for signal <PWR_2_o_counter[26]_LessThan_2_o> created at line 38
    Found 27-bit comparator lessequal for signal <counter[26]_GND_2_o_LessThan_3_o> created at line 43
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FrecuencyDivider> synthesized.

Synthesizing Unit <FourBitCounter>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\FourBitCounter.v".
    Found 4-bit register for signal <out>.
    Found 4-bit adder for signal <out[3]_GND_3_o_add_3_OUT> created at line 54.
    Found 4-bit subtractor for signal <GND_3_o_GND_3_o_sub_5_OUT<3:0>> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FourBitCounter> synthesized.

Synthesizing Unit <SevenSegDeco>.
    Related source file is "C:\Users\Sebastian\Documents\GitHub\Proyecto1Taller\Contador7Segmentos\SevenSegDeco.v".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit Read Only RAM for signal <sseg_temp>
    Summary:
	inferred   1 RAM(s).
Unit <SevenSegDeco> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 27-bit adder                                          : 1
 4-bit addsub                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 2
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
# Multiplexers                                         : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FourBitCounter>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <FourBitCounter> synthesized (advanced).

Synthesizing (advanced) Unit <FrecuencyDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrecuencyDivider> synthesized (advanced).

Synthesizing (advanced) Unit <SevenSegDeco>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sseg_temp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sseg_temp>     |          |
    -----------------------------------------------------------------------
Unit <SevenSegDeco> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 4-bit updown counter                                  : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 2
 27-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Counter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 26
#      LUT2                        : 24
#      LUT4                        : 9
#      LUT5                        : 11
#      LUT6                        : 5
#      MUXCY                       : 33
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 32
#      FD                          : 23
#      FDR                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              32  out of  18224     0%  
 Number of Slice LUTs:                   76  out of   9112     0%  
    Number used as Logic:                76  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     76
   Number with an unused Flip Flop:      44  out of     76    57%  
   Number with an unused LUT:             0  out of     76     0%  
   Number of fully used LUT-FF pairs:    32  out of     76    42%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100MHz                         | BUFGP                  | 28    |
frecuency_divider/clk_1Hz          | NONE(counter/out_0)    | 4     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.508ns (Maximum Frequency: 285.087MHz)
   Minimum input arrival time before clock: 2.575ns
   Maximum output required time after clock: 4.930ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 3.508ns (frequency: 285.087MHz)
  Total number of paths / destination ports: 1770 / 33
-------------------------------------------------------------------------
Delay:               3.508ns (Levels of Logic = 7)
  Source:            frecuency_divider/counter_8 (FF)
  Destination:       frecuency_divider/clk_1Hz (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz rising

  Data Path: frecuency_divider/counter_8 to frecuency_divider/clk_1Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   1.028  frecuency_divider/counter_8 (frecuency_divider/counter_8)
     LUT5:I0->O            1   0.203   0.000  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_lut<1> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<1> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<2> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<3> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<4> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<4>)
     MUXCY:CI->O          24   0.019   1.277  frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<5> (frecuency_divider/Mcompar_PWR_2_o_counter[26]_LessThan_2_o_cy<5>)
     LUT5:I3->O            1   0.203   0.000  frecuency_divider/clk_1Hz_rstpot (frecuency_divider/clk_1Hz_rstpot)
     FD:D                      0.102          frecuency_divider/clk_1Hz
    ----------------------------------------
    Total                      3.508ns (1.203ns logic, 2.305ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'frecuency_divider/clk_1Hz'
  Clock period: 1.999ns (frequency: 500.175MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               1.999ns (Levels of Logic = 1)
  Source:            counter/out_1 (FF)
  Destination:       counter/out_1 (FF)
  Source Clock:      frecuency_divider/clk_1Hz rising
  Destination Clock: frecuency_divider/clk_1Hz rising

  Data Path: counter/out_1 to counter/out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   1.247  counter/out_1 (counter/out_1)
     LUT6:I0->O            1   0.203   0.000  counter/out_1_glue_set (counter/out_1_glue_set)
     FDR:D                     0.102          counter/out_1
    ----------------------------------------
    Total                      1.999ns (0.752ns logic, 1.247ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frecuency_divider/clk_1Hz'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              2.575ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       counter/out_0 (FF)
  Destination Clock: frecuency_divider/clk_1Hz rising

  Data Path: enable to counter/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.048  enable_IBUF (enable_IBUF)
     LUT6:I0->O            1   0.203   0.000  counter/out_0_glue_set (counter/out_0_glue_set)
     FDR:D                     0.102          counter/out_0
    ----------------------------------------
    Total                      2.575ns (1.527ns logic, 1.048ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'frecuency_divider/clk_1Hz'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.930ns (Levels of Logic = 2)
  Source:            counter/out_1 (FF)
  Destination:       a (PAD)
  Source Clock:      frecuency_divider/clk_1Hz rising

  Data Path: counter/out_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   1.130  counter/out_1 (counter/out_1)
     LUT4:I0->O            1   0.203   0.579  d1 (d_OBUF)
     OBUF:I->O                 2.571          d_OBUF (d)
    ----------------------------------------
    Total                      4.930ns (3.221ns logic, 1.709ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    3.508|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frecuency_divider/clk_1Hz
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
frecuency_divider/clk_1Hz|    1.999|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.35 secs
 
--> 

Total memory usage is 278868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    3 (   0 filtered)

