
Persistence_of_vision.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005674  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005844  08005844  00006844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058a4  080058a4  0000719c  2**0
                  CONTENTS
  4 .ARM          00000008  080058a4  080058a4  000068a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058ac  080058ac  0000719c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058ac  080058ac  000068ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058b0  080058b0  000068b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  080058b4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  2000019c  08005a50  0000719c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000450  08005a50  00007450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000719c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184a7  00000000  00000000  000071cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000233c  00000000  00000000  0001f673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d0  00000000  00000000  000219b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fff  00000000  00000000  00022e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022c86  00000000  00000000  00023e7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011b74  00000000  00000000  00046b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d36dc  00000000  00000000  00058679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012bd55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006004  00000000  00000000  0012bd98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00131d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000019c 	.word	0x2000019c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800582c 	.word	0x0800582c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001a0 	.word	0x200001a0
 800020c:	0800582c 	.word	0x0800582c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <OutputEnable>:

	 would look like this, now i write each column into a vector, and i will light up these leds
	 with a delay to display the character
	 */

void OutputEnable(void) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET); // Set PB2 low to enable output
 80005a4:	2200      	movs	r2, #0
 80005a6:	2104      	movs	r1, #4
 80005a8:	4802      	ldr	r0, [pc, #8]	@ (80005b4 <OutputEnable+0x14>)
 80005aa:	f002 fb5b 	bl	8002c64 <HAL_GPIO_WritePin>
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40020400 	.word	0x40020400

080005b8 <OutputDisable>:

void OutputDisable(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET); // Set PB2 high to disable output
 80005bc:	2201      	movs	r2, #1
 80005be:	2104      	movs	r1, #4
 80005c0:	4802      	ldr	r0, [pc, #8]	@ (80005cc <OutputDisable+0x14>)
 80005c2:	f002 fb4f 	bl	8002c64 <HAL_GPIO_WritePin>
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40020400 	.word	0x40020400

080005d0 <LatchEnable>:

void LatchEnable(void) {
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   // Set PB1 high
 80005d4:	2201      	movs	r2, #1
 80005d6:	2102      	movs	r1, #2
 80005d8:	4806      	ldr	r0, [pc, #24]	@ (80005f4 <LatchEnable+0x24>)
 80005da:	f002 fb43 	bl	8002c64 <HAL_GPIO_WritePin>
	HAL_Delay(1);  // Short delay to ensure the latch pulse is detected
 80005de:	2001      	movs	r0, #1
 80005e0:	f001 ff82 	bl	80024e8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // Set PB1 low again
 80005e4:	2200      	movs	r2, #0
 80005e6:	2102      	movs	r1, #2
 80005e8:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <LatchEnable+0x24>)
 80005ea:	f002 fb3b 	bl	8002c64 <HAL_GPIO_WritePin>
}
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40020400 	.word	0x40020400

080005f8 <SendLEDData>:


void SendLEDData(uint8_t *data) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
	for (int i = 5; i >= 0; i--) {  // Loop through data array backward
 8000600:	2305      	movs	r3, #5
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	e00a      	b.n	800061c <SendLEDData+0x24>
		HAL_SPI_Transmit(&hspi2, &data[i], 1, 100);  // Send 1 byte per driver
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	18d1      	adds	r1, r2, r3
 800060c:	2364      	movs	r3, #100	@ 0x64
 800060e:	2201      	movs	r2, #1
 8000610:	4807      	ldr	r0, [pc, #28]	@ (8000630 <SendLEDData+0x38>)
 8000612:	f003 f9f2 	bl	80039fa <HAL_SPI_Transmit>
	for (int i = 5; i >= 0; i--) {  // Loop through data array backward
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	3b01      	subs	r3, #1
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	2b00      	cmp	r3, #0
 8000620:	daf1      	bge.n	8000606 <SendLEDData+0xe>
	}
	LatchEnable();  // Latch data once all have been transmitted
 8000622:	f7ff ffd5 	bl	80005d0 <LatchEnable>
}
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	200001b8 	.word	0x200001b8

08000634 <CombineLEDData>:

void CombineLEDData(uint8_t *result, uint8_t ledIdx) {
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	70fb      	strb	r3, [r7, #3]

	for (int j = 0; j < 6; j++) {   // Each LED configuration is 6 bytes
 8000640:	2300      	movs	r3, #0
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	e016      	b.n	8000674 <CombineLEDData+0x40>
		result[j] |= LED_ARRAY[ledIdx][j];
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	687a      	ldr	r2, [r7, #4]
 800064a:	4413      	add	r3, r2
 800064c:	7819      	ldrb	r1, [r3, #0]
 800064e:	78fa      	ldrb	r2, [r7, #3]
 8000650:	480d      	ldr	r0, [pc, #52]	@ (8000688 <CombineLEDData+0x54>)
 8000652:	4613      	mov	r3, r2
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	4413      	add	r3, r2
 8000658:	005b      	lsls	r3, r3, #1
 800065a:	18c2      	adds	r2, r0, r3
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	4413      	add	r3, r2
 8000660:	781a      	ldrb	r2, [r3, #0]
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	4403      	add	r3, r0
 8000668:	430a      	orrs	r2, r1
 800066a:	b2d2      	uxtb	r2, r2
 800066c:	701a      	strb	r2, [r3, #0]
	for (int j = 0; j < 6; j++) {   // Each LED configuration is 6 bytes
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	3301      	adds	r3, #1
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	2b05      	cmp	r3, #5
 8000678:	dde5      	ble.n	8000646 <CombineLEDData+0x12>
	}

}
 800067a:	bf00      	nop
 800067c:	bf00      	nop
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	20000014 	.word	0x20000014

0800068c <CombineAndSendNEW>:
		result[j] += LED_ARRAY[ledIdx][j];
	}

}

void CombineAndSendNEW(uint16_t ledMask,uint8_t color) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0
 8000692:	4603      	mov	r3, r0
 8000694:	460a      	mov	r2, r1
 8000696:	80fb      	strh	r3, [r7, #6]
 8000698:	4613      	mov	r3, r2
 800069a:	717b      	strb	r3, [r7, #5]

	//if the value of a variable is 1, concatenate that LED into the sum
	char a = (ledMask & 0b1000000000000000) >> 15;
 800069c:	88fb      	ldrh	r3, [r7, #6]
 800069e:	0bdb      	lsrs	r3, r3, #15
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	77fb      	strb	r3, [r7, #31]
	char b = (ledMask & 0b0100000000000000) >> 14;
 80006a4:	88fb      	ldrh	r3, [r7, #6]
 80006a6:	139b      	asrs	r3, r3, #14
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	77bb      	strb	r3, [r7, #30]
	char c = (ledMask & 0b0010000000000000) >> 13;
 80006b0:	88fb      	ldrh	r3, [r7, #6]
 80006b2:	135b      	asrs	r3, r3, #13
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	777b      	strb	r3, [r7, #29]
	char d = (ledMask & 0b0001000000000000) >> 12;
 80006bc:	88fb      	ldrh	r3, [r7, #6]
 80006be:	131b      	asrs	r3, r3, #12
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	773b      	strb	r3, [r7, #28]
	char e = (ledMask & 0b0000100000000000) >> 11;
 80006c8:	88fb      	ldrh	r3, [r7, #6]
 80006ca:	12db      	asrs	r3, r3, #11
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	76fb      	strb	r3, [r7, #27]
	char f = (ledMask & 0b0000010000000000) >> 10;
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	129b      	asrs	r3, r3, #10
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	76bb      	strb	r3, [r7, #26]
	char g = (ledMask & 0b0000001000000000) >> 9;
 80006e0:	88fb      	ldrh	r3, [r7, #6]
 80006e2:	125b      	asrs	r3, r3, #9
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	767b      	strb	r3, [r7, #25]
	char h = (ledMask & 0b0000000100000000) >> 8;
 80006ec:	88fb      	ldrh	r3, [r7, #6]
 80006ee:	121b      	asrs	r3, r3, #8
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 0301 	and.w	r3, r3, #1
 80006f6:	763b      	strb	r3, [r7, #24]
	char i = (ledMask & 0b0000000010000000) >> 7;
 80006f8:	88fb      	ldrh	r3, [r7, #6]
 80006fa:	11db      	asrs	r3, r3, #7
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	75fb      	strb	r3, [r7, #23]
	char j = (ledMask & 0b0000000001000000) >> 6;
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	119b      	asrs	r3, r3, #6
 8000708:	b2db      	uxtb	r3, r3
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	75bb      	strb	r3, [r7, #22]
	char k = (ledMask & 0b0000000000100000) >> 5;
 8000710:	88fb      	ldrh	r3, [r7, #6]
 8000712:	115b      	asrs	r3, r3, #5
 8000714:	b2db      	uxtb	r3, r3
 8000716:	f003 0301 	and.w	r3, r3, #1
 800071a:	757b      	strb	r3, [r7, #21]
	char l = (ledMask & 0b0000000000010000) >> 4;
 800071c:	88fb      	ldrh	r3, [r7, #6]
 800071e:	111b      	asrs	r3, r3, #4
 8000720:	b2db      	uxtb	r3, r3
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	753b      	strb	r3, [r7, #20]
	char m = (ledMask & 0b0000000000001000) >> 3;
 8000728:	88fb      	ldrh	r3, [r7, #6]
 800072a:	10db      	asrs	r3, r3, #3
 800072c:	b2db      	uxtb	r3, r3
 800072e:	f003 0301 	and.w	r3, r3, #1
 8000732:	74fb      	strb	r3, [r7, #19]
	char n = (ledMask & 0b0000000000000100) >> 2;
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	109b      	asrs	r3, r3, #2
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	74bb      	strb	r3, [r7, #18]
	char o = (ledMask & 0b0000000000000010) >> 1;
 8000740:	88fb      	ldrh	r3, [r7, #6]
 8000742:	105b      	asrs	r3, r3, #1
 8000744:	b2db      	uxtb	r3, r3
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	747b      	strb	r3, [r7, #17]
	char p = (ledMask & 0b0000000000000001);
 800074c:	88fb      	ldrh	r3, [r7, #6]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	f003 0301 	and.w	r3, r3, #1
 8000754:	743b      	strb	r3, [r7, #16]

	uint8_t LED[6] = { 0 };
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	2300      	movs	r3, #0
 800075c:	81bb      	strh	r3, [r7, #12]
	if(color == green){
		CombineLEDData(LED,green);
	}
*/

	if (a) {
 800075e:	7ffb      	ldrb	r3, [r7, #31]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d005      	beq.n	8000770 <CombineAndSendNEW+0xe4>
		CombineLEDData(LED, 0);
 8000764:	f107 0308 	add.w	r3, r7, #8
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ff62 	bl	8000634 <CombineLEDData>
	}
	if (b) {
 8000770:	7fbb      	ldrb	r3, [r7, #30]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d005      	beq.n	8000782 <CombineAndSendNEW+0xf6>
		CombineLEDData(LED, 3);
 8000776:	f107 0308 	add.w	r3, r7, #8
 800077a:	2103      	movs	r1, #3
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff ff59 	bl	8000634 <CombineLEDData>
	}
	if (c) {
 8000782:	7f7b      	ldrb	r3, [r7, #29]
 8000784:	2b00      	cmp	r3, #0
 8000786:	d005      	beq.n	8000794 <CombineAndSendNEW+0x108>
		CombineLEDData(LED, 6);
 8000788:	f107 0308 	add.w	r3, r7, #8
 800078c:	2106      	movs	r1, #6
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ff50 	bl	8000634 <CombineLEDData>
	}
	if (d) {
 8000794:	7f3b      	ldrb	r3, [r7, #28]
 8000796:	2b00      	cmp	r3, #0
 8000798:	d005      	beq.n	80007a6 <CombineAndSendNEW+0x11a>
		CombineLEDData(LED, 9);
 800079a:	f107 0308 	add.w	r3, r7, #8
 800079e:	2109      	movs	r1, #9
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff47 	bl	8000634 <CombineLEDData>
	}
	if (e) {
 80007a6:	7efb      	ldrb	r3, [r7, #27]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d005      	beq.n	80007b8 <CombineAndSendNEW+0x12c>
		CombineLEDData(LED, 12);
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	210c      	movs	r1, #12
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff3e 	bl	8000634 <CombineLEDData>
	}
	if (f) {
 80007b8:	7ebb      	ldrb	r3, [r7, #26]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d005      	beq.n	80007ca <CombineAndSendNEW+0x13e>
		CombineLEDData(LED, 15);
 80007be:	f107 0308 	add.w	r3, r7, #8
 80007c2:	210f      	movs	r1, #15
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff ff35 	bl	8000634 <CombineLEDData>
	}
	if (g) {
 80007ca:	7e7b      	ldrb	r3, [r7, #25]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d005      	beq.n	80007dc <CombineAndSendNEW+0x150>
		CombineLEDData(LED, 18);
 80007d0:	f107 0308 	add.w	r3, r7, #8
 80007d4:	2112      	movs	r1, #18
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff ff2c 	bl	8000634 <CombineLEDData>
	}
	if (h) {
 80007dc:	7e3b      	ldrb	r3, [r7, #24]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d005      	beq.n	80007ee <CombineAndSendNEW+0x162>
		CombineLEDData(LED, 21);
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	2115      	movs	r1, #21
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff ff23 	bl	8000634 <CombineLEDData>
	}
	if (i) {
 80007ee:	7dfb      	ldrb	r3, [r7, #23]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d005      	beq.n	8000800 <CombineAndSendNEW+0x174>
		CombineLEDData(LED, 24);
 80007f4:	f107 0308 	add.w	r3, r7, #8
 80007f8:	2118      	movs	r1, #24
 80007fa:	4618      	mov	r0, r3
 80007fc:	f7ff ff1a 	bl	8000634 <CombineLEDData>
	}
	if (j) {
 8000800:	7dbb      	ldrb	r3, [r7, #22]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d005      	beq.n	8000812 <CombineAndSendNEW+0x186>
		CombineLEDData(LED, 27);
 8000806:	f107 0308 	add.w	r3, r7, #8
 800080a:	211b      	movs	r1, #27
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff ff11 	bl	8000634 <CombineLEDData>
	}
	if (k) {
 8000812:	7d7b      	ldrb	r3, [r7, #21]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d005      	beq.n	8000824 <CombineAndSendNEW+0x198>
		CombineLEDData(LED, 30);
 8000818:	f107 0308 	add.w	r3, r7, #8
 800081c:	211e      	movs	r1, #30
 800081e:	4618      	mov	r0, r3
 8000820:	f7ff ff08 	bl	8000634 <CombineLEDData>
	}
	if (l) {
 8000824:	7d3b      	ldrb	r3, [r7, #20]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d005      	beq.n	8000836 <CombineAndSendNEW+0x1aa>
		CombineLEDData(LED, 33);
 800082a:	f107 0308 	add.w	r3, r7, #8
 800082e:	2121      	movs	r1, #33	@ 0x21
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff feff 	bl	8000634 <CombineLEDData>
	}
	if (m) {
 8000836:	7cfb      	ldrb	r3, [r7, #19]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d005      	beq.n	8000848 <CombineAndSendNEW+0x1bc>
		CombineLEDData(LED, 36);
 800083c:	f107 0308 	add.w	r3, r7, #8
 8000840:	2124      	movs	r1, #36	@ 0x24
 8000842:	4618      	mov	r0, r3
 8000844:	f7ff fef6 	bl	8000634 <CombineLEDData>
	}
	if (n) {
 8000848:	7cbb      	ldrb	r3, [r7, #18]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d005      	beq.n	800085a <CombineAndSendNEW+0x1ce>
		CombineLEDData(LED, 39);
 800084e:	f107 0308 	add.w	r3, r7, #8
 8000852:	2127      	movs	r1, #39	@ 0x27
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff feed 	bl	8000634 <CombineLEDData>
	}
	if (o) {
 800085a:	7c7b      	ldrb	r3, [r7, #17]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d005      	beq.n	800086c <CombineAndSendNEW+0x1e0>
		CombineLEDData(LED, 42);
 8000860:	f107 0308 	add.w	r3, r7, #8
 8000864:	212a      	movs	r1, #42	@ 0x2a
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff fee4 	bl	8000634 <CombineLEDData>
	}
	if (p) {
 800086c:	7c3b      	ldrb	r3, [r7, #16]
 800086e:	2b00      	cmp	r3, #0
 8000870:	d005      	beq.n	800087e <CombineAndSendNEW+0x1f2>
		CombineLEDData(LED, 45);
 8000872:	f107 0308 	add.w	r3, r7, #8
 8000876:	212d      	movs	r1, #45	@ 0x2d
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fedb 	bl	8000634 <CombineLEDData>
	}

	SendLEDData(LED);
 800087e:	f107 0308 	add.w	r3, r7, #8
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff feb8 	bl	80005f8 <SendLEDData>
}
 8000888:	bf00      	nop
 800088a:	3720      	adds	r7, #32
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}

08000890 <wrap_platform_read>:

int32_t wrap_platform_read(uint8_t Address, uint8_t Reg, uint8_t *Bufp,
		uint16_t len) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	603a      	str	r2, [r7, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
 800089e:	460b      	mov	r3, r1
 80008a0:	71bb      	strb	r3, [r7, #6]
 80008a2:	4613      	mov	r3, r2
 80008a4:	80bb      	strh	r3, [r7, #4]
	Reg |= 0x80;
 80008a6:	79bb      	ldrb	r3, [r7, #6]
 80008a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80008ac:	b2db      	uxtb	r3, r3
 80008ae:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2110      	movs	r1, #16
 80008b4:	480b      	ldr	r0, [pc, #44]	@ (80008e4 <wrap_platform_read+0x54>)
 80008b6:	f002 f9d5 	bl	8002c64 <HAL_GPIO_WritePin>
	BSP_SPI1_Send(&Reg, 1);
 80008ba:	1dbb      	adds	r3, r7, #6
 80008bc:	2101      	movs	r1, #1
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 fc3c 	bl	800113c <BSP_SPI1_Send>
	BSP_SPI1_SendRecv(&Reg, Bufp, len);
 80008c4:	88ba      	ldrh	r2, [r7, #4]
 80008c6:	1dbb      	adds	r3, r7, #6
 80008c8:	6839      	ldr	r1, [r7, #0]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 fc52 	bl	8001174 <BSP_SPI1_SendRecv>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2110      	movs	r1, #16
 80008d4:	4803      	ldr	r0, [pc, #12]	@ (80008e4 <wrap_platform_read+0x54>)
 80008d6:	f002 f9c5 	bl	8002c64 <HAL_GPIO_WritePin>
	return 0;
 80008da:	2300      	movs	r3, #0
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3708      	adds	r7, #8
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40020000 	.word	0x40020000

080008e8 <wrap_platform_write>:

int32_t wrap_platform_write(uint8_t Address, uint8_t Reg, uint8_t *Bufp,
		uint16_t len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	603a      	str	r2, [r7, #0]
 80008f0:	461a      	mov	r2, r3
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
 80008f6:	460b      	mov	r3, r1
 80008f8:	71bb      	strb	r3, [r7, #6]
 80008fa:	4613      	mov	r3, r2
 80008fc:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	2110      	movs	r1, #16
 8000902:	480b      	ldr	r0, [pc, #44]	@ (8000930 <wrap_platform_write+0x48>)
 8000904:	f002 f9ae 	bl	8002c64 <HAL_GPIO_WritePin>
	BSP_SPI1_Send(&Reg, 1);
 8000908:	1dbb      	adds	r3, r7, #6
 800090a:	2101      	movs	r1, #1
 800090c:	4618      	mov	r0, r3
 800090e:	f000 fc15 	bl	800113c <BSP_SPI1_Send>
	BSP_SPI1_Send(Bufp, len);
 8000912:	88bb      	ldrh	r3, [r7, #4]
 8000914:	4619      	mov	r1, r3
 8000916:	6838      	ldr	r0, [r7, #0]
 8000918:	f000 fc10 	bl	800113c <BSP_SPI1_Send>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800091c:	2201      	movs	r2, #1
 800091e:	2110      	movs	r1, #16
 8000920:	4803      	ldr	r0, [pc, #12]	@ (8000930 <wrap_platform_write+0x48>)
 8000922:	f002 f99f 	bl	8002c64 <HAL_GPIO_WritePin>
	return 0;
 8000926:	2300      	movs	r3, #0
}
 8000928:	4618      	mov	r0, r3
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40020000 	.word	0x40020000

08000934 <Display_char>:

    int delayTime = 500 / (abs(speed)/100+1);  // Avoid division by zero by ensuring speed is never zero in the caller
    return delayTime; // The delay decreases as the speed increases
}

void Display_char(uint16_t *ASCII, int32_t x){
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]


	HAL_Delay(50);
 800093e:	2032      	movs	r0, #50	@ 0x32
 8000940:	f001 fdd2 	bl	80024e8 <HAL_Delay>


	//if we move it to the right read the array from 0->9
	if (x < -200 && dir_change.flag == 1) {
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	f113 0fc8 	cmn.w	r3, #200	@ 0xc8
 800094a:	da32      	bge.n	80009b2 <Display_char+0x7e>
 800094c:	4b35      	ldr	r3, [pc, #212]	@ (8000a24 <Display_char+0xf0>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	f003 0301 	and.w	r3, r3, #1
 8000954:	b2db      	uxtb	r3, r3
 8000956:	2b00      	cmp	r3, #0
 8000958:	d02b      	beq.n	80009b2 <Display_char+0x7e>
		for (int a = 0; a < 4; a++) {
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]
 800095e:	e017      	b.n	8000990 <Display_char+0x5c>
			for (int i = 0; i < 9; i++) {
 8000960:	2300      	movs	r3, #0
 8000962:	613b      	str	r3, [r7, #16]
 8000964:	e00e      	b.n	8000984 <Display_char+0x50>
				CombineAndSendNEW(ASCII[i], red);
 8000966:	693b      	ldr	r3, [r7, #16]
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	2105      	movs	r1, #5
 8000972:	4618      	mov	r0, r3
 8000974:	f7ff fe8a 	bl	800068c <CombineAndSendNEW>
				HAL_Delay(0.05);
 8000978:	2000      	movs	r0, #0
 800097a:	f001 fdb5 	bl	80024e8 <HAL_Delay>
			for (int i = 0; i < 9; i++) {
 800097e:	693b      	ldr	r3, [r7, #16]
 8000980:	3301      	adds	r3, #1
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	2b08      	cmp	r3, #8
 8000988:	dded      	ble.n	8000966 <Display_char+0x32>
		for (int a = 0; a < 4; a++) {
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	3301      	adds	r3, #1
 800098e:	617b      	str	r3, [r7, #20]
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	2b03      	cmp	r3, #3
 8000994:	dde4      	ble.n	8000960 <Display_char+0x2c>
			}
		}

		dir_change.flag ^= 1;
 8000996:	4b23      	ldr	r3, [pc, #140]	@ (8000a24 <Display_char+0xf0>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	f083 0301 	eor.w	r3, r3, #1
 80009a4:	b2d9      	uxtb	r1, r3
 80009a6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a24 <Display_char+0xf0>)
 80009a8:	7813      	ldrb	r3, [r2, #0]
 80009aa:	f361 0300 	bfi	r3, r1, #0, #1
 80009ae:	7013      	strb	r3, [r2, #0]





}
 80009b0:	e034      	b.n	8000a1c <Display_char+0xe8>
	else if (x > 200 && dir_change.flag == 0) {
 80009b2:	683b      	ldr	r3, [r7, #0]
 80009b4:	2bc8      	cmp	r3, #200	@ 0xc8
 80009b6:	dd31      	ble.n	8000a1c <Display_char+0xe8>
 80009b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a24 <Display_char+0xf0>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	f003 0301 	and.w	r3, r3, #1
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d12a      	bne.n	8000a1c <Display_char+0xe8>
		for (int b = 0; b < 4; b++) {
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	e017      	b.n	80009fc <Display_char+0xc8>
			for (int j = 8; j >= 0; j--) {
 80009cc:	2308      	movs	r3, #8
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	e00e      	b.n	80009f0 <Display_char+0xbc>
				CombineAndSendNEW(ASCII[j], red);
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	005b      	lsls	r3, r3, #1
 80009d6:	687a      	ldr	r2, [r7, #4]
 80009d8:	4413      	add	r3, r2
 80009da:	881b      	ldrh	r3, [r3, #0]
 80009dc:	2105      	movs	r1, #5
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe54 	bl	800068c <CombineAndSendNEW>
				HAL_Delay(0.05);
 80009e4:	2000      	movs	r0, #0
 80009e6:	f001 fd7f 	bl	80024e8 <HAL_Delay>
			for (int j = 8; j >= 0; j--) {
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	3b01      	subs	r3, #1
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	daed      	bge.n	80009d2 <Display_char+0x9e>
		for (int b = 0; b < 4; b++) {
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3301      	adds	r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	2b03      	cmp	r3, #3
 8000a00:	dde4      	ble.n	80009cc <Display_char+0x98>
		dir_change.flag ^= 1;
 8000a02:	4b08      	ldr	r3, [pc, #32]	@ (8000a24 <Display_char+0xf0>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a0a:	b2db      	uxtb	r3, r3
 8000a0c:	f083 0301 	eor.w	r3, r3, #1
 8000a10:	b2d9      	uxtb	r1, r3
 8000a12:	4a04      	ldr	r2, [pc, #16]	@ (8000a24 <Display_char+0xf0>)
 8000a14:	7813      	ldrb	r3, [r2, #0]
 8000a16:	f361 0300 	bfi	r3, r1, #0, #1
 8000a1a:	7013      	strb	r3, [r2, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000294 	.word	0x20000294

08000a28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b084      	sub	sp, #16
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2e:	f001 fce9 	bl	8002404 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a32:	f000 f835 	bl	8000aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a36:	f000 f901 	bl	8000c3c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a3a:	f000 f8d5 	bl	8000be8 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000a3e:	f000 f89d 	bl	8000b7c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  OutputDisable();  // Disable outputs during initialization
 8000a42:	f7ff fdb9 	bl	80005b8 <OutputDisable>
  SendLEDData(LED_CLEAR);
 8000a46:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <main+0x64>)
 8000a48:	f7ff fdd6 	bl	80005f8 <SendLEDData>
  OutputEnable();
 8000a4c:	f7ff fda8 	bl	80005a0 <OutputEnable>

  MEMS_Init();
 8000a50:	f000 f98e 	bl	8000d70 <MEMS_Init>
  LSM6DSL_Axes_t acc_axes;
  int delayTime;



  dir_change.flag =1; //using a flag to detect the change of direction
 8000a54:	4a0e      	ldr	r2, [pc, #56]	@ (8000a90 <main+0x68>)
 8000a56:	7813      	ldrb	r3, [r2, #0]
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	7013      	strb	r3, [r2, #0]
  {




		LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8000a5e:	463b      	mov	r3, r7
 8000a60:	4619      	mov	r1, r3
 8000a62:	480c      	ldr	r0, [pc, #48]	@ (8000a94 <main+0x6c>)
 8000a64:	f000 fee0 	bl	8001828 <LSM6DSL_ACC_GetAxes>

		printf("% 5d, % 5d, % 5d\r\n", (int) acc_axes.x, (int) acc_axes.y,
 8000a68:	6839      	ldr	r1, [r7, #0]
 8000a6a:	687a      	ldr	r2, [r7, #4]
			(int) acc_axes.z);
 8000a6c:	68bb      	ldr	r3, [r7, #8]
		printf("% 5d, % 5d, % 5d\r\n", (int) acc_axes.x, (int) acc_axes.y,
 8000a6e:	480a      	ldr	r0, [pc, #40]	@ (8000a98 <main+0x70>)
 8000a70:	f004 f86e 	bl	8004b50 <iprintf>

		//delayTime = calculateDelay((int) acc_axes.x);

		int halo = acc_axes.x;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	60fb      	str	r3, [r7, #12]
		Display_char(A, acc_axes.x);
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4807      	ldr	r0, [pc, #28]	@ (8000a9c <main+0x74>)
 8000a7e:	f7ff ff59 	bl	8000934 <Display_char>
		HAL_Delay(1);
 8000a82:	2001      	movs	r0, #1
 8000a84:	f001 fd30 	bl	80024e8 <HAL_Delay>
  {
 8000a88:	bf00      	nop
 8000a8a:	e7e8      	b.n	8000a5e <main+0x36>
 8000a8c:	20000298 	.word	0x20000298
 8000a90:	20000294 	.word	0x20000294
 8000a94:	20000258 	.word	0x20000258
 8000a98:	08005844 	.word	0x08005844
 8000a9c:	20000000 	.word	0x20000000

08000aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b094      	sub	sp, #80	@ 0x50
 8000aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aa6:	f107 031c 	add.w	r3, r7, #28
 8000aaa:	2234      	movs	r2, #52	@ 0x34
 8000aac:	2100      	movs	r1, #0
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f004 f8a3 	bl	8004bfa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab4:	f107 0308 	add.w	r3, r7, #8
 8000ab8:	2200      	movs	r2, #0
 8000aba:	601a      	str	r2, [r3, #0]
 8000abc:	605a      	str	r2, [r3, #4]
 8000abe:	609a      	str	r2, [r3, #8]
 8000ac0:	60da      	str	r2, [r3, #12]
 8000ac2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8000b74 <SystemClock_Config+0xd4>)
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	4a29      	ldr	r2, [pc, #164]	@ (8000b74 <SystemClock_Config+0xd4>)
 8000ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad4:	4b27      	ldr	r3, [pc, #156]	@ (8000b74 <SystemClock_Config+0xd4>)
 8000ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000adc:	607b      	str	r3, [r7, #4]
 8000ade:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	4b24      	ldr	r3, [pc, #144]	@ (8000b78 <SystemClock_Config+0xd8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000aec:	4a22      	ldr	r2, [pc, #136]	@ (8000b78 <SystemClock_Config+0xd8>)
 8000aee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000af2:	6013      	str	r3, [r2, #0]
 8000af4:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <SystemClock_Config+0xd8>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000afc:	603b      	str	r3, [r7, #0]
 8000afe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b04:	2301      	movs	r3, #1
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b08:	2310      	movs	r3, #16
 8000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b10:	2300      	movs	r3, #0
 8000b12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000b14:	2310      	movs	r3, #16
 8000b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b18:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000b1c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b1e:	2304      	movs	r3, #4
 8000b20:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b26:	2302      	movs	r3, #2
 8000b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f002 fc14 	bl	800335c <HAL_RCC_OscConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000b3a:	f000 f98f 	bl	8000e5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3e:	230f      	movs	r3, #15
 8000b40:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b42:	2302      	movs	r3, #2
 8000b44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b50:	2300      	movs	r3, #0
 8000b52:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b54:	f107 0308 	add.w	r3, r7, #8
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f002 f8b4 	bl	8002cc8 <HAL_RCC_ClockConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000b66:	f000 f979 	bl	8000e5c <Error_Handler>
  }
}
 8000b6a:	bf00      	nop
 8000b6c:	3750      	adds	r7, #80	@ 0x50
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40007000 	.word	0x40007000

08000b7c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000b80:	4b17      	ldr	r3, [pc, #92]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000b82:	4a18      	ldr	r2, [pc, #96]	@ (8000be4 <MX_SPI2_Init+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b86:	4b16      	ldr	r3, [pc, #88]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000b88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b8c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b8e:	4b14      	ldr	r3, [pc, #80]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b94:	4b12      	ldr	r3, [pc, #72]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b9a:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bac:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bae:	4b0c      	ldr	r3, [pc, #48]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bba:	4b09      	ldr	r3, [pc, #36]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc0:	4b07      	ldr	r3, [pc, #28]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000bc6:	4b06      	ldr	r3, [pc, #24]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bc8:	220a      	movs	r2, #10
 8000bca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bcc:	4804      	ldr	r0, [pc, #16]	@ (8000be0 <MX_SPI2_Init+0x64>)
 8000bce:	f002 fe63 	bl	8003898 <HAL_SPI_Init>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000bd8:	f000 f940 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200001b8 	.word	0x200001b8
 8000be4:	40003800 	.word	0x40003800

08000be8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bec:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bee:	4a12      	ldr	r2, [pc, #72]	@ (8000c38 <MX_USART2_UART_Init+0x50>)
 8000bf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bf2:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bf4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c00:	4b0c      	ldr	r3, [pc, #48]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c06:	4b0b      	ldr	r3, [pc, #44]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c0c:	4b09      	ldr	r3, [pc, #36]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c0e:	220c      	movs	r2, #12
 8000c10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c12:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c1e:	4805      	ldr	r0, [pc, #20]	@ (8000c34 <MX_USART2_UART_Init+0x4c>)
 8000c20:	f003 fac8 	bl	80041b4 <HAL_UART_Init>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c2a:	f000 f917 	bl	8000e5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c2e:	bf00      	nop
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000210 	.word	0x20000210
 8000c38:	40004400 	.word	0x40004400

08000c3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	@ 0x28
 8000c40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c42:	f107 0314 	add.w	r3, r7, #20
 8000c46:	2200      	movs	r2, #0
 8000c48:	601a      	str	r2, [r3, #0]
 8000c4a:	605a      	str	r2, [r3, #4]
 8000c4c:	609a      	str	r2, [r3, #8]
 8000c4e:	60da      	str	r2, [r3, #12]
 8000c50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	4b42      	ldr	r3, [pc, #264]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a41      	ldr	r2, [pc, #260]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c5c:	f043 0304 	orr.w	r3, r3, #4
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b3f      	ldr	r3, [pc, #252]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0304 	and.w	r3, r3, #4
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	4b3b      	ldr	r3, [pc, #236]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	4a3a      	ldr	r2, [pc, #232]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7e:	4b38      	ldr	r3, [pc, #224]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	4b34      	ldr	r3, [pc, #208]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c92:	4a33      	ldr	r2, [pc, #204]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c94:	f043 0301 	orr.w	r3, r3, #1
 8000c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c9a:	4b31      	ldr	r3, [pc, #196]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9e:	f003 0301 	and.w	r3, r3, #1
 8000ca2:	60bb      	str	r3, [r7, #8]
 8000ca4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	607b      	str	r3, [r7, #4]
 8000caa:	4b2d      	ldr	r3, [pc, #180]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	4a2c      	ldr	r2, [pc, #176]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000cb0:	f043 0302 	orr.w	r3, r3, #2
 8000cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8000d60 <MX_GPIO_Init+0x124>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cba:	f003 0302 	and.w	r3, r3, #2
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2110      	movs	r1, #16
 8000cc6:	4827      	ldr	r0, [pc, #156]	@ (8000d64 <MX_GPIO_Init+0x128>)
 8000cc8:	f001 ffcc 	bl	8002c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_LE_Pin|LED_OE_Pin, GPIO_PIN_RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2106      	movs	r1, #6
 8000cd0:	4825      	ldr	r0, [pc, #148]	@ (8000d68 <MX_GPIO_Init+0x12c>)
 8000cd2:	f001 ffc7 	bl	8002c64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cdc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ce0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	481f      	ldr	r0, [pc, #124]	@ (8000d6c <MX_GPIO_Init+0x130>)
 8000cee:	f001 fd31 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cf2:	2310      	movs	r3, #16
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	4816      	ldr	r0, [pc, #88]	@ (8000d64 <MX_GPIO_Init+0x128>)
 8000d0a:	f001 fd23 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_LE_Pin LED_OE_Pin */
  GPIO_InitStruct.Pin = LED_LE_Pin|LED_OE_Pin;
 8000d0e:	2306      	movs	r3, #6
 8000d10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d12:	2301      	movs	r3, #1
 8000d14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1e:	f107 0314 	add.w	r3, r7, #20
 8000d22:	4619      	mov	r1, r3
 8000d24:	4810      	ldr	r0, [pc, #64]	@ (8000d68 <MX_GPIO_Init+0x12c>)
 8000d26:	f001 fd15 	bl	8002754 <HAL_GPIO_Init>

  /*Configure GPIO pin : LSM6DSL_INT1_EXTI11_Pin */
  GPIO_InitStruct.Pin = LSM6DSL_INT1_EXTI11_Pin;
 8000d2a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000d2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d30:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d36:	2300      	movs	r3, #0
 8000d38:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LSM6DSL_INT1_EXTI11_GPIO_Port, &GPIO_InitStruct);
 8000d3a:	f107 0314 	add.w	r3, r7, #20
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480a      	ldr	r0, [pc, #40]	@ (8000d6c <MX_GPIO_Init+0x130>)
 8000d42:	f001 fd07 	bl	8002754 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2100      	movs	r1, #0
 8000d4a:	2028      	movs	r0, #40	@ 0x28
 8000d4c:	f001 fccb 	bl	80026e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d50:	2028      	movs	r0, #40	@ 0x28
 8000d52:	f001 fce4 	bl	800271e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d56:	bf00      	nop
 8000d58:	3728      	adds	r7, #40	@ 0x28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40023800 	.word	0x40023800
 8000d64:	40020000 	.word	0x40020000
 8000d68:	40020400 	.word	0x40020400
 8000d6c:	40020800 	.word	0x40020800

08000d70 <MEMS_Init>:

/* USER CODE BEGIN 4 */
static void MEMS_Init(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b08a      	sub	sp, #40	@ 0x28
 8000d74:	af00      	add	r7, sp, #0
  LSM6DSL_IO_t io_ctx;
  uint8_t id ;
  LSM6DSL_AxesRaw_t axes;

  /* Link I2C functions to the LSM6DSL driver */
	io_ctx.BusType = LSM6DSL_SPI_4WIRES_BUS;
 8000d76:	2301      	movs	r3, #1
 8000d78:	613b      	str	r3, [r7, #16]
	io_ctx.Address = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	753b      	strb	r3, [r7, #20]
	io_ctx.Init = BSP_SPI1_Init;
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <MEMS_Init+0x7c>)
 8000d80:	60bb      	str	r3, [r7, #8]
	io_ctx.DeInit = BSP_SPI1_DeInit;
 8000d82:	4b1b      	ldr	r3, [pc, #108]	@ (8000df0 <MEMS_Init+0x80>)
 8000d84:	60fb      	str	r3, [r7, #12]
	io_ctx.ReadReg = wrap_platform_read;
 8000d86:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <MEMS_Init+0x84>)
 8000d88:	61fb      	str	r3, [r7, #28]
	io_ctx.WriteReg = wrap_platform_write;
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000df8 <MEMS_Init+0x88>)
 8000d8c:	61bb      	str	r3, [r7, #24]
	io_ctx.GetTick = BSP_GetTick;
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <MEMS_Init+0x8c>)
 8000d90:	623b      	str	r3, [r7, #32]
	LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 8000d92:	f107 0308 	add.w	r3, r7, #8
 8000d96:	4619      	mov	r1, r3
 8000d98:	4819      	ldr	r0, [pc, #100]	@ (8000e00 <MEMS_Init+0x90>)
 8000d9a:	f000 fb89 	bl	80014b0 <LSM6DSL_RegisterBusIO>

  /* Read the LSM6DSL WHO_AM_I register */
  LSM6DSL_ReadID(&MotionSensor, &id);
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	4619      	mov	r1, r3
 8000da2:	4817      	ldr	r0, [pc, #92]	@ (8000e00 <MEMS_Init+0x90>)
 8000da4:	f000 fc57 	bl	8001656 <LSM6DSL_ReadID>
  if (id != LSM6DSL_ID) {
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	2b6a      	cmp	r3, #106	@ 0x6a
 8000dac:	d001      	beq.n	8000db2 <MEMS_Init+0x42>
    Error_Handler();
 8000dae:	f000 f855 	bl	8000e5c <Error_Handler>
  }

  /* Initialize the LSM6DSL sensor */
  LSM6DSL_Init(&MotionSensor);
 8000db2:	4813      	ldr	r0, [pc, #76]	@ (8000e00 <MEMS_Init+0x90>)
 8000db4:	f000 fbe6 	bl	8001584 <LSM6DSL_Init>

  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */
  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, 26.0f); /* 26 Hz */
 8000db8:	eeb3 0a0a 	vmov.f32	s0, #58	@ 0x41d00000  26.0
 8000dbc:	4810      	ldr	r0, [pc, #64]	@ (8000e00 <MEMS_Init+0x90>)
 8000dbe:	f000 fccb 	bl	8001758 <LSM6DSL_ACC_SetOutputDataRate>
  LSM6DSL_ACC_SetFullScale(&MotionSensor, 4);          /* [-4000mg; +4000mg] */
 8000dc2:	2104      	movs	r1, #4
 8000dc4:	480e      	ldr	r0, [pc, #56]	@ (8000e00 <MEMS_Init+0x90>)
 8000dc6:	f000 fce3 	bl	8001790 <LSM6DSL_ACC_SetFullScale>
  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 8000dca:	2101      	movs	r1, #1
 8000dcc:	480c      	ldr	r0, [pc, #48]	@ (8000e00 <MEMS_Init+0x90>)
 8000dce:	f000 fd9d 	bl	800190c <LSM6DSL_ACC_Set_INT1_DRDY>
  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 8000dd2:	463b      	mov	r3, r7
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	480a      	ldr	r0, [pc, #40]	@ (8000e00 <MEMS_Init+0x90>)
 8000dd8:	f000 fd02 	bl	80017e0 <LSM6DSL_ACC_GetAxesRaw>

  /* Start the LSM6DSL accelerometer */
  LSM6DSL_ACC_Enable(&MotionSensor);
 8000ddc:	4808      	ldr	r0, [pc, #32]	@ (8000e00 <MEMS_Init+0x90>)
 8000dde:	f000 fc50 	bl	8001682 <LSM6DSL_ACC_Enable>
}
 8000de2:	bf00      	nop
 8000de4:	3728      	adds	r7, #40	@ 0x28
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	0800108d 	.word	0x0800108d
 8000df0:	080010ed 	.word	0x080010ed
 8000df4:	08000891 	.word	0x08000891
 8000df8:	080008e9 	.word	0x080008e9
 8000dfc:	080011b5 	.word	0x080011b5
 8000e00:	20000258 	.word	0x20000258

08000e04 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_11) {
 8000e0e:	88fb      	ldrh	r3, [r7, #6]
 8000e10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000e14:	d104      	bne.n	8000e20 <HAL_GPIO_EXTI_Callback+0x1c>
    dataRdyIntReceived++;
 8000e16:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <HAL_GPIO_EXTI_Callback+0x28>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	4a03      	ldr	r2, [pc, #12]	@ (8000e2c <HAL_GPIO_EXTI_Callback+0x28>)
 8000e1e:	6013      	str	r3, [r2, #0]
  }
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	20000290 	.word	0x20000290

08000e30 <_write>:

int _write(int fd, char * ptr, int len)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	f04f 33ff 	mov.w	r3, #4294967295
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <_write+0x28>)
 8000e48:	f003 fa04 	bl	8004254 <HAL_UART_Transmit>
  return len;
 8000e4c:	687b      	ldr	r3, [r7, #4]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	20000210 	.word	0x20000210

08000e5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e60:	b672      	cpsid	i
}
 8000e62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <Error_Handler+0x8>

08000e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	607b      	str	r3, [r7, #4]
 8000e72:	4b10      	ldr	r3, [pc, #64]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e76:	4a0f      	ldr	r2, [pc, #60]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e86:	607b      	str	r3, [r7, #4]
 8000e88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	4b09      	ldr	r3, [pc, #36]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	4a08      	ldr	r2, [pc, #32]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e9a:	4b06      	ldr	r3, [pc, #24]	@ (8000eb4 <HAL_MspInit+0x4c>)
 8000e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	603b      	str	r3, [r7, #0]
 8000ea4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ea6:	2007      	movs	r0, #7
 8000ea8:	f001 fc12 	bl	80026d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40023800 	.word	0x40023800

08000eb8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a19      	ldr	r2, [pc, #100]	@ (8000f3c <HAL_SPI_MspInit+0x84>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d12c      	bne.n	8000f34 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee2:	4a17      	ldr	r2, [pc, #92]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000ee4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ee8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eea:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a10      	ldr	r2, [pc, #64]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000f00:	f043 0302 	orr.w	r3, r3, #2
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <HAL_SPI_MspInit+0x88>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000f12:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f20:	2303      	movs	r3, #3
 8000f22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f24:	2305      	movs	r3, #5
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <HAL_SPI_MspInit+0x8c>)
 8000f30:	f001 fc10 	bl	8002754 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000f34:	bf00      	nop
 8000f36:	3728      	adds	r7, #40	@ 0x28
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40003800 	.word	0x40003800
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40020400 	.word	0x40020400

08000f48 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI2)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a08      	ldr	r2, [pc, #32]	@ (8000f78 <HAL_SPI_MspDeInit+0x30>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d10a      	bne.n	8000f70 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8000f5a:	4b08      	ldr	r3, [pc, #32]	@ (8000f7c <HAL_SPI_MspDeInit+0x34>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5e:	4a07      	ldr	r2, [pc, #28]	@ (8000f7c <HAL_SPI_MspDeInit+0x34>)
 8000f60:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f64:	6413      	str	r3, [r2, #64]	@ 0x40

    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13|GPIO_PIN_15);
 8000f66:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <HAL_SPI_MspDeInit+0x38>)
 8000f6c:	f001 fd86 	bl	8002a7c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40003800 	.word	0x40003800
 8000f7c:	40023800 	.word	0x40023800
 8000f80:	40020400 	.word	0x40020400

08000f84 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	@ 0x28
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0314 	add.w	r3, r7, #20
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a19      	ldr	r2, [pc, #100]	@ (8001008 <HAL_UART_MspInit+0x84>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	d12b      	bne.n	8000ffe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	4b18      	ldr	r3, [pc, #96]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fae:	4a17      	ldr	r2, [pc, #92]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb6:	4b15      	ldr	r3, [pc, #84]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	4b11      	ldr	r3, [pc, #68]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	4a10      	ldr	r2, [pc, #64]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800100c <HAL_UART_MspInit+0x88>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60fb      	str	r3, [r7, #12]
 8000fdc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fde:	230c      	movs	r3, #12
 8000fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fea:	2303      	movs	r3, #3
 8000fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fee:	2307      	movs	r3, #7
 8000ff0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f107 0314 	add.w	r3, r7, #20
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4805      	ldr	r0, [pc, #20]	@ (8001010 <HAL_UART_MspInit+0x8c>)
 8000ffa:	f001 fbab 	bl	8002754 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ffe:	bf00      	nop
 8001000:	3728      	adds	r7, #40	@ 0x28
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40004400 	.word	0x40004400
 800100c:	40023800 	.word	0x40023800
 8001010:	40020000 	.word	0x40020000

08001014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <NMI_Handler+0x4>

0800101c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <HardFault_Handler+0x4>

08001024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001028:	bf00      	nop
 800102a:	e7fd      	b.n	8001028 <MemManage_Handler+0x4>

0800102c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001030:	bf00      	nop
 8001032:	e7fd      	b.n	8001030 <BusFault_Handler+0x4>

08001034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001038:	bf00      	nop
 800103a:	e7fd      	b.n	8001038 <UsageFault_Handler+0x4>

0800103c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr

0800104a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104a:	b480      	push	{r7}
 800104c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800104e:	bf00      	nop
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr

08001066 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800106a:	f001 fa1d 	bl	80024a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}

08001072 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001076:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800107a:	f001 fe0d 	bl	8002c98 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800107e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001082:	f001 fe09 	bl	8002c98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8001096:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <BSP_SPI1_Init+0x54>)
 8001098:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <BSP_SPI1_Init+0x58>)
 800109a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 800109c:	4b12      	ldr	r3, [pc, #72]	@ (80010e8 <BSP_SPI1_Init+0x5c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	1c5a      	adds	r2, r3, #1
 80010a2:	4911      	ldr	r1, [pc, #68]	@ (80010e8 <BSP_SPI1_Init+0x5c>)
 80010a4:	600a      	str	r2, [r1, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d114      	bne.n	80010d4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 80010aa:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <BSP_SPI1_Init+0x54>)
 80010ac:	f002 ff98 	bl	8003fe0 <HAL_SPI_GetState>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d10e      	bne.n	80010d4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 80010b6:	480a      	ldr	r0, [pc, #40]	@ (80010e0 <BSP_SPI1_Init+0x54>)
 80010b8:	f000 f8c0 	bl	800123c <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d108      	bne.n	80010d4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 80010c2:	4807      	ldr	r0, [pc, #28]	@ (80010e0 <BSP_SPI1_Init+0x54>)
 80010c4:	f000 f87e 	bl	80011c4 <MX_SPI1_Init>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d002      	beq.n	80010d4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 80010ce:	f06f 0307 	mvn.w	r3, #7
 80010d2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 80010d4:	687b      	ldr	r3, [r7, #4]
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200002a0 	.word	0x200002a0
 80010e4:	40013000 	.word	0x40013000
 80010e8:	200002f8 	.word	0x200002f8

080010ec <BSP_SPI1_DeInit>:
  * @brief  DeInitializes SPI HAL.
  * @retval None
  * @retval BSP status
  */
int32_t BSP_SPI1_DeInit(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_BUS_FAILURE;
 80010f2:	f06f 0307 	mvn.w	r3, #7
 80010f6:	607b      	str	r3, [r7, #4]
  if (SPI1InitCounter > 0)
 80010f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <BSP_SPI1_DeInit+0x48>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d013      	beq.n	8001128 <BSP_SPI1_DeInit+0x3c>
  {
    if (--SPI1InitCounter == 0)
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <BSP_SPI1_DeInit+0x48>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	3b01      	subs	r3, #1
 8001106:	4a0b      	ldr	r2, [pc, #44]	@ (8001134 <BSP_SPI1_DeInit+0x48>)
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	4b0a      	ldr	r3, [pc, #40]	@ (8001134 <BSP_SPI1_DeInit+0x48>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10a      	bne.n	8001128 <BSP_SPI1_DeInit+0x3c>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
      SPI1_MspDeInit(&hspi1);
 8001112:	4809      	ldr	r0, [pc, #36]	@ (8001138 <BSP_SPI1_DeInit+0x4c>)
 8001114:	f000 f8ea 	bl	80012ec <SPI1_MspDeInit>
#endif
      /* DeInit the SPI*/
      if (HAL_SPI_DeInit(&hspi1) == HAL_OK)
 8001118:	4807      	ldr	r0, [pc, #28]	@ (8001138 <BSP_SPI1_DeInit+0x4c>)
 800111a:	f002 fc46 	bl	80039aa <HAL_SPI_DeInit>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d101      	bne.n	8001128 <BSP_SPI1_DeInit+0x3c>
      {
        ret = BSP_ERROR_NONE;
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8001128:	687b      	ldr	r3, [r7, #4]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200002f8 	.word	0x200002f8
 8001138:	200002a0 	.word	0x200002a0

0800113c <BSP_SPI1_Send>:
  * @param  pData: Pointer to data buffer to send
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]

  if(HAL_SPI_Transmit(&hspi1, pData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 800114c:	887a      	ldrh	r2, [r7, #2]
 800114e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	4806      	ldr	r0, [pc, #24]	@ (8001170 <BSP_SPI1_Send+0x34>)
 8001156:	f002 fc50 	bl	80039fa <HAL_SPI_Transmit>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d002      	beq.n	8001166 <BSP_SPI1_Send+0x2a>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001160:	f06f 0305 	mvn.w	r3, #5
 8001164:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200002a0 	.word	0x200002a0

08001174 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af02      	add	r7, sp, #8
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	4613      	mov	r3, r2
 8001180:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800118c:	9200      	str	r2, [sp, #0]
 800118e:	68ba      	ldr	r2, [r7, #8]
 8001190:	68f9      	ldr	r1, [r7, #12]
 8001192:	4807      	ldr	r0, [pc, #28]	@ (80011b0 <BSP_SPI1_SendRecv+0x3c>)
 8001194:	f002 fd74 	bl	8003c80 <HAL_SPI_TransmitReceive>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d002      	beq.n	80011a4 <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 800119e:	f06f 0305 	mvn.w	r3, #5
 80011a2:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80011a4:	697b      	ldr	r3, [r7, #20]
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200002a0 	.word	0x200002a0

080011b4 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80011b8:	f001 f98a 	bl	80024d0 <HAL_GetTick>
 80011bc:	4603      	mov	r3, r0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80011cc:	2300      	movs	r3, #0
 80011ce:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	4a19      	ldr	r2, [pc, #100]	@ (8001238 <MX_SPI1_Init+0x74>)
 80011d4:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011dc:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011fc:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2218      	movs	r2, #24
 8001202:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2200      	movs	r2, #0
 8001214:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 10;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	220a      	movs	r2, #10
 800121a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f002 fb3b 	bl	8003898 <HAL_SPI_Init>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800122c:	7bfb      	ldrb	r3, [r7, #15]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40013000 	.word	0x40013000

0800123c <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	@ 0x28
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	613b      	str	r3, [r7, #16]
 8001248:	4b26      	ldr	r3, [pc, #152]	@ (80012e4 <SPI1_MspInit+0xa8>)
 800124a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124c:	4a25      	ldr	r2, [pc, #148]	@ (80012e4 <SPI1_MspInit+0xa8>)
 800124e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001252:	6453      	str	r3, [r2, #68]	@ 0x44
 8001254:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <SPI1_MspInit+0xa8>)
 8001256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001258:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	4b1f      	ldr	r3, [pc, #124]	@ (80012e4 <SPI1_MspInit+0xa8>)
 8001266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001268:	4a1e      	ldr	r2, [pc, #120]	@ (80012e4 <SPI1_MspInit+0xa8>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001270:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <SPI1_MspInit+0xa8>)
 8001272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 800127c:	2320      	movs	r3, #32
 800127e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001280:	2302      	movs	r3, #2
 8001282:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001288:	2303      	movs	r3, #3
 800128a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 800128c:	2305      	movs	r3, #5
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	4814      	ldr	r0, [pc, #80]	@ (80012e8 <SPI1_MspInit+0xac>)
 8001298:	f001 fa5c 	bl	8002754 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 800129c:	2340      	movs	r3, #64	@ 0x40
 800129e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 80012ac:	2305      	movs	r3, #5
 80012ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	480c      	ldr	r0, [pc, #48]	@ (80012e8 <SPI1_MspInit+0xac>)
 80012b8:	f001 fa4c 	bl	8002754 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 80012bc:	2380      	movs	r3, #128	@ 0x80
 80012be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c0:	2302      	movs	r3, #2
 80012c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012c8:	2303      	movs	r3, #3
 80012ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 80012cc:	2305      	movs	r3, #5
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	4619      	mov	r1, r3
 80012d6:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <SPI1_MspInit+0xac>)
 80012d8:	f001 fa3c 	bl	8002754 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 80012dc:	bf00      	nop
 80012de:	3728      	adds	r7, #40	@ 0x28
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	40020000 	.word	0x40020000

080012ec <SPI1_MspDeInit>:

static void SPI1_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 80012f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <SPI1_MspDeInit+0x34>)
 80012f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f8:	4a09      	ldr	r2, [pc, #36]	@ (8001320 <SPI1_MspDeInit+0x34>)
 80012fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012fe:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(BUS_SPI1_SCK_GPIO_PORT, BUS_SPI1_SCK_GPIO_PIN);
 8001300:	2120      	movs	r1, #32
 8001302:	4808      	ldr	r0, [pc, #32]	@ (8001324 <SPI1_MspDeInit+0x38>)
 8001304:	f001 fbba 	bl	8002a7c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MISO_GPIO_PORT, BUS_SPI1_MISO_GPIO_PIN);
 8001308:	2140      	movs	r1, #64	@ 0x40
 800130a:	4806      	ldr	r0, [pc, #24]	@ (8001324 <SPI1_MspDeInit+0x38>)
 800130c:	f001 fbb6 	bl	8002a7c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_SPI1_MOSI_GPIO_PORT, BUS_SPI1_MOSI_GPIO_PIN);
 8001310:	2180      	movs	r1, #128	@ 0x80
 8001312:	4804      	ldr	r0, [pc, #16]	@ (8001324 <SPI1_MspDeInit+0x38>)
 8001314:	f001 fbb2 	bl	8002a7c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
}
 8001318:	bf00      	nop
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40023800 	.word	0x40023800
 8001324:	40020000 	.word	0x40020000

08001328 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b086      	sub	sp, #24
 800132c:	af00      	add	r7, sp, #0
 800132e:	60f8      	str	r0, [r7, #12]
 8001330:	60b9      	str	r1, [r7, #8]
 8001332:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
 8001338:	e00a      	b.n	8001350 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800133a:	f3af 8000 	nop.w
 800133e:	4601      	mov	r1, r0
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	1c5a      	adds	r2, r3, #1
 8001344:	60ba      	str	r2, [r7, #8]
 8001346:	b2ca      	uxtb	r2, r1
 8001348:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	3301      	adds	r3, #1
 800134e:	617b      	str	r3, [r7, #20]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	429a      	cmp	r2, r3
 8001356:	dbf0      	blt.n	800133a <_read+0x12>
  }

  return len;
 8001358:	687b      	ldr	r3, [r7, #4]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3718      	adds	r7, #24
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001362:	b480      	push	{r7}
 8001364:	b083      	sub	sp, #12
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800136a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800136e:	4618      	mov	r0, r3
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800138a:	605a      	str	r2, [r3, #4]
  return 0;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr

0800139a <_isatty>:

int _isatty(int file)
{
 800139a:	b480      	push	{r7}
 800139c:	b083      	sub	sp, #12
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013a2:	2301      	movs	r3, #1
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013d4:	4a14      	ldr	r2, [pc, #80]	@ (8001428 <_sbrk+0x5c>)
 80013d6:	4b15      	ldr	r3, [pc, #84]	@ (800142c <_sbrk+0x60>)
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013e0:	4b13      	ldr	r3, [pc, #76]	@ (8001430 <_sbrk+0x64>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d102      	bne.n	80013ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <_sbrk+0x64>)
 80013ea:	4a12      	ldr	r2, [pc, #72]	@ (8001434 <_sbrk+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ee:	4b10      	ldr	r3, [pc, #64]	@ (8001430 <_sbrk+0x64>)
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4413      	add	r3, r2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d207      	bcs.n	800140c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013fc:	f003 fc4c 	bl	8004c98 <__errno>
 8001400:	4603      	mov	r3, r0
 8001402:	220c      	movs	r2, #12
 8001404:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001406:	f04f 33ff 	mov.w	r3, #4294967295
 800140a:	e009      	b.n	8001420 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800140c:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001412:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <_sbrk+0x64>)
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4413      	add	r3, r2
 800141a:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <_sbrk+0x64>)
 800141c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800141e:	68fb      	ldr	r3, [r7, #12]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20020000 	.word	0x20020000
 800142c:	00000400 	.word	0x00000400
 8001430:	200002fc 	.word	0x200002fc
 8001434:	20000450 	.word	0x20000450

08001438 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <SystemInit+0x20>)
 800143e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001442:	4a05      	ldr	r2, [pc, #20]	@ (8001458 <SystemInit+0x20>)
 8001444:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001448:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800145c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001494 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001460:	f7ff ffea 	bl	8001438 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001466:	490d      	ldr	r1, [pc, #52]	@ (800149c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001468:	4a0d      	ldr	r2, [pc, #52]	@ (80014a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800146a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800146c:	e002      	b.n	8001474 <LoopCopyDataInit>

0800146e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800146e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001470:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001472:	3304      	adds	r3, #4

08001474 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001474:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001476:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001478:	d3f9      	bcc.n	800146e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147a:	4a0a      	ldr	r2, [pc, #40]	@ (80014a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800147c:	4c0a      	ldr	r4, [pc, #40]	@ (80014a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001480:	e001      	b.n	8001486 <LoopFillZerobss>

08001482 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001482:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001484:	3204      	adds	r2, #4

08001486 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001486:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001488:	d3fb      	bcc.n	8001482 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800148a:	f003 fc0b 	bl	8004ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800148e:	f7ff facb 	bl	8000a28 <main>
  bx  lr    
 8001492:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800149c:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80014a0:	080058b4 	.word	0x080058b4
  ldr r2, =_sbss
 80014a4:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80014a8:	20000450 	.word	0x20000450

080014ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014ac:	e7fe      	b.n	80014ac <ADC_IRQHandler>
	...

080014b0 <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d103      	bne.n	80014cc <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	e051      	b.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	689a      	ldr	r2, [r3, #8]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	7b1a      	ldrb	r2, [r3, #12]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	691a      	ldr	r2, [r3, #16]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	695a      	ldr	r2, [r3, #20]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	699a      	ldr	r2, [r3, #24]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	4a1d      	ldr	r2, [pc, #116]	@ (800157c <LSM6DSL_RegisterBusIO+0xcc>)
 8001508:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a1c      	ldr	r2, [pc, #112]	@ (8001580 <LSM6DSL_RegisterBusIO+0xd0>)
 800150e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	69da      	ldr	r2, [r3, #28]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d103      	bne.n	800152e <LSM6DSL_RegisterBusIO+0x7e>
    {
      ret = LSM6DSL_ERROR;
 8001526:	f04f 33ff 	mov.w	r3, #4294967295
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	e020      	b.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4798      	blx	r3
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d003      	beq.n	8001542 <LSM6DSL_RegisterBusIO+0x92>
    {
      ret = LSM6DSL_ERROR;
 800153a:	f04f 33ff 	mov.w	r3, #4294967295
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	e016      	b.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b02      	cmp	r3, #2
 8001548:	d112      	bne.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001550:	2b00      	cmp	r3, #0
 8001552:	d10d      	bne.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8001554:	230c      	movs	r3, #12
 8001556:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8001558:	7afb      	ldrb	r3, [r7, #11]
 800155a:	461a      	mov	r2, r3
 800155c:	2112      	movs	r1, #18
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f000 f9b9 	bl	80018d6 <LSM6DSL_Write_Reg>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d002      	beq.n	8001570 <LSM6DSL_RegisterBusIO+0xc0>
          {
            ret = LSM6DSL_ERROR;
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8001570:	68fb      	ldr	r3, [r7, #12]
}
 8001572:	4618      	mov	r0, r3
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	08001b91 	.word	0x08001b91
 8001580:	08001bc7 	.word	0x08001bc7

08001584 <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3320      	adds	r3, #32
 8001590:	2101      	movs	r1, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f000 fcb1 	bl	8001efa <lsm6dsl_auto_increment_set>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d002      	beq.n	80015a4 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 800159e:	f04f 33ff 	mov.w	r3, #4294967295
 80015a2:	e054      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3320      	adds	r3, #32
 80015a8:	2101      	movs	r1, #1
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 fc26 	bl	8001dfc <lsm6dsl_block_data_update_set>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d002      	beq.n	80015bc <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	e048      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3320      	adds	r3, #32
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 fef8 	bl	80023b8 <lsm6dsl_fifo_mode_set>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d002      	beq.n	80015d4 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	e03c      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2204      	movs	r2, #4
 80015d8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	3320      	adds	r3, #32
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f000 fb98 	bl	8001d18 <lsm6dsl_xl_data_rate_set>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d002      	beq.n	80015f4 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 80015ee:	f04f 33ff 	mov.w	r3, #4294967295
 80015f2:	e02c      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3320      	adds	r3, #32
 80015f8:	2100      	movs	r1, #0
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fb2e 	bl	8001c5c <lsm6dsl_xl_full_scale_set>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d002      	beq.n	800160c <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e020      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2204      	movs	r2, #4
 8001610:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3320      	adds	r3, #32
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f000 fbc8 	bl	8001db0 <lsm6dsl_gy_data_rate_set>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8001626:	f04f 33ff 	mov.w	r3, #4294967295
 800162a:	e010      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3320      	adds	r3, #32
 8001630:	2106      	movs	r1, #6
 8001632:	4618      	mov	r0, r3
 8001634:	f000 fb96 	bl	8001d64 <lsm6dsl_gy_full_scale_set>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d002      	beq.n	8001644 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 800163e:	f04f 33ff 	mov.w	r3, #4294967295
 8001642:	e004      	b.n	800164e <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3320      	adds	r3, #32
 8001664:	6839      	ldr	r1, [r7, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f000 fc36 	bl	8001ed8 <lsm6dsl_device_id_get>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d002      	beq.n	8001678 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	e000      	b.n	800167a <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001690:	2b01      	cmp	r3, #1
 8001692:	d101      	bne.n	8001698 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	e014      	b.n	80016c2 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f103 0220 	add.w	r2, r3, #32
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80016a4:	4619      	mov	r1, r3
 80016a6:	4610      	mov	r0, r2
 80016a8:	f000 fb36 	bl	8001d18 <lsm6dsl_xl_data_rate_set>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 80016b2:	f04f 33ff 	mov.w	r3, #4294967295
 80016b6:	e004      	b.n	80016c2 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b084      	sub	sp, #16
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3320      	adds	r3, #32
 80016de:	f107 020b 	add.w	r2, r7, #11
 80016e2:	4611      	mov	r1, r2
 80016e4:	4618      	mov	r0, r3
 80016e6:	f000 fadf 	bl	8001ca8 <lsm6dsl_xl_full_scale_get>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d002      	beq.n	80016f6 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
 80016f4:	e023      	b.n	800173e <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 80016f6:	7afb      	ldrb	r3, [r7, #11]
 80016f8:	2b03      	cmp	r3, #3
 80016fa:	d81b      	bhi.n	8001734 <LSM6DSL_ACC_GetSensitivity+0x68>
 80016fc:	a201      	add	r2, pc, #4	@ (adr r2, 8001704 <LSM6DSL_ACC_GetSensitivity+0x38>)
 80016fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001702:	bf00      	nop
 8001704:	08001715 	.word	0x08001715
 8001708:	0800172d 	.word	0x0800172d
 800170c:	0800171d 	.word	0x0800171d
 8001710:	08001725 	.word	0x08001725
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	4a0c      	ldr	r2, [pc, #48]	@ (8001748 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8001718:	601a      	str	r2, [r3, #0]
      break;
 800171a:	e00f      	b.n	800173c <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	4a0b      	ldr	r2, [pc, #44]	@ (800174c <LSM6DSL_ACC_GetSensitivity+0x80>)
 8001720:	601a      	str	r2, [r3, #0]
      break;
 8001722:	e00b      	b.n	800173c <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	4a0a      	ldr	r2, [pc, #40]	@ (8001750 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8001728:	601a      	str	r2, [r3, #0]
      break;
 800172a:	e007      	b.n	800173c <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	4a09      	ldr	r2, [pc, #36]	@ (8001754 <LSM6DSL_ACC_GetSensitivity+0x88>)
 8001730:	601a      	str	r2, [r3, #0]
      break;
 8001732:	e003      	b.n	800173c <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8001734:	f04f 33ff 	mov.w	r3, #4294967295
 8001738:	60fb      	str	r3, [r7, #12]
      break;
 800173a:	bf00      	nop
  }

  return ret;
 800173c:	68fb      	ldr	r3, [r7, #12]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	3d79db23 	.word	0x3d79db23
 800174c:	3df9db23 	.word	0x3df9db23
 8001750:	3e79db23 	.word	0x3e79db23
 8001754:	3ef9db23 	.word	0x3ef9db23

08001758 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800176a:	2b01      	cmp	r3, #1
 800176c:	d106      	bne.n	800177c <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800176e:	ed97 0a00 	vldr	s0, [r7]
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f8fe 	bl	8001974 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8001778:	4603      	mov	r3, r0
 800177a:	e005      	b.n	8001788 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 800177c:	ed97 0a00 	vldr	s0, [r7]
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f000 f983 	bl	8001a8c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8001786:	4603      	mov	r3, r0
  }
}
 8001788:	4618      	mov	r0, r3
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	2b02      	cmp	r3, #2
 800179e:	dd0b      	ble.n	80017b8 <LSM6DSL_ACC_SetFullScale+0x28>
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b04      	cmp	r3, #4
 80017a4:	dd06      	ble.n	80017b4 <LSM6DSL_ACC_SetFullScale+0x24>
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	dc01      	bgt.n	80017b0 <LSM6DSL_ACC_SetFullScale+0x20>
 80017ac:	2303      	movs	r3, #3
 80017ae:	e004      	b.n	80017ba <LSM6DSL_ACC_SetFullScale+0x2a>
 80017b0:	2301      	movs	r3, #1
 80017b2:	e002      	b.n	80017ba <LSM6DSL_ACC_SetFullScale+0x2a>
 80017b4:	2302      	movs	r3, #2
 80017b6:	e000      	b.n	80017ba <LSM6DSL_ACC_SetFullScale+0x2a>
 80017b8:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 80017ba:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3320      	adds	r3, #32
 80017c0:	7bfa      	ldrb	r2, [r7, #15]
 80017c2:	4611      	mov	r1, r2
 80017c4:	4618      	mov	r0, r3
 80017c6:	f000 fa49 	bl	8001c5c <lsm6dsl_xl_full_scale_set>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d002      	beq.n	80017d6 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 80017d0:	f04f 33ff 	mov.w	r3, #4294967295
 80017d4:	e000      	b.n	80017d8 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3710      	adds	r7, #16
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
 80017e8:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	3320      	adds	r3, #32
 80017ee:	f107 0208 	add.w	r2, r7, #8
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 fb27 	bl	8001e48 <lsm6dsl_acceleration_raw_get>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8001800:	f04f 33ff 	mov.w	r3, #4294967295
 8001804:	e00c      	b.n	8001820 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8001806:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800180e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8001816:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3320      	adds	r3, #32
 800183c:	f107 0210 	add.w	r2, r7, #16
 8001840:	4611      	mov	r1, r2
 8001842:	4618      	mov	r0, r3
 8001844:	f000 fb00 	bl	8001e48 <lsm6dsl_acceleration_raw_get>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
 8001852:	e03c      	b.n	80018ce <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8001854:	f107 030c 	add.w	r3, r7, #12
 8001858:	4619      	mov	r1, r3
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff ff36 	bl	80016cc <LSM6DSL_ACC_GetSensitivity>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d002      	beq.n	800186c <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8001866:	f04f 33ff 	mov.w	r3, #4294967295
 800186a:	e030      	b.n	80018ce <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800186c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001870:	ee07 3a90 	vmov	s15, r3
 8001874:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001878:	edd7 7a03 	vldr	s15, [r7, #12]
 800187c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001880:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001884:	ee17 2a90 	vmov	r2, s15
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800188c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001890:	ee07 3a90 	vmov	s15, r3
 8001894:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001898:	edd7 7a03 	vldr	s15, [r7, #12]
 800189c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a4:	ee17 2a90 	vmov	r2, s15
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 80018ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80018bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018c4:	ee17 2a90 	vmov	r2, s15
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	460b      	mov	r3, r1
 80018e0:	70fb      	strb	r3, [r7, #3]
 80018e2:	4613      	mov	r3, r2
 80018e4:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f103 0020 	add.w	r0, r3, #32
 80018ec:	1cba      	adds	r2, r7, #2
 80018ee:	78f9      	ldrb	r1, [r7, #3]
 80018f0:	2301      	movs	r3, #1
 80018f2:	f000 f99b 	bl	8001c2c <lsm6dsl_write_reg>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d002      	beq.n	8001902 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 80018fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001900:	e000      	b.n	8001904 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b084      	sub	sp, #16
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	460b      	mov	r3, r1
 8001916:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3320      	adds	r3, #32
 800191c:	f107 020c 	add.w	r2, r7, #12
 8001920:	4611      	mov	r1, r2
 8001922:	4618      	mov	r0, r3
 8001924:	f000 fc72 	bl	800220c <lsm6dsl_pin_int1_route_get>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d002      	beq.n	8001934 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 800192e:	f04f 33ff 	mov.w	r3, #4294967295
 8001932:	e01b      	b.n	800196c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 8001934:	78fb      	ldrb	r3, [r7, #3]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d811      	bhi.n	800195e <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 800193a:	78fb      	ldrb	r3, [r7, #3]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	b2da      	uxtb	r2, r3
 8001942:	7b3b      	ldrb	r3, [r7, #12]
 8001944:	f362 0300 	bfi	r3, r2, #0, #1
 8001948:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3320      	adds	r3, #32
 800194e:	68f9      	ldr	r1, [r7, #12]
 8001950:	4618      	mov	r0, r3
 8001952:	f000 faf8 	bl	8001f46 <lsm6dsl_pin_int1_route_set>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d006      	beq.n	800196a <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 800195c:	e002      	b.n	8001964 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 800195e:	f04f 33ff 	mov.w	r3, #4294967295
 8001962:	e003      	b.n	800196c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 8001964:	f04f 33ff 	mov.w	r3, #4294967295
 8001968:	e000      	b.n	800196c <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 800196a:	2300      	movs	r3, #0
}
 800196c:	4618      	mov	r0, r3
 800196e:	3710      	adds	r7, #16
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8001980:	edd7 7a00 	vldr	s15, [r7]
 8001984:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8001988:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001990:	d801      	bhi.n	8001996 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8001992:	2301      	movs	r3, #1
 8001994:	e058      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8001996:	edd7 7a00 	vldr	s15, [r7]
 800199a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800199e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	d801      	bhi.n	80019ac <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 80019a8:	2302      	movs	r3, #2
 80019aa:	e04d      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80019ac:	edd7 7a00 	vldr	s15, [r7]
 80019b0:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001a70 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 80019b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019bc:	d801      	bhi.n	80019c2 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 80019be:	2303      	movs	r3, #3
 80019c0:	e042      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80019c2:	edd7 7a00 	vldr	s15, [r7]
 80019c6:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001a74 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 80019ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d2:	d801      	bhi.n	80019d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 80019d4:	2304      	movs	r3, #4
 80019d6:	e037      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80019d8:	edd7 7a00 	vldr	s15, [r7]
 80019dc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001a78 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 80019e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e8:	d801      	bhi.n	80019ee <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80019ea:	2305      	movs	r3, #5
 80019ec:	e02c      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80019ee:	edd7 7a00 	vldr	s15, [r7]
 80019f2:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001a7c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 80019f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fe:	d801      	bhi.n	8001a04 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8001a00:	2306      	movs	r3, #6
 8001a02:	e021      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8001a04:	edd7 7a00 	vldr	s15, [r7]
 8001a08:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001a80 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 8001a0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a14:	d801      	bhi.n	8001a1a <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 8001a16:	2307      	movs	r3, #7
 8001a18:	e016      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8001a1a:	edd7 7a00 	vldr	s15, [r7]
 8001a1e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001a84 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 8001a22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a2a:	d801      	bhi.n	8001a30 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 8001a2c:	2308      	movs	r3, #8
 8001a2e:	e00b      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8001a30:	edd7 7a00 	vldr	s15, [r7]
 8001a34:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001a88 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 8001a38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a40:	d801      	bhi.n	8001a46 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8001a42:	2309      	movs	r3, #9
 8001a44:	e000      	b.n	8001a48 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8001a46:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8001a48:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	3320      	adds	r3, #32
 8001a4e:	7bfa      	ldrb	r2, [r7, #15]
 8001a50:	4611      	mov	r1, r2
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f960 	bl	8001d18 <lsm6dsl_xl_data_rate_set>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d002      	beq.n	8001a64 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a62:	e000      	b.n	8001a66 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	42500000 	.word	0x42500000
 8001a74:	42d00000 	.word	0x42d00000
 8001a78:	43500000 	.word	0x43500000
 8001a7c:	43d00000 	.word	0x43d00000
 8001a80:	44504000 	.word	0x44504000
 8001a84:	44cf8000 	.word	0x44cf8000
 8001a88:	45502000 	.word	0x45502000

08001a8c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8001a98:	edd7 7a00 	vldr	s15, [r7]
 8001a9c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8001aa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa8:	d801      	bhi.n	8001aae <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e058      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001aae:	edd7 7a00 	vldr	s15, [r7]
 8001ab2:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8001ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001abe:	d801      	bhi.n	8001ac4 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	e04d      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001ac4:	edd7 7a00 	vldr	s15, [r7]
 8001ac8:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001b74 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 8001acc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad4:	d801      	bhi.n	8001ada <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e042      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001ada:	edd7 7a00 	vldr	s15, [r7]
 8001ade:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8001b78 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8001ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aea:	d801      	bhi.n	8001af0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 8001aec:	2304      	movs	r3, #4
 8001aee:	e037      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001af0:	edd7 7a00 	vldr	s15, [r7]
 8001af4:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8001b7c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8001af8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b00:	d801      	bhi.n	8001b06 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8001b02:	2305      	movs	r3, #5
 8001b04:	e02c      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001b06:	edd7 7a00 	vldr	s15, [r7]
 8001b0a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b80 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 8001b0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b16:	d801      	bhi.n	8001b1c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 8001b18:	2306      	movs	r3, #6
 8001b1a:	e021      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001b1c:	edd7 7a00 	vldr	s15, [r7]
 8001b20:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001b84 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 8001b24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2c:	d801      	bhi.n	8001b32 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 8001b2e:	2307      	movs	r3, #7
 8001b30:	e016      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001b32:	edd7 7a00 	vldr	s15, [r7]
 8001b36:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001b88 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 8001b3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	d801      	bhi.n	8001b48 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8001b44:	2308      	movs	r3, #8
 8001b46:	e00b      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001b48:	edd7 7a00 	vldr	s15, [r7]
 8001b4c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b8c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8001b50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b58:	d801      	bhi.n	8001b5e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 8001b5a:	2309      	movs	r3, #9
 8001b5c:	e000      	b.n	8001b60 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8001b5e:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	42500000 	.word	0x42500000
 8001b78:	42d00000 	.word	0x42d00000
 8001b7c:	43500000 	.word	0x43500000
 8001b80:	43d00000 	.word	0x43d00000
 8001b84:	44504000 	.word	0x44504000
 8001b88:	44cf8000 	.word	0x44cf8000
 8001b8c:	45502000 	.word	0x45502000

08001b90 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001b90:	b590      	push	{r4, r7, lr}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	607a      	str	r2, [r7, #4]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	72fb      	strb	r3, [r7, #11]
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	695c      	ldr	r4, [r3, #20]
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	7b1b      	ldrb	r3, [r3, #12]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	7afb      	ldrb	r3, [r7, #11]
 8001bb4:	b299      	uxth	r1, r3
 8001bb6:	893b      	ldrh	r3, [r7, #8]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	47a0      	blx	r4
 8001bbc:	4603      	mov	r3, r0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	371c      	adds	r7, #28
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd90      	pop	{r4, r7, pc}

08001bc6 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001bc6:	b590      	push	{r4, r7, lr}
 8001bc8:	b087      	sub	sp, #28
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	60f8      	str	r0, [r7, #12]
 8001bce:	607a      	str	r2, [r7, #4]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	72fb      	strb	r3, [r7, #11]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	691c      	ldr	r4, [r3, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	7b1b      	ldrb	r3, [r3, #12]
 8001be6:	4618      	mov	r0, r3
 8001be8:	7afb      	ldrb	r3, [r7, #11]
 8001bea:	b299      	uxth	r1, r3
 8001bec:	893b      	ldrh	r3, [r7, #8]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	47a0      	blx	r4
 8001bf2:	4603      	mov	r3, r0
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	371c      	adds	r7, #28
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd90      	pop	{r4, r7, pc}

08001bfc <lsm6dsl_read_reg>:
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8001bfc:	b590      	push	{r4, r7, lr}
 8001bfe:	b087      	sub	sp, #28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	607a      	str	r2, [r7, #4]
 8001c06:	461a      	mov	r2, r3
 8001c08:	460b      	mov	r3, r1
 8001c0a:	72fb      	strb	r3, [r7, #11]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	685c      	ldr	r4, [r3, #4]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	68d8      	ldr	r0, [r3, #12]
 8001c18:	893b      	ldrh	r3, [r7, #8]
 8001c1a:	7af9      	ldrb	r1, [r7, #11]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	47a0      	blx	r4
 8001c20:	6178      	str	r0, [r7, #20]

  return ret;
 8001c22:	697b      	ldr	r3, [r7, #20]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	371c      	adds	r7, #28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd90      	pop	{r4, r7, pc}

08001c2c <lsm6dsl_write_reg>:
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8001c2c:	b590      	push	{r4, r7, lr}
 8001c2e:	b087      	sub	sp, #28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	461a      	mov	r2, r3
 8001c38:	460b      	mov	r3, r1
 8001c3a:	72fb      	strb	r3, [r7, #11]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681c      	ldr	r4, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	68d8      	ldr	r0, [r3, #12]
 8001c48:	893b      	ldrh	r3, [r7, #8]
 8001c4a:	7af9      	ldrb	r1, [r7, #11]
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	47a0      	blx	r4
 8001c50:	6178      	str	r0, [r7, #20]

  return ret;
 8001c52:	697b      	ldr	r3, [r7, #20]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	371c      	adds	r7, #28
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd90      	pop	{r4, r7, pc}

08001c5c <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001c68:	f107 0208 	add.w	r2, r7, #8
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	2110      	movs	r1, #16
 8001c70:	6878      	ldr	r0, [r7, #4]
 8001c72:	f7ff ffc3 	bl	8001bfc <lsm6dsl_read_reg>
 8001c76:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10f      	bne.n	8001c9e <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8001c7e:	78fb      	ldrb	r3, [r7, #3]
 8001c80:	f003 0303 	and.w	r3, r3, #3
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	7a3b      	ldrb	r3, [r7, #8]
 8001c88:	f362 0383 	bfi	r3, r2, #2, #2
 8001c8c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001c8e:	f107 0208 	add.w	r2, r7, #8
 8001c92:	2301      	movs	r3, #1
 8001c94:	2110      	movs	r1, #16
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ffc8 	bl	8001c2c <lsm6dsl_write_reg>
 8001c9c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3710      	adds	r7, #16
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001cb2:	f107 0208 	add.w	r2, r7, #8
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	2110      	movs	r1, #16
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff ff9e 	bl	8001bfc <lsm6dsl_read_reg>
 8001cc0:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 8001cc2:	7a3b      	ldrb	r3, [r7, #8]
 8001cc4:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b03      	cmp	r3, #3
 8001ccc:	d81a      	bhi.n	8001d04 <lsm6dsl_xl_full_scale_get+0x5c>
 8001cce:	a201      	add	r2, pc, #4	@ (adr r2, 8001cd4 <lsm6dsl_xl_full_scale_get+0x2c>)
 8001cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd4:	08001ce5 	.word	0x08001ce5
 8001cd8:	08001ced 	.word	0x08001ced
 8001cdc:	08001cf5 	.word	0x08001cf5
 8001ce0:	08001cfd 	.word	0x08001cfd
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
      break;
 8001cea:	e00f      	b.n	8001d0c <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	701a      	strb	r2, [r3, #0]
      break;
 8001cf2:	e00b      	b.n	8001d0c <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	701a      	strb	r2, [r3, #0]
      break;
 8001cfa:	e007      	b.n	8001d0c <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	2203      	movs	r2, #3
 8001d00:	701a      	strb	r2, [r3, #0]
      break;
 8001d02:	e003      	b.n	8001d0c <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	2204      	movs	r2, #4
 8001d08:	701a      	strb	r2, [r3, #0]
      break;
 8001d0a:	bf00      	nop
  }

  return ret;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop

08001d18 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	460b      	mov	r3, r1
 8001d22:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001d24:	f107 0208 	add.w	r2, r7, #8
 8001d28:	2301      	movs	r3, #1
 8001d2a:	2110      	movs	r1, #16
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ff65 	bl	8001bfc <lsm6dsl_read_reg>
 8001d32:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10f      	bne.n	8001d5a <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 8001d3a:	78fb      	ldrb	r3, [r7, #3]
 8001d3c:	f003 030f 	and.w	r3, r3, #15
 8001d40:	b2da      	uxtb	r2, r3
 8001d42:	7a3b      	ldrb	r3, [r7, #8]
 8001d44:	f362 1307 	bfi	r3, r2, #4, #4
 8001d48:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8001d4a:	f107 0208 	add.w	r2, r7, #8
 8001d4e:	2301      	movs	r3, #1
 8001d50:	2110      	movs	r1, #16
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ff6a 	bl	8001c2c <lsm6dsl_write_reg>
 8001d58:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	460b      	mov	r3, r1
 8001d6e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001d70:	f107 0208 	add.w	r2, r7, #8
 8001d74:	2301      	movs	r3, #1
 8001d76:	2111      	movs	r1, #17
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ff3f 	bl	8001bfc <lsm6dsl_read_reg>
 8001d7e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d10f      	bne.n	8001da6 <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 8001d86:	78fb      	ldrb	r3, [r7, #3]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	b2da      	uxtb	r2, r3
 8001d8e:	7a3b      	ldrb	r3, [r7, #8]
 8001d90:	f362 0343 	bfi	r3, r2, #1, #3
 8001d94:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001d96:	f107 0208 	add.w	r2, r7, #8
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	2111      	movs	r1, #17
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f7ff ff44 	bl	8001c2c <lsm6dsl_write_reg>
 8001da4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001da6:	68fb      	ldr	r3, [r7, #12]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	460b      	mov	r3, r1
 8001dba:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001dbc:	f107 0208 	add.w	r2, r7, #8
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	2111      	movs	r1, #17
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff19 	bl	8001bfc <lsm6dsl_read_reg>
 8001dca:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10f      	bne.n	8001df2 <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	f003 030f 	and.w	r3, r3, #15
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	7a3b      	ldrb	r3, [r7, #8]
 8001ddc:	f362 1307 	bfi	r3, r2, #4, #4
 8001de0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8001de2:	f107 0208 	add.w	r2, r7, #8
 8001de6:	2301      	movs	r3, #1
 8001de8:	2111      	movs	r1, #17
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f7ff ff1e 	bl	8001c2c <lsm6dsl_write_reg>
 8001df0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001df2:	68fb      	ldr	r3, [r7, #12]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3710      	adds	r7, #16
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001e08:	f107 0208 	add.w	r2, r7, #8
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	2112      	movs	r1, #18
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff fef3 	bl	8001bfc <lsm6dsl_read_reg>
 8001e16:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10f      	bne.n	8001e3e <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 8001e1e:	78fb      	ldrb	r3, [r7, #3]
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	7a3b      	ldrb	r3, [r7, #8]
 8001e28:	f362 1386 	bfi	r3, r2, #6, #1
 8001e2c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001e2e:	f107 0208 	add.w	r2, r7, #8
 8001e32:	2301      	movs	r3, #1
 8001e34:	2112      	movs	r1, #18
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7ff fef8 	bl	8001c2c <lsm6dsl_write_reg>
 8001e3c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8001e52:	f107 020c 	add.w	r2, r7, #12
 8001e56:	2306      	movs	r3, #6
 8001e58:	2128      	movs	r1, #40	@ 0x28
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff fece 	bl	8001bfc <lsm6dsl_read_reg>
 8001e60:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8001e62:	7b7b      	ldrb	r3, [r7, #13]
 8001e64:	b21a      	sxth	r2, r3
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	021b      	lsls	r3, r3, #8
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	7b3a      	ldrb	r2, [r7, #12]
 8001e78:	4413      	add	r3, r2
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	b21a      	sxth	r2, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8001e82:	7bfa      	ldrb	r2, [r7, #15]
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	3302      	adds	r3, #2
 8001e88:	b212      	sxth	r2, r2
 8001e8a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	3302      	adds	r3, #2
 8001e90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	021b      	lsls	r3, r3, #8
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	7bba      	ldrb	r2, [r7, #14]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	3302      	adds	r3, #2
 8001ea4:	b212      	sxth	r2, r2
 8001ea6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8001ea8:	7c7a      	ldrb	r2, [r7, #17]
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	3304      	adds	r3, #4
 8001eae:	b212      	sxth	r2, r2
 8001eb0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	021b      	lsls	r3, r3, #8
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	7c3a      	ldrb	r2, [r7, #16]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	b212      	sxth	r2, r2
 8001ecc:	801a      	strh	r2, [r3, #0]

  return ret;
 8001ece:	697b      	ldr	r3, [r7, #20]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}

08001ed8 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	683a      	ldr	r2, [r7, #0]
 8001ee6:	210f      	movs	r1, #15
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f7ff fe87 	bl	8001bfc <lsm6dsl_read_reg>
 8001eee:	60f8      	str	r0, [r7, #12]

  return ret;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b084      	sub	sp, #16
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
 8001f02:	460b      	mov	r3, r1
 8001f04:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001f06:	f107 0208 	add.w	r2, r7, #8
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	2112      	movs	r1, #18
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f7ff fe74 	bl	8001bfc <lsm6dsl_read_reg>
 8001f14:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d10f      	bne.n	8001f3c <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 8001f1c:	78fb      	ldrb	r3, [r7, #3]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	b2da      	uxtb	r2, r3
 8001f24:	7a3b      	ldrb	r3, [r7, #8]
 8001f26:	f362 0382 	bfi	r3, r2, #2, #1
 8001f2a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8001f2c:	f107 0208 	add.w	r2, r7, #8
 8001f30:	2301      	movs	r3, #1
 8001f32:	2112      	movs	r1, #18
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff fe79 	bl	8001c2c <lsm6dsl_write_reg>
 8001f3a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b08a      	sub	sp, #40	@ 0x28
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
 8001f4e:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8001f50:	f107 021c 	add.w	r2, r7, #28
 8001f54:	2301      	movs	r3, #1
 8001f56:	210d      	movs	r1, #13
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f7ff fe4f 	bl	8001bfc <lsm6dsl_read_reg>
 8001f5e:	6278      	str	r0, [r7, #36]	@ 0x24

  if (ret == 0)
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d147      	bne.n	8001ff6 <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8001f66:	783b      	ldrb	r3, [r7, #0]
 8001f68:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	7f3b      	ldrb	r3, [r7, #28]
 8001f70:	f362 0300 	bfi	r3, r2, #0, #1
 8001f74:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8001f76:	783b      	ldrb	r3, [r7, #0]
 8001f78:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001f7c:	b2da      	uxtb	r2, r3
 8001f7e:	7f3b      	ldrb	r3, [r7, #28]
 8001f80:	f362 0341 	bfi	r3, r2, #1, #1
 8001f84:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8001f86:	783b      	ldrb	r3, [r7, #0]
 8001f88:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	7f3b      	ldrb	r3, [r7, #28]
 8001f90:	f362 0382 	bfi	r3, r2, #2, #1
 8001f94:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8001f96:	783b      	ldrb	r3, [r7, #0]
 8001f98:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	7f3b      	ldrb	r3, [r7, #28]
 8001fa0:	f362 03c3 	bfi	r3, r2, #3, #1
 8001fa4:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8001fa6:	783b      	ldrb	r3, [r7, #0]
 8001fa8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	7f3b      	ldrb	r3, [r7, #28]
 8001fb0:	f362 1304 	bfi	r3, r2, #4, #1
 8001fb4:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8001fb6:	783b      	ldrb	r3, [r7, #0]
 8001fb8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	7f3b      	ldrb	r3, [r7, #28]
 8001fc0:	f362 1345 	bfi	r3, r2, #5, #1
 8001fc4:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8001fc6:	783b      	ldrb	r3, [r7, #0]
 8001fc8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	7f3b      	ldrb	r3, [r7, #28]
 8001fd0:	f362 1386 	bfi	r3, r2, #6, #1
 8001fd4:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8001fd6:	783b      	ldrb	r3, [r7, #0]
 8001fd8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	7f3b      	ldrb	r3, [r7, #28]
 8001fe0:	f362 13c7 	bfi	r3, r2, #7, #1
 8001fe4:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8001fe6:	f107 021c 	add.w	r2, r7, #28
 8001fea:	2301      	movs	r3, #1
 8001fec:	210d      	movs	r1, #13
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff fe1c 	bl	8001c2c <lsm6dsl_write_reg>
 8001ff4:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d107      	bne.n	800200c <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8001ffc:	f107 0218 	add.w	r2, r7, #24
 8002000:	2301      	movs	r3, #1
 8002002:	215e      	movs	r1, #94	@ 0x5e
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff fdf9 	bl	8001bfc <lsm6dsl_read_reg>
 800200a:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 800200c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200e:	2b00      	cmp	r3, #0
 8002010:	d107      	bne.n	8002022 <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 8002012:	f107 0214 	add.w	r2, r7, #20
 8002016:	2301      	movs	r3, #1
 8002018:	215f      	movs	r1, #95	@ 0x5f
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff fdee 	bl	8001bfc <lsm6dsl_read_reg>
 8002020:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	2b00      	cmp	r3, #0
 8002026:	d147      	bne.n	80020b8 <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 8002028:	787b      	ldrb	r3, [r7, #1]
 800202a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800202e:	b2da      	uxtb	r2, r3
 8002030:	7e3b      	ldrb	r3, [r7, #24]
 8002032:	f362 0300 	bfi	r3, r2, #0, #1
 8002036:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 8002038:	787b      	ldrb	r3, [r7, #1]
 800203a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800203e:	b2da      	uxtb	r2, r3
 8002040:	7e3b      	ldrb	r3, [r7, #24]
 8002042:	f362 0341 	bfi	r3, r2, #1, #1
 8002046:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 8002048:	787b      	ldrb	r3, [r7, #1]
 800204a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800204e:	b2da      	uxtb	r2, r3
 8002050:	7e3b      	ldrb	r3, [r7, #24]
 8002052:	f362 0382 	bfi	r3, r2, #2, #1
 8002056:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 8002058:	787b      	ldrb	r3, [r7, #1]
 800205a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800205e:	b2da      	uxtb	r2, r3
 8002060:	7e3b      	ldrb	r3, [r7, #24]
 8002062:	f362 03c3 	bfi	r3, r2, #3, #1
 8002066:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 8002068:	787b      	ldrb	r3, [r7, #1]
 800206a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800206e:	b2da      	uxtb	r2, r3
 8002070:	7e3b      	ldrb	r3, [r7, #24]
 8002072:	f362 1304 	bfi	r3, r2, #4, #1
 8002076:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 8002078:	787b      	ldrb	r3, [r7, #1]
 800207a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800207e:	b2da      	uxtb	r2, r3
 8002080:	7e3b      	ldrb	r3, [r7, #24]
 8002082:	f362 1345 	bfi	r3, r2, #5, #1
 8002086:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 8002088:	787b      	ldrb	r3, [r7, #1]
 800208a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800208e:	b2da      	uxtb	r2, r3
 8002090:	7e3b      	ldrb	r3, [r7, #24]
 8002092:	f362 1386 	bfi	r3, r2, #6, #1
 8002096:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 8002098:	787b      	ldrb	r3, [r7, #1]
 800209a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	7e3b      	ldrb	r3, [r7, #24]
 80020a2:	f362 13c7 	bfi	r3, r2, #7, #1
 80020a6:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 80020a8:	f107 0218 	add.w	r2, r7, #24
 80020ac:	2301      	movs	r3, #1
 80020ae:	215e      	movs	r1, #94	@ 0x5e
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f7ff fdbb 	bl	8001c2c <lsm6dsl_write_reg>
 80020b6:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80020b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d107      	bne.n	80020ce <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 80020be:	f107 0210 	add.w	r2, r7, #16
 80020c2:	2301      	movs	r3, #1
 80020c4:	2113      	movs	r1, #19
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff fd98 	bl	8001bfc <lsm6dsl_read_reg>
 80020cc:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d10f      	bne.n	80020f4 <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 80020d4:	78bb      	ldrb	r3, [r7, #2]
 80020d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	7c3b      	ldrb	r3, [r7, #16]
 80020de:	f362 1304 	bfi	r3, r2, #4, #1
 80020e2:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 80020e4:	f107 0210 	add.w	r2, r7, #16
 80020e8:	2301      	movs	r3, #1
 80020ea:	2113      	movs	r1, #19
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f7ff fd9d 	bl	8001c2c <lsm6dsl_write_reg>
 80020f2:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d107      	bne.n	800210a <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 80020fa:	f107 0220 	add.w	r2, r7, #32
 80020fe:	2301      	movs	r3, #1
 8002100:	211a      	movs	r1, #26
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff fd7a 	bl	8001bfc <lsm6dsl_read_reg>
 8002108:	6278      	str	r0, [r7, #36]	@ 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 800210a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800210c:	2b00      	cmp	r3, #0
 800210e:	d111      	bne.n	8002134 <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 8002110:	78bb      	ldrb	r3, [r7, #2]
 8002112:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002116:	b2da      	uxtb	r2, r3
 8002118:	f897 3020 	ldrb.w	r3, [r7, #32]
 800211c:	f362 13c7 	bfi	r3, r2, #7, #1
 8002120:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8002124:	f107 0220 	add.w	r2, r7, #32
 8002128:	2301      	movs	r3, #1
 800212a:	211a      	movs	r1, #26
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff fd7d 	bl	8001c2c <lsm6dsl_write_reg>
 8002132:	6278      	str	r0, [r7, #36]	@ 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 8002134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002136:	2b00      	cmp	r3, #0
 8002138:	d158      	bne.n	80021ec <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 800213a:	f107 020c 	add.w	r2, r7, #12
 800213e:	2301      	movs	r3, #1
 8002140:	2158      	movs	r1, #88	@ 0x58
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff fd5a 	bl	8001bfc <lsm6dsl_read_reg>
 8002148:	6278      	str	r0, [r7, #36]	@ 0x24

    if ((val.int1_6d != 0x00U) ||
 800214a:	787b      	ldrb	r3, [r7, #1]
 800214c:	f003 0304 	and.w	r3, r3, #4
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d141      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8002156:	787b      	ldrb	r3, [r7, #1]
 8002158:	f003 0310 	and.w	r3, r3, #16
 800215c:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 800215e:	2b00      	cmp	r3, #0
 8002160:	d13b      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8002162:	787b      	ldrb	r3, [r7, #1]
 8002164:	f003 0320 	and.w	r3, r3, #32
 8002168:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 800216a:	2b00      	cmp	r3, #0
 800216c:	d135      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 800216e:	787b      	ldrb	r3, [r7, #1]
 8002170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002174:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8002176:	2b00      	cmp	r3, #0
 8002178:	d12f      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 800217a:	787b      	ldrb	r3, [r7, #1]
 800217c:	f003 0308 	and.w	r3, r3, #8
 8002180:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8002182:	2b00      	cmp	r3, #0
 8002184:	d129      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8002186:	787b      	ldrb	r3, [r7, #1]
 8002188:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800218c:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 800218e:	2b00      	cmp	r3, #0
 8002190:	d123      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8002192:	7d3b      	ldrb	r3, [r7, #20]
 8002194:	f003 0304 	and.w	r3, r3, #4
 8002198:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 800219a:	2b00      	cmp	r3, #0
 800219c:	d11d      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 800219e:	7d3b      	ldrb	r3, [r7, #20]
 80021a0:	f003 0310 	and.w	r3, r3, #16
 80021a4:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d117      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 80021aa:	7d3b      	ldrb	r3, [r7, #20]
 80021ac:	f003 0320 	and.w	r3, r3, #32
 80021b0:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d111      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 80021b6:	7d3b      	ldrb	r3, [r7, #20]
 80021b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021bc:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d10b      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 80021c2:	7d3b      	ldrb	r3, [r7, #20]
 80021c4:	f003 0308 	and.w	r3, r3, #8
 80021c8:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d105      	bne.n	80021da <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 80021ce:	7d3b      	ldrb	r3, [r7, #20]
 80021d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80021d4:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d004      	beq.n	80021e4 <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 80021da:	7b3b      	ldrb	r3, [r7, #12]
 80021dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021e0:	733b      	strb	r3, [r7, #12]
 80021e2:	e003      	b.n	80021ec <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 80021e4:	7b3b      	ldrb	r3, [r7, #12]
 80021e6:	f36f 13c7 	bfc	r3, #7, #1
 80021ea:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d107      	bne.n	8002202 <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 80021f2:	f107 020c 	add.w	r2, r7, #12
 80021f6:	2301      	movs	r3, #1
 80021f8:	2158      	movs	r1, #88	@ 0x58
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff fd16 	bl	8001c2c <lsm6dsl_write_reg>
 8002200:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return ret;
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002204:	4618      	mov	r0, r3
 8002206:	3728      	adds	r7, #40	@ 0x28
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}

0800220c <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b088      	sub	sp, #32
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8002216:	f107 0214 	add.w	r2, r7, #20
 800221a:	2301      	movs	r3, #1
 800221c:	210d      	movs	r1, #13
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7ff fcec 	bl	8001bfc <lsm6dsl_read_reg>
 8002224:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	2b00      	cmp	r3, #0
 800222a:	f040 80c0 	bne.w	80023ae <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 800222e:	7d3b      	ldrb	r3, [r7, #20]
 8002230:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002234:	b2d9      	uxtb	r1, r3
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	7813      	ldrb	r3, [r2, #0]
 800223a:	f361 0300 	bfi	r3, r1, #0, #1
 800223e:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8002240:	7d3b      	ldrb	r3, [r7, #20]
 8002242:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002246:	b2d9      	uxtb	r1, r3
 8002248:	683a      	ldr	r2, [r7, #0]
 800224a:	7813      	ldrb	r3, [r2, #0]
 800224c:	f361 0341 	bfi	r3, r1, #1, #1
 8002250:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8002252:	7d3b      	ldrb	r3, [r7, #20]
 8002254:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002258:	b2d9      	uxtb	r1, r3
 800225a:	683a      	ldr	r2, [r7, #0]
 800225c:	7813      	ldrb	r3, [r2, #0]
 800225e:	f361 0382 	bfi	r3, r1, #2, #1
 8002262:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8002264:	7d3b      	ldrb	r3, [r7, #20]
 8002266:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800226a:	b2d9      	uxtb	r1, r3
 800226c:	683a      	ldr	r2, [r7, #0]
 800226e:	7813      	ldrb	r3, [r2, #0]
 8002270:	f361 03c3 	bfi	r3, r1, #3, #1
 8002274:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8002276:	7d3b      	ldrb	r3, [r7, #20]
 8002278:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800227c:	b2d9      	uxtb	r1, r3
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	7813      	ldrb	r3, [r2, #0]
 8002282:	f361 1304 	bfi	r3, r1, #4, #1
 8002286:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8002288:	7d3b      	ldrb	r3, [r7, #20]
 800228a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800228e:	b2d9      	uxtb	r1, r3
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	7813      	ldrb	r3, [r2, #0]
 8002294:	f361 1345 	bfi	r3, r1, #5, #1
 8002298:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 800229a:	7d3b      	ldrb	r3, [r7, #20]
 800229c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80022a0:	b2d9      	uxtb	r1, r3
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	7813      	ldrb	r3, [r2, #0]
 80022a6:	f361 1386 	bfi	r3, r1, #6, #1
 80022aa:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 80022ac:	7d3b      	ldrb	r3, [r7, #20]
 80022ae:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80022b2:	b2d9      	uxtb	r1, r3
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	7813      	ldrb	r3, [r2, #0]
 80022b8:	f361 13c7 	bfi	r3, r1, #7, #1
 80022bc:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 80022be:	f107 0210 	add.w	r2, r7, #16
 80022c2:	2301      	movs	r3, #1
 80022c4:	215e      	movs	r1, #94	@ 0x5e
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff fc98 	bl	8001bfc <lsm6dsl_read_reg>
 80022cc:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d16c      	bne.n	80023ae <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 80022d4:	7c3b      	ldrb	r3, [r7, #16]
 80022d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80022da:	b2d9      	uxtb	r1, r3
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	7853      	ldrb	r3, [r2, #1]
 80022e0:	f361 0300 	bfi	r3, r1, #0, #1
 80022e4:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 80022e6:	7c3b      	ldrb	r3, [r7, #16]
 80022e8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80022ec:	b2d9      	uxtb	r1, r3
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	7853      	ldrb	r3, [r2, #1]
 80022f2:	f361 0341 	bfi	r3, r1, #1, #1
 80022f6:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 80022f8:	7c3b      	ldrb	r3, [r7, #16]
 80022fa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80022fe:	b2d9      	uxtb	r1, r3
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	7853      	ldrb	r3, [r2, #1]
 8002304:	f361 0382 	bfi	r3, r1, #2, #1
 8002308:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 800230a:	7c3b      	ldrb	r3, [r7, #16]
 800230c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002310:	b2d9      	uxtb	r1, r3
 8002312:	683a      	ldr	r2, [r7, #0]
 8002314:	7853      	ldrb	r3, [r2, #1]
 8002316:	f361 03c3 	bfi	r3, r1, #3, #1
 800231a:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 800231c:	7c3b      	ldrb	r3, [r7, #16]
 800231e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002322:	b2d9      	uxtb	r1, r3
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	7853      	ldrb	r3, [r2, #1]
 8002328:	f361 1304 	bfi	r3, r1, #4, #1
 800232c:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 800232e:	7c3b      	ldrb	r3, [r7, #16]
 8002330:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8002334:	b2d9      	uxtb	r1, r3
 8002336:	683a      	ldr	r2, [r7, #0]
 8002338:	7853      	ldrb	r3, [r2, #1]
 800233a:	f361 1345 	bfi	r3, r1, #5, #1
 800233e:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 8002340:	7c3b      	ldrb	r3, [r7, #16]
 8002342:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8002346:	b2d9      	uxtb	r1, r3
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	7853      	ldrb	r3, [r2, #1]
 800234c:	f361 1386 	bfi	r3, r1, #6, #1
 8002350:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 8002352:	7c3b      	ldrb	r3, [r7, #16]
 8002354:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8002358:	b2d9      	uxtb	r1, r3
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	7853      	ldrb	r3, [r2, #1]
 800235e:	f361 13c7 	bfi	r3, r1, #7, #1
 8002362:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8002364:	f107 020c 	add.w	r2, r7, #12
 8002368:	2301      	movs	r3, #1
 800236a:	2113      	movs	r1, #19
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff fc45 	bl	8001bfc <lsm6dsl_read_reg>
 8002372:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d119      	bne.n	80023ae <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 800237a:	7b3b      	ldrb	r3, [r7, #12]
 800237c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002380:	b2d9      	uxtb	r1, r3
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	7893      	ldrb	r3, [r2, #2]
 8002386:	f361 0300 	bfi	r3, r1, #0, #1
 800238a:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 800238c:	f107 0218 	add.w	r2, r7, #24
 8002390:	2301      	movs	r3, #1
 8002392:	211a      	movs	r1, #26
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7ff fc31 	bl	8001bfc <lsm6dsl_read_reg>
 800239a:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 800239c:	7e3b      	ldrb	r3, [r7, #24]
 800239e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80023a2:	b2d9      	uxtb	r1, r3
 80023a4:	683a      	ldr	r2, [r7, #0]
 80023a6:	7893      	ldrb	r3, [r2, #2]
 80023a8:	f361 0300 	bfi	r3, r1, #0, #1
 80023ac:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 80023ae:	69fb      	ldr	r3, [r7, #28]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3720      	adds	r7, #32
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 80023c4:	f107 0208 	add.w	r2, r7, #8
 80023c8:	2301      	movs	r3, #1
 80023ca:	210a      	movs	r1, #10
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff fc15 	bl	8001bfc <lsm6dsl_read_reg>
 80023d2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10f      	bne.n	80023fa <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	f003 0307 	and.w	r3, r3, #7
 80023e0:	b2da      	uxtb	r2, r3
 80023e2:	7a3b      	ldrb	r3, [r7, #8]
 80023e4:	f362 0302 	bfi	r3, r2, #0, #3
 80023e8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 80023ea:	f107 0208 	add.w	r2, r7, #8
 80023ee:	2301      	movs	r3, #1
 80023f0:	210a      	movs	r1, #10
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff fc1a 	bl	8001c2c <lsm6dsl_write_reg>
 80023f8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 80023fa:	68fb      	ldr	r3, [r7, #12]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002408:	4b0e      	ldr	r3, [pc, #56]	@ (8002444 <HAL_Init+0x40>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <HAL_Init+0x40>)
 800240e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002412:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002414:	4b0b      	ldr	r3, [pc, #44]	@ (8002444 <HAL_Init+0x40>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a0a      	ldr	r2, [pc, #40]	@ (8002444 <HAL_Init+0x40>)
 800241a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800241e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002420:	4b08      	ldr	r3, [pc, #32]	@ (8002444 <HAL_Init+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a07      	ldr	r2, [pc, #28]	@ (8002444 <HAL_Init+0x40>)
 8002426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800242a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800242c:	2003      	movs	r0, #3
 800242e:	f000 f94f 	bl	80026d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002432:	2000      	movs	r0, #0
 8002434:	f000 f808 	bl	8002448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002438:	f7fe fd16 	bl	8000e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023c00 	.word	0x40023c00

08002448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <HAL_InitTick+0x54>)
 8002452:	681a      	ldr	r2, [r3, #0]
 8002454:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <HAL_InitTick+0x58>)
 8002456:	781b      	ldrb	r3, [r3, #0]
 8002458:	4619      	mov	r1, r3
 800245a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800245e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	4618      	mov	r0, r3
 8002468:	f000 f967 	bl	800273a <HAL_SYSTICK_Config>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e00e      	b.n	8002494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2b0f      	cmp	r3, #15
 800247a:	d80a      	bhi.n	8002492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800247c:	2200      	movs	r2, #0
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	f04f 30ff 	mov.w	r0, #4294967295
 8002484:	f000 f92f 	bl	80026e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002488:	4a06      	ldr	r2, [pc, #24]	@ (80024a4 <HAL_InitTick+0x5c>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800248e:	2300      	movs	r3, #0
 8002490:	e000      	b.n	8002494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
}
 8002494:	4618      	mov	r0, r3
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000134 	.word	0x20000134
 80024a0:	2000013c 	.word	0x2000013c
 80024a4:	20000138 	.word	0x20000138

080024a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024ac:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_IncTick+0x20>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <HAL_IncTick+0x24>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	4a04      	ldr	r2, [pc, #16]	@ (80024cc <HAL_IncTick+0x24>)
 80024ba:	6013      	str	r3, [r2, #0]
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	2000013c 	.word	0x2000013c
 80024cc:	20000300 	.word	0x20000300

080024d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return uwTick;
 80024d4:	4b03      	ldr	r3, [pc, #12]	@ (80024e4 <HAL_GetTick+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000300 	.word	0x20000300

080024e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024f0:	f7ff ffee 	bl	80024d0 <HAL_GetTick>
 80024f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002500:	d005      	beq.n	800250e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002502:	4b0a      	ldr	r3, [pc, #40]	@ (800252c <HAL_Delay+0x44>)
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4413      	add	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800250e:	bf00      	nop
 8002510:	f7ff ffde 	bl	80024d0 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	429a      	cmp	r2, r3
 800251e:	d8f7      	bhi.n	8002510 <HAL_Delay+0x28>
  {
  }
}
 8002520:	bf00      	nop
 8002522:	bf00      	nop
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	2000013c 	.word	0x2000013c

08002530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002540:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <__NVIC_SetPriorityGrouping+0x44>)
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800254c:	4013      	ands	r3, r2
 800254e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002558:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800255c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002562:	4a04      	ldr	r2, [pc, #16]	@ (8002574 <__NVIC_SetPriorityGrouping+0x44>)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	60d3      	str	r3, [r2, #12]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr
 8002574:	e000ed00 	.word	0xe000ed00

08002578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800257c:	4b04      	ldr	r3, [pc, #16]	@ (8002590 <__NVIC_GetPriorityGrouping+0x18>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	0a1b      	lsrs	r3, r3, #8
 8002582:	f003 0307 	and.w	r3, r3, #7
}
 8002586:	4618      	mov	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	db0b      	blt.n	80025be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	f003 021f 	and.w	r2, r3, #31
 80025ac:	4907      	ldr	r1, [pc, #28]	@ (80025cc <__NVIC_EnableIRQ+0x38>)
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	095b      	lsrs	r3, r3, #5
 80025b4:	2001      	movs	r0, #1
 80025b6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000e100 	.word	0xe000e100

080025d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	6039      	str	r1, [r7, #0]
 80025da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	db0a      	blt.n	80025fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	b2da      	uxtb	r2, r3
 80025e8:	490c      	ldr	r1, [pc, #48]	@ (800261c <__NVIC_SetPriority+0x4c>)
 80025ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ee:	0112      	lsls	r2, r2, #4
 80025f0:	b2d2      	uxtb	r2, r2
 80025f2:	440b      	add	r3, r1
 80025f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025f8:	e00a      	b.n	8002610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	4908      	ldr	r1, [pc, #32]	@ (8002620 <__NVIC_SetPriority+0x50>)
 8002600:	79fb      	ldrb	r3, [r7, #7]
 8002602:	f003 030f 	and.w	r3, r3, #15
 8002606:	3b04      	subs	r3, #4
 8002608:	0112      	lsls	r2, r2, #4
 800260a:	b2d2      	uxtb	r2, r2
 800260c:	440b      	add	r3, r1
 800260e:	761a      	strb	r2, [r3, #24]
}
 8002610:	bf00      	nop
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000e100 	.word	0xe000e100
 8002620:	e000ed00 	.word	0xe000ed00

08002624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002624:	b480      	push	{r7}
 8002626:	b089      	sub	sp, #36	@ 0x24
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
 800262e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f1c3 0307 	rsb	r3, r3, #7
 800263e:	2b04      	cmp	r3, #4
 8002640:	bf28      	it	cs
 8002642:	2304      	movcs	r3, #4
 8002644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	3304      	adds	r3, #4
 800264a:	2b06      	cmp	r3, #6
 800264c:	d902      	bls.n	8002654 <NVIC_EncodePriority+0x30>
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	3b03      	subs	r3, #3
 8002652:	e000      	b.n	8002656 <NVIC_EncodePriority+0x32>
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002658:	f04f 32ff 	mov.w	r2, #4294967295
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	fa02 f303 	lsl.w	r3, r2, r3
 8002662:	43da      	mvns	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	401a      	ands	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800266c:	f04f 31ff 	mov.w	r1, #4294967295
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	fa01 f303 	lsl.w	r3, r1, r3
 8002676:	43d9      	mvns	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800267c:	4313      	orrs	r3, r2
         );
}
 800267e:	4618      	mov	r0, r3
 8002680:	3724      	adds	r7, #36	@ 0x24
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
	...

0800268c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3b01      	subs	r3, #1
 8002698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800269c:	d301      	bcc.n	80026a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269e:	2301      	movs	r3, #1
 80026a0:	e00f      	b.n	80026c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a2:	4a0a      	ldr	r2, [pc, #40]	@ (80026cc <SysTick_Config+0x40>)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3b01      	subs	r3, #1
 80026a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026aa:	210f      	movs	r1, #15
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f7ff ff8e 	bl	80025d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b4:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <SysTick_Config+0x40>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ba:	4b04      	ldr	r3, [pc, #16]	@ (80026cc <SysTick_Config+0x40>)
 80026bc:	2207      	movs	r2, #7
 80026be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	e000e010 	.word	0xe000e010

080026d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff ff29 	bl	8002530 <__NVIC_SetPriorityGrouping>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b086      	sub	sp, #24
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	4603      	mov	r3, r0
 80026ee:	60b9      	str	r1, [r7, #8]
 80026f0:	607a      	str	r2, [r7, #4]
 80026f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f8:	f7ff ff3e 	bl	8002578 <__NVIC_GetPriorityGrouping>
 80026fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	6978      	ldr	r0, [r7, #20]
 8002704:	f7ff ff8e 	bl	8002624 <NVIC_EncodePriority>
 8002708:	4602      	mov	r2, r0
 800270a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270e:	4611      	mov	r1, r2
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff5d 	bl	80025d0 <__NVIC_SetPriority>
}
 8002716:	bf00      	nop
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff ff31 	bl	8002594 <__NVIC_EnableIRQ>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b082      	sub	sp, #8
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff ffa2 	bl	800268c <SysTick_Config>
 8002748:	4603      	mov	r3, r0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002754:	b480      	push	{r7}
 8002756:	b089      	sub	sp, #36	@ 0x24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002766:	2300      	movs	r3, #0
 8002768:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
 800276e:	e165      	b.n	8002a3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002770:	2201      	movs	r2, #1
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	697a      	ldr	r2, [r7, #20]
 8002780:	4013      	ands	r3, r2
 8002782:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	429a      	cmp	r2, r3
 800278a:	f040 8154 	bne.w	8002a36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	2b01      	cmp	r3, #1
 8002798:	d005      	beq.n	80027a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d130      	bne.n	8002808 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	2203      	movs	r2, #3
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	69fb      	ldr	r3, [r7, #28]
 80027c4:	005b      	lsls	r3, r3, #1
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027dc:	2201      	movs	r2, #1
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	091b      	lsrs	r3, r3, #4
 80027f2:	f003 0201 	and.w	r2, r3, #1
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0303 	and.w	r3, r3, #3
 8002810:	2b03      	cmp	r3, #3
 8002812:	d017      	beq.n	8002844 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4313      	orrs	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	69ba      	ldr	r2, [r7, #24]
 8002842:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 0303 	and.w	r3, r3, #3
 800284c:	2b02      	cmp	r3, #2
 800284e:	d123      	bne.n	8002898 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	08da      	lsrs	r2, r3, #3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3208      	adds	r2, #8
 8002858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800285c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	f003 0307 	and.w	r3, r3, #7
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	220f      	movs	r2, #15
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	fa02 f303 	lsl.w	r3, r2, r3
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	08da      	lsrs	r2, r3, #3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	3208      	adds	r2, #8
 8002892:	69b9      	ldr	r1, [r7, #24]
 8002894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	2203      	movs	r2, #3
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	43db      	mvns	r3, r3
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	4013      	ands	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f003 0203 	and.w	r2, r3, #3
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 80ae 	beq.w	8002a36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028da:	2300      	movs	r3, #0
 80028dc:	60fb      	str	r3, [r7, #12]
 80028de:	4b5d      	ldr	r3, [pc, #372]	@ (8002a54 <HAL_GPIO_Init+0x300>)
 80028e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e2:	4a5c      	ldr	r2, [pc, #368]	@ (8002a54 <HAL_GPIO_Init+0x300>)
 80028e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028ea:	4b5a      	ldr	r3, [pc, #360]	@ (8002a54 <HAL_GPIO_Init+0x300>)
 80028ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028f6:	4a58      	ldr	r2, [pc, #352]	@ (8002a58 <HAL_GPIO_Init+0x304>)
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	089b      	lsrs	r3, r3, #2
 80028fc:	3302      	adds	r3, #2
 80028fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f003 0303 	and.w	r3, r3, #3
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	220f      	movs	r2, #15
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4013      	ands	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a4f      	ldr	r2, [pc, #316]	@ (8002a5c <HAL_GPIO_Init+0x308>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d025      	beq.n	800296e <HAL_GPIO_Init+0x21a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a4e      	ldr	r2, [pc, #312]	@ (8002a60 <HAL_GPIO_Init+0x30c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d01f      	beq.n	800296a <HAL_GPIO_Init+0x216>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4d      	ldr	r2, [pc, #308]	@ (8002a64 <HAL_GPIO_Init+0x310>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d019      	beq.n	8002966 <HAL_GPIO_Init+0x212>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4c      	ldr	r2, [pc, #304]	@ (8002a68 <HAL_GPIO_Init+0x314>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d013      	beq.n	8002962 <HAL_GPIO_Init+0x20e>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a4b      	ldr	r2, [pc, #300]	@ (8002a6c <HAL_GPIO_Init+0x318>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00d      	beq.n	800295e <HAL_GPIO_Init+0x20a>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a4a      	ldr	r2, [pc, #296]	@ (8002a70 <HAL_GPIO_Init+0x31c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d007      	beq.n	800295a <HAL_GPIO_Init+0x206>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a49      	ldr	r2, [pc, #292]	@ (8002a74 <HAL_GPIO_Init+0x320>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d101      	bne.n	8002956 <HAL_GPIO_Init+0x202>
 8002952:	2306      	movs	r3, #6
 8002954:	e00c      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 8002956:	2307      	movs	r3, #7
 8002958:	e00a      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 800295a:	2305      	movs	r3, #5
 800295c:	e008      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 800295e:	2304      	movs	r3, #4
 8002960:	e006      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 8002962:	2303      	movs	r3, #3
 8002964:	e004      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 8002966:	2302      	movs	r3, #2
 8002968:	e002      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <HAL_GPIO_Init+0x21c>
 800296e:	2300      	movs	r3, #0
 8002970:	69fa      	ldr	r2, [r7, #28]
 8002972:	f002 0203 	and.w	r2, r2, #3
 8002976:	0092      	lsls	r2, r2, #2
 8002978:	4093      	lsls	r3, r2
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002980:	4935      	ldr	r1, [pc, #212]	@ (8002a58 <HAL_GPIO_Init+0x304>)
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	089b      	lsrs	r3, r3, #2
 8002986:	3302      	adds	r3, #2
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800298e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	43db      	mvns	r3, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4013      	ands	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029b2:	4a31      	ldr	r2, [pc, #196]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	43db      	mvns	r3, r3
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4013      	ands	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d003      	beq.n	80029dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029dc:	4a26      	ldr	r2, [pc, #152]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029e2:	4b25      	ldr	r3, [pc, #148]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	43db      	mvns	r3, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4013      	ands	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a06:	4a1c      	ldr	r2, [pc, #112]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a30:	4a11      	ldr	r2, [pc, #68]	@ (8002a78 <HAL_GPIO_Init+0x324>)
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	61fb      	str	r3, [r7, #28]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	2b0f      	cmp	r3, #15
 8002a40:	f67f ae96 	bls.w	8002770 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3724      	adds	r7, #36	@ 0x24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40013800 	.word	0x40013800
 8002a5c:	40020000 	.word	0x40020000
 8002a60:	40020400 	.word	0x40020400
 8002a64:	40020800 	.word	0x40020800
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40021400 	.word	0x40021400
 8002a74:	40021800 	.word	0x40021800
 8002a78:	40013c00 	.word	0x40013c00

08002a7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a92:	2300      	movs	r3, #0
 8002a94:	617b      	str	r3, [r7, #20]
 8002a96:	e0c7      	b.n	8002c28 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a98:	2201      	movs	r2, #1
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	f040 80b7 	bne.w	8002c22 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002ab4:	4a62      	ldr	r2, [pc, #392]	@ (8002c40 <HAL_GPIO_DeInit+0x1c4>)
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	089b      	lsrs	r3, r3, #2
 8002aba:	3302      	adds	r3, #2
 8002abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	f003 0303 	and.w	r3, r3, #3
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	220f      	movs	r2, #15
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a5a      	ldr	r2, [pc, #360]	@ (8002c44 <HAL_GPIO_DeInit+0x1c8>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d025      	beq.n	8002b2a <HAL_GPIO_DeInit+0xae>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a59      	ldr	r2, [pc, #356]	@ (8002c48 <HAL_GPIO_DeInit+0x1cc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d01f      	beq.n	8002b26 <HAL_GPIO_DeInit+0xaa>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a58      	ldr	r2, [pc, #352]	@ (8002c4c <HAL_GPIO_DeInit+0x1d0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d019      	beq.n	8002b22 <HAL_GPIO_DeInit+0xa6>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a57      	ldr	r2, [pc, #348]	@ (8002c50 <HAL_GPIO_DeInit+0x1d4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d013      	beq.n	8002b1e <HAL_GPIO_DeInit+0xa2>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a56      	ldr	r2, [pc, #344]	@ (8002c54 <HAL_GPIO_DeInit+0x1d8>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d00d      	beq.n	8002b1a <HAL_GPIO_DeInit+0x9e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a55      	ldr	r2, [pc, #340]	@ (8002c58 <HAL_GPIO_DeInit+0x1dc>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d007      	beq.n	8002b16 <HAL_GPIO_DeInit+0x9a>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a54      	ldr	r2, [pc, #336]	@ (8002c5c <HAL_GPIO_DeInit+0x1e0>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d101      	bne.n	8002b12 <HAL_GPIO_DeInit+0x96>
 8002b0e:	2306      	movs	r3, #6
 8002b10:	e00c      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b12:	2307      	movs	r3, #7
 8002b14:	e00a      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b16:	2305      	movs	r3, #5
 8002b18:	e008      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b1a:	2304      	movs	r3, #4
 8002b1c:	e006      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e004      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b22:	2302      	movs	r3, #2
 8002b24:	e002      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <HAL_GPIO_DeInit+0xb0>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	f002 0203 	and.w	r2, r2, #3
 8002b32:	0092      	lsls	r2, r2, #2
 8002b34:	4093      	lsls	r3, r2
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d132      	bne.n	8002ba2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002b3c:	4b48      	ldr	r3, [pc, #288]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	43db      	mvns	r3, r3
 8002b44:	4946      	ldr	r1, [pc, #280]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b46:	4013      	ands	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002b4a:	4b45      	ldr	r3, [pc, #276]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	43db      	mvns	r3, r3
 8002b52:	4943      	ldr	r1, [pc, #268]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002b58:	4b41      	ldr	r3, [pc, #260]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	493f      	ldr	r1, [pc, #252]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002b66:	4b3e      	ldr	r3, [pc, #248]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	493c      	ldr	r1, [pc, #240]	@ (8002c60 <HAL_GPIO_DeInit+0x1e4>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	220f      	movs	r2, #15
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002b84:	4a2e      	ldr	r2, [pc, #184]	@ (8002c40 <HAL_GPIO_DeInit+0x1c4>)
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	089b      	lsrs	r3, r3, #2
 8002b8a:	3302      	adds	r3, #2
 8002b8c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	43da      	mvns	r2, r3
 8002b94:	482a      	ldr	r0, [pc, #168]	@ (8002c40 <HAL_GPIO_DeInit+0x1c4>)
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	089b      	lsrs	r3, r3, #2
 8002b9a:	400a      	ands	r2, r1
 8002b9c:	3302      	adds	r3, #2
 8002b9e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	2103      	movs	r1, #3
 8002bac:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	401a      	ands	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	08da      	lsrs	r2, r3, #3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	3208      	adds	r2, #8
 8002bc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f003 0307 	and.w	r3, r3, #7
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	220f      	movs	r2, #15
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43db      	mvns	r3, r3
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	08d2      	lsrs	r2, r2, #3
 8002bd8:	4019      	ands	r1, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	3208      	adds	r2, #8
 8002bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	2103      	movs	r1, #3
 8002bec:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	fa01 f303 	lsl.w	r3, r1, r3
 8002c04:	43db      	mvns	r3, r3
 8002c06:	401a      	ands	r2, r3
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	697b      	ldr	r3, [r7, #20]
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	2103      	movs	r1, #3
 8002c16:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3301      	adds	r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b0f      	cmp	r3, #15
 8002c2c:	f67f af34 	bls.w	8002a98 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002c30:	bf00      	nop
 8002c32:	bf00      	nop
 8002c34:	371c      	adds	r7, #28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40013800 	.word	0x40013800
 8002c44:	40020000 	.word	0x40020000
 8002c48:	40020400 	.word	0x40020400
 8002c4c:	40020800 	.word	0x40020800
 8002c50:	40020c00 	.word	0x40020c00
 8002c54:	40021000 	.word	0x40021000
 8002c58:	40021400 	.word	0x40021400
 8002c5c:	40021800 	.word	0x40021800
 8002c60:	40013c00 	.word	0x40013c00

08002c64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	807b      	strh	r3, [r7, #2]
 8002c70:	4613      	mov	r3, r2
 8002c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c74:	787b      	ldrb	r3, [r7, #1]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c7a:	887a      	ldrh	r2, [r7, #2]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c80:	e003      	b.n	8002c8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c82:	887b      	ldrh	r3, [r7, #2]
 8002c84:	041a      	lsls	r2, r3, #16
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	619a      	str	r2, [r3, #24]
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
	...

08002c98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b082      	sub	sp, #8
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ca2:	4b08      	ldr	r3, [pc, #32]	@ (8002cc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ca4:	695a      	ldr	r2, [r3, #20]
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	4013      	ands	r3, r2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d006      	beq.n	8002cbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002cae:	4a05      	ldr	r2, [pc, #20]	@ (8002cc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cb0:	88fb      	ldrh	r3, [r7, #6]
 8002cb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002cb4:	88fb      	ldrh	r3, [r7, #6]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe f8a4 	bl	8000e04 <HAL_GPIO_EXTI_Callback>
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	3708      	adds	r7, #8
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40013c00 	.word	0x40013c00

08002cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d101      	bne.n	8002cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0cc      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cdc:	4b68      	ldr	r3, [pc, #416]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 030f 	and.w	r3, r3, #15
 8002ce4:	683a      	ldr	r2, [r7, #0]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d90c      	bls.n	8002d04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cea:	4b65      	ldr	r3, [pc, #404]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	4b63      	ldr	r3, [pc, #396]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0b8      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d020      	beq.n	8002d52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d1c:	4b59      	ldr	r3, [pc, #356]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	4a58      	ldr	r2, [pc, #352]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d34:	4b53      	ldr	r3, [pc, #332]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	4a52      	ldr	r2, [pc, #328]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d40:	4b50      	ldr	r3, [pc, #320]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	494d      	ldr	r1, [pc, #308]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d044      	beq.n	8002de8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d66:	4b47      	ldr	r3, [pc, #284]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d119      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e07f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d003      	beq.n	8002d86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d82:	2b03      	cmp	r3, #3
 8002d84:	d107      	bne.n	8002d96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d86:	4b3f      	ldr	r3, [pc, #252]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d109      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e06f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d96:	4b3b      	ldr	r3, [pc, #236]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0302 	and.w	r3, r3, #2
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e067      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002da6:	4b37      	ldr	r3, [pc, #220]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f023 0203 	bic.w	r2, r3, #3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4934      	ldr	r1, [pc, #208]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002db8:	f7ff fb8a 	bl	80024d0 <HAL_GetTick>
 8002dbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dbe:	e00a      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dc0:	f7ff fb86 	bl	80024d0 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e04f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 020c 	and.w	r2, r3, #12
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d1eb      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002de8:	4b25      	ldr	r3, [pc, #148]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 030f 	and.w	r3, r3, #15
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d20c      	bcs.n	8002e10 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b22      	ldr	r3, [pc, #136]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002df8:	683a      	ldr	r2, [r7, #0]
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b20      	ldr	r3, [pc, #128]	@ (8002e80 <HAL_RCC_ClockConfig+0x1b8>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e032      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e1c:	4b19      	ldr	r3, [pc, #100]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4916      	ldr	r1, [pc, #88]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d009      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e3a:	4b12      	ldr	r3, [pc, #72]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	490e      	ldr	r1, [pc, #56]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e4e:	f000 f855 	bl	8002efc <HAL_RCC_GetSysClockFreq>
 8002e52:	4602      	mov	r2, r0
 8002e54:	4b0b      	ldr	r3, [pc, #44]	@ (8002e84 <HAL_RCC_ClockConfig+0x1bc>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	490a      	ldr	r1, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x1c0>)
 8002e60:	5ccb      	ldrb	r3, [r1, r3]
 8002e62:	fa22 f303 	lsr.w	r3, r2, r3
 8002e66:	4a09      	ldr	r2, [pc, #36]	@ (8002e8c <HAL_RCC_ClockConfig+0x1c4>)
 8002e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e6a:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <HAL_RCC_ClockConfig+0x1c8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff faea 	bl	8002448 <HAL_InitTick>

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023c00 	.word	0x40023c00
 8002e84:	40023800 	.word	0x40023800
 8002e88:	08005858 	.word	0x08005858
 8002e8c:	20000134 	.word	0x20000134
 8002e90:	20000138 	.word	0x20000138

08002e94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e98:	4b03      	ldr	r3, [pc, #12]	@ (8002ea8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000134 	.word	0x20000134

08002eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002eb0:	f7ff fff0 	bl	8002e94 <HAL_RCC_GetHCLKFreq>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	4b05      	ldr	r3, [pc, #20]	@ (8002ecc <HAL_RCC_GetPCLK1Freq+0x20>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	0a9b      	lsrs	r3, r3, #10
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	4903      	ldr	r1, [pc, #12]	@ (8002ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ec2:	5ccb      	ldrb	r3, [r1, r3]
 8002ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	08005868 	.word	0x08005868

08002ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002ed8:	f7ff ffdc 	bl	8002e94 <HAL_RCC_GetHCLKFreq>
 8002edc:	4602      	mov	r2, r0
 8002ede:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ee0:	689b      	ldr	r3, [r3, #8]
 8002ee2:	0b5b      	lsrs	r3, r3, #13
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	4903      	ldr	r1, [pc, #12]	@ (8002ef8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002eea:	5ccb      	ldrb	r3, [r1, r3]
 8002eec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	08005868 	.word	0x08005868

08002efc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f00:	b0ae      	sub	sp, #184	@ 0xb8
 8002f02:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f22:	4bcb      	ldr	r3, [pc, #812]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f003 030c 	and.w	r3, r3, #12
 8002f2a:	2b0c      	cmp	r3, #12
 8002f2c:	f200 8206 	bhi.w	800333c <HAL_RCC_GetSysClockFreq+0x440>
 8002f30:	a201      	add	r2, pc, #4	@ (adr r2, 8002f38 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f36:	bf00      	nop
 8002f38:	08002f6d 	.word	0x08002f6d
 8002f3c:	0800333d 	.word	0x0800333d
 8002f40:	0800333d 	.word	0x0800333d
 8002f44:	0800333d 	.word	0x0800333d
 8002f48:	08002f75 	.word	0x08002f75
 8002f4c:	0800333d 	.word	0x0800333d
 8002f50:	0800333d 	.word	0x0800333d
 8002f54:	0800333d 	.word	0x0800333d
 8002f58:	08002f7d 	.word	0x08002f7d
 8002f5c:	0800333d 	.word	0x0800333d
 8002f60:	0800333d 	.word	0x0800333d
 8002f64:	0800333d 	.word	0x0800333d
 8002f68:	0800316d 	.word	0x0800316d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f6c:	4bb9      	ldr	r3, [pc, #740]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x358>)
 8002f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8002f72:	e1e7      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f74:	4bb8      	ldr	r3, [pc, #736]	@ (8003258 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002f76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f7a:	e1e3      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f7c:	4bb4      	ldr	r3, [pc, #720]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f88:	4bb1      	ldr	r3, [pc, #708]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d071      	beq.n	8003078 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f94:	4bae      	ldr	r3, [pc, #696]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	099b      	lsrs	r3, r3, #6
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002fa0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002fa8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002fb6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002fba:	4622      	mov	r2, r4
 8002fbc:	462b      	mov	r3, r5
 8002fbe:	f04f 0000 	mov.w	r0, #0
 8002fc2:	f04f 0100 	mov.w	r1, #0
 8002fc6:	0159      	lsls	r1, r3, #5
 8002fc8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fcc:	0150      	lsls	r0, r2, #5
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	1a51      	subs	r1, r2, r1
 8002fd6:	6439      	str	r1, [r7, #64]	@ 0x40
 8002fd8:	4629      	mov	r1, r5
 8002fda:	eb63 0301 	sbc.w	r3, r3, r1
 8002fde:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002fec:	4649      	mov	r1, r9
 8002fee:	018b      	lsls	r3, r1, #6
 8002ff0:	4641      	mov	r1, r8
 8002ff2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002ff6:	4641      	mov	r1, r8
 8002ff8:	018a      	lsls	r2, r1, #6
 8002ffa:	4641      	mov	r1, r8
 8002ffc:	1a51      	subs	r1, r2, r1
 8002ffe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003000:	4649      	mov	r1, r9
 8003002:	eb63 0301 	sbc.w	r3, r3, r1
 8003006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003014:	4649      	mov	r1, r9
 8003016:	00cb      	lsls	r3, r1, #3
 8003018:	4641      	mov	r1, r8
 800301a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800301e:	4641      	mov	r1, r8
 8003020:	00ca      	lsls	r2, r1, #3
 8003022:	4610      	mov	r0, r2
 8003024:	4619      	mov	r1, r3
 8003026:	4603      	mov	r3, r0
 8003028:	4622      	mov	r2, r4
 800302a:	189b      	adds	r3, r3, r2
 800302c:	633b      	str	r3, [r7, #48]	@ 0x30
 800302e:	462b      	mov	r3, r5
 8003030:	460a      	mov	r2, r1
 8003032:	eb42 0303 	adc.w	r3, r2, r3
 8003036:	637b      	str	r3, [r7, #52]	@ 0x34
 8003038:	f04f 0200 	mov.w	r2, #0
 800303c:	f04f 0300 	mov.w	r3, #0
 8003040:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003044:	4629      	mov	r1, r5
 8003046:	024b      	lsls	r3, r1, #9
 8003048:	4621      	mov	r1, r4
 800304a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800304e:	4621      	mov	r1, r4
 8003050:	024a      	lsls	r2, r1, #9
 8003052:	4610      	mov	r0, r2
 8003054:	4619      	mov	r1, r3
 8003056:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800305a:	2200      	movs	r2, #0
 800305c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003060:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003064:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003068:	f7fd f922 	bl	80002b0 <__aeabi_uldivmod>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	4613      	mov	r3, r2
 8003072:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003076:	e067      	b.n	8003148 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003078:	4b75      	ldr	r3, [pc, #468]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	099b      	lsrs	r3, r3, #6
 800307e:	2200      	movs	r2, #0
 8003080:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003084:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003088:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800308c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003090:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003092:	2300      	movs	r3, #0
 8003094:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003096:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800309a:	4622      	mov	r2, r4
 800309c:	462b      	mov	r3, r5
 800309e:	f04f 0000 	mov.w	r0, #0
 80030a2:	f04f 0100 	mov.w	r1, #0
 80030a6:	0159      	lsls	r1, r3, #5
 80030a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030ac:	0150      	lsls	r0, r2, #5
 80030ae:	4602      	mov	r2, r0
 80030b0:	460b      	mov	r3, r1
 80030b2:	4621      	mov	r1, r4
 80030b4:	1a51      	subs	r1, r2, r1
 80030b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80030b8:	4629      	mov	r1, r5
 80030ba:	eb63 0301 	sbc.w	r3, r3, r1
 80030be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030c0:	f04f 0200 	mov.w	r2, #0
 80030c4:	f04f 0300 	mov.w	r3, #0
 80030c8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80030cc:	4649      	mov	r1, r9
 80030ce:	018b      	lsls	r3, r1, #6
 80030d0:	4641      	mov	r1, r8
 80030d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030d6:	4641      	mov	r1, r8
 80030d8:	018a      	lsls	r2, r1, #6
 80030da:	4641      	mov	r1, r8
 80030dc:	ebb2 0a01 	subs.w	sl, r2, r1
 80030e0:	4649      	mov	r1, r9
 80030e2:	eb63 0b01 	sbc.w	fp, r3, r1
 80030e6:	f04f 0200 	mov.w	r2, #0
 80030ea:	f04f 0300 	mov.w	r3, #0
 80030ee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030f2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fa:	4692      	mov	sl, r2
 80030fc:	469b      	mov	fp, r3
 80030fe:	4623      	mov	r3, r4
 8003100:	eb1a 0303 	adds.w	r3, sl, r3
 8003104:	623b      	str	r3, [r7, #32]
 8003106:	462b      	mov	r3, r5
 8003108:	eb4b 0303 	adc.w	r3, fp, r3
 800310c:	627b      	str	r3, [r7, #36]	@ 0x24
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	f04f 0300 	mov.w	r3, #0
 8003116:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800311a:	4629      	mov	r1, r5
 800311c:	028b      	lsls	r3, r1, #10
 800311e:	4621      	mov	r1, r4
 8003120:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003124:	4621      	mov	r1, r4
 8003126:	028a      	lsls	r2, r1, #10
 8003128:	4610      	mov	r0, r2
 800312a:	4619      	mov	r1, r3
 800312c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003130:	2200      	movs	r2, #0
 8003132:	673b      	str	r3, [r7, #112]	@ 0x70
 8003134:	677a      	str	r2, [r7, #116]	@ 0x74
 8003136:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800313a:	f7fd f8b9 	bl	80002b0 <__aeabi_uldivmod>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4613      	mov	r3, r2
 8003144:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003148:	4b41      	ldr	r3, [pc, #260]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	0c1b      	lsrs	r3, r3, #16
 800314e:	f003 0303 	and.w	r3, r3, #3
 8003152:	3301      	adds	r3, #1
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 800315a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800315e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003162:	fbb2 f3f3 	udiv	r3, r2, r3
 8003166:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800316a:	e0eb      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800316c:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003174:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003178:	4b35      	ldr	r3, [pc, #212]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d06b      	beq.n	800325c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003184:	4b32      	ldr	r3, [pc, #200]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x354>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	099b      	lsrs	r3, r3, #6
 800318a:	2200      	movs	r2, #0
 800318c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800318e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003190:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003192:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003196:	663b      	str	r3, [r7, #96]	@ 0x60
 8003198:	2300      	movs	r3, #0
 800319a:	667b      	str	r3, [r7, #100]	@ 0x64
 800319c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80031a0:	4622      	mov	r2, r4
 80031a2:	462b      	mov	r3, r5
 80031a4:	f04f 0000 	mov.w	r0, #0
 80031a8:	f04f 0100 	mov.w	r1, #0
 80031ac:	0159      	lsls	r1, r3, #5
 80031ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031b2:	0150      	lsls	r0, r2, #5
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	4621      	mov	r1, r4
 80031ba:	1a51      	subs	r1, r2, r1
 80031bc:	61b9      	str	r1, [r7, #24]
 80031be:	4629      	mov	r1, r5
 80031c0:	eb63 0301 	sbc.w	r3, r3, r1
 80031c4:	61fb      	str	r3, [r7, #28]
 80031c6:	f04f 0200 	mov.w	r2, #0
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80031d2:	4659      	mov	r1, fp
 80031d4:	018b      	lsls	r3, r1, #6
 80031d6:	4651      	mov	r1, sl
 80031d8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80031dc:	4651      	mov	r1, sl
 80031de:	018a      	lsls	r2, r1, #6
 80031e0:	4651      	mov	r1, sl
 80031e2:	ebb2 0801 	subs.w	r8, r2, r1
 80031e6:	4659      	mov	r1, fp
 80031e8:	eb63 0901 	sbc.w	r9, r3, r1
 80031ec:	f04f 0200 	mov.w	r2, #0
 80031f0:	f04f 0300 	mov.w	r3, #0
 80031f4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80031f8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80031fc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003200:	4690      	mov	r8, r2
 8003202:	4699      	mov	r9, r3
 8003204:	4623      	mov	r3, r4
 8003206:	eb18 0303 	adds.w	r3, r8, r3
 800320a:	613b      	str	r3, [r7, #16]
 800320c:	462b      	mov	r3, r5
 800320e:	eb49 0303 	adc.w	r3, r9, r3
 8003212:	617b      	str	r3, [r7, #20]
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003220:	4629      	mov	r1, r5
 8003222:	024b      	lsls	r3, r1, #9
 8003224:	4621      	mov	r1, r4
 8003226:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800322a:	4621      	mov	r1, r4
 800322c:	024a      	lsls	r2, r1, #9
 800322e:	4610      	mov	r0, r2
 8003230:	4619      	mov	r1, r3
 8003232:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003236:	2200      	movs	r2, #0
 8003238:	65bb      	str	r3, [r7, #88]	@ 0x58
 800323a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800323c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003240:	f7fd f836 	bl	80002b0 <__aeabi_uldivmod>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	4613      	mov	r3, r2
 800324a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800324e:	e065      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x420>
 8003250:	40023800 	.word	0x40023800
 8003254:	00f42400 	.word	0x00f42400
 8003258:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800325c:	4b3d      	ldr	r3, [pc, #244]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x458>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	099b      	lsrs	r3, r3, #6
 8003262:	2200      	movs	r2, #0
 8003264:	4618      	mov	r0, r3
 8003266:	4611      	mov	r1, r2
 8003268:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800326c:	653b      	str	r3, [r7, #80]	@ 0x50
 800326e:	2300      	movs	r3, #0
 8003270:	657b      	str	r3, [r7, #84]	@ 0x54
 8003272:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003276:	4642      	mov	r2, r8
 8003278:	464b      	mov	r3, r9
 800327a:	f04f 0000 	mov.w	r0, #0
 800327e:	f04f 0100 	mov.w	r1, #0
 8003282:	0159      	lsls	r1, r3, #5
 8003284:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003288:	0150      	lsls	r0, r2, #5
 800328a:	4602      	mov	r2, r0
 800328c:	460b      	mov	r3, r1
 800328e:	4641      	mov	r1, r8
 8003290:	1a51      	subs	r1, r2, r1
 8003292:	60b9      	str	r1, [r7, #8]
 8003294:	4649      	mov	r1, r9
 8003296:	eb63 0301 	sbc.w	r3, r3, r1
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	f04f 0200 	mov.w	r2, #0
 80032a0:	f04f 0300 	mov.w	r3, #0
 80032a4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80032a8:	4659      	mov	r1, fp
 80032aa:	018b      	lsls	r3, r1, #6
 80032ac:	4651      	mov	r1, sl
 80032ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80032b2:	4651      	mov	r1, sl
 80032b4:	018a      	lsls	r2, r1, #6
 80032b6:	4651      	mov	r1, sl
 80032b8:	1a54      	subs	r4, r2, r1
 80032ba:	4659      	mov	r1, fp
 80032bc:	eb63 0501 	sbc.w	r5, r3, r1
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	f04f 0300 	mov.w	r3, #0
 80032c8:	00eb      	lsls	r3, r5, #3
 80032ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032ce:	00e2      	lsls	r2, r4, #3
 80032d0:	4614      	mov	r4, r2
 80032d2:	461d      	mov	r5, r3
 80032d4:	4643      	mov	r3, r8
 80032d6:	18e3      	adds	r3, r4, r3
 80032d8:	603b      	str	r3, [r7, #0]
 80032da:	464b      	mov	r3, r9
 80032dc:	eb45 0303 	adc.w	r3, r5, r3
 80032e0:	607b      	str	r3, [r7, #4]
 80032e2:	f04f 0200 	mov.w	r2, #0
 80032e6:	f04f 0300 	mov.w	r3, #0
 80032ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032ee:	4629      	mov	r1, r5
 80032f0:	028b      	lsls	r3, r1, #10
 80032f2:	4621      	mov	r1, r4
 80032f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032f8:	4621      	mov	r1, r4
 80032fa:	028a      	lsls	r2, r1, #10
 80032fc:	4610      	mov	r0, r2
 80032fe:	4619      	mov	r1, r3
 8003300:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003304:	2200      	movs	r2, #0
 8003306:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003308:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800330a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800330e:	f7fc ffcf 	bl	80002b0 <__aeabi_uldivmod>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4613      	mov	r3, r2
 8003318:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800331c:	4b0d      	ldr	r3, [pc, #52]	@ (8003354 <HAL_RCC_GetSysClockFreq+0x458>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	0f1b      	lsrs	r3, r3, #28
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 800332a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800332e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003332:	fbb2 f3f3 	udiv	r3, r2, r3
 8003336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800333a:	e003      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800333c:	4b06      	ldr	r3, [pc, #24]	@ (8003358 <HAL_RCC_GetSysClockFreq+0x45c>)
 800333e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003342:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003344:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003348:	4618      	mov	r0, r3
 800334a:	37b8      	adds	r7, #184	@ 0xb8
 800334c:	46bd      	mov	sp, r7
 800334e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800
 8003358:	00f42400 	.word	0x00f42400

0800335c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e28d      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0301 	and.w	r3, r3, #1
 8003376:	2b00      	cmp	r3, #0
 8003378:	f000 8083 	beq.w	8003482 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800337c:	4b94      	ldr	r3, [pc, #592]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b04      	cmp	r3, #4
 8003386:	d019      	beq.n	80033bc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003388:	4b91      	ldr	r3, [pc, #580]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003390:	2b08      	cmp	r3, #8
 8003392:	d106      	bne.n	80033a2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003394:	4b8e      	ldr	r3, [pc, #568]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800339c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033a0:	d00c      	beq.n	80033bc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033a2:	4b8b      	ldr	r3, [pc, #556]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80033aa:	2b0c      	cmp	r3, #12
 80033ac:	d112      	bne.n	80033d4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ae:	4b88      	ldr	r3, [pc, #544]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033ba:	d10b      	bne.n	80033d4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033bc:	4b84      	ldr	r3, [pc, #528]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d05b      	beq.n	8003480 <HAL_RCC_OscConfig+0x124>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d157      	bne.n	8003480 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e25a      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033dc:	d106      	bne.n	80033ec <HAL_RCC_OscConfig+0x90>
 80033de:	4b7c      	ldr	r3, [pc, #496]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a7b      	ldr	r2, [pc, #492]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	e01d      	b.n	8003428 <HAL_RCC_OscConfig+0xcc>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f4:	d10c      	bne.n	8003410 <HAL_RCC_OscConfig+0xb4>
 80033f6:	4b76      	ldr	r3, [pc, #472]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a75      	ldr	r2, [pc, #468]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80033fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003400:	6013      	str	r3, [r2, #0]
 8003402:	4b73      	ldr	r3, [pc, #460]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a72      	ldr	r2, [pc, #456]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800340c:	6013      	str	r3, [r2, #0]
 800340e:	e00b      	b.n	8003428 <HAL_RCC_OscConfig+0xcc>
 8003410:	4b6f      	ldr	r3, [pc, #444]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a6e      	ldr	r2, [pc, #440]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341a:	6013      	str	r3, [r2, #0]
 800341c:	4b6c      	ldr	r3, [pc, #432]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a6b      	ldr	r2, [pc, #428]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d013      	beq.n	8003458 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003430:	f7ff f84e 	bl	80024d0 <HAL_GetTick>
 8003434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003436:	e008      	b.n	800344a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003438:	f7ff f84a 	bl	80024d0 <HAL_GetTick>
 800343c:	4602      	mov	r2, r0
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	1ad3      	subs	r3, r2, r3
 8003442:	2b64      	cmp	r3, #100	@ 0x64
 8003444:	d901      	bls.n	800344a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003446:	2303      	movs	r3, #3
 8003448:	e21f      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344a:	4b61      	ldr	r3, [pc, #388]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d0f0      	beq.n	8003438 <HAL_RCC_OscConfig+0xdc>
 8003456:	e014      	b.n	8003482 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003458:	f7ff f83a 	bl	80024d0 <HAL_GetTick>
 800345c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800345e:	e008      	b.n	8003472 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003460:	f7ff f836 	bl	80024d0 <HAL_GetTick>
 8003464:	4602      	mov	r2, r0
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	1ad3      	subs	r3, r2, r3
 800346a:	2b64      	cmp	r3, #100	@ 0x64
 800346c:	d901      	bls.n	8003472 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800346e:	2303      	movs	r3, #3
 8003470:	e20b      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003472:	4b57      	ldr	r3, [pc, #348]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f0      	bne.n	8003460 <HAL_RCC_OscConfig+0x104>
 800347e:	e000      	b.n	8003482 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d06f      	beq.n	800356e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800348e:	4b50      	ldr	r3, [pc, #320]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 030c 	and.w	r3, r3, #12
 8003496:	2b00      	cmp	r3, #0
 8003498:	d017      	beq.n	80034ca <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800349a:	4b4d      	ldr	r3, [pc, #308]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80034a2:	2b08      	cmp	r3, #8
 80034a4:	d105      	bne.n	80034b2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80034a6:	4b4a      	ldr	r3, [pc, #296]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00b      	beq.n	80034ca <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034b2:	4b47      	ldr	r3, [pc, #284]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80034ba:	2b0c      	cmp	r3, #12
 80034bc:	d11c      	bne.n	80034f8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034be:	4b44      	ldr	r3, [pc, #272]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d116      	bne.n	80034f8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ca:	4b41      	ldr	r3, [pc, #260]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d005      	beq.n	80034e2 <HAL_RCC_OscConfig+0x186>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2b01      	cmp	r3, #1
 80034dc:	d001      	beq.n	80034e2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e1d3      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034e2:	4b3b      	ldr	r3, [pc, #236]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4937      	ldr	r1, [pc, #220]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034f6:	e03a      	b.n	800356e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d020      	beq.n	8003542 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003500:	4b34      	ldr	r3, [pc, #208]	@ (80035d4 <HAL_RCC_OscConfig+0x278>)
 8003502:	2201      	movs	r2, #1
 8003504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003506:	f7fe ffe3 	bl	80024d0 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800350e:	f7fe ffdf 	bl	80024d0 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e1b4      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003520:	4b2b      	ldr	r3, [pc, #172]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0302 	and.w	r3, r3, #2
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f0      	beq.n	800350e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352c:	4b28      	ldr	r3, [pc, #160]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	691b      	ldr	r3, [r3, #16]
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4925      	ldr	r1, [pc, #148]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 800353c:	4313      	orrs	r3, r2
 800353e:	600b      	str	r3, [r1, #0]
 8003540:	e015      	b.n	800356e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003542:	4b24      	ldr	r3, [pc, #144]	@ (80035d4 <HAL_RCC_OscConfig+0x278>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fe ffc2 	bl	80024d0 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003550:	f7fe ffbe 	bl	80024d0 <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e193      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003562:	4b1b      	ldr	r3, [pc, #108]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d036      	beq.n	80035e8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d016      	beq.n	80035b0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003582:	4b15      	ldr	r3, [pc, #84]	@ (80035d8 <HAL_RCC_OscConfig+0x27c>)
 8003584:	2201      	movs	r2, #1
 8003586:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003588:	f7fe ffa2 	bl	80024d0 <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003590:	f7fe ff9e 	bl	80024d0 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e173      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a2:	4b0b      	ldr	r3, [pc, #44]	@ (80035d0 <HAL_RCC_OscConfig+0x274>)
 80035a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x234>
 80035ae:	e01b      	b.n	80035e8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035b0:	4b09      	ldr	r3, [pc, #36]	@ (80035d8 <HAL_RCC_OscConfig+0x27c>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035b6:	f7fe ff8b 	bl	80024d0 <HAL_GetTick>
 80035ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035bc:	e00e      	b.n	80035dc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035be:	f7fe ff87 	bl	80024d0 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d907      	bls.n	80035dc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e15c      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
 80035d0:	40023800 	.word	0x40023800
 80035d4:	42470000 	.word	0x42470000
 80035d8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80035de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1ea      	bne.n	80035be <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	f000 8097 	beq.w	8003724 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035f6:	2300      	movs	r3, #0
 80035f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035fa:	4b83      	ldr	r3, [pc, #524]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d10f      	bne.n	8003626 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	2300      	movs	r3, #0
 8003608:	60bb      	str	r3, [r7, #8]
 800360a:	4b7f      	ldr	r3, [pc, #508]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800360c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360e:	4a7e      	ldr	r2, [pc, #504]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003610:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003614:	6413      	str	r3, [r2, #64]	@ 0x40
 8003616:	4b7c      	ldr	r3, [pc, #496]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800361e:	60bb      	str	r3, [r7, #8]
 8003620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003622:	2301      	movs	r3, #1
 8003624:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003626:	4b79      	ldr	r3, [pc, #484]	@ (800380c <HAL_RCC_OscConfig+0x4b0>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800362e:	2b00      	cmp	r3, #0
 8003630:	d118      	bne.n	8003664 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003632:	4b76      	ldr	r3, [pc, #472]	@ (800380c <HAL_RCC_OscConfig+0x4b0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a75      	ldr	r2, [pc, #468]	@ (800380c <HAL_RCC_OscConfig+0x4b0>)
 8003638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800363c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800363e:	f7fe ff47 	bl	80024d0 <HAL_GetTick>
 8003642:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003644:	e008      	b.n	8003658 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003646:	f7fe ff43 	bl	80024d0 <HAL_GetTick>
 800364a:	4602      	mov	r2, r0
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	1ad3      	subs	r3, r2, r3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e118      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003658:	4b6c      	ldr	r3, [pc, #432]	@ (800380c <HAL_RCC_OscConfig+0x4b0>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003660:	2b00      	cmp	r3, #0
 8003662:	d0f0      	beq.n	8003646 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d106      	bne.n	800367a <HAL_RCC_OscConfig+0x31e>
 800366c:	4b66      	ldr	r3, [pc, #408]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800366e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003670:	4a65      	ldr	r2, [pc, #404]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003672:	f043 0301 	orr.w	r3, r3, #1
 8003676:	6713      	str	r3, [r2, #112]	@ 0x70
 8003678:	e01c      	b.n	80036b4 <HAL_RCC_OscConfig+0x358>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	2b05      	cmp	r3, #5
 8003680:	d10c      	bne.n	800369c <HAL_RCC_OscConfig+0x340>
 8003682:	4b61      	ldr	r3, [pc, #388]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003686:	4a60      	ldr	r2, [pc, #384]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003688:	f043 0304 	orr.w	r3, r3, #4
 800368c:	6713      	str	r3, [r2, #112]	@ 0x70
 800368e:	4b5e      	ldr	r3, [pc, #376]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003692:	4a5d      	ldr	r2, [pc, #372]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	6713      	str	r3, [r2, #112]	@ 0x70
 800369a:	e00b      	b.n	80036b4 <HAL_RCC_OscConfig+0x358>
 800369c:	4b5a      	ldr	r3, [pc, #360]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800369e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a0:	4a59      	ldr	r2, [pc, #356]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80036a2:	f023 0301 	bic.w	r3, r3, #1
 80036a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a8:	4b57      	ldr	r3, [pc, #348]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80036aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ac:	4a56      	ldr	r2, [pc, #344]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80036ae:	f023 0304 	bic.w	r3, r3, #4
 80036b2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d015      	beq.n	80036e8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036bc:	f7fe ff08 	bl	80024d0 <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036c2:	e00a      	b.n	80036da <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036c4:	f7fe ff04 	bl	80024d0 <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e0d7      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036da:	4b4b      	ldr	r3, [pc, #300]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80036dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0ee      	beq.n	80036c4 <HAL_RCC_OscConfig+0x368>
 80036e6:	e014      	b.n	8003712 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fe fef2 	bl	80024d0 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ee:	e00a      	b.n	8003706 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036f0:	f7fe feee 	bl	80024d0 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036fe:	4293      	cmp	r3, r2
 8003700:	d901      	bls.n	8003706 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e0c1      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003706:	4b40      	ldr	r3, [pc, #256]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d1ee      	bne.n	80036f0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003712:	7dfb      	ldrb	r3, [r7, #23]
 8003714:	2b01      	cmp	r3, #1
 8003716:	d105      	bne.n	8003724 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003718:	4b3b      	ldr	r3, [pc, #236]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800371a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371c:	4a3a      	ldr	r2, [pc, #232]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800371e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003722:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 80ad 	beq.w	8003888 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800372e:	4b36      	ldr	r3, [pc, #216]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	f003 030c 	and.w	r3, r3, #12
 8003736:	2b08      	cmp	r3, #8
 8003738:	d060      	beq.n	80037fc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d145      	bne.n	80037ce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003742:	4b33      	ldr	r3, [pc, #204]	@ (8003810 <HAL_RCC_OscConfig+0x4b4>)
 8003744:	2200      	movs	r2, #0
 8003746:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003748:	f7fe fec2 	bl	80024d0 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003750:	f7fe febe 	bl	80024d0 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e093      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003762:	4b29      	ldr	r3, [pc, #164]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f0      	bne.n	8003750 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	69da      	ldr	r2, [r3, #28]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	019b      	lsls	r3, r3, #6
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	085b      	lsrs	r3, r3, #1
 8003786:	3b01      	subs	r3, #1
 8003788:	041b      	lsls	r3, r3, #16
 800378a:	431a      	orrs	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003790:	061b      	lsls	r3, r3, #24
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003798:	071b      	lsls	r3, r3, #28
 800379a:	491b      	ldr	r1, [pc, #108]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <HAL_RCC_OscConfig+0x4b4>)
 80037a2:	2201      	movs	r2, #1
 80037a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a6:	f7fe fe93 	bl	80024d0 <HAL_GetTick>
 80037aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ac:	e008      	b.n	80037c0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037ae:	f7fe fe8f 	bl	80024d0 <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	693b      	ldr	r3, [r7, #16]
 80037b6:	1ad3      	subs	r3, r2, r3
 80037b8:	2b02      	cmp	r3, #2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e064      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037c0:	4b11      	ldr	r3, [pc, #68]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d0f0      	beq.n	80037ae <HAL_RCC_OscConfig+0x452>
 80037cc:	e05c      	b.n	8003888 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037ce:	4b10      	ldr	r3, [pc, #64]	@ (8003810 <HAL_RCC_OscConfig+0x4b4>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d4:	f7fe fe7c 	bl	80024d0 <HAL_GetTick>
 80037d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037da:	e008      	b.n	80037ee <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037dc:	f7fe fe78 	bl	80024d0 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e04d      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ee:	4b06      	ldr	r3, [pc, #24]	@ (8003808 <HAL_RCC_OscConfig+0x4ac>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f0      	bne.n	80037dc <HAL_RCC_OscConfig+0x480>
 80037fa:	e045      	b.n	8003888 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d107      	bne.n	8003814 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e040      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
 8003808:	40023800 	.word	0x40023800
 800380c:	40007000 	.word	0x40007000
 8003810:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003814:	4b1f      	ldr	r3, [pc, #124]	@ (8003894 <HAL_RCC_OscConfig+0x538>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d030      	beq.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800382c:	429a      	cmp	r2, r3
 800382e:	d129      	bne.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800383a:	429a      	cmp	r2, r3
 800383c:	d122      	bne.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003844:	4013      	ands	r3, r2
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800384a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800384c:	4293      	cmp	r3, r2
 800384e:	d119      	bne.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800385a:	085b      	lsrs	r3, r3, #1
 800385c:	3b01      	subs	r3, #1
 800385e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003860:	429a      	cmp	r2, r3
 8003862:	d10f      	bne.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003870:	429a      	cmp	r2, r3
 8003872:	d107      	bne.n	8003884 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003880:	429a      	cmp	r2, r3
 8003882:	d001      	beq.n	8003888 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e000      	b.n	800388a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3718      	adds	r7, #24
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40023800 	.word	0x40023800

08003898 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e07b      	b.n	80039a2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d108      	bne.n	80038c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ba:	d009      	beq.n	80038d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	61da      	str	r2, [r3, #28]
 80038c2:	e005      	b.n	80038d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d106      	bne.n	80038f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f7fd fae4 	bl	8000eb8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2202      	movs	r2, #2
 80038f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003906:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003918:	431a      	orrs	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	691b      	ldr	r3, [r3, #16]
 8003928:	f003 0302 	and.w	r3, r3, #2
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	431a      	orrs	r2, r3
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800394a:	431a      	orrs	r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a1b      	ldr	r3, [r3, #32]
 8003950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003954:	ea42 0103 	orr.w	r1, r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800395c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	430a      	orrs	r2, r1
 8003966:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	699b      	ldr	r3, [r3, #24]
 800396c:	0c1b      	lsrs	r3, r3, #16
 800396e:	f003 0104 	and.w	r1, r3, #4
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	f003 0210 	and.w	r2, r3, #16
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003990:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e01a      	b.n	80039f2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2202      	movs	r2, #2
 80039c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039d2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7fd fab7 	bl	8000f48 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}

080039fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039fa:	b580      	push	{r7, lr}
 80039fc:	b088      	sub	sp, #32
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	60f8      	str	r0, [r7, #12]
 8003a02:	60b9      	str	r1, [r7, #8]
 8003a04:	603b      	str	r3, [r7, #0]
 8003a06:	4613      	mov	r3, r2
 8003a08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d101      	bne.n	8003a1c <HAL_SPI_Transmit+0x22>
 8003a18:	2302      	movs	r3, #2
 8003a1a:	e12d      	b.n	8003c78 <HAL_SPI_Transmit+0x27e>
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a24:	f7fe fd54 	bl	80024d0 <HAL_GetTick>
 8003a28:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d002      	beq.n	8003a40 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a3e:	e116      	b.n	8003c6e <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d002      	beq.n	8003a4c <HAL_SPI_Transmit+0x52>
 8003a46:	88fb      	ldrh	r3, [r7, #6]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d102      	bne.n	8003a52 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a50:	e10d      	b.n	8003c6e <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2203      	movs	r2, #3
 8003a56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	88fa      	ldrh	r2, [r7, #6]
 8003a6a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	88fa      	ldrh	r2, [r7, #6]
 8003a70:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2200      	movs	r2, #0
 8003a76:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	689b      	ldr	r3, [r3, #8]
 8003a94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a98:	d10f      	bne.n	8003aba <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ab8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ac4:	2b40      	cmp	r3, #64	@ 0x40
 8003ac6:	d007      	beq.n	8003ad8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ad6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ae0:	d14f      	bne.n	8003b82 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d002      	beq.n	8003af0 <HAL_SPI_Transmit+0xf6>
 8003aea:	8afb      	ldrh	r3, [r7, #22]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d142      	bne.n	8003b76 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af4:	881a      	ldrh	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b00:	1c9a      	adds	r2, r3, #2
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b14:	e02f      	b.n	8003b76 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d112      	bne.n	8003b4a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b28:	881a      	ldrh	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b34:	1c9a      	adds	r2, r3, #2
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b3e:	b29b      	uxth	r3, r3
 8003b40:	3b01      	subs	r3, #1
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b48:	e015      	b.n	8003b76 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b4a:	f7fe fcc1 	bl	80024d0 <HAL_GetTick>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	429a      	cmp	r2, r3
 8003b58:	d803      	bhi.n	8003b62 <HAL_SPI_Transmit+0x168>
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b60:	d102      	bne.n	8003b68 <HAL_SPI_Transmit+0x16e>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d106      	bne.n	8003b76 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003b74:	e07b      	b.n	8003c6e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1ca      	bne.n	8003b16 <HAL_SPI_Transmit+0x11c>
 8003b80:	e050      	b.n	8003c24 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d002      	beq.n	8003b90 <HAL_SPI_Transmit+0x196>
 8003b8a:	8afb      	ldrh	r3, [r7, #22]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d144      	bne.n	8003c1a <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	330c      	adds	r3, #12
 8003b9a:	7812      	ldrb	r2, [r2, #0]
 8003b9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	3b01      	subs	r3, #1
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003bb6:	e030      	b.n	8003c1a <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d113      	bne.n	8003bee <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	330c      	adds	r3, #12
 8003bd0:	7812      	ldrb	r2, [r2, #0]
 8003bd2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003bec:	e015      	b.n	8003c1a <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bee:	f7fe fc6f 	bl	80024d0 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	69bb      	ldr	r3, [r7, #24]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d803      	bhi.n	8003c06 <HAL_SPI_Transmit+0x20c>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c04:	d102      	bne.n	8003c0c <HAL_SPI_Transmit+0x212>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d106      	bne.n	8003c1a <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003c18:	e029      	b.n	8003c6e <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1c9      	bne.n	8003bb8 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c24:	69ba      	ldr	r2, [r7, #24]
 8003c26:	6839      	ldr	r1, [r7, #0]
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 fa6f 	bl	800410c <SPI_EndRxTxTransaction>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d002      	beq.n	8003c3a <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2220      	movs	r2, #32
 8003c38:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d10a      	bne.n	8003c58 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c42:	2300      	movs	r3, #0
 8003c44:	613b      	str	r3, [r7, #16]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	613b      	str	r3, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	613b      	str	r3, [r7, #16]
 8003c56:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	77fb      	strb	r3, [r7, #31]
 8003c64:	e003      	b.n	8003c6e <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003c76:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3720      	adds	r7, #32
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b08c      	sub	sp, #48	@ 0x30
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
 8003c8c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c92:	2300      	movs	r3, #0
 8003c94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_SPI_TransmitReceive+0x26>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e198      	b.n	8003fd8 <HAL_SPI_TransmitReceive+0x358>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cae:	f7fe fc0f 	bl	80024d0 <HAL_GetTick>
 8003cb2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003cc4:	887b      	ldrh	r3, [r7, #2]
 8003cc6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003cc8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d00f      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x70>
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cd6:	d107      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d103      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x68>
 8003ce0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d003      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003ce8:	2302      	movs	r3, #2
 8003cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003cee:	e16d      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d005      	beq.n	8003d02 <HAL_SPI_TransmitReceive+0x82>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <HAL_SPI_TransmitReceive+0x82>
 8003cfc:	887b      	ldrh	r3, [r7, #2]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d103      	bne.n	8003d0a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003d08:	e160      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d003      	beq.n	8003d1e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2205      	movs	r2, #5
 8003d1a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	887a      	ldrh	r2, [r7, #2]
 8003d2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	887a      	ldrh	r2, [r7, #2]
 8003d34:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	887a      	ldrh	r2, [r7, #2]
 8003d40:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	887a      	ldrh	r2, [r7, #2]
 8003d46:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5e:	2b40      	cmp	r3, #64	@ 0x40
 8003d60:	d007      	beq.n	8003d72 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d70:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d7a:	d17c      	bne.n	8003e76 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d002      	beq.n	8003d8a <HAL_SPI_TransmitReceive+0x10a>
 8003d84:	8b7b      	ldrh	r3, [r7, #26]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d16a      	bne.n	8003e60 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	881a      	ldrh	r2, [r3, #0]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9a:	1c9a      	adds	r2, r3, #2
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29a      	uxth	r2, r3
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dae:	e057      	b.n	8003e60 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 0302 	and.w	r3, r3, #2
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d11b      	bne.n	8003df6 <HAL_SPI_TransmitReceive+0x176>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d016      	beq.n	8003df6 <HAL_SPI_TransmitReceive+0x176>
 8003dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d113      	bne.n	8003df6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd2:	881a      	ldrh	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dde:	1c9a      	adds	r2, r3, #2
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003df2:	2300      	movs	r3, #0
 8003df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0301 	and.w	r3, r3, #1
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d119      	bne.n	8003e38 <HAL_SPI_TransmitReceive+0x1b8>
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d014      	beq.n	8003e38 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	b292      	uxth	r2, r2
 8003e1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e20:	1c9a      	adds	r2, r3, #2
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003e34:	2301      	movs	r3, #1
 8003e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003e38:	f7fe fb4a 	bl	80024d0 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d80b      	bhi.n	8003e60 <HAL_SPI_TransmitReceive+0x1e0>
 8003e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e4e:	d007      	beq.n	8003e60 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8003e5e:	e0b5      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1a2      	bne.n	8003db0 <HAL_SPI_TransmitReceive+0x130>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d19d      	bne.n	8003db0 <HAL_SPI_TransmitReceive+0x130>
 8003e74:	e080      	b.n	8003f78 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_SPI_TransmitReceive+0x204>
 8003e7e:	8b7b      	ldrh	r3, [r7, #26]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d16f      	bne.n	8003f64 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	330c      	adds	r3, #12
 8003e8e:	7812      	ldrb	r2, [r2, #0]
 8003e90:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e96:	1c5a      	adds	r2, r3, #1
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	b29a      	uxth	r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003eaa:	e05b      	b.n	8003f64 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d11c      	bne.n	8003ef4 <HAL_SPI_TransmitReceive+0x274>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d017      	beq.n	8003ef4 <HAL_SPI_TransmitReceive+0x274>
 8003ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d114      	bne.n	8003ef4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	330c      	adds	r3, #12
 8003ed4:	7812      	ldrb	r2, [r2, #0]
 8003ed6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003edc:	1c5a      	adds	r2, r3, #1
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d119      	bne.n	8003f36 <HAL_SPI_TransmitReceive+0x2b6>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d014      	beq.n	8003f36 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1e:	1c5a      	adds	r2, r3, #1
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f28:	b29b      	uxth	r3, r3
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f32:	2301      	movs	r3, #1
 8003f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f36:	f7fe facb 	bl	80024d0 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d803      	bhi.n	8003f4e <HAL_SPI_TransmitReceive+0x2ce>
 8003f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4c:	d102      	bne.n	8003f54 <HAL_SPI_TransmitReceive+0x2d4>
 8003f4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d107      	bne.n	8003f64 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8003f62:	e033      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d19e      	bne.n	8003eac <HAL_SPI_TransmitReceive+0x22c>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d199      	bne.n	8003eac <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 f8c5 	bl	800410c <SPI_EndRxTxTransaction>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d006      	beq.n	8003f96 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2220      	movs	r2, #32
 8003f92:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8003f94:	e01a      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	617b      	str	r3, [r7, #20]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	617b      	str	r3, [r7, #20]
 8003fb2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d003      	beq.n	8003fc4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fc2:	e003      	b.n	8003fcc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003fd4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3730      	adds	r7, #48	@ 0x30
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003fee:	b2db      	uxtb	r3, r3
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b088      	sub	sp, #32
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	603b      	str	r3, [r7, #0]
 8004008:	4613      	mov	r3, r2
 800400a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800400c:	f7fe fa60 	bl	80024d0 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	4413      	add	r3, r2
 800401a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800401c:	f7fe fa58 	bl	80024d0 <HAL_GetTick>
 8004020:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004022:	4b39      	ldr	r3, [pc, #228]	@ (8004108 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	015b      	lsls	r3, r3, #5
 8004028:	0d1b      	lsrs	r3, r3, #20
 800402a:	69fa      	ldr	r2, [r7, #28]
 800402c:	fb02 f303 	mul.w	r3, r2, r3
 8004030:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004032:	e054      	b.n	80040de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403a:	d050      	beq.n	80040de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800403c:	f7fe fa48 	bl	80024d0 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	69fa      	ldr	r2, [r7, #28]
 8004048:	429a      	cmp	r2, r3
 800404a:	d902      	bls.n	8004052 <SPI_WaitFlagStateUntilTimeout+0x56>
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d13d      	bne.n	80040ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	685a      	ldr	r2, [r3, #4]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004060:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800406a:	d111      	bne.n	8004090 <SPI_WaitFlagStateUntilTimeout+0x94>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004074:	d004      	beq.n	8004080 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800407e:	d107      	bne.n	8004090 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800408e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004094:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004098:	d10f      	bne.n	80040ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040a8:	601a      	str	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e017      	b.n	80040fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d101      	bne.n	80040d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	3b01      	subs	r3, #1
 80040dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	4013      	ands	r3, r2
 80040e8:	68ba      	ldr	r2, [r7, #8]
 80040ea:	429a      	cmp	r2, r3
 80040ec:	bf0c      	ite	eq
 80040ee:	2301      	moveq	r3, #1
 80040f0:	2300      	movne	r3, #0
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	461a      	mov	r2, r3
 80040f6:	79fb      	ldrb	r3, [r7, #7]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d19b      	bne.n	8004034 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3720      	adds	r7, #32
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	20000134 	.word	0x20000134

0800410c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b088      	sub	sp, #32
 8004110:	af02      	add	r7, sp, #8
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	2201      	movs	r2, #1
 8004120:	2102      	movs	r1, #2
 8004122:	68f8      	ldr	r0, [r7, #12]
 8004124:	f7ff ff6a 	bl	8003ffc <SPI_WaitFlagStateUntilTimeout>
 8004128:	4603      	mov	r3, r0
 800412a:	2b00      	cmp	r3, #0
 800412c:	d007      	beq.n	800413e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004132:	f043 0220 	orr.w	r2, r3, #32
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e032      	b.n	80041a4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800413e:	4b1b      	ldr	r3, [pc, #108]	@ (80041ac <SPI_EndRxTxTransaction+0xa0>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a1b      	ldr	r2, [pc, #108]	@ (80041b0 <SPI_EndRxTxTransaction+0xa4>)
 8004144:	fba2 2303 	umull	r2, r3, r2, r3
 8004148:	0d5b      	lsrs	r3, r3, #21
 800414a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800415c:	d112      	bne.n	8004184 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	9300      	str	r3, [sp, #0]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	2200      	movs	r2, #0
 8004166:	2180      	movs	r1, #128	@ 0x80
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f7ff ff47 	bl	8003ffc <SPI_WaitFlagStateUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d016      	beq.n	80041a2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004178:	f043 0220 	orr.w	r2, r3, #32
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e00f      	b.n	80041a4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	3b01      	subs	r3, #1
 800418e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419a:	2b80      	cmp	r3, #128	@ 0x80
 800419c:	d0f2      	beq.n	8004184 <SPI_EndRxTxTransaction+0x78>
 800419e:	e000      	b.n	80041a2 <SPI_EndRxTxTransaction+0x96>
        break;
 80041a0:	bf00      	nop
  }

  return HAL_OK;
 80041a2:	2300      	movs	r3, #0
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	3718      	adds	r7, #24
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	20000134 	.word	0x20000134
 80041b0:	165e9f81 	.word	0x165e9f81

080041b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e042      	b.n	800424c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7fc fed2 	bl	8000f84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2224      	movs	r2, #36	@ 0x24
 80041e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f973 	bl	80044e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	691a      	ldr	r2, [r3, #16]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800420c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	695a      	ldr	r2, [r3, #20]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800421c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800422c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2220      	movs	r2, #32
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3708      	adds	r7, #8
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b08a      	sub	sp, #40	@ 0x28
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	4613      	mov	r3, r2
 8004262:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004264:	2300      	movs	r3, #0
 8004266:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426e:	b2db      	uxtb	r3, r3
 8004270:	2b20      	cmp	r3, #32
 8004272:	d175      	bne.n	8004360 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d002      	beq.n	8004280 <HAL_UART_Transmit+0x2c>
 800427a:	88fb      	ldrh	r3, [r7, #6]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e06e      	b.n	8004362 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2221      	movs	r2, #33	@ 0x21
 800428e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004292:	f7fe f91d 	bl	80024d0 <HAL_GetTick>
 8004296:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	88fa      	ldrh	r2, [r7, #6]
 800429c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	88fa      	ldrh	r2, [r7, #6]
 80042a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ac:	d108      	bne.n	80042c0 <HAL_UART_Transmit+0x6c>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d104      	bne.n	80042c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	61bb      	str	r3, [r7, #24]
 80042be:	e003      	b.n	80042c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042c8:	e02e      	b.n	8004328 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2200      	movs	r2, #0
 80042d2:	2180      	movs	r1, #128	@ 0x80
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 f848 	bl	800436a <UART_WaitOnFlagUntilTimeout>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2220      	movs	r2, #32
 80042e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e03a      	b.n	8004362 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d10b      	bne.n	800430a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	881b      	ldrh	r3, [r3, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004300:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	3302      	adds	r3, #2
 8004306:	61bb      	str	r3, [r7, #24]
 8004308:	e007      	b.n	800431a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	3301      	adds	r3, #1
 8004318:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1cb      	bne.n	80042ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	9300      	str	r3, [sp, #0]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	2200      	movs	r2, #0
 800433a:	2140      	movs	r1, #64	@ 0x40
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f814 	bl	800436a <UART_WaitOnFlagUntilTimeout>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e006      	b.n	8004362 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2220      	movs	r2, #32
 8004358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	e000      	b.n	8004362 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004360:	2302      	movs	r3, #2
  }
}
 8004362:	4618      	mov	r0, r3
 8004364:	3720      	adds	r7, #32
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}

0800436a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800436a:	b580      	push	{r7, lr}
 800436c:	b086      	sub	sp, #24
 800436e:	af00      	add	r7, sp, #0
 8004370:	60f8      	str	r0, [r7, #12]
 8004372:	60b9      	str	r1, [r7, #8]
 8004374:	603b      	str	r3, [r7, #0]
 8004376:	4613      	mov	r3, r2
 8004378:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800437a:	e03b      	b.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437c:	6a3b      	ldr	r3, [r7, #32]
 800437e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004382:	d037      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004384:	f7fe f8a4 	bl	80024d0 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	6a3a      	ldr	r2, [r7, #32]
 8004390:	429a      	cmp	r2, r3
 8004392:	d302      	bcc.n	800439a <UART_WaitOnFlagUntilTimeout+0x30>
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e03a      	b.n	8004414 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d023      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b80      	cmp	r3, #128	@ 0x80
 80043b0:	d020      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	2b40      	cmp	r3, #64	@ 0x40
 80043b6:	d01d      	beq.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d116      	bne.n	80043f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043c6:	2300      	movs	r3, #0
 80043c8:	617b      	str	r3, [r7, #20]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	617b      	str	r3, [r7, #20]
 80043da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 f81d 	bl	800441c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2208      	movs	r2, #8
 80043e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e00f      	b.n	8004414 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	4013      	ands	r3, r2
 80043fe:	68ba      	ldr	r2, [r7, #8]
 8004400:	429a      	cmp	r2, r3
 8004402:	bf0c      	ite	eq
 8004404:	2301      	moveq	r3, #1
 8004406:	2300      	movne	r3, #0
 8004408:	b2db      	uxtb	r3, r3
 800440a:	461a      	mov	r2, r3
 800440c:	79fb      	ldrb	r3, [r7, #7]
 800440e:	429a      	cmp	r2, r3
 8004410:	d0b4      	beq.n	800437c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3718      	adds	r7, #24
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b095      	sub	sp, #84	@ 0x54
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	330c      	adds	r3, #12
 800442a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800442e:	e853 3f00 	ldrex	r3, [r3]
 8004432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800443a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004444:	643a      	str	r2, [r7, #64]	@ 0x40
 8004446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800444a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800444c:	e841 2300 	strex	r3, r2, [r1]
 8004450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e5      	bne.n	8004424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3314      	adds	r3, #20
 800445e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	e853 3f00 	ldrex	r3, [r3]
 8004466:	61fb      	str	r3, [r7, #28]
   return(result);
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	f023 0301 	bic.w	r3, r3, #1
 800446e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3314      	adds	r3, #20
 8004476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800447a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800447e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004480:	e841 2300 	strex	r3, r2, [r1]
 8004484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e5      	bne.n	8004458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004490:	2b01      	cmp	r3, #1
 8004492:	d119      	bne.n	80044c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	330c      	adds	r3, #12
 800449a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	e853 3f00 	ldrex	r3, [r3]
 80044a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f023 0310 	bic.w	r3, r3, #16
 80044aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044b4:	61ba      	str	r2, [r7, #24]
 80044b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b8:	6979      	ldr	r1, [r7, #20]
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	613b      	str	r3, [r7, #16]
   return(result);
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d1e5      	bne.n	8004494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2220      	movs	r2, #32
 80044cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80044d6:	bf00      	nop
 80044d8:	3754      	adds	r7, #84	@ 0x54
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
	...

080044e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044e8:	b0c0      	sub	sp, #256	@ 0x100
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80044fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004500:	68d9      	ldr	r1, [r3, #12]
 8004502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	ea40 0301 	orr.w	r3, r0, r1
 800450c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800450e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004512:	689a      	ldr	r2, [r3, #8]
 8004514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	431a      	orrs	r2, r3
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	431a      	orrs	r2, r3
 8004524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	4313      	orrs	r3, r2
 800452c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800453c:	f021 010c 	bic.w	r1, r1, #12
 8004540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800454a:	430b      	orrs	r3, r1
 800454c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800454e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	695b      	ldr	r3, [r3, #20]
 8004556:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800455a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800455e:	6999      	ldr	r1, [r3, #24]
 8004560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	ea40 0301 	orr.w	r3, r0, r1
 800456a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800456c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	4b8f      	ldr	r3, [pc, #572]	@ (80047b0 <UART_SetConfig+0x2cc>)
 8004574:	429a      	cmp	r2, r3
 8004576:	d005      	beq.n	8004584 <UART_SetConfig+0xa0>
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	4b8d      	ldr	r3, [pc, #564]	@ (80047b4 <UART_SetConfig+0x2d0>)
 8004580:	429a      	cmp	r2, r3
 8004582:	d104      	bne.n	800458e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004584:	f7fe fca6 	bl	8002ed4 <HAL_RCC_GetPCLK2Freq>
 8004588:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800458c:	e003      	b.n	8004596 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800458e:	f7fe fc8d 	bl	8002eac <HAL_RCC_GetPCLK1Freq>
 8004592:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045a0:	f040 810c 	bne.w	80047bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045a8:	2200      	movs	r2, #0
 80045aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80045b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80045b6:	4622      	mov	r2, r4
 80045b8:	462b      	mov	r3, r5
 80045ba:	1891      	adds	r1, r2, r2
 80045bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80045be:	415b      	adcs	r3, r3
 80045c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80045c6:	4621      	mov	r1, r4
 80045c8:	eb12 0801 	adds.w	r8, r2, r1
 80045cc:	4629      	mov	r1, r5
 80045ce:	eb43 0901 	adc.w	r9, r3, r1
 80045d2:	f04f 0200 	mov.w	r2, #0
 80045d6:	f04f 0300 	mov.w	r3, #0
 80045da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045e6:	4690      	mov	r8, r2
 80045e8:	4699      	mov	r9, r3
 80045ea:	4623      	mov	r3, r4
 80045ec:	eb18 0303 	adds.w	r3, r8, r3
 80045f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80045f4:	462b      	mov	r3, r5
 80045f6:	eb49 0303 	adc.w	r3, r9, r3
 80045fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800460a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800460e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004612:	460b      	mov	r3, r1
 8004614:	18db      	adds	r3, r3, r3
 8004616:	653b      	str	r3, [r7, #80]	@ 0x50
 8004618:	4613      	mov	r3, r2
 800461a:	eb42 0303 	adc.w	r3, r2, r3
 800461e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004620:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004624:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004628:	f7fb fe42 	bl	80002b0 <__aeabi_uldivmod>
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	4b61      	ldr	r3, [pc, #388]	@ (80047b8 <UART_SetConfig+0x2d4>)
 8004632:	fba3 2302 	umull	r2, r3, r3, r2
 8004636:	095b      	lsrs	r3, r3, #5
 8004638:	011c      	lsls	r4, r3, #4
 800463a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800463e:	2200      	movs	r2, #0
 8004640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004644:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004648:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800464c:	4642      	mov	r2, r8
 800464e:	464b      	mov	r3, r9
 8004650:	1891      	adds	r1, r2, r2
 8004652:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004654:	415b      	adcs	r3, r3
 8004656:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004658:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800465c:	4641      	mov	r1, r8
 800465e:	eb12 0a01 	adds.w	sl, r2, r1
 8004662:	4649      	mov	r1, r9
 8004664:	eb43 0b01 	adc.w	fp, r3, r1
 8004668:	f04f 0200 	mov.w	r2, #0
 800466c:	f04f 0300 	mov.w	r3, #0
 8004670:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004674:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004678:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800467c:	4692      	mov	sl, r2
 800467e:	469b      	mov	fp, r3
 8004680:	4643      	mov	r3, r8
 8004682:	eb1a 0303 	adds.w	r3, sl, r3
 8004686:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800468a:	464b      	mov	r3, r9
 800468c:	eb4b 0303 	adc.w	r3, fp, r3
 8004690:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046a8:	460b      	mov	r3, r1
 80046aa:	18db      	adds	r3, r3, r3
 80046ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80046ae:	4613      	mov	r3, r2
 80046b0:	eb42 0303 	adc.w	r3, r2, r3
 80046b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80046b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80046ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80046be:	f7fb fdf7 	bl	80002b0 <__aeabi_uldivmod>
 80046c2:	4602      	mov	r2, r0
 80046c4:	460b      	mov	r3, r1
 80046c6:	4611      	mov	r1, r2
 80046c8:	4b3b      	ldr	r3, [pc, #236]	@ (80047b8 <UART_SetConfig+0x2d4>)
 80046ca:	fba3 2301 	umull	r2, r3, r3, r1
 80046ce:	095b      	lsrs	r3, r3, #5
 80046d0:	2264      	movs	r2, #100	@ 0x64
 80046d2:	fb02 f303 	mul.w	r3, r2, r3
 80046d6:	1acb      	subs	r3, r1, r3
 80046d8:	00db      	lsls	r3, r3, #3
 80046da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80046de:	4b36      	ldr	r3, [pc, #216]	@ (80047b8 <UART_SetConfig+0x2d4>)
 80046e0:	fba3 2302 	umull	r2, r3, r3, r2
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80046ec:	441c      	add	r4, r3
 80046ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046f2:	2200      	movs	r2, #0
 80046f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80046f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80046fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004700:	4642      	mov	r2, r8
 8004702:	464b      	mov	r3, r9
 8004704:	1891      	adds	r1, r2, r2
 8004706:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004708:	415b      	adcs	r3, r3
 800470a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800470c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004710:	4641      	mov	r1, r8
 8004712:	1851      	adds	r1, r2, r1
 8004714:	6339      	str	r1, [r7, #48]	@ 0x30
 8004716:	4649      	mov	r1, r9
 8004718:	414b      	adcs	r3, r1
 800471a:	637b      	str	r3, [r7, #52]	@ 0x34
 800471c:	f04f 0200 	mov.w	r2, #0
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004728:	4659      	mov	r1, fp
 800472a:	00cb      	lsls	r3, r1, #3
 800472c:	4651      	mov	r1, sl
 800472e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004732:	4651      	mov	r1, sl
 8004734:	00ca      	lsls	r2, r1, #3
 8004736:	4610      	mov	r0, r2
 8004738:	4619      	mov	r1, r3
 800473a:	4603      	mov	r3, r0
 800473c:	4642      	mov	r2, r8
 800473e:	189b      	adds	r3, r3, r2
 8004740:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004744:	464b      	mov	r3, r9
 8004746:	460a      	mov	r2, r1
 8004748:	eb42 0303 	adc.w	r3, r2, r3
 800474c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800475c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004760:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004764:	460b      	mov	r3, r1
 8004766:	18db      	adds	r3, r3, r3
 8004768:	62bb      	str	r3, [r7, #40]	@ 0x28
 800476a:	4613      	mov	r3, r2
 800476c:	eb42 0303 	adc.w	r3, r2, r3
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004772:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004776:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800477a:	f7fb fd99 	bl	80002b0 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4b0d      	ldr	r3, [pc, #52]	@ (80047b8 <UART_SetConfig+0x2d4>)
 8004784:	fba3 1302 	umull	r1, r3, r3, r2
 8004788:	095b      	lsrs	r3, r3, #5
 800478a:	2164      	movs	r1, #100	@ 0x64
 800478c:	fb01 f303 	mul.w	r3, r1, r3
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	00db      	lsls	r3, r3, #3
 8004794:	3332      	adds	r3, #50	@ 0x32
 8004796:	4a08      	ldr	r2, [pc, #32]	@ (80047b8 <UART_SetConfig+0x2d4>)
 8004798:	fba2 2303 	umull	r2, r3, r2, r3
 800479c:	095b      	lsrs	r3, r3, #5
 800479e:	f003 0207 	and.w	r2, r3, #7
 80047a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4422      	add	r2, r4
 80047aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047ac:	e106      	b.n	80049bc <UART_SetConfig+0x4d8>
 80047ae:	bf00      	nop
 80047b0:	40011000 	.word	0x40011000
 80047b4:	40011400 	.word	0x40011400
 80047b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047c0:	2200      	movs	r2, #0
 80047c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80047c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80047ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80047ce:	4642      	mov	r2, r8
 80047d0:	464b      	mov	r3, r9
 80047d2:	1891      	adds	r1, r2, r2
 80047d4:	6239      	str	r1, [r7, #32]
 80047d6:	415b      	adcs	r3, r3
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80047da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047de:	4641      	mov	r1, r8
 80047e0:	1854      	adds	r4, r2, r1
 80047e2:	4649      	mov	r1, r9
 80047e4:	eb43 0501 	adc.w	r5, r3, r1
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	00eb      	lsls	r3, r5, #3
 80047f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80047f6:	00e2      	lsls	r2, r4, #3
 80047f8:	4614      	mov	r4, r2
 80047fa:	461d      	mov	r5, r3
 80047fc:	4643      	mov	r3, r8
 80047fe:	18e3      	adds	r3, r4, r3
 8004800:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004804:	464b      	mov	r3, r9
 8004806:	eb45 0303 	adc.w	r3, r5, r3
 800480a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800481a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800481e:	f04f 0200 	mov.w	r2, #0
 8004822:	f04f 0300 	mov.w	r3, #0
 8004826:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800482a:	4629      	mov	r1, r5
 800482c:	008b      	lsls	r3, r1, #2
 800482e:	4621      	mov	r1, r4
 8004830:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004834:	4621      	mov	r1, r4
 8004836:	008a      	lsls	r2, r1, #2
 8004838:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800483c:	f7fb fd38 	bl	80002b0 <__aeabi_uldivmod>
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	4b60      	ldr	r3, [pc, #384]	@ (80049c8 <UART_SetConfig+0x4e4>)
 8004846:	fba3 2302 	umull	r2, r3, r3, r2
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	011c      	lsls	r4, r3, #4
 800484e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004852:	2200      	movs	r2, #0
 8004854:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004858:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800485c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004860:	4642      	mov	r2, r8
 8004862:	464b      	mov	r3, r9
 8004864:	1891      	adds	r1, r2, r2
 8004866:	61b9      	str	r1, [r7, #24]
 8004868:	415b      	adcs	r3, r3
 800486a:	61fb      	str	r3, [r7, #28]
 800486c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004870:	4641      	mov	r1, r8
 8004872:	1851      	adds	r1, r2, r1
 8004874:	6139      	str	r1, [r7, #16]
 8004876:	4649      	mov	r1, r9
 8004878:	414b      	adcs	r3, r1
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	f04f 0300 	mov.w	r3, #0
 8004884:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004888:	4659      	mov	r1, fp
 800488a:	00cb      	lsls	r3, r1, #3
 800488c:	4651      	mov	r1, sl
 800488e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004892:	4651      	mov	r1, sl
 8004894:	00ca      	lsls	r2, r1, #3
 8004896:	4610      	mov	r0, r2
 8004898:	4619      	mov	r1, r3
 800489a:	4603      	mov	r3, r0
 800489c:	4642      	mov	r2, r8
 800489e:	189b      	adds	r3, r3, r2
 80048a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048a4:	464b      	mov	r3, r9
 80048a6:	460a      	mov	r2, r1
 80048a8:	eb42 0303 	adc.w	r3, r2, r3
 80048ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80048c8:	4649      	mov	r1, r9
 80048ca:	008b      	lsls	r3, r1, #2
 80048cc:	4641      	mov	r1, r8
 80048ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048d2:	4641      	mov	r1, r8
 80048d4:	008a      	lsls	r2, r1, #2
 80048d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80048da:	f7fb fce9 	bl	80002b0 <__aeabi_uldivmod>
 80048de:	4602      	mov	r2, r0
 80048e0:	460b      	mov	r3, r1
 80048e2:	4611      	mov	r1, r2
 80048e4:	4b38      	ldr	r3, [pc, #224]	@ (80049c8 <UART_SetConfig+0x4e4>)
 80048e6:	fba3 2301 	umull	r2, r3, r3, r1
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	2264      	movs	r2, #100	@ 0x64
 80048ee:	fb02 f303 	mul.w	r3, r2, r3
 80048f2:	1acb      	subs	r3, r1, r3
 80048f4:	011b      	lsls	r3, r3, #4
 80048f6:	3332      	adds	r3, #50	@ 0x32
 80048f8:	4a33      	ldr	r2, [pc, #204]	@ (80049c8 <UART_SetConfig+0x4e4>)
 80048fa:	fba2 2303 	umull	r2, r3, r2, r3
 80048fe:	095b      	lsrs	r3, r3, #5
 8004900:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004904:	441c      	add	r4, r3
 8004906:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800490a:	2200      	movs	r2, #0
 800490c:	673b      	str	r3, [r7, #112]	@ 0x70
 800490e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004910:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004914:	4642      	mov	r2, r8
 8004916:	464b      	mov	r3, r9
 8004918:	1891      	adds	r1, r2, r2
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	415b      	adcs	r3, r3
 800491e:	60fb      	str	r3, [r7, #12]
 8004920:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004924:	4641      	mov	r1, r8
 8004926:	1851      	adds	r1, r2, r1
 8004928:	6039      	str	r1, [r7, #0]
 800492a:	4649      	mov	r1, r9
 800492c:	414b      	adcs	r3, r1
 800492e:	607b      	str	r3, [r7, #4]
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	f04f 0300 	mov.w	r3, #0
 8004938:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800493c:	4659      	mov	r1, fp
 800493e:	00cb      	lsls	r3, r1, #3
 8004940:	4651      	mov	r1, sl
 8004942:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004946:	4651      	mov	r1, sl
 8004948:	00ca      	lsls	r2, r1, #3
 800494a:	4610      	mov	r0, r2
 800494c:	4619      	mov	r1, r3
 800494e:	4603      	mov	r3, r0
 8004950:	4642      	mov	r2, r8
 8004952:	189b      	adds	r3, r3, r2
 8004954:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004956:	464b      	mov	r3, r9
 8004958:	460a      	mov	r2, r1
 800495a:	eb42 0303 	adc.w	r3, r2, r3
 800495e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	663b      	str	r3, [r7, #96]	@ 0x60
 800496a:	667a      	str	r2, [r7, #100]	@ 0x64
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	f04f 0300 	mov.w	r3, #0
 8004974:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004978:	4649      	mov	r1, r9
 800497a:	008b      	lsls	r3, r1, #2
 800497c:	4641      	mov	r1, r8
 800497e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004982:	4641      	mov	r1, r8
 8004984:	008a      	lsls	r2, r1, #2
 8004986:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800498a:	f7fb fc91 	bl	80002b0 <__aeabi_uldivmod>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	4b0d      	ldr	r3, [pc, #52]	@ (80049c8 <UART_SetConfig+0x4e4>)
 8004994:	fba3 1302 	umull	r1, r3, r3, r2
 8004998:	095b      	lsrs	r3, r3, #5
 800499a:	2164      	movs	r1, #100	@ 0x64
 800499c:	fb01 f303 	mul.w	r3, r1, r3
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	3332      	adds	r3, #50	@ 0x32
 80049a6:	4a08      	ldr	r2, [pc, #32]	@ (80049c8 <UART_SetConfig+0x4e4>)
 80049a8:	fba2 2303 	umull	r2, r3, r2, r3
 80049ac:	095b      	lsrs	r3, r3, #5
 80049ae:	f003 020f 	and.w	r2, r3, #15
 80049b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4422      	add	r2, r4
 80049ba:	609a      	str	r2, [r3, #8]
}
 80049bc:	bf00      	nop
 80049be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80049c2:	46bd      	mov	sp, r7
 80049c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049c8:	51eb851f 	.word	0x51eb851f

080049cc <std>:
 80049cc:	2300      	movs	r3, #0
 80049ce:	b510      	push	{r4, lr}
 80049d0:	4604      	mov	r4, r0
 80049d2:	e9c0 3300 	strd	r3, r3, [r0]
 80049d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80049da:	6083      	str	r3, [r0, #8]
 80049dc:	8181      	strh	r1, [r0, #12]
 80049de:	6643      	str	r3, [r0, #100]	@ 0x64
 80049e0:	81c2      	strh	r2, [r0, #14]
 80049e2:	6183      	str	r3, [r0, #24]
 80049e4:	4619      	mov	r1, r3
 80049e6:	2208      	movs	r2, #8
 80049e8:	305c      	adds	r0, #92	@ 0x5c
 80049ea:	f000 f906 	bl	8004bfa <memset>
 80049ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004a24 <std+0x58>)
 80049f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80049f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004a28 <std+0x5c>)
 80049f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80049f6:	4b0d      	ldr	r3, [pc, #52]	@ (8004a2c <std+0x60>)
 80049f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80049fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004a30 <std+0x64>)
 80049fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80049fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <std+0x68>)
 8004a00:	6224      	str	r4, [r4, #32]
 8004a02:	429c      	cmp	r4, r3
 8004a04:	d006      	beq.n	8004a14 <std+0x48>
 8004a06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a0a:	4294      	cmp	r4, r2
 8004a0c:	d002      	beq.n	8004a14 <std+0x48>
 8004a0e:	33d0      	adds	r3, #208	@ 0xd0
 8004a10:	429c      	cmp	r4, r3
 8004a12:	d105      	bne.n	8004a20 <std+0x54>
 8004a14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1c:	f000 b966 	b.w	8004cec <__retarget_lock_init_recursive>
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	bf00      	nop
 8004a24:	08004b75 	.word	0x08004b75
 8004a28:	08004b97 	.word	0x08004b97
 8004a2c:	08004bcf 	.word	0x08004bcf
 8004a30:	08004bf3 	.word	0x08004bf3
 8004a34:	20000304 	.word	0x20000304

08004a38 <stdio_exit_handler>:
 8004a38:	4a02      	ldr	r2, [pc, #8]	@ (8004a44 <stdio_exit_handler+0xc>)
 8004a3a:	4903      	ldr	r1, [pc, #12]	@ (8004a48 <stdio_exit_handler+0x10>)
 8004a3c:	4803      	ldr	r0, [pc, #12]	@ (8004a4c <stdio_exit_handler+0x14>)
 8004a3e:	f000 b869 	b.w	8004b14 <_fwalk_sglue>
 8004a42:	bf00      	nop
 8004a44:	20000140 	.word	0x20000140
 8004a48:	0800558d 	.word	0x0800558d
 8004a4c:	20000150 	.word	0x20000150

08004a50 <cleanup_stdio>:
 8004a50:	6841      	ldr	r1, [r0, #4]
 8004a52:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <cleanup_stdio+0x34>)
 8004a54:	4299      	cmp	r1, r3
 8004a56:	b510      	push	{r4, lr}
 8004a58:	4604      	mov	r4, r0
 8004a5a:	d001      	beq.n	8004a60 <cleanup_stdio+0x10>
 8004a5c:	f000 fd96 	bl	800558c <_fflush_r>
 8004a60:	68a1      	ldr	r1, [r4, #8]
 8004a62:	4b09      	ldr	r3, [pc, #36]	@ (8004a88 <cleanup_stdio+0x38>)
 8004a64:	4299      	cmp	r1, r3
 8004a66:	d002      	beq.n	8004a6e <cleanup_stdio+0x1e>
 8004a68:	4620      	mov	r0, r4
 8004a6a:	f000 fd8f 	bl	800558c <_fflush_r>
 8004a6e:	68e1      	ldr	r1, [r4, #12]
 8004a70:	4b06      	ldr	r3, [pc, #24]	@ (8004a8c <cleanup_stdio+0x3c>)
 8004a72:	4299      	cmp	r1, r3
 8004a74:	d004      	beq.n	8004a80 <cleanup_stdio+0x30>
 8004a76:	4620      	mov	r0, r4
 8004a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a7c:	f000 bd86 	b.w	800558c <_fflush_r>
 8004a80:	bd10      	pop	{r4, pc}
 8004a82:	bf00      	nop
 8004a84:	20000304 	.word	0x20000304
 8004a88:	2000036c 	.word	0x2000036c
 8004a8c:	200003d4 	.word	0x200003d4

08004a90 <global_stdio_init.part.0>:
 8004a90:	b510      	push	{r4, lr}
 8004a92:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac0 <global_stdio_init.part.0+0x30>)
 8004a94:	4c0b      	ldr	r4, [pc, #44]	@ (8004ac4 <global_stdio_init.part.0+0x34>)
 8004a96:	4a0c      	ldr	r2, [pc, #48]	@ (8004ac8 <global_stdio_init.part.0+0x38>)
 8004a98:	601a      	str	r2, [r3, #0]
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2104      	movs	r1, #4
 8004aa0:	f7ff ff94 	bl	80049cc <std>
 8004aa4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	2109      	movs	r1, #9
 8004aac:	f7ff ff8e 	bl	80049cc <std>
 8004ab0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ab4:	2202      	movs	r2, #2
 8004ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aba:	2112      	movs	r1, #18
 8004abc:	f7ff bf86 	b.w	80049cc <std>
 8004ac0:	2000043c 	.word	0x2000043c
 8004ac4:	20000304 	.word	0x20000304
 8004ac8:	08004a39 	.word	0x08004a39

08004acc <__sfp_lock_acquire>:
 8004acc:	4801      	ldr	r0, [pc, #4]	@ (8004ad4 <__sfp_lock_acquire+0x8>)
 8004ace:	f000 b90e 	b.w	8004cee <__retarget_lock_acquire_recursive>
 8004ad2:	bf00      	nop
 8004ad4:	20000445 	.word	0x20000445

08004ad8 <__sfp_lock_release>:
 8004ad8:	4801      	ldr	r0, [pc, #4]	@ (8004ae0 <__sfp_lock_release+0x8>)
 8004ada:	f000 b909 	b.w	8004cf0 <__retarget_lock_release_recursive>
 8004ade:	bf00      	nop
 8004ae0:	20000445 	.word	0x20000445

08004ae4 <__sinit>:
 8004ae4:	b510      	push	{r4, lr}
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	f7ff fff0 	bl	8004acc <__sfp_lock_acquire>
 8004aec:	6a23      	ldr	r3, [r4, #32]
 8004aee:	b11b      	cbz	r3, 8004af8 <__sinit+0x14>
 8004af0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004af4:	f7ff bff0 	b.w	8004ad8 <__sfp_lock_release>
 8004af8:	4b04      	ldr	r3, [pc, #16]	@ (8004b0c <__sinit+0x28>)
 8004afa:	6223      	str	r3, [r4, #32]
 8004afc:	4b04      	ldr	r3, [pc, #16]	@ (8004b10 <__sinit+0x2c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1f5      	bne.n	8004af0 <__sinit+0xc>
 8004b04:	f7ff ffc4 	bl	8004a90 <global_stdio_init.part.0>
 8004b08:	e7f2      	b.n	8004af0 <__sinit+0xc>
 8004b0a:	bf00      	nop
 8004b0c:	08004a51 	.word	0x08004a51
 8004b10:	2000043c 	.word	0x2000043c

08004b14 <_fwalk_sglue>:
 8004b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b18:	4607      	mov	r7, r0
 8004b1a:	4688      	mov	r8, r1
 8004b1c:	4614      	mov	r4, r2
 8004b1e:	2600      	movs	r6, #0
 8004b20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b24:	f1b9 0901 	subs.w	r9, r9, #1
 8004b28:	d505      	bpl.n	8004b36 <_fwalk_sglue+0x22>
 8004b2a:	6824      	ldr	r4, [r4, #0]
 8004b2c:	2c00      	cmp	r4, #0
 8004b2e:	d1f7      	bne.n	8004b20 <_fwalk_sglue+0xc>
 8004b30:	4630      	mov	r0, r6
 8004b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b36:	89ab      	ldrh	r3, [r5, #12]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d907      	bls.n	8004b4c <_fwalk_sglue+0x38>
 8004b3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b40:	3301      	adds	r3, #1
 8004b42:	d003      	beq.n	8004b4c <_fwalk_sglue+0x38>
 8004b44:	4629      	mov	r1, r5
 8004b46:	4638      	mov	r0, r7
 8004b48:	47c0      	blx	r8
 8004b4a:	4306      	orrs	r6, r0
 8004b4c:	3568      	adds	r5, #104	@ 0x68
 8004b4e:	e7e9      	b.n	8004b24 <_fwalk_sglue+0x10>

08004b50 <iprintf>:
 8004b50:	b40f      	push	{r0, r1, r2, r3}
 8004b52:	b507      	push	{r0, r1, r2, lr}
 8004b54:	4906      	ldr	r1, [pc, #24]	@ (8004b70 <iprintf+0x20>)
 8004b56:	ab04      	add	r3, sp, #16
 8004b58:	6808      	ldr	r0, [r1, #0]
 8004b5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b5e:	6881      	ldr	r1, [r0, #8]
 8004b60:	9301      	str	r3, [sp, #4]
 8004b62:	f000 f9e9 	bl	8004f38 <_vfiprintf_r>
 8004b66:	b003      	add	sp, #12
 8004b68:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b6c:	b004      	add	sp, #16
 8004b6e:	4770      	bx	lr
 8004b70:	2000014c 	.word	0x2000014c

08004b74 <__sread>:
 8004b74:	b510      	push	{r4, lr}
 8004b76:	460c      	mov	r4, r1
 8004b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b7c:	f000 f868 	bl	8004c50 <_read_r>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	bfab      	itete	ge
 8004b84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b86:	89a3      	ldrhlt	r3, [r4, #12]
 8004b88:	181b      	addge	r3, r3, r0
 8004b8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b8e:	bfac      	ite	ge
 8004b90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b92:	81a3      	strhlt	r3, [r4, #12]
 8004b94:	bd10      	pop	{r4, pc}

08004b96 <__swrite>:
 8004b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b9a:	461f      	mov	r7, r3
 8004b9c:	898b      	ldrh	r3, [r1, #12]
 8004b9e:	05db      	lsls	r3, r3, #23
 8004ba0:	4605      	mov	r5, r0
 8004ba2:	460c      	mov	r4, r1
 8004ba4:	4616      	mov	r6, r2
 8004ba6:	d505      	bpl.n	8004bb4 <__swrite+0x1e>
 8004ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bac:	2302      	movs	r3, #2
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f000 f83c 	bl	8004c2c <_lseek_r>
 8004bb4:	89a3      	ldrh	r3, [r4, #12]
 8004bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004bbe:	81a3      	strh	r3, [r4, #12]
 8004bc0:	4632      	mov	r2, r6
 8004bc2:	463b      	mov	r3, r7
 8004bc4:	4628      	mov	r0, r5
 8004bc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bca:	f000 b853 	b.w	8004c74 <_write_r>

08004bce <__sseek>:
 8004bce:	b510      	push	{r4, lr}
 8004bd0:	460c      	mov	r4, r1
 8004bd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bd6:	f000 f829 	bl	8004c2c <_lseek_r>
 8004bda:	1c43      	adds	r3, r0, #1
 8004bdc:	89a3      	ldrh	r3, [r4, #12]
 8004bde:	bf15      	itete	ne
 8004be0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004be2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004be6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bea:	81a3      	strheq	r3, [r4, #12]
 8004bec:	bf18      	it	ne
 8004bee:	81a3      	strhne	r3, [r4, #12]
 8004bf0:	bd10      	pop	{r4, pc}

08004bf2 <__sclose>:
 8004bf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bf6:	f000 b809 	b.w	8004c0c <_close_r>

08004bfa <memset>:
 8004bfa:	4402      	add	r2, r0
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d100      	bne.n	8004c04 <memset+0xa>
 8004c02:	4770      	bx	lr
 8004c04:	f803 1b01 	strb.w	r1, [r3], #1
 8004c08:	e7f9      	b.n	8004bfe <memset+0x4>
	...

08004c0c <_close_r>:
 8004c0c:	b538      	push	{r3, r4, r5, lr}
 8004c0e:	4d06      	ldr	r5, [pc, #24]	@ (8004c28 <_close_r+0x1c>)
 8004c10:	2300      	movs	r3, #0
 8004c12:	4604      	mov	r4, r0
 8004c14:	4608      	mov	r0, r1
 8004c16:	602b      	str	r3, [r5, #0]
 8004c18:	f7fc fba3 	bl	8001362 <_close>
 8004c1c:	1c43      	adds	r3, r0, #1
 8004c1e:	d102      	bne.n	8004c26 <_close_r+0x1a>
 8004c20:	682b      	ldr	r3, [r5, #0]
 8004c22:	b103      	cbz	r3, 8004c26 <_close_r+0x1a>
 8004c24:	6023      	str	r3, [r4, #0]
 8004c26:	bd38      	pop	{r3, r4, r5, pc}
 8004c28:	20000440 	.word	0x20000440

08004c2c <_lseek_r>:
 8004c2c:	b538      	push	{r3, r4, r5, lr}
 8004c2e:	4d07      	ldr	r5, [pc, #28]	@ (8004c4c <_lseek_r+0x20>)
 8004c30:	4604      	mov	r4, r0
 8004c32:	4608      	mov	r0, r1
 8004c34:	4611      	mov	r1, r2
 8004c36:	2200      	movs	r2, #0
 8004c38:	602a      	str	r2, [r5, #0]
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	f7fc fbb8 	bl	80013b0 <_lseek>
 8004c40:	1c43      	adds	r3, r0, #1
 8004c42:	d102      	bne.n	8004c4a <_lseek_r+0x1e>
 8004c44:	682b      	ldr	r3, [r5, #0]
 8004c46:	b103      	cbz	r3, 8004c4a <_lseek_r+0x1e>
 8004c48:	6023      	str	r3, [r4, #0]
 8004c4a:	bd38      	pop	{r3, r4, r5, pc}
 8004c4c:	20000440 	.word	0x20000440

08004c50 <_read_r>:
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	4d07      	ldr	r5, [pc, #28]	@ (8004c70 <_read_r+0x20>)
 8004c54:	4604      	mov	r4, r0
 8004c56:	4608      	mov	r0, r1
 8004c58:	4611      	mov	r1, r2
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	602a      	str	r2, [r5, #0]
 8004c5e:	461a      	mov	r2, r3
 8004c60:	f7fc fb62 	bl	8001328 <_read>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d102      	bne.n	8004c6e <_read_r+0x1e>
 8004c68:	682b      	ldr	r3, [r5, #0]
 8004c6a:	b103      	cbz	r3, 8004c6e <_read_r+0x1e>
 8004c6c:	6023      	str	r3, [r4, #0]
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	20000440 	.word	0x20000440

08004c74 <_write_r>:
 8004c74:	b538      	push	{r3, r4, r5, lr}
 8004c76:	4d07      	ldr	r5, [pc, #28]	@ (8004c94 <_write_r+0x20>)
 8004c78:	4604      	mov	r4, r0
 8004c7a:	4608      	mov	r0, r1
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	2200      	movs	r2, #0
 8004c80:	602a      	str	r2, [r5, #0]
 8004c82:	461a      	mov	r2, r3
 8004c84:	f7fc f8d4 	bl	8000e30 <_write>
 8004c88:	1c43      	adds	r3, r0, #1
 8004c8a:	d102      	bne.n	8004c92 <_write_r+0x1e>
 8004c8c:	682b      	ldr	r3, [r5, #0]
 8004c8e:	b103      	cbz	r3, 8004c92 <_write_r+0x1e>
 8004c90:	6023      	str	r3, [r4, #0]
 8004c92:	bd38      	pop	{r3, r4, r5, pc}
 8004c94:	20000440 	.word	0x20000440

08004c98 <__errno>:
 8004c98:	4b01      	ldr	r3, [pc, #4]	@ (8004ca0 <__errno+0x8>)
 8004c9a:	6818      	ldr	r0, [r3, #0]
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	2000014c 	.word	0x2000014c

08004ca4 <__libc_init_array>:
 8004ca4:	b570      	push	{r4, r5, r6, lr}
 8004ca6:	4d0d      	ldr	r5, [pc, #52]	@ (8004cdc <__libc_init_array+0x38>)
 8004ca8:	4c0d      	ldr	r4, [pc, #52]	@ (8004ce0 <__libc_init_array+0x3c>)
 8004caa:	1b64      	subs	r4, r4, r5
 8004cac:	10a4      	asrs	r4, r4, #2
 8004cae:	2600      	movs	r6, #0
 8004cb0:	42a6      	cmp	r6, r4
 8004cb2:	d109      	bne.n	8004cc8 <__libc_init_array+0x24>
 8004cb4:	4d0b      	ldr	r5, [pc, #44]	@ (8004ce4 <__libc_init_array+0x40>)
 8004cb6:	4c0c      	ldr	r4, [pc, #48]	@ (8004ce8 <__libc_init_array+0x44>)
 8004cb8:	f000 fdb8 	bl	800582c <_init>
 8004cbc:	1b64      	subs	r4, r4, r5
 8004cbe:	10a4      	asrs	r4, r4, #2
 8004cc0:	2600      	movs	r6, #0
 8004cc2:	42a6      	cmp	r6, r4
 8004cc4:	d105      	bne.n	8004cd2 <__libc_init_array+0x2e>
 8004cc6:	bd70      	pop	{r4, r5, r6, pc}
 8004cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ccc:	4798      	blx	r3
 8004cce:	3601      	adds	r6, #1
 8004cd0:	e7ee      	b.n	8004cb0 <__libc_init_array+0xc>
 8004cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cd6:	4798      	blx	r3
 8004cd8:	3601      	adds	r6, #1
 8004cda:	e7f2      	b.n	8004cc2 <__libc_init_array+0x1e>
 8004cdc:	080058ac 	.word	0x080058ac
 8004ce0:	080058ac 	.word	0x080058ac
 8004ce4:	080058ac 	.word	0x080058ac
 8004ce8:	080058b0 	.word	0x080058b0

08004cec <__retarget_lock_init_recursive>:
 8004cec:	4770      	bx	lr

08004cee <__retarget_lock_acquire_recursive>:
 8004cee:	4770      	bx	lr

08004cf0 <__retarget_lock_release_recursive>:
 8004cf0:	4770      	bx	lr
	...

08004cf4 <_free_r>:
 8004cf4:	b538      	push	{r3, r4, r5, lr}
 8004cf6:	4605      	mov	r5, r0
 8004cf8:	2900      	cmp	r1, #0
 8004cfa:	d041      	beq.n	8004d80 <_free_r+0x8c>
 8004cfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d00:	1f0c      	subs	r4, r1, #4
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	bfb8      	it	lt
 8004d06:	18e4      	addlt	r4, r4, r3
 8004d08:	f000 f8e0 	bl	8004ecc <__malloc_lock>
 8004d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004d84 <_free_r+0x90>)
 8004d0e:	6813      	ldr	r3, [r2, #0]
 8004d10:	b933      	cbnz	r3, 8004d20 <_free_r+0x2c>
 8004d12:	6063      	str	r3, [r4, #4]
 8004d14:	6014      	str	r4, [r2, #0]
 8004d16:	4628      	mov	r0, r5
 8004d18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d1c:	f000 b8dc 	b.w	8004ed8 <__malloc_unlock>
 8004d20:	42a3      	cmp	r3, r4
 8004d22:	d908      	bls.n	8004d36 <_free_r+0x42>
 8004d24:	6820      	ldr	r0, [r4, #0]
 8004d26:	1821      	adds	r1, r4, r0
 8004d28:	428b      	cmp	r3, r1
 8004d2a:	bf01      	itttt	eq
 8004d2c:	6819      	ldreq	r1, [r3, #0]
 8004d2e:	685b      	ldreq	r3, [r3, #4]
 8004d30:	1809      	addeq	r1, r1, r0
 8004d32:	6021      	streq	r1, [r4, #0]
 8004d34:	e7ed      	b.n	8004d12 <_free_r+0x1e>
 8004d36:	461a      	mov	r2, r3
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	b10b      	cbz	r3, 8004d40 <_free_r+0x4c>
 8004d3c:	42a3      	cmp	r3, r4
 8004d3e:	d9fa      	bls.n	8004d36 <_free_r+0x42>
 8004d40:	6811      	ldr	r1, [r2, #0]
 8004d42:	1850      	adds	r0, r2, r1
 8004d44:	42a0      	cmp	r0, r4
 8004d46:	d10b      	bne.n	8004d60 <_free_r+0x6c>
 8004d48:	6820      	ldr	r0, [r4, #0]
 8004d4a:	4401      	add	r1, r0
 8004d4c:	1850      	adds	r0, r2, r1
 8004d4e:	4283      	cmp	r3, r0
 8004d50:	6011      	str	r1, [r2, #0]
 8004d52:	d1e0      	bne.n	8004d16 <_free_r+0x22>
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	6053      	str	r3, [r2, #4]
 8004d5a:	4408      	add	r0, r1
 8004d5c:	6010      	str	r0, [r2, #0]
 8004d5e:	e7da      	b.n	8004d16 <_free_r+0x22>
 8004d60:	d902      	bls.n	8004d68 <_free_r+0x74>
 8004d62:	230c      	movs	r3, #12
 8004d64:	602b      	str	r3, [r5, #0]
 8004d66:	e7d6      	b.n	8004d16 <_free_r+0x22>
 8004d68:	6820      	ldr	r0, [r4, #0]
 8004d6a:	1821      	adds	r1, r4, r0
 8004d6c:	428b      	cmp	r3, r1
 8004d6e:	bf04      	itt	eq
 8004d70:	6819      	ldreq	r1, [r3, #0]
 8004d72:	685b      	ldreq	r3, [r3, #4]
 8004d74:	6063      	str	r3, [r4, #4]
 8004d76:	bf04      	itt	eq
 8004d78:	1809      	addeq	r1, r1, r0
 8004d7a:	6021      	streq	r1, [r4, #0]
 8004d7c:	6054      	str	r4, [r2, #4]
 8004d7e:	e7ca      	b.n	8004d16 <_free_r+0x22>
 8004d80:	bd38      	pop	{r3, r4, r5, pc}
 8004d82:	bf00      	nop
 8004d84:	2000044c 	.word	0x2000044c

08004d88 <sbrk_aligned>:
 8004d88:	b570      	push	{r4, r5, r6, lr}
 8004d8a:	4e0f      	ldr	r6, [pc, #60]	@ (8004dc8 <sbrk_aligned+0x40>)
 8004d8c:	460c      	mov	r4, r1
 8004d8e:	6831      	ldr	r1, [r6, #0]
 8004d90:	4605      	mov	r5, r0
 8004d92:	b911      	cbnz	r1, 8004d9a <sbrk_aligned+0x12>
 8004d94:	f000 fcb6 	bl	8005704 <_sbrk_r>
 8004d98:	6030      	str	r0, [r6, #0]
 8004d9a:	4621      	mov	r1, r4
 8004d9c:	4628      	mov	r0, r5
 8004d9e:	f000 fcb1 	bl	8005704 <_sbrk_r>
 8004da2:	1c43      	adds	r3, r0, #1
 8004da4:	d103      	bne.n	8004dae <sbrk_aligned+0x26>
 8004da6:	f04f 34ff 	mov.w	r4, #4294967295
 8004daa:	4620      	mov	r0, r4
 8004dac:	bd70      	pop	{r4, r5, r6, pc}
 8004dae:	1cc4      	adds	r4, r0, #3
 8004db0:	f024 0403 	bic.w	r4, r4, #3
 8004db4:	42a0      	cmp	r0, r4
 8004db6:	d0f8      	beq.n	8004daa <sbrk_aligned+0x22>
 8004db8:	1a21      	subs	r1, r4, r0
 8004dba:	4628      	mov	r0, r5
 8004dbc:	f000 fca2 	bl	8005704 <_sbrk_r>
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d1f2      	bne.n	8004daa <sbrk_aligned+0x22>
 8004dc4:	e7ef      	b.n	8004da6 <sbrk_aligned+0x1e>
 8004dc6:	bf00      	nop
 8004dc8:	20000448 	.word	0x20000448

08004dcc <_malloc_r>:
 8004dcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004dd0:	1ccd      	adds	r5, r1, #3
 8004dd2:	f025 0503 	bic.w	r5, r5, #3
 8004dd6:	3508      	adds	r5, #8
 8004dd8:	2d0c      	cmp	r5, #12
 8004dda:	bf38      	it	cc
 8004ddc:	250c      	movcc	r5, #12
 8004dde:	2d00      	cmp	r5, #0
 8004de0:	4606      	mov	r6, r0
 8004de2:	db01      	blt.n	8004de8 <_malloc_r+0x1c>
 8004de4:	42a9      	cmp	r1, r5
 8004de6:	d904      	bls.n	8004df2 <_malloc_r+0x26>
 8004de8:	230c      	movs	r3, #12
 8004dea:	6033      	str	r3, [r6, #0]
 8004dec:	2000      	movs	r0, #0
 8004dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004df2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ec8 <_malloc_r+0xfc>
 8004df6:	f000 f869 	bl	8004ecc <__malloc_lock>
 8004dfa:	f8d8 3000 	ldr.w	r3, [r8]
 8004dfe:	461c      	mov	r4, r3
 8004e00:	bb44      	cbnz	r4, 8004e54 <_malloc_r+0x88>
 8004e02:	4629      	mov	r1, r5
 8004e04:	4630      	mov	r0, r6
 8004e06:	f7ff ffbf 	bl	8004d88 <sbrk_aligned>
 8004e0a:	1c43      	adds	r3, r0, #1
 8004e0c:	4604      	mov	r4, r0
 8004e0e:	d158      	bne.n	8004ec2 <_malloc_r+0xf6>
 8004e10:	f8d8 4000 	ldr.w	r4, [r8]
 8004e14:	4627      	mov	r7, r4
 8004e16:	2f00      	cmp	r7, #0
 8004e18:	d143      	bne.n	8004ea2 <_malloc_r+0xd6>
 8004e1a:	2c00      	cmp	r4, #0
 8004e1c:	d04b      	beq.n	8004eb6 <_malloc_r+0xea>
 8004e1e:	6823      	ldr	r3, [r4, #0]
 8004e20:	4639      	mov	r1, r7
 8004e22:	4630      	mov	r0, r6
 8004e24:	eb04 0903 	add.w	r9, r4, r3
 8004e28:	f000 fc6c 	bl	8005704 <_sbrk_r>
 8004e2c:	4581      	cmp	r9, r0
 8004e2e:	d142      	bne.n	8004eb6 <_malloc_r+0xea>
 8004e30:	6821      	ldr	r1, [r4, #0]
 8004e32:	1a6d      	subs	r5, r5, r1
 8004e34:	4629      	mov	r1, r5
 8004e36:	4630      	mov	r0, r6
 8004e38:	f7ff ffa6 	bl	8004d88 <sbrk_aligned>
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d03a      	beq.n	8004eb6 <_malloc_r+0xea>
 8004e40:	6823      	ldr	r3, [r4, #0]
 8004e42:	442b      	add	r3, r5
 8004e44:	6023      	str	r3, [r4, #0]
 8004e46:	f8d8 3000 	ldr.w	r3, [r8]
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	bb62      	cbnz	r2, 8004ea8 <_malloc_r+0xdc>
 8004e4e:	f8c8 7000 	str.w	r7, [r8]
 8004e52:	e00f      	b.n	8004e74 <_malloc_r+0xa8>
 8004e54:	6822      	ldr	r2, [r4, #0]
 8004e56:	1b52      	subs	r2, r2, r5
 8004e58:	d420      	bmi.n	8004e9c <_malloc_r+0xd0>
 8004e5a:	2a0b      	cmp	r2, #11
 8004e5c:	d917      	bls.n	8004e8e <_malloc_r+0xc2>
 8004e5e:	1961      	adds	r1, r4, r5
 8004e60:	42a3      	cmp	r3, r4
 8004e62:	6025      	str	r5, [r4, #0]
 8004e64:	bf18      	it	ne
 8004e66:	6059      	strne	r1, [r3, #4]
 8004e68:	6863      	ldr	r3, [r4, #4]
 8004e6a:	bf08      	it	eq
 8004e6c:	f8c8 1000 	streq.w	r1, [r8]
 8004e70:	5162      	str	r2, [r4, r5]
 8004e72:	604b      	str	r3, [r1, #4]
 8004e74:	4630      	mov	r0, r6
 8004e76:	f000 f82f 	bl	8004ed8 <__malloc_unlock>
 8004e7a:	f104 000b 	add.w	r0, r4, #11
 8004e7e:	1d23      	adds	r3, r4, #4
 8004e80:	f020 0007 	bic.w	r0, r0, #7
 8004e84:	1ac2      	subs	r2, r0, r3
 8004e86:	bf1c      	itt	ne
 8004e88:	1a1b      	subne	r3, r3, r0
 8004e8a:	50a3      	strne	r3, [r4, r2]
 8004e8c:	e7af      	b.n	8004dee <_malloc_r+0x22>
 8004e8e:	6862      	ldr	r2, [r4, #4]
 8004e90:	42a3      	cmp	r3, r4
 8004e92:	bf0c      	ite	eq
 8004e94:	f8c8 2000 	streq.w	r2, [r8]
 8004e98:	605a      	strne	r2, [r3, #4]
 8004e9a:	e7eb      	b.n	8004e74 <_malloc_r+0xa8>
 8004e9c:	4623      	mov	r3, r4
 8004e9e:	6864      	ldr	r4, [r4, #4]
 8004ea0:	e7ae      	b.n	8004e00 <_malloc_r+0x34>
 8004ea2:	463c      	mov	r4, r7
 8004ea4:	687f      	ldr	r7, [r7, #4]
 8004ea6:	e7b6      	b.n	8004e16 <_malloc_r+0x4a>
 8004ea8:	461a      	mov	r2, r3
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	42a3      	cmp	r3, r4
 8004eae:	d1fb      	bne.n	8004ea8 <_malloc_r+0xdc>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	6053      	str	r3, [r2, #4]
 8004eb4:	e7de      	b.n	8004e74 <_malloc_r+0xa8>
 8004eb6:	230c      	movs	r3, #12
 8004eb8:	6033      	str	r3, [r6, #0]
 8004eba:	4630      	mov	r0, r6
 8004ebc:	f000 f80c 	bl	8004ed8 <__malloc_unlock>
 8004ec0:	e794      	b.n	8004dec <_malloc_r+0x20>
 8004ec2:	6005      	str	r5, [r0, #0]
 8004ec4:	e7d6      	b.n	8004e74 <_malloc_r+0xa8>
 8004ec6:	bf00      	nop
 8004ec8:	2000044c 	.word	0x2000044c

08004ecc <__malloc_lock>:
 8004ecc:	4801      	ldr	r0, [pc, #4]	@ (8004ed4 <__malloc_lock+0x8>)
 8004ece:	f7ff bf0e 	b.w	8004cee <__retarget_lock_acquire_recursive>
 8004ed2:	bf00      	nop
 8004ed4:	20000444 	.word	0x20000444

08004ed8 <__malloc_unlock>:
 8004ed8:	4801      	ldr	r0, [pc, #4]	@ (8004ee0 <__malloc_unlock+0x8>)
 8004eda:	f7ff bf09 	b.w	8004cf0 <__retarget_lock_release_recursive>
 8004ede:	bf00      	nop
 8004ee0:	20000444 	.word	0x20000444

08004ee4 <__sfputc_r>:
 8004ee4:	6893      	ldr	r3, [r2, #8]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	b410      	push	{r4}
 8004eec:	6093      	str	r3, [r2, #8]
 8004eee:	da08      	bge.n	8004f02 <__sfputc_r+0x1e>
 8004ef0:	6994      	ldr	r4, [r2, #24]
 8004ef2:	42a3      	cmp	r3, r4
 8004ef4:	db01      	blt.n	8004efa <__sfputc_r+0x16>
 8004ef6:	290a      	cmp	r1, #10
 8004ef8:	d103      	bne.n	8004f02 <__sfputc_r+0x1e>
 8004efa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004efe:	f000 bb6d 	b.w	80055dc <__swbuf_r>
 8004f02:	6813      	ldr	r3, [r2, #0]
 8004f04:	1c58      	adds	r0, r3, #1
 8004f06:	6010      	str	r0, [r2, #0]
 8004f08:	7019      	strb	r1, [r3, #0]
 8004f0a:	4608      	mov	r0, r1
 8004f0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004f10:	4770      	bx	lr

08004f12 <__sfputs_r>:
 8004f12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f14:	4606      	mov	r6, r0
 8004f16:	460f      	mov	r7, r1
 8004f18:	4614      	mov	r4, r2
 8004f1a:	18d5      	adds	r5, r2, r3
 8004f1c:	42ac      	cmp	r4, r5
 8004f1e:	d101      	bne.n	8004f24 <__sfputs_r+0x12>
 8004f20:	2000      	movs	r0, #0
 8004f22:	e007      	b.n	8004f34 <__sfputs_r+0x22>
 8004f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f28:	463a      	mov	r2, r7
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f7ff ffda 	bl	8004ee4 <__sfputc_r>
 8004f30:	1c43      	adds	r3, r0, #1
 8004f32:	d1f3      	bne.n	8004f1c <__sfputs_r+0xa>
 8004f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004f38 <_vfiprintf_r>:
 8004f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f3c:	460d      	mov	r5, r1
 8004f3e:	b09d      	sub	sp, #116	@ 0x74
 8004f40:	4614      	mov	r4, r2
 8004f42:	4698      	mov	r8, r3
 8004f44:	4606      	mov	r6, r0
 8004f46:	b118      	cbz	r0, 8004f50 <_vfiprintf_r+0x18>
 8004f48:	6a03      	ldr	r3, [r0, #32]
 8004f4a:	b90b      	cbnz	r3, 8004f50 <_vfiprintf_r+0x18>
 8004f4c:	f7ff fdca 	bl	8004ae4 <__sinit>
 8004f50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f52:	07d9      	lsls	r1, r3, #31
 8004f54:	d405      	bmi.n	8004f62 <_vfiprintf_r+0x2a>
 8004f56:	89ab      	ldrh	r3, [r5, #12]
 8004f58:	059a      	lsls	r2, r3, #22
 8004f5a:	d402      	bmi.n	8004f62 <_vfiprintf_r+0x2a>
 8004f5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f5e:	f7ff fec6 	bl	8004cee <__retarget_lock_acquire_recursive>
 8004f62:	89ab      	ldrh	r3, [r5, #12]
 8004f64:	071b      	lsls	r3, r3, #28
 8004f66:	d501      	bpl.n	8004f6c <_vfiprintf_r+0x34>
 8004f68:	692b      	ldr	r3, [r5, #16]
 8004f6a:	b99b      	cbnz	r3, 8004f94 <_vfiprintf_r+0x5c>
 8004f6c:	4629      	mov	r1, r5
 8004f6e:	4630      	mov	r0, r6
 8004f70:	f000 fb72 	bl	8005658 <__swsetup_r>
 8004f74:	b170      	cbz	r0, 8004f94 <_vfiprintf_r+0x5c>
 8004f76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f78:	07dc      	lsls	r4, r3, #31
 8004f7a:	d504      	bpl.n	8004f86 <_vfiprintf_r+0x4e>
 8004f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f80:	b01d      	add	sp, #116	@ 0x74
 8004f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f86:	89ab      	ldrh	r3, [r5, #12]
 8004f88:	0598      	lsls	r0, r3, #22
 8004f8a:	d4f7      	bmi.n	8004f7c <_vfiprintf_r+0x44>
 8004f8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f8e:	f7ff feaf 	bl	8004cf0 <__retarget_lock_release_recursive>
 8004f92:	e7f3      	b.n	8004f7c <_vfiprintf_r+0x44>
 8004f94:	2300      	movs	r3, #0
 8004f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f98:	2320      	movs	r3, #32
 8004f9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004fa2:	2330      	movs	r3, #48	@ 0x30
 8004fa4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005154 <_vfiprintf_r+0x21c>
 8004fa8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004fac:	f04f 0901 	mov.w	r9, #1
 8004fb0:	4623      	mov	r3, r4
 8004fb2:	469a      	mov	sl, r3
 8004fb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004fb8:	b10a      	cbz	r2, 8004fbe <_vfiprintf_r+0x86>
 8004fba:	2a25      	cmp	r2, #37	@ 0x25
 8004fbc:	d1f9      	bne.n	8004fb2 <_vfiprintf_r+0x7a>
 8004fbe:	ebba 0b04 	subs.w	fp, sl, r4
 8004fc2:	d00b      	beq.n	8004fdc <_vfiprintf_r+0xa4>
 8004fc4:	465b      	mov	r3, fp
 8004fc6:	4622      	mov	r2, r4
 8004fc8:	4629      	mov	r1, r5
 8004fca:	4630      	mov	r0, r6
 8004fcc:	f7ff ffa1 	bl	8004f12 <__sfputs_r>
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	f000 80a7 	beq.w	8005124 <_vfiprintf_r+0x1ec>
 8004fd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004fd8:	445a      	add	r2, fp
 8004fda:	9209      	str	r2, [sp, #36]	@ 0x24
 8004fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	f000 809f 	beq.w	8005124 <_vfiprintf_r+0x1ec>
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ff0:	f10a 0a01 	add.w	sl, sl, #1
 8004ff4:	9304      	str	r3, [sp, #16]
 8004ff6:	9307      	str	r3, [sp, #28]
 8004ff8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004ffc:	931a      	str	r3, [sp, #104]	@ 0x68
 8004ffe:	4654      	mov	r4, sl
 8005000:	2205      	movs	r2, #5
 8005002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005006:	4853      	ldr	r0, [pc, #332]	@ (8005154 <_vfiprintf_r+0x21c>)
 8005008:	f7fb f902 	bl	8000210 <memchr>
 800500c:	9a04      	ldr	r2, [sp, #16]
 800500e:	b9d8      	cbnz	r0, 8005048 <_vfiprintf_r+0x110>
 8005010:	06d1      	lsls	r1, r2, #27
 8005012:	bf44      	itt	mi
 8005014:	2320      	movmi	r3, #32
 8005016:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800501a:	0713      	lsls	r3, r2, #28
 800501c:	bf44      	itt	mi
 800501e:	232b      	movmi	r3, #43	@ 0x2b
 8005020:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005024:	f89a 3000 	ldrb.w	r3, [sl]
 8005028:	2b2a      	cmp	r3, #42	@ 0x2a
 800502a:	d015      	beq.n	8005058 <_vfiprintf_r+0x120>
 800502c:	9a07      	ldr	r2, [sp, #28]
 800502e:	4654      	mov	r4, sl
 8005030:	2000      	movs	r0, #0
 8005032:	f04f 0c0a 	mov.w	ip, #10
 8005036:	4621      	mov	r1, r4
 8005038:	f811 3b01 	ldrb.w	r3, [r1], #1
 800503c:	3b30      	subs	r3, #48	@ 0x30
 800503e:	2b09      	cmp	r3, #9
 8005040:	d94b      	bls.n	80050da <_vfiprintf_r+0x1a2>
 8005042:	b1b0      	cbz	r0, 8005072 <_vfiprintf_r+0x13a>
 8005044:	9207      	str	r2, [sp, #28]
 8005046:	e014      	b.n	8005072 <_vfiprintf_r+0x13a>
 8005048:	eba0 0308 	sub.w	r3, r0, r8
 800504c:	fa09 f303 	lsl.w	r3, r9, r3
 8005050:	4313      	orrs	r3, r2
 8005052:	9304      	str	r3, [sp, #16]
 8005054:	46a2      	mov	sl, r4
 8005056:	e7d2      	b.n	8004ffe <_vfiprintf_r+0xc6>
 8005058:	9b03      	ldr	r3, [sp, #12]
 800505a:	1d19      	adds	r1, r3, #4
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	9103      	str	r1, [sp, #12]
 8005060:	2b00      	cmp	r3, #0
 8005062:	bfbb      	ittet	lt
 8005064:	425b      	neglt	r3, r3
 8005066:	f042 0202 	orrlt.w	r2, r2, #2
 800506a:	9307      	strge	r3, [sp, #28]
 800506c:	9307      	strlt	r3, [sp, #28]
 800506e:	bfb8      	it	lt
 8005070:	9204      	strlt	r2, [sp, #16]
 8005072:	7823      	ldrb	r3, [r4, #0]
 8005074:	2b2e      	cmp	r3, #46	@ 0x2e
 8005076:	d10a      	bne.n	800508e <_vfiprintf_r+0x156>
 8005078:	7863      	ldrb	r3, [r4, #1]
 800507a:	2b2a      	cmp	r3, #42	@ 0x2a
 800507c:	d132      	bne.n	80050e4 <_vfiprintf_r+0x1ac>
 800507e:	9b03      	ldr	r3, [sp, #12]
 8005080:	1d1a      	adds	r2, r3, #4
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	9203      	str	r2, [sp, #12]
 8005086:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800508a:	3402      	adds	r4, #2
 800508c:	9305      	str	r3, [sp, #20]
 800508e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005164 <_vfiprintf_r+0x22c>
 8005092:	7821      	ldrb	r1, [r4, #0]
 8005094:	2203      	movs	r2, #3
 8005096:	4650      	mov	r0, sl
 8005098:	f7fb f8ba 	bl	8000210 <memchr>
 800509c:	b138      	cbz	r0, 80050ae <_vfiprintf_r+0x176>
 800509e:	9b04      	ldr	r3, [sp, #16]
 80050a0:	eba0 000a 	sub.w	r0, r0, sl
 80050a4:	2240      	movs	r2, #64	@ 0x40
 80050a6:	4082      	lsls	r2, r0
 80050a8:	4313      	orrs	r3, r2
 80050aa:	3401      	adds	r4, #1
 80050ac:	9304      	str	r3, [sp, #16]
 80050ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b2:	4829      	ldr	r0, [pc, #164]	@ (8005158 <_vfiprintf_r+0x220>)
 80050b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80050b8:	2206      	movs	r2, #6
 80050ba:	f7fb f8a9 	bl	8000210 <memchr>
 80050be:	2800      	cmp	r0, #0
 80050c0:	d03f      	beq.n	8005142 <_vfiprintf_r+0x20a>
 80050c2:	4b26      	ldr	r3, [pc, #152]	@ (800515c <_vfiprintf_r+0x224>)
 80050c4:	bb1b      	cbnz	r3, 800510e <_vfiprintf_r+0x1d6>
 80050c6:	9b03      	ldr	r3, [sp, #12]
 80050c8:	3307      	adds	r3, #7
 80050ca:	f023 0307 	bic.w	r3, r3, #7
 80050ce:	3308      	adds	r3, #8
 80050d0:	9303      	str	r3, [sp, #12]
 80050d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050d4:	443b      	add	r3, r7
 80050d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80050d8:	e76a      	b.n	8004fb0 <_vfiprintf_r+0x78>
 80050da:	fb0c 3202 	mla	r2, ip, r2, r3
 80050de:	460c      	mov	r4, r1
 80050e0:	2001      	movs	r0, #1
 80050e2:	e7a8      	b.n	8005036 <_vfiprintf_r+0xfe>
 80050e4:	2300      	movs	r3, #0
 80050e6:	3401      	adds	r4, #1
 80050e8:	9305      	str	r3, [sp, #20]
 80050ea:	4619      	mov	r1, r3
 80050ec:	f04f 0c0a 	mov.w	ip, #10
 80050f0:	4620      	mov	r0, r4
 80050f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80050f6:	3a30      	subs	r2, #48	@ 0x30
 80050f8:	2a09      	cmp	r2, #9
 80050fa:	d903      	bls.n	8005104 <_vfiprintf_r+0x1cc>
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0c6      	beq.n	800508e <_vfiprintf_r+0x156>
 8005100:	9105      	str	r1, [sp, #20]
 8005102:	e7c4      	b.n	800508e <_vfiprintf_r+0x156>
 8005104:	fb0c 2101 	mla	r1, ip, r1, r2
 8005108:	4604      	mov	r4, r0
 800510a:	2301      	movs	r3, #1
 800510c:	e7f0      	b.n	80050f0 <_vfiprintf_r+0x1b8>
 800510e:	ab03      	add	r3, sp, #12
 8005110:	9300      	str	r3, [sp, #0]
 8005112:	462a      	mov	r2, r5
 8005114:	4b12      	ldr	r3, [pc, #72]	@ (8005160 <_vfiprintf_r+0x228>)
 8005116:	a904      	add	r1, sp, #16
 8005118:	4630      	mov	r0, r6
 800511a:	f3af 8000 	nop.w
 800511e:	4607      	mov	r7, r0
 8005120:	1c78      	adds	r0, r7, #1
 8005122:	d1d6      	bne.n	80050d2 <_vfiprintf_r+0x19a>
 8005124:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005126:	07d9      	lsls	r1, r3, #31
 8005128:	d405      	bmi.n	8005136 <_vfiprintf_r+0x1fe>
 800512a:	89ab      	ldrh	r3, [r5, #12]
 800512c:	059a      	lsls	r2, r3, #22
 800512e:	d402      	bmi.n	8005136 <_vfiprintf_r+0x1fe>
 8005130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005132:	f7ff fddd 	bl	8004cf0 <__retarget_lock_release_recursive>
 8005136:	89ab      	ldrh	r3, [r5, #12]
 8005138:	065b      	lsls	r3, r3, #25
 800513a:	f53f af1f 	bmi.w	8004f7c <_vfiprintf_r+0x44>
 800513e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005140:	e71e      	b.n	8004f80 <_vfiprintf_r+0x48>
 8005142:	ab03      	add	r3, sp, #12
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	462a      	mov	r2, r5
 8005148:	4b05      	ldr	r3, [pc, #20]	@ (8005160 <_vfiprintf_r+0x228>)
 800514a:	a904      	add	r1, sp, #16
 800514c:	4630      	mov	r0, r6
 800514e:	f000 f879 	bl	8005244 <_printf_i>
 8005152:	e7e4      	b.n	800511e <_vfiprintf_r+0x1e6>
 8005154:	08005870 	.word	0x08005870
 8005158:	0800587a 	.word	0x0800587a
 800515c:	00000000 	.word	0x00000000
 8005160:	08004f13 	.word	0x08004f13
 8005164:	08005876 	.word	0x08005876

08005168 <_printf_common>:
 8005168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800516c:	4616      	mov	r6, r2
 800516e:	4698      	mov	r8, r3
 8005170:	688a      	ldr	r2, [r1, #8]
 8005172:	690b      	ldr	r3, [r1, #16]
 8005174:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005178:	4293      	cmp	r3, r2
 800517a:	bfb8      	it	lt
 800517c:	4613      	movlt	r3, r2
 800517e:	6033      	str	r3, [r6, #0]
 8005180:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005184:	4607      	mov	r7, r0
 8005186:	460c      	mov	r4, r1
 8005188:	b10a      	cbz	r2, 800518e <_printf_common+0x26>
 800518a:	3301      	adds	r3, #1
 800518c:	6033      	str	r3, [r6, #0]
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	0699      	lsls	r1, r3, #26
 8005192:	bf42      	ittt	mi
 8005194:	6833      	ldrmi	r3, [r6, #0]
 8005196:	3302      	addmi	r3, #2
 8005198:	6033      	strmi	r3, [r6, #0]
 800519a:	6825      	ldr	r5, [r4, #0]
 800519c:	f015 0506 	ands.w	r5, r5, #6
 80051a0:	d106      	bne.n	80051b0 <_printf_common+0x48>
 80051a2:	f104 0a19 	add.w	sl, r4, #25
 80051a6:	68e3      	ldr	r3, [r4, #12]
 80051a8:	6832      	ldr	r2, [r6, #0]
 80051aa:	1a9b      	subs	r3, r3, r2
 80051ac:	42ab      	cmp	r3, r5
 80051ae:	dc26      	bgt.n	80051fe <_printf_common+0x96>
 80051b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80051b4:	6822      	ldr	r2, [r4, #0]
 80051b6:	3b00      	subs	r3, #0
 80051b8:	bf18      	it	ne
 80051ba:	2301      	movne	r3, #1
 80051bc:	0692      	lsls	r2, r2, #26
 80051be:	d42b      	bmi.n	8005218 <_printf_common+0xb0>
 80051c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80051c4:	4641      	mov	r1, r8
 80051c6:	4638      	mov	r0, r7
 80051c8:	47c8      	blx	r9
 80051ca:	3001      	adds	r0, #1
 80051cc:	d01e      	beq.n	800520c <_printf_common+0xa4>
 80051ce:	6823      	ldr	r3, [r4, #0]
 80051d0:	6922      	ldr	r2, [r4, #16]
 80051d2:	f003 0306 	and.w	r3, r3, #6
 80051d6:	2b04      	cmp	r3, #4
 80051d8:	bf02      	ittt	eq
 80051da:	68e5      	ldreq	r5, [r4, #12]
 80051dc:	6833      	ldreq	r3, [r6, #0]
 80051de:	1aed      	subeq	r5, r5, r3
 80051e0:	68a3      	ldr	r3, [r4, #8]
 80051e2:	bf0c      	ite	eq
 80051e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051e8:	2500      	movne	r5, #0
 80051ea:	4293      	cmp	r3, r2
 80051ec:	bfc4      	itt	gt
 80051ee:	1a9b      	subgt	r3, r3, r2
 80051f0:	18ed      	addgt	r5, r5, r3
 80051f2:	2600      	movs	r6, #0
 80051f4:	341a      	adds	r4, #26
 80051f6:	42b5      	cmp	r5, r6
 80051f8:	d11a      	bne.n	8005230 <_printf_common+0xc8>
 80051fa:	2000      	movs	r0, #0
 80051fc:	e008      	b.n	8005210 <_printf_common+0xa8>
 80051fe:	2301      	movs	r3, #1
 8005200:	4652      	mov	r2, sl
 8005202:	4641      	mov	r1, r8
 8005204:	4638      	mov	r0, r7
 8005206:	47c8      	blx	r9
 8005208:	3001      	adds	r0, #1
 800520a:	d103      	bne.n	8005214 <_printf_common+0xac>
 800520c:	f04f 30ff 	mov.w	r0, #4294967295
 8005210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005214:	3501      	adds	r5, #1
 8005216:	e7c6      	b.n	80051a6 <_printf_common+0x3e>
 8005218:	18e1      	adds	r1, r4, r3
 800521a:	1c5a      	adds	r2, r3, #1
 800521c:	2030      	movs	r0, #48	@ 0x30
 800521e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005222:	4422      	add	r2, r4
 8005224:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005228:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800522c:	3302      	adds	r3, #2
 800522e:	e7c7      	b.n	80051c0 <_printf_common+0x58>
 8005230:	2301      	movs	r3, #1
 8005232:	4622      	mov	r2, r4
 8005234:	4641      	mov	r1, r8
 8005236:	4638      	mov	r0, r7
 8005238:	47c8      	blx	r9
 800523a:	3001      	adds	r0, #1
 800523c:	d0e6      	beq.n	800520c <_printf_common+0xa4>
 800523e:	3601      	adds	r6, #1
 8005240:	e7d9      	b.n	80051f6 <_printf_common+0x8e>
	...

08005244 <_printf_i>:
 8005244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005248:	7e0f      	ldrb	r7, [r1, #24]
 800524a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800524c:	2f78      	cmp	r7, #120	@ 0x78
 800524e:	4691      	mov	r9, r2
 8005250:	4680      	mov	r8, r0
 8005252:	460c      	mov	r4, r1
 8005254:	469a      	mov	sl, r3
 8005256:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800525a:	d807      	bhi.n	800526c <_printf_i+0x28>
 800525c:	2f62      	cmp	r7, #98	@ 0x62
 800525e:	d80a      	bhi.n	8005276 <_printf_i+0x32>
 8005260:	2f00      	cmp	r7, #0
 8005262:	f000 80d2 	beq.w	800540a <_printf_i+0x1c6>
 8005266:	2f58      	cmp	r7, #88	@ 0x58
 8005268:	f000 80b9 	beq.w	80053de <_printf_i+0x19a>
 800526c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005270:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005274:	e03a      	b.n	80052ec <_printf_i+0xa8>
 8005276:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800527a:	2b15      	cmp	r3, #21
 800527c:	d8f6      	bhi.n	800526c <_printf_i+0x28>
 800527e:	a101      	add	r1, pc, #4	@ (adr r1, 8005284 <_printf_i+0x40>)
 8005280:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005284:	080052dd 	.word	0x080052dd
 8005288:	080052f1 	.word	0x080052f1
 800528c:	0800526d 	.word	0x0800526d
 8005290:	0800526d 	.word	0x0800526d
 8005294:	0800526d 	.word	0x0800526d
 8005298:	0800526d 	.word	0x0800526d
 800529c:	080052f1 	.word	0x080052f1
 80052a0:	0800526d 	.word	0x0800526d
 80052a4:	0800526d 	.word	0x0800526d
 80052a8:	0800526d 	.word	0x0800526d
 80052ac:	0800526d 	.word	0x0800526d
 80052b0:	080053f1 	.word	0x080053f1
 80052b4:	0800531b 	.word	0x0800531b
 80052b8:	080053ab 	.word	0x080053ab
 80052bc:	0800526d 	.word	0x0800526d
 80052c0:	0800526d 	.word	0x0800526d
 80052c4:	08005413 	.word	0x08005413
 80052c8:	0800526d 	.word	0x0800526d
 80052cc:	0800531b 	.word	0x0800531b
 80052d0:	0800526d 	.word	0x0800526d
 80052d4:	0800526d 	.word	0x0800526d
 80052d8:	080053b3 	.word	0x080053b3
 80052dc:	6833      	ldr	r3, [r6, #0]
 80052de:	1d1a      	adds	r2, r3, #4
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	6032      	str	r2, [r6, #0]
 80052e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052ec:	2301      	movs	r3, #1
 80052ee:	e09d      	b.n	800542c <_printf_i+0x1e8>
 80052f0:	6833      	ldr	r3, [r6, #0]
 80052f2:	6820      	ldr	r0, [r4, #0]
 80052f4:	1d19      	adds	r1, r3, #4
 80052f6:	6031      	str	r1, [r6, #0]
 80052f8:	0606      	lsls	r6, r0, #24
 80052fa:	d501      	bpl.n	8005300 <_printf_i+0xbc>
 80052fc:	681d      	ldr	r5, [r3, #0]
 80052fe:	e003      	b.n	8005308 <_printf_i+0xc4>
 8005300:	0645      	lsls	r5, r0, #25
 8005302:	d5fb      	bpl.n	80052fc <_printf_i+0xb8>
 8005304:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005308:	2d00      	cmp	r5, #0
 800530a:	da03      	bge.n	8005314 <_printf_i+0xd0>
 800530c:	232d      	movs	r3, #45	@ 0x2d
 800530e:	426d      	negs	r5, r5
 8005310:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005314:	4859      	ldr	r0, [pc, #356]	@ (800547c <_printf_i+0x238>)
 8005316:	230a      	movs	r3, #10
 8005318:	e011      	b.n	800533e <_printf_i+0xfa>
 800531a:	6821      	ldr	r1, [r4, #0]
 800531c:	6833      	ldr	r3, [r6, #0]
 800531e:	0608      	lsls	r0, r1, #24
 8005320:	f853 5b04 	ldr.w	r5, [r3], #4
 8005324:	d402      	bmi.n	800532c <_printf_i+0xe8>
 8005326:	0649      	lsls	r1, r1, #25
 8005328:	bf48      	it	mi
 800532a:	b2ad      	uxthmi	r5, r5
 800532c:	2f6f      	cmp	r7, #111	@ 0x6f
 800532e:	4853      	ldr	r0, [pc, #332]	@ (800547c <_printf_i+0x238>)
 8005330:	6033      	str	r3, [r6, #0]
 8005332:	bf14      	ite	ne
 8005334:	230a      	movne	r3, #10
 8005336:	2308      	moveq	r3, #8
 8005338:	2100      	movs	r1, #0
 800533a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800533e:	6866      	ldr	r6, [r4, #4]
 8005340:	60a6      	str	r6, [r4, #8]
 8005342:	2e00      	cmp	r6, #0
 8005344:	bfa2      	ittt	ge
 8005346:	6821      	ldrge	r1, [r4, #0]
 8005348:	f021 0104 	bicge.w	r1, r1, #4
 800534c:	6021      	strge	r1, [r4, #0]
 800534e:	b90d      	cbnz	r5, 8005354 <_printf_i+0x110>
 8005350:	2e00      	cmp	r6, #0
 8005352:	d04b      	beq.n	80053ec <_printf_i+0x1a8>
 8005354:	4616      	mov	r6, r2
 8005356:	fbb5 f1f3 	udiv	r1, r5, r3
 800535a:	fb03 5711 	mls	r7, r3, r1, r5
 800535e:	5dc7      	ldrb	r7, [r0, r7]
 8005360:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005364:	462f      	mov	r7, r5
 8005366:	42bb      	cmp	r3, r7
 8005368:	460d      	mov	r5, r1
 800536a:	d9f4      	bls.n	8005356 <_printf_i+0x112>
 800536c:	2b08      	cmp	r3, #8
 800536e:	d10b      	bne.n	8005388 <_printf_i+0x144>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	07df      	lsls	r7, r3, #31
 8005374:	d508      	bpl.n	8005388 <_printf_i+0x144>
 8005376:	6923      	ldr	r3, [r4, #16]
 8005378:	6861      	ldr	r1, [r4, #4]
 800537a:	4299      	cmp	r1, r3
 800537c:	bfde      	ittt	le
 800537e:	2330      	movle	r3, #48	@ 0x30
 8005380:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005384:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005388:	1b92      	subs	r2, r2, r6
 800538a:	6122      	str	r2, [r4, #16]
 800538c:	f8cd a000 	str.w	sl, [sp]
 8005390:	464b      	mov	r3, r9
 8005392:	aa03      	add	r2, sp, #12
 8005394:	4621      	mov	r1, r4
 8005396:	4640      	mov	r0, r8
 8005398:	f7ff fee6 	bl	8005168 <_printf_common>
 800539c:	3001      	adds	r0, #1
 800539e:	d14a      	bne.n	8005436 <_printf_i+0x1f2>
 80053a0:	f04f 30ff 	mov.w	r0, #4294967295
 80053a4:	b004      	add	sp, #16
 80053a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053aa:	6823      	ldr	r3, [r4, #0]
 80053ac:	f043 0320 	orr.w	r3, r3, #32
 80053b0:	6023      	str	r3, [r4, #0]
 80053b2:	4833      	ldr	r0, [pc, #204]	@ (8005480 <_printf_i+0x23c>)
 80053b4:	2778      	movs	r7, #120	@ 0x78
 80053b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	6831      	ldr	r1, [r6, #0]
 80053be:	061f      	lsls	r7, r3, #24
 80053c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80053c4:	d402      	bmi.n	80053cc <_printf_i+0x188>
 80053c6:	065f      	lsls	r7, r3, #25
 80053c8:	bf48      	it	mi
 80053ca:	b2ad      	uxthmi	r5, r5
 80053cc:	6031      	str	r1, [r6, #0]
 80053ce:	07d9      	lsls	r1, r3, #31
 80053d0:	bf44      	itt	mi
 80053d2:	f043 0320 	orrmi.w	r3, r3, #32
 80053d6:	6023      	strmi	r3, [r4, #0]
 80053d8:	b11d      	cbz	r5, 80053e2 <_printf_i+0x19e>
 80053da:	2310      	movs	r3, #16
 80053dc:	e7ac      	b.n	8005338 <_printf_i+0xf4>
 80053de:	4827      	ldr	r0, [pc, #156]	@ (800547c <_printf_i+0x238>)
 80053e0:	e7e9      	b.n	80053b6 <_printf_i+0x172>
 80053e2:	6823      	ldr	r3, [r4, #0]
 80053e4:	f023 0320 	bic.w	r3, r3, #32
 80053e8:	6023      	str	r3, [r4, #0]
 80053ea:	e7f6      	b.n	80053da <_printf_i+0x196>
 80053ec:	4616      	mov	r6, r2
 80053ee:	e7bd      	b.n	800536c <_printf_i+0x128>
 80053f0:	6833      	ldr	r3, [r6, #0]
 80053f2:	6825      	ldr	r5, [r4, #0]
 80053f4:	6961      	ldr	r1, [r4, #20]
 80053f6:	1d18      	adds	r0, r3, #4
 80053f8:	6030      	str	r0, [r6, #0]
 80053fa:	062e      	lsls	r6, r5, #24
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	d501      	bpl.n	8005404 <_printf_i+0x1c0>
 8005400:	6019      	str	r1, [r3, #0]
 8005402:	e002      	b.n	800540a <_printf_i+0x1c6>
 8005404:	0668      	lsls	r0, r5, #25
 8005406:	d5fb      	bpl.n	8005400 <_printf_i+0x1bc>
 8005408:	8019      	strh	r1, [r3, #0]
 800540a:	2300      	movs	r3, #0
 800540c:	6123      	str	r3, [r4, #16]
 800540e:	4616      	mov	r6, r2
 8005410:	e7bc      	b.n	800538c <_printf_i+0x148>
 8005412:	6833      	ldr	r3, [r6, #0]
 8005414:	1d1a      	adds	r2, r3, #4
 8005416:	6032      	str	r2, [r6, #0]
 8005418:	681e      	ldr	r6, [r3, #0]
 800541a:	6862      	ldr	r2, [r4, #4]
 800541c:	2100      	movs	r1, #0
 800541e:	4630      	mov	r0, r6
 8005420:	f7fa fef6 	bl	8000210 <memchr>
 8005424:	b108      	cbz	r0, 800542a <_printf_i+0x1e6>
 8005426:	1b80      	subs	r0, r0, r6
 8005428:	6060      	str	r0, [r4, #4]
 800542a:	6863      	ldr	r3, [r4, #4]
 800542c:	6123      	str	r3, [r4, #16]
 800542e:	2300      	movs	r3, #0
 8005430:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005434:	e7aa      	b.n	800538c <_printf_i+0x148>
 8005436:	6923      	ldr	r3, [r4, #16]
 8005438:	4632      	mov	r2, r6
 800543a:	4649      	mov	r1, r9
 800543c:	4640      	mov	r0, r8
 800543e:	47d0      	blx	sl
 8005440:	3001      	adds	r0, #1
 8005442:	d0ad      	beq.n	80053a0 <_printf_i+0x15c>
 8005444:	6823      	ldr	r3, [r4, #0]
 8005446:	079b      	lsls	r3, r3, #30
 8005448:	d413      	bmi.n	8005472 <_printf_i+0x22e>
 800544a:	68e0      	ldr	r0, [r4, #12]
 800544c:	9b03      	ldr	r3, [sp, #12]
 800544e:	4298      	cmp	r0, r3
 8005450:	bfb8      	it	lt
 8005452:	4618      	movlt	r0, r3
 8005454:	e7a6      	b.n	80053a4 <_printf_i+0x160>
 8005456:	2301      	movs	r3, #1
 8005458:	4632      	mov	r2, r6
 800545a:	4649      	mov	r1, r9
 800545c:	4640      	mov	r0, r8
 800545e:	47d0      	blx	sl
 8005460:	3001      	adds	r0, #1
 8005462:	d09d      	beq.n	80053a0 <_printf_i+0x15c>
 8005464:	3501      	adds	r5, #1
 8005466:	68e3      	ldr	r3, [r4, #12]
 8005468:	9903      	ldr	r1, [sp, #12]
 800546a:	1a5b      	subs	r3, r3, r1
 800546c:	42ab      	cmp	r3, r5
 800546e:	dcf2      	bgt.n	8005456 <_printf_i+0x212>
 8005470:	e7eb      	b.n	800544a <_printf_i+0x206>
 8005472:	2500      	movs	r5, #0
 8005474:	f104 0619 	add.w	r6, r4, #25
 8005478:	e7f5      	b.n	8005466 <_printf_i+0x222>
 800547a:	bf00      	nop
 800547c:	08005881 	.word	0x08005881
 8005480:	08005892 	.word	0x08005892

08005484 <__sflush_r>:
 8005484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800548c:	0716      	lsls	r6, r2, #28
 800548e:	4605      	mov	r5, r0
 8005490:	460c      	mov	r4, r1
 8005492:	d454      	bmi.n	800553e <__sflush_r+0xba>
 8005494:	684b      	ldr	r3, [r1, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	dc02      	bgt.n	80054a0 <__sflush_r+0x1c>
 800549a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd48      	ble.n	8005532 <__sflush_r+0xae>
 80054a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	d045      	beq.n	8005532 <__sflush_r+0xae>
 80054a6:	2300      	movs	r3, #0
 80054a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054ac:	682f      	ldr	r7, [r5, #0]
 80054ae:	6a21      	ldr	r1, [r4, #32]
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	d030      	beq.n	8005516 <__sflush_r+0x92>
 80054b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054b6:	89a3      	ldrh	r3, [r4, #12]
 80054b8:	0759      	lsls	r1, r3, #29
 80054ba:	d505      	bpl.n	80054c8 <__sflush_r+0x44>
 80054bc:	6863      	ldr	r3, [r4, #4]
 80054be:	1ad2      	subs	r2, r2, r3
 80054c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80054c2:	b10b      	cbz	r3, 80054c8 <__sflush_r+0x44>
 80054c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054c6:	1ad2      	subs	r2, r2, r3
 80054c8:	2300      	movs	r3, #0
 80054ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054cc:	6a21      	ldr	r1, [r4, #32]
 80054ce:	4628      	mov	r0, r5
 80054d0:	47b0      	blx	r6
 80054d2:	1c43      	adds	r3, r0, #1
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	d106      	bne.n	80054e6 <__sflush_r+0x62>
 80054d8:	6829      	ldr	r1, [r5, #0]
 80054da:	291d      	cmp	r1, #29
 80054dc:	d82b      	bhi.n	8005536 <__sflush_r+0xb2>
 80054de:	4a2a      	ldr	r2, [pc, #168]	@ (8005588 <__sflush_r+0x104>)
 80054e0:	410a      	asrs	r2, r1
 80054e2:	07d6      	lsls	r6, r2, #31
 80054e4:	d427      	bmi.n	8005536 <__sflush_r+0xb2>
 80054e6:	2200      	movs	r2, #0
 80054e8:	6062      	str	r2, [r4, #4]
 80054ea:	04d9      	lsls	r1, r3, #19
 80054ec:	6922      	ldr	r2, [r4, #16]
 80054ee:	6022      	str	r2, [r4, #0]
 80054f0:	d504      	bpl.n	80054fc <__sflush_r+0x78>
 80054f2:	1c42      	adds	r2, r0, #1
 80054f4:	d101      	bne.n	80054fa <__sflush_r+0x76>
 80054f6:	682b      	ldr	r3, [r5, #0]
 80054f8:	b903      	cbnz	r3, 80054fc <__sflush_r+0x78>
 80054fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80054fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054fe:	602f      	str	r7, [r5, #0]
 8005500:	b1b9      	cbz	r1, 8005532 <__sflush_r+0xae>
 8005502:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005506:	4299      	cmp	r1, r3
 8005508:	d002      	beq.n	8005510 <__sflush_r+0x8c>
 800550a:	4628      	mov	r0, r5
 800550c:	f7ff fbf2 	bl	8004cf4 <_free_r>
 8005510:	2300      	movs	r3, #0
 8005512:	6363      	str	r3, [r4, #52]	@ 0x34
 8005514:	e00d      	b.n	8005532 <__sflush_r+0xae>
 8005516:	2301      	movs	r3, #1
 8005518:	4628      	mov	r0, r5
 800551a:	47b0      	blx	r6
 800551c:	4602      	mov	r2, r0
 800551e:	1c50      	adds	r0, r2, #1
 8005520:	d1c9      	bne.n	80054b6 <__sflush_r+0x32>
 8005522:	682b      	ldr	r3, [r5, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0c6      	beq.n	80054b6 <__sflush_r+0x32>
 8005528:	2b1d      	cmp	r3, #29
 800552a:	d001      	beq.n	8005530 <__sflush_r+0xac>
 800552c:	2b16      	cmp	r3, #22
 800552e:	d11e      	bne.n	800556e <__sflush_r+0xea>
 8005530:	602f      	str	r7, [r5, #0]
 8005532:	2000      	movs	r0, #0
 8005534:	e022      	b.n	800557c <__sflush_r+0xf8>
 8005536:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800553a:	b21b      	sxth	r3, r3
 800553c:	e01b      	b.n	8005576 <__sflush_r+0xf2>
 800553e:	690f      	ldr	r7, [r1, #16]
 8005540:	2f00      	cmp	r7, #0
 8005542:	d0f6      	beq.n	8005532 <__sflush_r+0xae>
 8005544:	0793      	lsls	r3, r2, #30
 8005546:	680e      	ldr	r6, [r1, #0]
 8005548:	bf08      	it	eq
 800554a:	694b      	ldreq	r3, [r1, #20]
 800554c:	600f      	str	r7, [r1, #0]
 800554e:	bf18      	it	ne
 8005550:	2300      	movne	r3, #0
 8005552:	eba6 0807 	sub.w	r8, r6, r7
 8005556:	608b      	str	r3, [r1, #8]
 8005558:	f1b8 0f00 	cmp.w	r8, #0
 800555c:	dde9      	ble.n	8005532 <__sflush_r+0xae>
 800555e:	6a21      	ldr	r1, [r4, #32]
 8005560:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005562:	4643      	mov	r3, r8
 8005564:	463a      	mov	r2, r7
 8005566:	4628      	mov	r0, r5
 8005568:	47b0      	blx	r6
 800556a:	2800      	cmp	r0, #0
 800556c:	dc08      	bgt.n	8005580 <__sflush_r+0xfc>
 800556e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005572:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005580:	4407      	add	r7, r0
 8005582:	eba8 0800 	sub.w	r8, r8, r0
 8005586:	e7e7      	b.n	8005558 <__sflush_r+0xd4>
 8005588:	dfbffffe 	.word	0xdfbffffe

0800558c <_fflush_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	690b      	ldr	r3, [r1, #16]
 8005590:	4605      	mov	r5, r0
 8005592:	460c      	mov	r4, r1
 8005594:	b913      	cbnz	r3, 800559c <_fflush_r+0x10>
 8005596:	2500      	movs	r5, #0
 8005598:	4628      	mov	r0, r5
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	b118      	cbz	r0, 80055a6 <_fflush_r+0x1a>
 800559e:	6a03      	ldr	r3, [r0, #32]
 80055a0:	b90b      	cbnz	r3, 80055a6 <_fflush_r+0x1a>
 80055a2:	f7ff fa9f 	bl	8004ae4 <__sinit>
 80055a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d0f3      	beq.n	8005596 <_fflush_r+0xa>
 80055ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055b0:	07d0      	lsls	r0, r2, #31
 80055b2:	d404      	bmi.n	80055be <_fflush_r+0x32>
 80055b4:	0599      	lsls	r1, r3, #22
 80055b6:	d402      	bmi.n	80055be <_fflush_r+0x32>
 80055b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ba:	f7ff fb98 	bl	8004cee <__retarget_lock_acquire_recursive>
 80055be:	4628      	mov	r0, r5
 80055c0:	4621      	mov	r1, r4
 80055c2:	f7ff ff5f 	bl	8005484 <__sflush_r>
 80055c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055c8:	07da      	lsls	r2, r3, #31
 80055ca:	4605      	mov	r5, r0
 80055cc:	d4e4      	bmi.n	8005598 <_fflush_r+0xc>
 80055ce:	89a3      	ldrh	r3, [r4, #12]
 80055d0:	059b      	lsls	r3, r3, #22
 80055d2:	d4e1      	bmi.n	8005598 <_fflush_r+0xc>
 80055d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055d6:	f7ff fb8b 	bl	8004cf0 <__retarget_lock_release_recursive>
 80055da:	e7dd      	b.n	8005598 <_fflush_r+0xc>

080055dc <__swbuf_r>:
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	460e      	mov	r6, r1
 80055e0:	4614      	mov	r4, r2
 80055e2:	4605      	mov	r5, r0
 80055e4:	b118      	cbz	r0, 80055ee <__swbuf_r+0x12>
 80055e6:	6a03      	ldr	r3, [r0, #32]
 80055e8:	b90b      	cbnz	r3, 80055ee <__swbuf_r+0x12>
 80055ea:	f7ff fa7b 	bl	8004ae4 <__sinit>
 80055ee:	69a3      	ldr	r3, [r4, #24]
 80055f0:	60a3      	str	r3, [r4, #8]
 80055f2:	89a3      	ldrh	r3, [r4, #12]
 80055f4:	071a      	lsls	r2, r3, #28
 80055f6:	d501      	bpl.n	80055fc <__swbuf_r+0x20>
 80055f8:	6923      	ldr	r3, [r4, #16]
 80055fa:	b943      	cbnz	r3, 800560e <__swbuf_r+0x32>
 80055fc:	4621      	mov	r1, r4
 80055fe:	4628      	mov	r0, r5
 8005600:	f000 f82a 	bl	8005658 <__swsetup_r>
 8005604:	b118      	cbz	r0, 800560e <__swbuf_r+0x32>
 8005606:	f04f 37ff 	mov.w	r7, #4294967295
 800560a:	4638      	mov	r0, r7
 800560c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800560e:	6823      	ldr	r3, [r4, #0]
 8005610:	6922      	ldr	r2, [r4, #16]
 8005612:	1a98      	subs	r0, r3, r2
 8005614:	6963      	ldr	r3, [r4, #20]
 8005616:	b2f6      	uxtb	r6, r6
 8005618:	4283      	cmp	r3, r0
 800561a:	4637      	mov	r7, r6
 800561c:	dc05      	bgt.n	800562a <__swbuf_r+0x4e>
 800561e:	4621      	mov	r1, r4
 8005620:	4628      	mov	r0, r5
 8005622:	f7ff ffb3 	bl	800558c <_fflush_r>
 8005626:	2800      	cmp	r0, #0
 8005628:	d1ed      	bne.n	8005606 <__swbuf_r+0x2a>
 800562a:	68a3      	ldr	r3, [r4, #8]
 800562c:	3b01      	subs	r3, #1
 800562e:	60a3      	str	r3, [r4, #8]
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	1c5a      	adds	r2, r3, #1
 8005634:	6022      	str	r2, [r4, #0]
 8005636:	701e      	strb	r6, [r3, #0]
 8005638:	6962      	ldr	r2, [r4, #20]
 800563a:	1c43      	adds	r3, r0, #1
 800563c:	429a      	cmp	r2, r3
 800563e:	d004      	beq.n	800564a <__swbuf_r+0x6e>
 8005640:	89a3      	ldrh	r3, [r4, #12]
 8005642:	07db      	lsls	r3, r3, #31
 8005644:	d5e1      	bpl.n	800560a <__swbuf_r+0x2e>
 8005646:	2e0a      	cmp	r6, #10
 8005648:	d1df      	bne.n	800560a <__swbuf_r+0x2e>
 800564a:	4621      	mov	r1, r4
 800564c:	4628      	mov	r0, r5
 800564e:	f7ff ff9d 	bl	800558c <_fflush_r>
 8005652:	2800      	cmp	r0, #0
 8005654:	d0d9      	beq.n	800560a <__swbuf_r+0x2e>
 8005656:	e7d6      	b.n	8005606 <__swbuf_r+0x2a>

08005658 <__swsetup_r>:
 8005658:	b538      	push	{r3, r4, r5, lr}
 800565a:	4b29      	ldr	r3, [pc, #164]	@ (8005700 <__swsetup_r+0xa8>)
 800565c:	4605      	mov	r5, r0
 800565e:	6818      	ldr	r0, [r3, #0]
 8005660:	460c      	mov	r4, r1
 8005662:	b118      	cbz	r0, 800566c <__swsetup_r+0x14>
 8005664:	6a03      	ldr	r3, [r0, #32]
 8005666:	b90b      	cbnz	r3, 800566c <__swsetup_r+0x14>
 8005668:	f7ff fa3c 	bl	8004ae4 <__sinit>
 800566c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005670:	0719      	lsls	r1, r3, #28
 8005672:	d422      	bmi.n	80056ba <__swsetup_r+0x62>
 8005674:	06da      	lsls	r2, r3, #27
 8005676:	d407      	bmi.n	8005688 <__swsetup_r+0x30>
 8005678:	2209      	movs	r2, #9
 800567a:	602a      	str	r2, [r5, #0]
 800567c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005680:	81a3      	strh	r3, [r4, #12]
 8005682:	f04f 30ff 	mov.w	r0, #4294967295
 8005686:	e033      	b.n	80056f0 <__swsetup_r+0x98>
 8005688:	0758      	lsls	r0, r3, #29
 800568a:	d512      	bpl.n	80056b2 <__swsetup_r+0x5a>
 800568c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800568e:	b141      	cbz	r1, 80056a2 <__swsetup_r+0x4a>
 8005690:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005694:	4299      	cmp	r1, r3
 8005696:	d002      	beq.n	800569e <__swsetup_r+0x46>
 8005698:	4628      	mov	r0, r5
 800569a:	f7ff fb2b 	bl	8004cf4 <_free_r>
 800569e:	2300      	movs	r3, #0
 80056a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80056a2:	89a3      	ldrh	r3, [r4, #12]
 80056a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80056a8:	81a3      	strh	r3, [r4, #12]
 80056aa:	2300      	movs	r3, #0
 80056ac:	6063      	str	r3, [r4, #4]
 80056ae:	6923      	ldr	r3, [r4, #16]
 80056b0:	6023      	str	r3, [r4, #0]
 80056b2:	89a3      	ldrh	r3, [r4, #12]
 80056b4:	f043 0308 	orr.w	r3, r3, #8
 80056b8:	81a3      	strh	r3, [r4, #12]
 80056ba:	6923      	ldr	r3, [r4, #16]
 80056bc:	b94b      	cbnz	r3, 80056d2 <__swsetup_r+0x7a>
 80056be:	89a3      	ldrh	r3, [r4, #12]
 80056c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80056c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056c8:	d003      	beq.n	80056d2 <__swsetup_r+0x7a>
 80056ca:	4621      	mov	r1, r4
 80056cc:	4628      	mov	r0, r5
 80056ce:	f000 f84f 	bl	8005770 <__smakebuf_r>
 80056d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056d6:	f013 0201 	ands.w	r2, r3, #1
 80056da:	d00a      	beq.n	80056f2 <__swsetup_r+0x9a>
 80056dc:	2200      	movs	r2, #0
 80056de:	60a2      	str	r2, [r4, #8]
 80056e0:	6962      	ldr	r2, [r4, #20]
 80056e2:	4252      	negs	r2, r2
 80056e4:	61a2      	str	r2, [r4, #24]
 80056e6:	6922      	ldr	r2, [r4, #16]
 80056e8:	b942      	cbnz	r2, 80056fc <__swsetup_r+0xa4>
 80056ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80056ee:	d1c5      	bne.n	800567c <__swsetup_r+0x24>
 80056f0:	bd38      	pop	{r3, r4, r5, pc}
 80056f2:	0799      	lsls	r1, r3, #30
 80056f4:	bf58      	it	pl
 80056f6:	6962      	ldrpl	r2, [r4, #20]
 80056f8:	60a2      	str	r2, [r4, #8]
 80056fa:	e7f4      	b.n	80056e6 <__swsetup_r+0x8e>
 80056fc:	2000      	movs	r0, #0
 80056fe:	e7f7      	b.n	80056f0 <__swsetup_r+0x98>
 8005700:	2000014c 	.word	0x2000014c

08005704 <_sbrk_r>:
 8005704:	b538      	push	{r3, r4, r5, lr}
 8005706:	4d06      	ldr	r5, [pc, #24]	@ (8005720 <_sbrk_r+0x1c>)
 8005708:	2300      	movs	r3, #0
 800570a:	4604      	mov	r4, r0
 800570c:	4608      	mov	r0, r1
 800570e:	602b      	str	r3, [r5, #0]
 8005710:	f7fb fe5c 	bl	80013cc <_sbrk>
 8005714:	1c43      	adds	r3, r0, #1
 8005716:	d102      	bne.n	800571e <_sbrk_r+0x1a>
 8005718:	682b      	ldr	r3, [r5, #0]
 800571a:	b103      	cbz	r3, 800571e <_sbrk_r+0x1a>
 800571c:	6023      	str	r3, [r4, #0]
 800571e:	bd38      	pop	{r3, r4, r5, pc}
 8005720:	20000440 	.word	0x20000440

08005724 <__swhatbuf_r>:
 8005724:	b570      	push	{r4, r5, r6, lr}
 8005726:	460c      	mov	r4, r1
 8005728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572c:	2900      	cmp	r1, #0
 800572e:	b096      	sub	sp, #88	@ 0x58
 8005730:	4615      	mov	r5, r2
 8005732:	461e      	mov	r6, r3
 8005734:	da0d      	bge.n	8005752 <__swhatbuf_r+0x2e>
 8005736:	89a3      	ldrh	r3, [r4, #12]
 8005738:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800573c:	f04f 0100 	mov.w	r1, #0
 8005740:	bf14      	ite	ne
 8005742:	2340      	movne	r3, #64	@ 0x40
 8005744:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005748:	2000      	movs	r0, #0
 800574a:	6031      	str	r1, [r6, #0]
 800574c:	602b      	str	r3, [r5, #0]
 800574e:	b016      	add	sp, #88	@ 0x58
 8005750:	bd70      	pop	{r4, r5, r6, pc}
 8005752:	466a      	mov	r2, sp
 8005754:	f000 f848 	bl	80057e8 <_fstat_r>
 8005758:	2800      	cmp	r0, #0
 800575a:	dbec      	blt.n	8005736 <__swhatbuf_r+0x12>
 800575c:	9901      	ldr	r1, [sp, #4]
 800575e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005762:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005766:	4259      	negs	r1, r3
 8005768:	4159      	adcs	r1, r3
 800576a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800576e:	e7eb      	b.n	8005748 <__swhatbuf_r+0x24>

08005770 <__smakebuf_r>:
 8005770:	898b      	ldrh	r3, [r1, #12]
 8005772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005774:	079d      	lsls	r5, r3, #30
 8005776:	4606      	mov	r6, r0
 8005778:	460c      	mov	r4, r1
 800577a:	d507      	bpl.n	800578c <__smakebuf_r+0x1c>
 800577c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005780:	6023      	str	r3, [r4, #0]
 8005782:	6123      	str	r3, [r4, #16]
 8005784:	2301      	movs	r3, #1
 8005786:	6163      	str	r3, [r4, #20]
 8005788:	b003      	add	sp, #12
 800578a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800578c:	ab01      	add	r3, sp, #4
 800578e:	466a      	mov	r2, sp
 8005790:	f7ff ffc8 	bl	8005724 <__swhatbuf_r>
 8005794:	9f00      	ldr	r7, [sp, #0]
 8005796:	4605      	mov	r5, r0
 8005798:	4639      	mov	r1, r7
 800579a:	4630      	mov	r0, r6
 800579c:	f7ff fb16 	bl	8004dcc <_malloc_r>
 80057a0:	b948      	cbnz	r0, 80057b6 <__smakebuf_r+0x46>
 80057a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057a6:	059a      	lsls	r2, r3, #22
 80057a8:	d4ee      	bmi.n	8005788 <__smakebuf_r+0x18>
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	f043 0302 	orr.w	r3, r3, #2
 80057b2:	81a3      	strh	r3, [r4, #12]
 80057b4:	e7e2      	b.n	800577c <__smakebuf_r+0xc>
 80057b6:	89a3      	ldrh	r3, [r4, #12]
 80057b8:	6020      	str	r0, [r4, #0]
 80057ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057be:	81a3      	strh	r3, [r4, #12]
 80057c0:	9b01      	ldr	r3, [sp, #4]
 80057c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80057c6:	b15b      	cbz	r3, 80057e0 <__smakebuf_r+0x70>
 80057c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057cc:	4630      	mov	r0, r6
 80057ce:	f000 f81d 	bl	800580c <_isatty_r>
 80057d2:	b128      	cbz	r0, 80057e0 <__smakebuf_r+0x70>
 80057d4:	89a3      	ldrh	r3, [r4, #12]
 80057d6:	f023 0303 	bic.w	r3, r3, #3
 80057da:	f043 0301 	orr.w	r3, r3, #1
 80057de:	81a3      	strh	r3, [r4, #12]
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	431d      	orrs	r5, r3
 80057e4:	81a5      	strh	r5, [r4, #12]
 80057e6:	e7cf      	b.n	8005788 <__smakebuf_r+0x18>

080057e8 <_fstat_r>:
 80057e8:	b538      	push	{r3, r4, r5, lr}
 80057ea:	4d07      	ldr	r5, [pc, #28]	@ (8005808 <_fstat_r+0x20>)
 80057ec:	2300      	movs	r3, #0
 80057ee:	4604      	mov	r4, r0
 80057f0:	4608      	mov	r0, r1
 80057f2:	4611      	mov	r1, r2
 80057f4:	602b      	str	r3, [r5, #0]
 80057f6:	f7fb fdc0 	bl	800137a <_fstat>
 80057fa:	1c43      	adds	r3, r0, #1
 80057fc:	d102      	bne.n	8005804 <_fstat_r+0x1c>
 80057fe:	682b      	ldr	r3, [r5, #0]
 8005800:	b103      	cbz	r3, 8005804 <_fstat_r+0x1c>
 8005802:	6023      	str	r3, [r4, #0]
 8005804:	bd38      	pop	{r3, r4, r5, pc}
 8005806:	bf00      	nop
 8005808:	20000440 	.word	0x20000440

0800580c <_isatty_r>:
 800580c:	b538      	push	{r3, r4, r5, lr}
 800580e:	4d06      	ldr	r5, [pc, #24]	@ (8005828 <_isatty_r+0x1c>)
 8005810:	2300      	movs	r3, #0
 8005812:	4604      	mov	r4, r0
 8005814:	4608      	mov	r0, r1
 8005816:	602b      	str	r3, [r5, #0]
 8005818:	f7fb fdbf 	bl	800139a <_isatty>
 800581c:	1c43      	adds	r3, r0, #1
 800581e:	d102      	bne.n	8005826 <_isatty_r+0x1a>
 8005820:	682b      	ldr	r3, [r5, #0]
 8005822:	b103      	cbz	r3, 8005826 <_isatty_r+0x1a>
 8005824:	6023      	str	r3, [r4, #0]
 8005826:	bd38      	pop	{r3, r4, r5, pc}
 8005828:	20000440 	.word	0x20000440

0800582c <_init>:
 800582c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800582e:	bf00      	nop
 8005830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005832:	bc08      	pop	{r3}
 8005834:	469e      	mov	lr, r3
 8005836:	4770      	bx	lr

08005838 <_fini>:
 8005838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800583a:	bf00      	nop
 800583c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800583e:	bc08      	pop	{r3}
 8005840:	469e      	mov	lr, r3
 8005842:	4770      	bx	lr
