
*** Running vivado
    with args -log module_counter_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source module_counter_test.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source module_counter_test.tcl -notrace
Command: synth_design -top module_counter_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19276 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 370.262 ; gain = 100.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'module_counter_test' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
WARNING: [Synth 8-5788] Register q_reg in module module_counter_test is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:34]
INFO: [Synth 8-6155] done synthesizing module 'module_counter_test' (1#1) [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.266 ; gain = 156.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.266 ; gain = 156.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.266 ; gain = 156.637
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 426.266 ; gain = 156.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_counter_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'cout_reg__0/Q' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:35]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:35]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[3] with 1st driver pin 'i_9/O' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[3] with 2nd driver pin 'q_reg[3]/Q' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[2] with 1st driver pin 'i_10/O' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[2] with 2nd driver pin 'q_reg[2]/Q' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[1] with 1st driver pin 'i_11/O' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[1] with 2nd driver pin 'q_reg[1]/Q' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:40]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[0] with 1st driver pin 'i_12/O' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin q_OBUF[0] with 2nd driver pin 'q_reg[0]/Q' [D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sources_1/new/module_counter_test.v:40]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     6|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |FDCE |     4|
|7     |FDPE |     4|
|8     |FDRE |     4|
|9     |LDC  |     4|
|10    |IBUF |     2|
|11    |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    37|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 11 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 573.063 ; gain = 303.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 680.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 680.078 ; gain = 416.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 680.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.runs/synth_1/module_counter_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file module_counter_test_utilization_synth.rpt -pb module_counter_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 18 15:28:08 2020...
