NDContentPage.OnToolTipsLoaded({1294:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1294\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_target_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; has no backward path except via the payload contents.</div></div>",1295:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1295\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_initiator_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; has no backward path except via the payload contents</div></div>",1296:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1296\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_target_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; HAS-A backward port</div></div>",1297:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1297\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_initiator_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; HAS-A backward imp</div></div>",1298:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1298\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_passthrough_initiator_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; HAS-A backward export</div></div>",1299:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1299\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_passthrough_target_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward export; HAS-A backward port</div></div>",1300:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1300\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_passthrough_initiator_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward port</div></div>",1301:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1301\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_passthrough_target_socket_base<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward export</div></div>",1320:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1320\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; has no backward path except via the payload contents</div></div>",1324:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1324\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_b_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; has no backward path except via the payload contents.</div></div>",1328:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1328\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_initiator_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward port; HAS-A backward imp</div></div>",1332:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1332\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_tlm_nb_target_socket<span class=\"TemplateSignature\"> #(<span class=\"SHKeyword\">type</span> IMP=<span class=\"SHKeyword\">int</span>, <span class=\"SHKeyword\">type</span> T=uvm_tlm_generic_payload, <span class=\"SHKeyword\">type</span> P=uvm_tlm_phase_e)</span></div></div></div><div class=\"TTSummary\">IS-A forward imp; HAS-A backward port</div></div>",1561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype1561\"><div class=\"CPEntry TClass Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">virtual</span></div><div class=\"CPName\">uvm_component</div></div></div><div class=\"TTSummary\">The uvm_component class is the root base class for UVM components. In addition to the features inherited from uvm_object and uvm_report_object, uvm_component provides the following interfaces:</div></div>"});