--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15060 paths analyzed, 961 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.749ns.
--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT21   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN21   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_21
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT33   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN33   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_33
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT32   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN32   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_32
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT31   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN31   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_31
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT30   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN30   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_30
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT3    Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN3    net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_3
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT29   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN29   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_29
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT28   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN28   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_28
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT27   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN27   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_27
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT26   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN26   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_26
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT25   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN25   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_25
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT24   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN24   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_24
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT23   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN23   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_23
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT22   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN22   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_22
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT9    Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_9
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT20   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN20   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_20
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT2    Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN2    net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_2
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT19   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN19   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_19
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT18   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN18   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_18
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT17   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN17   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_17
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT16   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN16   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_16
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT15   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN15   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_15
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT14   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN14   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_14
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT13   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN13   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_13
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT12   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN12   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_12
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT11   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN11   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_11
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT10   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN10   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_10
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT1    Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN1    net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_1
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT0    Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN0    net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_0
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------
Slack:                  9.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Maddsub_n0133 (DSP)
  Destination:          Maddsub_n0133 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.714ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Maddsub_n0133 to Maddsub_n0133
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.PCOUT34   Tdspcko_PCOUT_PREG    1.000   Maddsub_n0133
                                                       Maddsub_n0133
    DSP48_X0Y10.PCIN34   net (fanout=1)        0.059   Maddsub_n0133_PCOUT_to_Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1_PCIN_34
    DSP48_X0Y10.P0       Tdspdo_PCIN_P         2.645   Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
                                                       Madd_M_count_for_init_q[2]_GND_1_o_add_33_OUT1
    SLICE_X6Y36.A1       net (fanout=2)        1.503   M_count_for_init_q[2]_GND_1_o_add_33_OUT[0]
    SLICE_X6Y36.A        Tilo                  0.235   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
                                                       M_count_for_init_q[2]_PWR_1_o_div_35_OUT<0>1
    DSP48_X0Y9.B0        net (fanout=1)        0.595   M_count_for_init_q[2]_PWR_1_o_div_35_OUT[0]
    DSP48_X0Y9.CLK       Tdspdck_B_PREG        4.677   Maddsub_n0133
                                                       Maddsub_n0133
    -------------------------------------------------  ---------------------------
    Total                                     10.714ns (8.557ns logic, 2.157ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Maddsub_n0133/CLK
  Logical resource: Maddsub_n0133/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_d/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_a/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_b/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_cond_c/M_sync_out/CLK
  Logical resource: button_cond_c/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X16Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[3]/CLK
  Logical resource: button_cond_d/M_ctr_q_0/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[3]/CLK
  Logical resource: button_cond_d/M_ctr_q_1/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[3]/CLK
  Logical resource: button_cond_d/M_ctr_q_2/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[3]/CLK
  Logical resource: button_cond_d/M_ctr_q_3/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[7]/CLK
  Logical resource: button_cond_d/M_ctr_q_4/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[7]/CLK
  Logical resource: button_cond_d/M_ctr_q_5/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[7]/CLK
  Logical resource: button_cond_d/M_ctr_q_6/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[7]/CLK
  Logical resource: button_cond_d/M_ctr_q_7/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[11]/CLK
  Logical resource: button_cond_d/M_ctr_q_8/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[11]/CLK
  Logical resource: button_cond_d/M_ctr_q_9/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[11]/CLK
  Logical resource: button_cond_d/M_ctr_q_10/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[11]/CLK
  Logical resource: button_cond_d/M_ctr_q_11/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[15]/CLK
  Logical resource: button_cond_d/M_ctr_q_12/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[15]/CLK
  Logical resource: button_cond_d/M_ctr_q_13/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[15]/CLK
  Logical resource: button_cond_d/M_ctr_q_14/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[15]/CLK
  Logical resource: button_cond_d/M_ctr_q_15/CK
  Location pin: SLICE_X16Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[19]/CLK
  Logical resource: button_cond_d/M_ctr_q_16/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[19]/CLK
  Logical resource: button_cond_d/M_ctr_q_17/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[19]/CLK
  Logical resource: button_cond_d/M_ctr_q_18/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_cond_d/M_ctr_q[19]/CLK
  Logical resource: button_cond_d/M_ctr_q_19/CK
  Location pin: SLICE_X16Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.749|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15060 paths, 0 nets, and 1093 connections

Design statistics:
   Minimum period:  10.749ns{1}   (Maximum frequency:  93.032MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 01:58:22 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



