{
  "Top": "DelayAndSum",
  "RtlTop": "DelayAndSum",
  "RtlPrefix": "",
  "RtlSubPrefix": "DelayAndSum_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu48dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "phi": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<12, 4, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "phi",
          "usage": "data",
          "direction": "in"
        }]
    },
    "fc": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 11, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "fc",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos1": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos2": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos3": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "xpos4": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "xpos4",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in1_real": {
      "index": "6",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in1_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in1_imag": {
      "index": "7",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in1_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in2_real": {
      "index": "8",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in2_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in2_imag": {
      "index": "9",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in2_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in3_real": {
      "index": "10",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in3_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in3_imag": {
      "index": "11",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in3_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in4_real": {
      "index": "12",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in4_real",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in4_imag": {
      "index": "13",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "in4_imag",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_real": {
      "index": "14",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_real",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "out_imag": {
      "index": "15",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_imag",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_csim -sanitize_address=0",
      "config_csim -sanitize_undefined=0",
      "config_export -description {4 channel delay and sum beamformer}",
      "config_export -display_name=DelayAndSum",
      "config_export -output=C:UsersmattOneDriveDokumente__MasterVivadoVitis_HLSDelayAndSumDelayAndSumDelayAndSumDelayAndSum.zip",
      "config_export -format=ip_catalog",
      "config_export -rtl=vhdl",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "DelayAndSum"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "27"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "DelayAndSum",
    "Version": "1.0",
    "DisplayName": "DelayAndSum",
    "Revision": "2113815359",
    "Description": "4 channel delay and sum beamformer",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_DelayAndSum_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/DelayAndSum.cpp",
      "..\/..\/DelayAndSum.hpp",
      "..\/..\/CalculateWeights.cpp",
      "..\/..\/CalculateWeights.hpp"
    ],
    "TestBench": [
      "..\/..\/DelayAndSumTB.cpp",
      "..\/..\/TestData.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/DelayAndSum_control_s_axi.vhd",
      "impl\/vhdl\/DelayAndSum_frp_fifoout.vhd",
      "impl\/vhdl\/DelayAndSum_frp_pipeline_valid.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_12ns_4ns_14ns_14_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_8ns_11ns_18_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_12ns_18ns_29_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_16s_16s_31_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_32s_10s_41_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_mul_41s_16s_53_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_regslice_both.vhd",
      "impl\/vhdl\/DelayAndSum_sparsemux_7_2_9_1_1.vhd",
      "impl\/vhdl\/DelayAndSum_sparsemux_9_3_10_1_1.vhd",
      "impl\/vhdl\/DelayAndSum.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/DelayAndSum_control_s_axi.v",
      "impl\/verilog\/DelayAndSum_frp_fifoout.v",
      "impl\/verilog\/DelayAndSum_frp_pipeline_valid.v",
      "impl\/verilog\/DelayAndSum_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/DelayAndSum_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/DelayAndSum_mac_muladd_12ns_4ns_14ns_14_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.v",
      "impl\/verilog\/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.v",
      "impl\/verilog\/DelayAndSum_mul_8ns_11ns_18_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_12ns_18ns_29_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_16s_16s_31_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_32s_10s_41_1_1.v",
      "impl\/verilog\/DelayAndSum_mul_41s_16s_53_1_1.v",
      "impl\/verilog\/DelayAndSum_regslice_both.v",
      "impl\/verilog\/DelayAndSum_sparsemux_7_2_9_1_1.v",
      "impl\/verilog\/DelayAndSum_sparsemux_9_3_10_1_1.v",
      "impl\/verilog\/DelayAndSum.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/data\/DelayAndSum.mdd",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/data\/DelayAndSum.tcl",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/data\/DelayAndSum.yaml",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/xdelayandsum.c",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/xdelayandsum.h",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/xdelayandsum_hw.h",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/xdelayandsum_linux.c",
      "impl\/misc\/drivers\/DelayAndSum_v1_0\/src\/xdelayandsum_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/DelayAndSum.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "phi",
          "access": "W",
          "description": "Data signal of phi",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "12",
              "name": "phi",
              "access": "W",
              "description": "Bit 11 to 0 of phi"
            },
            {
              "offset": "12",
              "width": "20",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "fc",
          "access": "W",
          "description": "Data signal of fc",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "fc",
              "access": "W",
              "description": "Bit 15 to 0 of fc"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "xpos1",
          "access": "W",
          "description": "Data signal of xpos1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "xpos1",
              "access": "W",
              "description": "Bit 15 to 0 of xpos1"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "xpos2",
          "access": "W",
          "description": "Data signal of xpos2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "xpos2",
              "access": "W",
              "description": "Bit 15 to 0 of xpos2"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "xpos3",
          "access": "W",
          "description": "Data signal of xpos3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "xpos3",
              "access": "W",
              "description": "Bit 15 to 0 of xpos3"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "xpos4",
          "access": "W",
          "description": "Data signal of xpos4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "xpos4",
              "access": "W",
              "description": "Bit 15 to 0 of xpos4"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "phi"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "fc"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "xpos1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "xpos2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "xpos3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "xpos4"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:in1_real:in1_imag:in2_real:in2_imag:in3_real:in3_imag:in4_real:in4_imag:out_real:out_imag",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "in1_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in1_real_",
      "ports": [
        "in1_real_TDATA",
        "in1_real_TREADY",
        "in1_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in1_real"
        }]
    },
    "in1_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in1_imag_",
      "ports": [
        "in1_imag_TDATA",
        "in1_imag_TREADY",
        "in1_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in1_imag"
        }]
    },
    "in2_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in2_real_",
      "ports": [
        "in2_real_TDATA",
        "in2_real_TREADY",
        "in2_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in2_real"
        }]
    },
    "in2_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in2_imag_",
      "ports": [
        "in2_imag_TDATA",
        "in2_imag_TREADY",
        "in2_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in2_imag"
        }]
    },
    "in3_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in3_real_",
      "ports": [
        "in3_real_TDATA",
        "in3_real_TREADY",
        "in3_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in3_real"
        }]
    },
    "in3_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in3_imag_",
      "ports": [
        "in3_imag_TDATA",
        "in3_imag_TREADY",
        "in3_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in3_imag"
        }]
    },
    "in4_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in4_real_",
      "ports": [
        "in4_real_TDATA",
        "in4_real_TREADY",
        "in4_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in4_real"
        }]
    },
    "in4_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "in4_imag_",
      "ports": [
        "in4_imag_TDATA",
        "in4_imag_TREADY",
        "in4_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in4_imag"
        }]
    },
    "out_real": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "out_real_",
      "ports": [
        "out_real_TDATA",
        "out_real_TREADY",
        "out_real_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_real"
        }]
    },
    "out_imag": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "out_imag_",
      "ports": [
        "out_imag_TDATA",
        "out_imag_TREADY",
        "out_imag_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out_imag"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "in1_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in1_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in1_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in1_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in1_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in1_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in2_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in2_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in2_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in2_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in2_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in2_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in3_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in3_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in3_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in3_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in3_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in3_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in4_real_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in4_real_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in4_real_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in4_imag_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "in4_imag_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in4_imag_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_real_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_real_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_real_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_imag_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "out_imag_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_imag_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "DelayAndSum",
      "BindInstances": "mul_16s_16s_32_1_1_U7 sign0_fu_506_p2 sub_ln211_fu_512_p2 inabs_fu_518_p3 mul_12ns_18ns_29_1_1_U6 mac_muladd_12ns_4ns_14ns_14_4_1_U19 mac_muladd_12ns_4ns_14ns_14_4_1_U19 sub_ln228_fu_596_p2 icmp_ln225_fu_612_p2 icmp_ln225_1_fu_617_p2 or_ln225_fu_622_p2 z_2_fu_628_p3 select_ln75_fu_647_p3 tz_fu_654_p2 select_ln76_fu_668_p3 select_ln77_fu_675_p3 select_ln81_fu_682_p3 select_ln82_fu_689_p3 tx_fu_696_p3 ty_fu_708_p3 tz_1_v_cast_fu_720_p3 tz_1_fu_728_p2 add_ln76_fu_770_p2 sub_ln77_fu_776_p2 sub_ln81_fu_782_p2 add_ln82_fu_788_p2 tx_1_fu_794_p3 ty_1_fu_806_p3 tz_2_v_cast_fu_814_p3 tz_2_fu_822_p2 add_ln76_1_fu_864_p2 sub_ln77_1_fu_870_p2 sub_ln81_1_fu_876_p2 add_ln82_1_fu_882_p2 tx_2_fu_888_p3 ty_2_fu_896_p3 tz_3_v_cast_fu_924_p3 tz_3_fu_931_p2 add_ln76_2_fu_950_p2 sub_ln77_2_fu_955_p2 sub_ln81_2_fu_960_p2 add_ln82_2_fu_965_p2 tx_3_fu_970_p3 ty_3_fu_978_p3 tz_4_v_cast_fu_986_p3 tz_4_fu_994_p2 add_ln76_3_fu_1040_p2 sub_ln77_3_fu_1046_p2 sub_ln81_3_fu_1052_p2 add_ln82_3_fu_1058_p2 tx_4_fu_1064_p3 ty_4_fu_1072_p3 tz_5_v_cast_fu_1080_p3 tz_5_fu_1088_p2 add_ln76_4_fu_1130_p2 sub_ln77_4_fu_1136_p2 sub_ln81_4_fu_1142_p2 add_ln82_4_fu_1148_p2 tx_5_fu_1154_p3 ty_5_fu_1162_p3 tz_6_v_cast_fu_1190_p3 tz_6_fu_1197_p2 add_ln76_5_fu_1216_p2 sub_ln77_5_fu_1221_p2 sub_ln81_5_fu_1226_p2 add_ln82_5_fu_1231_p2 tx_6_fu_1236_p3 ty_6_fu_1244_p3 tz_7_v_cast_fu_1252_p3 tz_7_fu_1260_p2 add_ln76_6_fu_1302_p2 sub_ln77_6_fu_1308_p2 sub_ln81_6_fu_1314_p2 add_ln82_6_fu_1320_p2 tx_7_fu_1326_p3 ty_7_fu_1334_p3 tz_8_v_cast_fu_1342_p3 tz_8_fu_1350_p2 add_ln76_7_fu_1392_p2 sub_ln77_7_fu_1398_p2 sub_ln81_7_fu_1404_p2 add_ln82_7_fu_1410_p2 tx_8_fu_1416_p3 ty_8_fu_1424_p3 tz_9_v_cast_fu_1432_p3 tz_9_fu_1440_p2 add_ln76_8_fu_1480_p2 sub_ln77_8_fu_1485_p2 add_ln78_fu_1717_p2 sub_ln81_8_fu_1490_p2 add_ln82_8_fu_1495_p2 add_ln83_fu_1722_p2 tx_9_fu_1500_p3 ty_9_fu_1507_p3 d_11_fu_1743_p3 add_ln77_fu_1542_p2 sub_ln77_9_fu_1548_p2 select_ln58_fu_1562_p3 sub_ln77_10_fu_1578_p2 select_ln76_21_fu_1596_p3 select_ln76_22_fu_1604_p3 select_ln76_23_fu_1612_p3 add_ln76_9_fu_1624_p2 sub_ln82_fu_1630_p2 add_ln82_9_fu_1636_p2 select_ln72_fu_1650_p3 select_ln58_1_fu_1666_p3 add_ln82_10_fu_1680_p2 tx_83_fu_1750_p3 sub_ln254_fu_1766_p2 icmp_ln248_fu_1782_p2 icmp_ln248_1_fu_1787_p2 sparsemux_9_3_10_1_1_U8 mul_32s_10s_41_1_1_U1 mul_41s_16s_53_1_1_U2 sign0_1_fu_1896_p2 sub_ln211_1_fu_1901_p2 inabs_1_fu_1906_p3 mul_8ns_11ns_18_1_1_U9 select_ln42_fu_1973_p3 sub_ln42_fu_1980_p2 sub_ln228_1_fu_2000_p2 select_ln75_1_fu_2208_p3 tz_10_fu_2215_p2 tz_11_fu_2038_p2 select_ln75_2_fu_2052_p3 tz_12_fu_2060_p2 select_ln76_1_fu_2229_p3 select_ln77_1_fu_2236_p3 select_ln81_1_fu_2243_p3 select_ln82_1_fu_2250_p3 select_ln76_2_fu_2257_p3 select_ln82_3_fu_2264_p3 select_ln82_6_fu_2271_p3 select_ln82_2_fu_2278_p3 tx_11_fu_2285_p3 ty_10_fu_2297_p3 tz_13_v_cast_fu_2309_p3 tz_13_fu_2317_p2 tx_12_fu_2359_p3 ty_11_fu_2370_p3 tz_16_v_cast_fu_2074_p3 tz_14_fu_2082_p2 add_ln76_10_fu_2409_p2 sub_ln77_11_fu_2415_p2 sub_ln81_10_fu_2421_p2 add_ln82_11_fu_2427_p2 add_ln76_11_fu_2433_p2 sub_ln77_12_fu_2443_p2 sub_ln81_11_fu_2453_p2 add_ln82_12_fu_2463_p2 tx_13_fu_2473_p3 ty_12_fu_2485_p3 tz_15_v_cast_fu_2493_p3 tz_15_fu_2501_p2 tx_14_fu_2543_p3 ty_13_fu_2550_p3 tz_18_v_cast_fu_2557_p3 tz_16_fu_2564_p2 add_ln76_12_fu_2605_p2 sub_ln77_13_fu_2611_p2 sub_ln81_12_fu_2617_p2 add_ln82_13_fu_2623_p2 add_ln76_13_fu_2629_p2 sub_ln77_14_fu_2635_p2 sub_ln81_13_fu_2641_p2 add_ln82_14_fu_2647_p2 tx_15_fu_2653_p3 ty_14_fu_2661_p3 tz_17_v_cast_fu_3512_p3 tz_17_fu_3519_p2 tx_16_fu_2689_p3 ty_15_fu_2697_p3 tz_20_v_cast_fu_2705_p3 tz_18_fu_2713_p2 add_ln76_14_fu_3544_p2 sub_ln77_15_fu_3549_p2 sub_ln81_14_fu_3554_p2 add_ln82_15_fu_3559_p2 add_ln76_15_fu_3564_p2 sub_ln77_16_fu_3569_p2 sub_ln81_15_fu_3574_p2 add_ln82_16_fu_3579_p2 tx_17_fu_3584_p3 ty_16_fu_3592_p3 tz_19_v_cast_fu_3600_p3 tz_19_fu_3608_p2 tx_18_fu_3654_p3 ty_17_fu_3661_p3 tz_22_v_cast_fu_2747_p3 tz_20_fu_2755_p2 add_ln76_16_fu_3696_p2 sub_ln77_17_fu_3702_p2 sub_ln81_16_fu_3708_p2 add_ln82_17_fu_3714_p2 add_ln76_17_fu_3720_p2 sub_ln77_18_fu_3726_p2 add_ln78_1_fu_2769_p2 sub_ln81_17_fu_3732_p2 add_ln82_18_fu_3738_p2 add_ln83_1_fu_2775_p2 tx_19_fu_3744_p3 ty_18_fu_3752_p3 tz_21_v_cast_fu_3760_p3 tz_21_fu_3768_p2 tx_20_fu_3810_p3 ty_19_fu_3817_p3 d_25_fu_2797_p3 add_ln76_18_fu_3844_p2 sub_ln77_19_fu_3850_p2 add_ln78_2_fu_5109_p2 sub_ln81_18_fu_3856_p2 add_ln82_19_fu_3862_p2 add_ln83_2_fu_5114_p2 add_ln76_19_fu_5119_p2 sub_ln77_20_fu_5124_p2 select_ln58_2_fu_5137_p3 sub_ln77_23_fu_5153_p2 select_ln76_3_fu_5167_p3 select_ln76_24_fu_5175_p3 select_ln76_5_fu_5183_p3 add_ln76_20_fu_5195_p2 sub_ln81_19_fu_5201_p2 add_ln82_20_fu_5206_p2 select_ln58_3_fu_5219_p3 select_ln81_9_fu_5235_p3 add_ln82_21_fu_5243_p2 select_ln81_10_fu_5263_p3 tx_21_fu_3868_p3 ty_20_fu_3876_p3 d_26_fu_5293_p3 add_ln77_1_fu_5306_p2 sub_ln77_21_fu_5311_p2 select_ln58_4_fu_5324_p3 sub_ln77_22_fu_5340_p2 select_ln76_25_fu_5358_p3 select_ln76_26_fu_5366_p3 select_ln76_27_fu_5374_p3 add_ln76_21_fu_5386_p2 sub_ln82_1_fu_5392_p2 add_ln82_22_fu_5397_p2 select_ln72_2_fu_5410_p3 select_ln58_5_fu_5426_p3 add_ln82_23_fu_5440_p2 tx_84_fu_5468_p3 outcos_3_fu_5476_p2 xor_ln39_fu_2805_p2 and_ln68_fu_2810_p2 sparsemux_7_2_9_1_1_U13 sub_ln13_fu_6684_p2 sub_ln13_1_fu_6704_p2 select_ln13_fu_6724_p3 z_5_fu_2096_p3 select_ln75_3_fu_2115_p3 tz_22_fu_2123_p2 select_ln76_4_fu_2816_p3 select_ln77_2_fu_2823_p3 select_ln81_2_fu_2830_p3 select_ln82_4_fu_2837_p3 tx_23_fu_2844_p3 ty_21_fu_2855_p3 tz_37_v_cast_fu_2866_p3 tz_23_fu_2873_p2 add_ln76_22_fu_2914_p2 sub_ln77_24_fu_2920_p2 sub_ln81_23_fu_2926_p2 add_ln82_24_fu_2932_p2 tx_24_fu_2938_p3 ty_22_fu_2950_p3 tz_38_v_cast_fu_2958_p3 tz_24_fu_2966_p2 add_ln76_23_fu_3008_p2 sub_ln77_25_fu_3014_p2 sub_ln81_24_fu_3020_p2 add_ln82_25_fu_3026_p2 tx_25_fu_3032_p3 ty_23_fu_3040_p3 tz_39_v_cast_fu_3048_p3 tz_25_fu_3056_p2 add_ln76_24_fu_3098_p2 sub_ln77_26_fu_3104_p2 sub_ln81_25_fu_3110_p2 add_ln82_26_fu_3116_p2 tx_26_fu_3904_p3 ty_24_fu_3909_p3 tz_40_v_cast_fu_3914_p3 tz_26_fu_3921_p2 add_ln76_25_fu_3966_p2 sub_ln77_27_fu_3972_p2 sub_ln81_26_fu_3978_p2 add_ln82_27_fu_3984_p2 tx_27_fu_3990_p3 ty_25_fu_3998_p3 tz_41_v_cast_fu_4006_p3 tz_27_fu_4014_p2 add_ln76_26_fu_4056_p2 sub_ln77_28_fu_4062_p2 add_ln78_3_fu_5482_p2 sub_ln81_27_fu_4068_p2 add_ln82_28_fu_4074_p2 add_ln83_3_fu_5487_p2 tx_28_fu_4080_p3 ty_26_fu_4088_p3 d_34_fu_5508_p3 add_ln76_27_fu_4124_p2 sub_ln77_29_fu_4130_p2 select_ln58_6_fu_5522_p3 add_ln76_28_fu_5530_p2 select_ln77_9_fu_5539_p3 select_ln77_10_fu_5559_p3 sub_ln81_28_fu_4144_p2 add_ln82_29_fu_5573_p2 select_ln81_11_fu_5585_p3 sub_ln81_29_fu_5593_p2 select_ln82_10_fu_5610_p3 select_ln82_14_fu_5617_p3 select_ln82_17_fu_5624_p3 add_ln82_30_fu_5636_p2 outsin_fu_5642_p3 outsin_1_fu_5650_p2 outsin_2_fu_6740_p3 sub_ln14_fu_6753_p2 sub_ln14_1_fu_6773_p2 select_ln14_fu_6793_p3 mul_41s_16s_53_1_1_U3 sign0_2_fu_1931_p2 sub_ln211_2_fu_1936_p2 inabs_2_fu_1941_p3 mul_8ns_11ns_18_1_1_U10 select_ln42_1_fu_2144_p3 sub_ln42_1_fu_2151_p2 sub_ln228_2_fu_2171_p2 select_ln75_4_fu_3125_p3 tz_28_fu_3132_p2 tz_29_fu_3149_p2 select_ln75_5_fu_3163_p3 tz_30_fu_3171_p2 select_ln76_6_fu_3185_p3 select_ln77_3_fu_3192_p3 select_ln81_3_fu_3199_p3 select_ln82_5_fu_3206_p3 select_ln76_7_fu_4158_p3 select_ln82_18_fu_4165_p3 select_ln82_19_fu_4172_p3 select_ln82_7_fu_4179_p3 tx_29_fu_3213_p3 ty_27_fu_3225_p3 tz_56_v_cast_fu_3237_p3 tz_31_fu_3245_p2 tx_30_fu_4186_p3 ty_28_fu_4197_p3 tz_59_v_cast_fu_3287_p3 tz_32_fu_3295_p2 add_ln76_29_fu_3309_p2 sub_ln77_32_fu_3315_p2 sub_ln81_30_fu_3321_p2 add_ln82_31_fu_3327_p2 add_ln76_30_fu_4236_p2 sub_ln77_33_fu_4246_p2 sub_ln81_31_fu_4256_p2 add_ln82_32_fu_4266_p2 tx_31_fu_3333_p3 ty_29_fu_3345_p3 tz_58_v_cast_fu_3353_p3 tz_33_fu_3361_p2 tx_32_fu_4276_p3 ty_30_fu_4283_p3 tz_61_v_cast_fu_4290_p3 tz_34_fu_4297_p2 add_ln76_31_fu_3403_p2 sub_ln77_34_fu_3409_p2 sub_ln81_32_fu_3415_p2 add_ln82_33_fu_3421_p2 add_ln76_32_fu_4338_p2 sub_ln77_35_fu_4344_p2 sub_ln81_33_fu_4350_p2 add_ln82_34_fu_4356_p2 tx_33_fu_3427_p3 ty_31_fu_3435_p3 tz_60_v_cast_fu_4362_p3 tz_35_fu_4369_p2 tx_34_fu_4388_p3 ty_32_fu_4396_p3 tz_63_v_cast_fu_4404_p3 tz_36_fu_4412_p2 add_ln76_33_fu_4446_p2 sub_ln77_36_fu_4451_p2 sub_ln81_34_fu_4456_p2 add_ln82_35_fu_4461_p2 add_ln76_34_fu_5662_p2 sub_ln77_37_fu_5667_p2 sub_ln81_35_fu_5672_p2 add_ln82_36_fu_5677_p2 tx_35_fu_4466_p3 ty_33_fu_4474_p3 tz_62_v_cast_fu_4482_p3 tz_37_fu_4490_p2 tx_36_fu_5682_p3 ty_34_fu_5689_p3 tz_65_v_cast_fu_4536_p3 tz_38_fu_4544_p2 add_ln76_35_fu_4558_p2 sub_ln77_38_fu_4564_p2 sub_ln81_36_fu_4570_p2 add_ln82_37_fu_4576_p2 add_ln76_36_fu_5724_p2 sub_ln77_39_fu_5730_p2 add_ln78_4_fu_4582_p2 sub_ln81_37_fu_5736_p2 add_ln82_38_fu_5742_p2 add_ln83_4_fu_4588_p2 tx_37_fu_4594_p3 ty_35_fu_4602_p3 tz_64_v_cast_fu_4610_p3 tz_39_fu_4618_p2 tx_38_fu_5748_p3 ty_36_fu_5755_p3 d_48_fu_4676_p3 add_ln76_37_fu_4684_p2 sub_ln77_40_fu_4690_p2 add_ln78_5_fu_5782_p2 sub_ln81_38_fu_4696_p2 add_ln82_39_fu_4702_p2 add_ln83_5_fu_5787_p2 add_ln76_38_fu_6815_p2 sub_ln77_41_fu_6820_p2 select_ln58_7_fu_6833_p3 sub_ln77_42_fu_6849_p2 select_ln76_8_fu_6863_p3 select_ln76_28_fu_6871_p3 select_ln76_10_fu_6879_p3 outcos_6_fu_6979_p4 sub_ln81_39_fu_6897_p2 add_ln82_40_fu_6902_p2 select_ln58_8_fu_6915_p3 select_ln81_12_fu_6931_p3 add_ln82_41_fu_6939_p2 select_ln81_13_fu_6959_p3 tx_39_fu_4708_p3 ty_37_fu_4716_p3 d_49_fu_5808_p3 add_ln77_2_fu_5821_p2 sub_ln77_43_fu_5826_p2 select_ln58_9_fu_5839_p3 sub_ln77_44_fu_5855_p2 select_ln76_29_fu_5873_p3 select_ln76_30_fu_5881_p3 select_ln76_31_fu_5889_p3 add_ln76_40_fu_5901_p2 sub_ln82_2_fu_5907_p2 add_ln82_42_fu_5912_p2 select_ln72_4_fu_5925_p3 select_ln58_10_fu_5941_p3 add_ln82_43_fu_5955_p2 tx_85_fu_5983_p3 outcos_5_fu_5991_p2 xor_ln39_1_fu_4744_p2 and_ln68_1_fu_4749_p2 sparsemux_7_2_9_1_1_U14 sub_ln13_2_fu_8185_p2 sub_ln13_3_fu_8204_p2 select_ln13_1_fu_8213_p3 z_8_fu_3463_p3 select_ln75_6_fu_4758_p3 tz_40_fu_4765_p2 select_ln76_9_fu_4779_p3 select_ln77_4_fu_4786_p3 select_ln81_4_fu_4793_p3 select_ln82_8_fu_4800_p3 tx_41_fu_4807_p3 ty_38_fu_4819_p3 tz_80_v_cast_fu_4831_p3 tz_41_fu_4839_p2 add_ln76_41_fu_4881_p2 sub_ln77_45_fu_4887_p2 sub_ln81_43_fu_4893_p2 add_ln82_44_fu_4899_p2 tx_42_fu_4905_p3 ty_39_fu_4917_p3 tz_81_v_cast_fu_4925_p3 tz_42_fu_4933_p2 add_ln76_42_fu_4975_p2 sub_ln77_46_fu_4981_p2 sub_ln81_44_fu_4987_p2 add_ln82_45_fu_4993_p2 tx_43_fu_4999_p3 ty_40_fu_5007_p3 tz_82_v_cast_fu_5997_p3 tz_43_fu_6004_p2 add_ln76_43_fu_6023_p2 sub_ln77_47_fu_6028_p2 sub_ln81_45_fu_6033_p2 add_ln82_46_fu_6038_p2 tx_44_fu_6043_p3 ty_41_fu_6051_p3 tz_83_v_cast_fu_6059_p3 tz_44_fu_6067_p2 add_ln76_44_fu_6113_p2 sub_ln77_48_fu_6119_p2 sub_ln81_46_fu_6125_p2 add_ln82_47_fu_6131_p2 tx_45_fu_6137_p3 ty_42_fu_6145_p3 tz_84_v_cast_fu_6153_p3 tz_45_fu_6161_p2 add_ln76_45_fu_6203_p2 sub_ln77_49_fu_6209_p2 add_ln78_6_fu_7016_p2 sub_ln81_47_fu_6215_p2 add_ln82_48_fu_6221_p2 add_ln83_6_fu_7021_p2 tx_46_fu_6227_p3 ty_43_fu_6235_p3 d_57_fu_7042_p3 add_ln76_46_fu_7055_p2 sub_ln77_50_fu_7060_p2 select_ln58_11_fu_7081_p3 add_ln76_47_fu_7089_p2 select_ln77_11_fu_7099_p3 select_ln77_12_fu_7121_p3 sub_ln81_48_fu_7135_p2 add_ln82_49_fu_7140_p2 select_ln81_14_fu_7161_p3 sub_ln81_49_fu_7169_p2 select_ln82_20_fu_7187_p3 select_ln82_21_fu_7195_p3 select_ln82_22_fu_7203_p3 add_ln82_50_fu_7215_p2 outsin_3_fu_7221_p3 outsin_4_fu_8228_p2 outsin_5_fu_8233_p3 sub_ln14_2_fu_8247_p2 sub_ln14_3_fu_8267_p2 select_ln14_1_fu_8287_p3 mul_41s_16s_53_1_1_U4 sign0_3_fu_3477_p2 sub_ln211_3_fu_3482_p2 inabs_3_fu_3487_p3 mul_8ns_11ns_18_1_1_U11 select_ln42_2_fu_5042_p3 sub_ln42_2_fu_5049_p2 sub_ln228_3_fu_5069_p2 select_ln75_7_fu_6266_p3 tz_46_fu_6273_p2 tz_47_fu_6290_p2 select_ln75_8_fu_6304_p3 tz_48_fu_6312_p2 select_ln76_11_fu_6326_p3 select_ln77_5_fu_6333_p3 select_ln81_5_fu_6340_p3 select_ln82_9_fu_6347_p3 select_ln76_12_fu_7229_p3 select_ln82_23_fu_7236_p3 select_ln82_24_fu_7243_p3 select_ln82_11_fu_7250_p3 tx_47_fu_6354_p3 ty_44_fu_6366_p3 tz_99_v_cast_fu_6378_p3 tz_49_fu_6386_p2 tx_48_fu_7257_p3 ty_45_fu_7268_p3 tz_102_v_cast_fu_6428_p3 tz_50_fu_6436_p2 add_ln76_48_fu_6450_p2 sub_ln77_53_fu_6456_p2 sub_ln81_50_fu_6462_p2 add_ln82_51_fu_6468_p2 add_ln76_49_fu_7307_p2 sub_ln77_54_fu_7317_p2 sub_ln81_51_fu_7327_p2 add_ln82_52_fu_7337_p2 tx_49_fu_6474_p3 ty_46_fu_6486_p3 tz_101_v_cast_fu_6494_p3 tz_51_fu_6502_p2 tx_50_fu_7347_p3 ty_47_fu_7354_p3 tz_104_v_cast_fu_7361_p3 tz_52_fu_7368_p2 add_ln76_50_fu_6544_p2 sub_ln77_55_fu_6550_p2 sub_ln81_52_fu_6556_p2 add_ln82_53_fu_6562_p2 add_ln76_51_fu_7409_p2 sub_ln77_56_fu_7415_p2 sub_ln81_53_fu_7421_p2 add_ln82_54_fu_7427_p2 tx_51_fu_6568_p3 ty_48_fu_6576_p3 tz_103_v_cast_fu_7433_p3 tz_53_fu_7440_p2 tx_52_fu_7459_p3 ty_49_fu_7467_p3 tz_106_v_cast_fu_7475_p3 tz_54_fu_7483_p2 add_ln76_52_fu_7517_p2 sub_ln77_57_fu_7522_p2 sub_ln81_54_fu_7527_p2 add_ln82_55_fu_7532_p2 add_ln76_53_fu_8301_p2 sub_ln77_58_fu_8306_p2 sub_ln81_55_fu_8311_p2 add_ln82_56_fu_8316_p2 tx_53_fu_7537_p3 ty_50_fu_7545_p3 tz_105_v_cast_fu_7553_p3 tz_55_fu_7561_p2 tx_54_fu_8321_p3 ty_51_fu_8328_p3 tz_108_v_cast_fu_7607_p3 tz_56_fu_7615_p2 add_ln76_54_fu_7629_p2 sub_ln77_59_fu_7635_p2 sub_ln81_56_fu_7641_p2 add_ln82_57_fu_7647_p2 add_ln76_55_fu_8363_p2 sub_ln77_60_fu_8369_p2 add_ln78_7_fu_7653_p2 sub_ln81_57_fu_8375_p2 add_ln82_58_fu_8381_p2 add_ln83_7_fu_7659_p2 tx_55_fu_7665_p3 ty_52_fu_7673_p3 tz_107_v_cast_fu_7681_p3 tz_57_fu_7689_p2 tx_56_fu_8387_p3 ty_53_fu_8394_p3 d_71_fu_7747_p3 add_ln76_56_fu_7755_p2 sub_ln77_61_fu_7761_p2 add_ln78_8_fu_8421_p2 sub_ln81_58_fu_7767_p2 add_ln82_59_fu_7773_p2 add_ln83_8_fu_8426_p2 add_ln76_57_fu_9293_p2 sub_ln77_62_fu_9298_p2 select_ln58_12_fu_9311_p3 sub_ln77_63_fu_9327_p2 select_ln76_13_fu_9341_p3 select_ln76_32_fu_9349_p3 select_ln76_15_fu_9357_p3 outcos_8_fu_9457_p4 sub_ln81_59_fu_9375_p2 add_ln82_60_fu_9380_p2 select_ln58_13_fu_9393_p3 select_ln81_15_fu_9409_p3 add_ln82_61_fu_9417_p2 select_ln81_16_fu_9437_p3 tx_57_fu_7779_p3 ty_54_fu_7787_p3 d_72_fu_8447_p3 add_ln77_3_fu_8460_p2 sub_ln77_64_fu_8465_p2 select_ln58_14_fu_8478_p3 sub_ln77_65_fu_8494_p2 select_ln76_33_fu_8512_p3 select_ln76_34_fu_8520_p3 select_ln76_35_fu_8528_p3 add_ln76_59_fu_8540_p2 sub_ln82_3_fu_8546_p2 add_ln82_62_fu_8551_p2 select_ln72_6_fu_8564_p3 select_ln58_15_fu_8580_p3 add_ln82_63_fu_8594_p2 tx_86_fu_8622_p3 outcos_7_fu_8630_p2 xor_ln39_2_fu_7815_p2 and_ln68_2_fu_7820_p2 sparsemux_7_2_9_1_1_U17 sub_ln13_4_fu_10588_p2 sub_ln13_5_fu_10607_p2 select_ln13_2_fu_10616_p3 z_11_fu_6604_p3 select_ln75_9_fu_7829_p3 tz_58_fu_7836_p2 select_ln76_14_fu_7850_p3 select_ln77_6_fu_7857_p3 select_ln81_6_fu_7864_p3 select_ln82_12_fu_7871_p3 tx_59_fu_7878_p3 ty_55_fu_7890_p3 tz_123_v_cast_fu_7902_p3 tz_59_fu_7910_p2 add_ln76_60_fu_7952_p2 sub_ln77_66_fu_7958_p2 sub_ln81_63_fu_7964_p2 add_ln82_64_fu_7970_p2 tx_60_fu_7976_p3 ty_56_fu_7988_p3 tz_124_v_cast_fu_7996_p3 tz_60_fu_8004_p2 add_ln76_61_fu_8046_p2 sub_ln77_67_fu_8052_p2 sub_ln81_64_fu_8058_p2 add_ln82_65_fu_8064_p2 tx_61_fu_8070_p3 ty_57_fu_8078_p3 tz_125_v_cast_fu_8636_p3 tz_61_fu_8643_p2 add_ln76_62_fu_8662_p2 sub_ln77_68_fu_8667_p2 sub_ln81_65_fu_8672_p2 add_ln82_66_fu_8677_p2 tx_62_fu_8682_p3 ty_58_fu_8690_p3 tz_126_v_cast_fu_8698_p3 tz_62_fu_8706_p2 add_ln76_63_fu_8752_p2 sub_ln77_69_fu_8758_p2 sub_ln81_66_fu_8764_p2 add_ln82_67_fu_8770_p2 tx_63_fu_8776_p3 ty_59_fu_8784_p3 tz_127_v_cast_fu_8792_p3 tz_63_fu_8800_p2 add_ln76_64_fu_8842_p2 sub_ln77_70_fu_8848_p2 add_ln78_9_fu_9494_p2 sub_ln81_67_fu_8854_p2 add_ln82_68_fu_8860_p2 add_ln83_9_fu_9499_p2 tx_64_fu_8866_p3 ty_60_fu_8874_p3 d_80_fu_9520_p3 add_ln76_65_fu_9533_p2 sub_ln77_71_fu_9538_p2 select_ln58_16_fu_9559_p3 add_ln76_66_fu_9567_p2 select_ln77_13_fu_9577_p3 select_ln77_14_fu_9599_p3 sub_ln81_68_fu_9613_p2 add_ln82_69_fu_9618_p2 select_ln81_17_fu_9639_p3 sub_ln81_69_fu_9647_p2 select_ln82_25_fu_9665_p3 select_ln82_26_fu_9673_p3 select_ln82_27_fu_9681_p3 add_ln82_70_fu_9693_p2 outsin_6_fu_9699_p3 outsin_7_fu_10631_p2 outsin_8_fu_10636_p3 sub_ln14_4_fu_10650_p2 sub_ln14_5_fu_10670_p2 select_ln14_2_fu_10690_p3 mul_41s_16s_53_1_1_U5 sign0_4_fu_6618_p2 sub_ln211_4_fu_6623_p2 inabs_4_fu_6628_p3 mul_8ns_11ns_18_1_1_U12 select_ln42_3_fu_8113_p3 sub_ln42_3_fu_8120_p2 sub_ln228_4_fu_8140_p2 select_ln75_10_fu_8905_p3 tz_64_fu_8912_p2 tz_65_fu_8929_p2 select_ln75_11_fu_8943_p3 tz_66_fu_8951_p2 select_ln76_16_fu_8965_p3 select_ln77_7_fu_8972_p3 select_ln81_7_fu_8979_p3 select_ln82_13_fu_8986_p3 select_ln76_17_fu_9707_p3 select_ln82_28_fu_9714_p3 select_ln82_29_fu_9721_p3 select_ln82_15_fu_9728_p3 tx_65_fu_8993_p3 ty_61_fu_9005_p3 tz_142_v_cast_fu_9017_p3 tz_67_fu_9025_p2 tx_66_fu_9735_p3 ty_62_fu_9746_p3 tz_145_v_cast_fu_9067_p3 tz_68_fu_9075_p2 add_ln76_67_fu_9089_p2 sub_ln77_74_fu_9095_p2 sub_ln81_70_fu_9101_p2 add_ln82_71_fu_9107_p2 add_ln76_68_fu_9785_p2 sub_ln77_75_fu_9795_p2 sub_ln81_71_fu_9805_p2 add_ln82_72_fu_9815_p2 tx_67_fu_9113_p3 ty_63_fu_9125_p3 tz_144_v_cast_fu_9133_p3 tz_69_fu_9141_p2 tx_68_fu_9825_p3 ty_64_fu_9832_p3 tz_147_v_cast_fu_9839_p3 tz_70_fu_9846_p2 add_ln76_69_fu_9183_p2 sub_ln77_76_fu_9189_p2 sub_ln81_72_fu_9195_p2 add_ln82_73_fu_9201_p2 add_ln76_70_fu_9887_p2 sub_ln77_77_fu_9893_p2 sub_ln81_73_fu_9899_p2 add_ln82_74_fu_9905_p2 tx_69_fu_9207_p3 ty_65_fu_9215_p3 tz_146_v_cast_fu_9911_p3 tz_71_fu_9918_p2 tx_70_fu_9937_p3 ty_66_fu_9945_p3 tz_149_v_cast_fu_9953_p3 tz_72_fu_9961_p2 add_ln76_71_fu_9995_p2 sub_ln77_78_fu_10000_p2 sub_ln81_74_fu_10005_p2 add_ln82_75_fu_10010_p2 add_ln76_72_fu_10704_p2 sub_ln77_79_fu_10709_p2 sub_ln81_75_fu_10714_p2 add_ln82_76_fu_10719_p2 tx_71_fu_10015_p3 ty_67_fu_10023_p3 tz_148_v_cast_fu_10031_p3 tz_73_fu_10039_p2 tx_72_fu_10724_p3 ty_68_fu_10731_p3 tz_151_v_cast_fu_10085_p3 tz_74_fu_10093_p2 add_ln76_73_fu_10107_p2 sub_ln77_80_fu_10113_p2 sub_ln81_76_fu_10119_p2 add_ln82_77_fu_10125_p2 add_ln76_74_fu_10766_p2 sub_ln77_81_fu_10772_p2 add_ln78_10_fu_10131_p2 sub_ln81_77_fu_10778_p2 add_ln82_78_fu_10784_p2 add_ln83_10_fu_10137_p2 tx_73_fu_10143_p3 ty_69_fu_10151_p3 tz_150_v_cast_fu_10159_p3 tz_75_fu_10167_p2 tx_74_fu_10790_p3 ty_70_fu_10797_p3 d_94_fu_10225_p3 add_ln76_75_fu_10233_p2 sub_ln77_82_fu_10239_p2 add_ln78_11_fu_10824_p2 sub_ln81_78_fu_10245_p2 add_ln82_79_fu_10251_p2 add_ln83_11_fu_10829_p2 add_ln76_76_fu_11328_p2 sub_ln77_83_fu_11333_p2 select_ln58_17_fu_11346_p3 sub_ln77_84_fu_11362_p2 select_ln76_18_fu_11376_p3 select_ln76_36_fu_11384_p3 select_ln76_20_fu_11392_p3 outcos_10_fu_11492_p4 sub_ln81_79_fu_11410_p2 add_ln82_80_fu_11415_p2 select_ln58_18_fu_11428_p3 select_ln81_18_fu_11444_p3 add_ln82_81_fu_11452_p2 select_ln81_19_fu_11472_p3 tx_75_fu_10257_p3 ty_71_fu_10265_p3 d_95_fu_10850_p3 add_ln77_4_fu_10863_p2 sub_ln77_85_fu_10868_p2 select_ln58_19_fu_10881_p3 sub_ln77_86_fu_10897_p2 select_ln76_37_fu_10915_p3 select_ln76_38_fu_10923_p3 select_ln76_39_fu_10931_p3 add_ln76_78_fu_10943_p2 sub_ln82_4_fu_10949_p2 add_ln82_82_fu_10954_p2 select_ln72_8_fu_10967_p3 select_ln58_20_fu_10983_p3 add_ln82_83_fu_10997_p2 tx_87_fu_11025_p3 outcos_9_fu_11033_p2 xor_ln39_3_fu_10293_p2 and_ln68_3_fu_10298_p2 sparsemux_7_2_9_1_1_U18 sub_ln13_6_fu_11746_p2 sub_ln13_7_fu_11765_p2 select_ln13_3_fu_11774_p3 z_14_fu_9243_p3 select_ln75_12_fu_10307_p3 tz_76_fu_10314_p2 select_ln76_19_fu_10328_p3 select_ln77_8_fu_10335_p3 select_ln81_8_fu_10342_p3 select_ln82_16_fu_10349_p3 tx_77_fu_10356_p3 ty_72_fu_10368_p3 tz_166_v_cast_fu_10380_p3 tz_77_fu_10388_p2 add_ln76_79_fu_10430_p2 sub_ln77_87_fu_10436_p2 sub_ln81_83_fu_10442_p2 add_ln82_84_fu_10448_p2 tx_78_fu_10454_p3 ty_73_fu_10466_p3 tz_167_v_cast_fu_10474_p3 tz_78_fu_10482_p2 add_ln76_80_fu_10524_p2 sub_ln77_88_fu_10530_p2 sub_ln81_84_fu_10536_p2 add_ln82_85_fu_10542_p2 tx_79_fu_10548_p3 ty_74_fu_10556_p3 tz_168_v_cast_fu_11039_p3 tz_79_fu_11046_p2 add_ln76_81_fu_11065_p2 sub_ln77_89_fu_11070_p2 sub_ln81_85_fu_11075_p2 add_ln82_86_fu_11080_p2 tx_80_fu_11085_p3 ty_75_fu_11093_p3 tz_169_v_cast_fu_11101_p3 tz_80_fu_11109_p2 add_ln76_82_fu_11155_p2 sub_ln77_90_fu_11161_p2 sub_ln81_86_fu_11167_p2 add_ln82_87_fu_11173_p2 tx_81_fu_11179_p3 ty_76_fu_11187_p3 tz_170_v_cast_fu_11195_p3 tz_81_fu_11203_p2 add_ln76_83_fu_11245_p2 sub_ln77_91_fu_11251_p2 add_ln78_12_fu_11529_p2 sub_ln81_87_fu_11257_p2 add_ln82_88_fu_11263_p2 add_ln83_12_fu_11534_p2 tx_82_fu_11269_p3 ty_77_fu_11277_p3 d_103_fu_11555_p3 add_ln76_84_fu_11568_p2 sub_ln77_92_fu_11573_p2 select_ln58_21_fu_11594_p3 add_ln76_85_fu_11602_p2 select_ln77_15_fu_11612_p3 select_ln77_16_fu_11634_p3 sub_ln81_88_fu_11648_p2 add_ln82_89_fu_11653_p2 select_ln81_20_fu_11674_p3 sub_ln81_89_fu_11682_p2 select_ln82_30_fu_11700_p3 select_ln82_31_fu_11708_p3 select_ln82_32_fu_11716_p3 add_ln82_90_fu_11728_p2 outsin_9_fu_11734_p3 outsin_10_fu_11789_p2 outsin_11_fu_11794_p3 sub_ln14_6_fu_11808_p2 sub_ln14_7_fu_11828_p2 select_ln14_3_fu_11848_p3 mac_muladd_16s_16s_31s_31_4_1_U20 mul_16s_16s_31_1_1_U15 mac_muladd_16s_16s_31s_31_4_1_U20 mac_muladd_16s_16s_31ns_31_4_1_U22 mac_muladd_16s_16s_31ns_31_4_1_U22 mac_muladd_16s_16s_31ns_31_4_1_U24 mac_muladd_16s_16s_31ns_31_4_1_U24 mac_muladd_16s_16s_31ns_31_4_1_U26 mac_muladd_16s_16s_31ns_31_4_1_U26 mac_muladd_16s_16s_31ns_31_4_1_U28 mac_muladd_16s_16s_31ns_31_4_1_U28 mac_muladd_16s_16s_31ns_31_4_1_U30 mac_muladd_16s_16s_31ns_31_4_1_U30 mac_muladd_16s_16s_31ns_31_4_1_U32 mac_muladd_16s_16s_31ns_31_4_1_U32 mul_16s_16s_31_1_1_U16 mac_mulsub_16s_16s_31s_31_4_1_U21 mac_mulsub_16s_16s_31s_31_4_1_U21 mac_muladd_16s_16s_31ns_31_4_1_U23 mac_muladd_16s_16s_31ns_31_4_1_U23 mac_mulsub_16s_16s_31ns_31_4_1_U25 mac_mulsub_16s_16s_31ns_31_4_1_U25 mac_muladd_16s_16s_31ns_31_4_1_U27 mac_muladd_16s_16s_31ns_31_4_1_U27 mac_mulsub_16s_16s_31ns_31_4_1_U29 mac_mulsub_16s_16s_31ns_31_4_1_U29 mac_muladd_16s_16s_31ns_31_4_1_U31 mac_muladd_16s_16s_31ns_31_4_1_U31 mac_mulsub_16s_16s_31ns_31_4_1_U33 mac_mulsub_16s_16s_31ns_31_4_1_U33 control_s_axi_U"
    },
    "Info": {"DelayAndSum": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"DelayAndSum": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "1",
          "PipelineDepth": "28",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.587"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "0",
          "DSP": "33",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "3916",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "12862",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-09 17:59:11 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
