/*
 * Copyright (C) 2010-2020 Arm Limited or its affiliates. All rights reserved.
 * Copyright (c) 2019 Nuclei Limited. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/* ----------------------------------------------------------------------
 * Project:      NMSIS NN Library
 * Title:        riscv_q7_to_q15_reordered_with_offset.c
 * Description:  Converts the elements of the Q7 vector to a reordered Q15 vector with an added offset. The re-ordering
 *               is a signature of sign extension intrinsic(DSP extension).
 *
 * $Date:        May 29, 2020
 * $Revision:    V.2.0.3
 *
 * Target Processor: RISC-V Cores
 *
 * -------------------------------------------------------------------- */

#include "riscv_nnsupportfunctions.h"

/**
 * @ingroup groupSupport
 */

/**
 * @addtogroup nndata_convert
 * @{
 */

/**
 * @brief Converts the elements of the Q7 vector to a reordered Q15 vector with an added offset.
 *
 * @note  Refer header file for details.
 *
 */

void riscv_q7_to_q15_reordered_with_offset(const q7_t *src, q15_t *dst, uint32_t block_size, q15_t offset)
{

#if defined(RISCV_MATH_DSP)
    uint32_t block_cnt;
#if defined (NUCLEI_DSP_N2) || (__RISCV_XLEN == 64)
    /* Run the below code for cores that support SIMD instructions  */
    q63_t in_q7x8;
    q63_t in_q15x4_1, in_q15x4_2;
    q63_t out_q15x4_1, out_q15x4_2;

    /*loop unrolling */
    block_cnt = block_size >> 3u;

    const q31_t offset_q15x2 = (q31_t)__RV_PKBB16(offset, offset);
#if (__RISCV_XLEN == 64)
    const q63_t offset_q15x4 = __RV_PKBB32(offset_q15x2, offset_q15x2);
#else
    const q63_t offset_q15x4 = __RV_DPACK32(offset_q15x2, offset_q15x2);
#endif /* (__RISCV_XLEN == 64) */
#else
    /* Run the below code for cores that support SIMD instructions  */
    q31_t in_q7x4;
    q31_t out_q15x2_1;
    q31_t out_q15x2_2;

    /*loop unrolling */
    block_cnt = block_size >> 2u;

    /* First part of the processing with loop unrolling. Compute 4 outputs at a time. */
    const q31_t offset_q15x2 = (q31_t)__NN_PKHBT(offset, offset, 16);
#endif /* defined (NUCLEI_DSP_N2) || (__RISCV_XLEN == 64) */
    while (block_cnt > 0u)
    {
#if (__RISCV_XLEN == 64)
        src = read_and_pad_reordered64(src, &in_q15x4_2, &in_q15x4_1);
        in_q15x4_1 = __RV_ADD16(offset_q15x4, in_q15x4_1);
        in_q15x4_2 = __RV_ADD16(offset_q15x4, in_q15x4_2);

        riscv_nn_write_q15x4_ia(&dst, out_q15x4_2);
        riscv_nn_write_q15x4_ia(&dst, out_q15x4_1);
#else
#if defined (NUCLEI_DSP_N2)
        src = read_and_pad_reordered64(src, &in_q15x4_2, &in_q15x4_1);
        in_q15x4_1 = __RV_DADD16(offset_q15x4, in_q15x4_1);
        in_q15x4_2 = __RV_DADD16(offset_q15x4, in_q15x4_2);

        riscv_nn_write_q15x4_ia(&dst, out_q15x4_2);
        riscv_nn_write_q15x4_ia(&dst, out_q15x4_1);
#else
        /* convert from q7 to q15 and then store the results in the destination buffer */
        in_q7x4 = riscv_nn_read_q7x4_ia(&src);

        /* Extract and sign extend each of the four q7 values to q15 */
        out_q15x2_1 = __SXTAB16(offset_q15x2, __ROR((uint32_t)in_q7x4, 8));
        out_q15x2_2 = __SXTAB16(offset_q15x2, in_q7x4);

        riscv_nn_write_q15x2_ia(&dst, out_q15x2_2);
        riscv_nn_write_q15x2_ia(&dst, out_q15x2_1);
#endif /* defined (NUCLEI_DSP_N2) */
#endif /* (__RISCV_XLEN == 64) */

        block_cnt--;
    }

#if defined (NUCLEI_DSP_N2) || (__RISCV_XLEN == 64)
    /* Handle left over samples */
    block_cnt = block_size & 0x7u;
#else
    /* Handle left over samples */
    block_cnt = block_size & 0x3u;
#endif /* defined (NUCLEI_DSP_N2) || (__RISCV_XLEN == 64) */

    while (block_cnt > 0u)
    {
        *dst++ = (q15_t)*src++ + offset;

        /* Decrement the loop counter */
        block_cnt--;
    }
#else
    (void)src;
    (void)dst;
    (void)block_size;
    (void)offset;
    /* Not available */
#endif
}

/**
 * @} end of nndata_convert group
 */
