// Seed: 1169978860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
endmodule
macromodule module_1 (
    input  tri1 id_0
    , id_4,
    output tri0 id_1,
    output wor  id_2
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4
  );
  output wire id_2;
  inout wire id_1;
  timeprecision 1ps;
endmodule
