{"vcs1":{"timestamp_begin":1711161058.832203061, "rt":0.89, "ut":0.34, "st":0.05}}
{"vcselab":{"timestamp_begin":1711161059.752137510, "rt":0.60, "ut":0.13, "st":0.01}}
{"link":{"timestamp_begin":1711161060.379324774, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711161058.619972269}
{"VCS_COMP_START_TIME": 1711161058.619972269}
{"VCS_COMP_END_TIME": 1711161061.352580819}
{"VCS_USER_OPTIONS": "-R tb.v huffman_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+huffman.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays -l run_gate.log"}
{"vcs1": {"peak_mem": 285508}}
{"vcselab": {"peak_mem": 155768}}
