// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        prediction_Addr_A,
        prediction_EN_A,
        prediction_WEN_A,
        prediction_Din_A,
        prediction_Dout_A,
        flat_array_address0,
        flat_array_ce0,
        flat_array_q0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_state6 = 5'd8;
parameter    ap_ST_fsm_state7 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] prediction_Addr_A;
output   prediction_EN_A;
output  [3:0] prediction_WEN_A;
output  [31:0] prediction_Din_A;
input  [31:0] prediction_Dout_A;
output  [10:0] flat_array_address0;
output   flat_array_ce0;
input  [31:0] flat_array_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg flat_array_ce0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [13:0] dense_weights_address0;
reg    dense_weights_ce0;
wire   [31:0] dense_weights_q0;
reg   [13:0] indvar_flatten_reg_116;
reg   [3:0] d_0_reg_127;
reg   [31:0] w_sum_0_reg_138;
reg   [10:0] f_0_reg_150;
wire   [0:0] icmp_ln29_fu_180_p2;
reg   [0:0] icmp_ln29_reg_292;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln29_reg_292_pp0_iter1_reg;
wire   [13:0] add_ln29_fu_186_p2;
reg   [13:0] add_ln29_reg_296;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln33_fu_198_p2;
reg   [0:0] icmp_ln33_reg_301;
wire   [10:0] select_ln35_1_fu_204_p3;
reg   [10:0] select_ln35_1_reg_306;
wire   [3:0] select_ln35_2_fu_212_p3;
reg   [3:0] select_ln35_2_reg_311;
reg   [3:0] select_ln35_2_reg_311_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [10:0] f_fu_270_p2;
reg   [10:0] f_reg_337;
wire   [31:0] grp_fu_173_p2;
wire   [0:0] icmp_ln33_1_fu_283_p2;
reg   [0:0] icmp_ln33_1_reg_353;
wire   [31:0] grp_fu_168_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage1_subdone;
reg   [3:0] dense_array_address0;
reg    dense_array_ce0;
reg    dense_array_we0;
wire   [31:0] dense_array_q0;
wire    grp_soft_max_fu_161_ap_start;
wire    grp_soft_max_fu_161_ap_done;
wire    grp_soft_max_fu_161_ap_idle;
wire    grp_soft_max_fu_161_ap_ready;
wire   [3:0] grp_soft_max_fu_161_dense_array_address0;
wire    grp_soft_max_fu_161_dense_array_ce0;
wire   [31:0] grp_soft_max_fu_161_prediction_Addr_A;
wire    grp_soft_max_fu_161_prediction_EN_A;
wire   [3:0] grp_soft_max_fu_161_prediction_WEN_A;
wire   [31:0] grp_soft_max_fu_161_prediction_Din_A;
reg   [13:0] ap_phi_mux_indvar_flatten_phi_fu_120_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_d_0_phi_fu_131_p4;
reg   [10:0] ap_phi_mux_f_0_phi_fu_154_p4;
reg    grp_soft_max_fu_161_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln35_9_fu_265_p1;
wire   [63:0] zext_ln35_3_fu_224_p1;
wire   [63:0] zext_ln35_fu_288_p1;
wire    ap_block_pp0_stage1;
wire   [31:0] grp_fu_168_p0;
wire   [3:0] d_fu_192_p2;
wire   [13:0] tmp_s_fu_229_p3;
wire   [11:0] tmp_2_fu_241_p3;
wire   [14:0] zext_ln35_8_fu_249_p1;
wire   [14:0] zext_ln35_7_fu_237_p1;
wire   [14:0] add_ln35_fu_253_p2;
wire   [14:0] zext_ln34_fu_220_p1;
wire   [14:0] add_ln35_4_fu_259_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_soft_max_fu_161_ap_start_reg = 1'b0;
end

dense_dense_weights #(
    .DataWidth( 32 ),
    .AddressRange( 16000 ),
    .AddressWidth( 14 ))
dense_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_weights_address0),
    .ce0(dense_weights_ce0),
    .q0(dense_weights_q0)
);

dense_dense_array #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_array_address0),
    .ce0(dense_array_ce0),
    .we0(dense_array_we0),
    .d0(grp_fu_168_p2),
    .q0(dense_array_q0)
);

soft_max grp_soft_max_fu_161(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_soft_max_fu_161_ap_start),
    .ap_done(grp_soft_max_fu_161_ap_done),
    .ap_idle(grp_soft_max_fu_161_ap_idle),
    .ap_ready(grp_soft_max_fu_161_ap_ready),
    .dense_array_address0(grp_soft_max_fu_161_dense_array_address0),
    .dense_array_ce0(grp_soft_max_fu_161_dense_array_ce0),
    .dense_array_q0(dense_array_q0),
    .prediction_Addr_A(grp_soft_max_fu_161_prediction_Addr_A),
    .prediction_EN_A(grp_soft_max_fu_161_prediction_EN_A),
    .prediction_WEN_A(grp_soft_max_fu_161_prediction_WEN_A),
    .prediction_Din_A(grp_soft_max_fu_161_prediction_Din_A),
    .prediction_Dout_A(32'd0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_168_p0),
    .din1(grp_fu_173_p2),
    .ce(1'b1),
    .dout(grp_fu_168_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(dense_weights_q0),
    .din1(flat_array_q0),
    .ce(1'b1),
    .dout(grp_fu_173_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_soft_max_fu_161_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_soft_max_fu_161_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_161_ap_ready == 1'b1)) begin
            grp_soft_max_fu_161_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        d_0_reg_127 <= select_ln35_2_reg_311;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        d_0_reg_127 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        f_0_reg_150 <= f_reg_337;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_150 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_116 <= add_ln29_reg_296;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_116 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln29_reg_292_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        w_sum_0_reg_138 <= grp_fu_168_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        w_sum_0_reg_138 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln29_reg_296 <= add_ln29_fu_186_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        f_reg_337 <= f_fu_270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln29_reg_292 <= icmp_ln29_fu_180_p2;
        icmp_ln29_reg_292_pp0_iter1_reg <= icmp_ln29_reg_292;
        select_ln35_2_reg_311_pp0_iter1_reg <= select_ln35_2_reg_311;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln33_1_reg_353 <= icmp_ln33_1_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_fu_180_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln33_reg_301 <= icmp_ln33_fu_198_p2;
        select_ln35_1_reg_306 <= select_ln35_1_fu_204_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln29_fu_180_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln35_2_reg_311 <= select_ln35_2_fu_212_p3;
    end
end

always @ (*) begin
    if ((icmp_ln29_fu_180_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & (grp_soft_max_fu_161_ap_done == 1'b1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_d_0_phi_fu_131_p4 = select_ln35_2_reg_311;
    end else begin
        ap_phi_mux_d_0_phi_fu_131_p4 = d_0_reg_127;
    end
end

always @ (*) begin
    if (((icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_154_p4 = f_reg_337;
    end else begin
        ap_phi_mux_f_0_phi_fu_154_p4 = f_0_reg_150;
    end
end

always @ (*) begin
    if (((icmp_ln29_reg_292 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_120_p4 = add_ln29_reg_296;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_120_p4 = indvar_flatten_reg_116;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (grp_soft_max_fu_161_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        dense_array_address0 = zext_ln35_fu_288_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_address0 = grp_soft_max_fu_161_dense_array_address0;
    end else begin
        dense_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        dense_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_array_ce0 = grp_soft_max_fu_161_dense_array_ce0;
    end else begin
        dense_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln33_1_reg_353 == 1'd1))) begin
        dense_array_we0 = 1'b1;
    end else begin
        dense_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_weights_ce0 = 1'b1;
    end else begin
        dense_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        flat_array_ce0 = 1'b1;
    end else begin
        flat_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln29_fu_180_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln29_fu_180_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_soft_max_fu_161_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln29_fu_186_p2 = (ap_phi_mux_indvar_flatten_phi_fu_120_p4 + 14'd1);

assign add_ln35_4_fu_259_p2 = (add_ln35_fu_253_p2 + zext_ln34_fu_220_p1);

assign add_ln35_fu_253_p2 = (zext_ln35_8_fu_249_p1 + zext_ln35_7_fu_237_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign d_fu_192_p2 = (ap_phi_mux_d_0_phi_fu_131_p4 + 4'd1);

assign dense_weights_address0 = zext_ln35_9_fu_265_p1;

assign f_fu_270_p2 = (select_ln35_1_reg_306 + 11'd1);

assign flat_array_address0 = zext_ln35_3_fu_224_p1;

assign grp_fu_168_p0 = ((icmp_ln33_reg_301[0:0] === 1'b1) ? 32'd0 : w_sum_0_reg_138);

assign grp_soft_max_fu_161_ap_start = grp_soft_max_fu_161_ap_start_reg;

assign icmp_ln29_fu_180_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_120_p4 == 14'd16000) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_283_p2 = ((f_reg_337 == 11'd1600) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_198_p2 = ((ap_phi_mux_f_0_phi_fu_154_p4 == 11'd1600) ? 1'b1 : 1'b0);

assign prediction_Addr_A = grp_soft_max_fu_161_prediction_Addr_A;

assign prediction_Din_A = grp_soft_max_fu_161_prediction_Din_A;

assign prediction_EN_A = grp_soft_max_fu_161_prediction_EN_A;

assign prediction_WEN_A = grp_soft_max_fu_161_prediction_WEN_A;

assign select_ln35_1_fu_204_p3 = ((icmp_ln33_fu_198_p2[0:0] === 1'b1) ? 11'd0 : ap_phi_mux_f_0_phi_fu_154_p4);

assign select_ln35_2_fu_212_p3 = ((icmp_ln33_fu_198_p2[0:0] === 1'b1) ? d_fu_192_p2 : ap_phi_mux_d_0_phi_fu_131_p4);

assign tmp_2_fu_241_p3 = {{select_ln35_1_fu_204_p3}, {1'd0}};

assign tmp_s_fu_229_p3 = {{select_ln35_1_fu_204_p3}, {3'd0}};

assign zext_ln34_fu_220_p1 = select_ln35_2_fu_212_p3;

assign zext_ln35_3_fu_224_p1 = select_ln35_1_fu_204_p3;

assign zext_ln35_7_fu_237_p1 = tmp_s_fu_229_p3;

assign zext_ln35_8_fu_249_p1 = tmp_2_fu_241_p3;

assign zext_ln35_9_fu_265_p1 = add_ln35_4_fu_259_p2;

assign zext_ln35_fu_288_p1 = select_ln35_2_reg_311_pp0_iter1_reg;

endmodule //dense
