// Seed: 1850841915
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  output tri1 id_3;
  input logic [7:0] id_2;
  output reg id_1;
  always_latch id_1 <= id_2[id_4];
  tri1 id_5;
  assign id_3 = (-1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_3
  );
  assign id_5 = 1;
  logic id_6 = -1;
endmodule
