<?xml version="1.0" encoding="UTF-8"?>
<block id="tab00.6721709800733894" name="reg_map" offset="0" output_file_name="reg_map" module_name="reg_map" reset_type="async" rtl.bit_enable="true" rtl.byte_enable="true" u_field_names="true" u_use_eeprom="true" gen_pin_complex_functions="false" lock_bitmask="true"><doc> </doc><section id="tab10.5547929360893806" name="volatile" offset="0"><reg id="tab20.7719488159808194" name="status_0" external="true" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true"><doc> </doc><field offset="3:0" name="dsc_major" hdl_path="wrapper.u_dig_top.dsc_major_dft"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field><field offset="7:4" name="dsc_minor" hdl_path="wrapper.u_dig_top.dsc_minor_dft"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field><field offset="15:8" name="dsc_rtl" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_dsc_rtl_tieoffs.dsc_rtl"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab40.47119020544621293" name="ee_cfg" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_cfg_" no_reg_bit_bash_test="true" no_reg_access_test="true"><doc> </doc><field offset="0" name="ee_erase" hdl_path="ee_erase_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="ee_prog" hdl_path="ee_prog_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="3:2" name="ee_block_mode" hdl_path="ee_block_mode_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="6:4" name="ee_vread" hdl_path="ee_vread_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="7" name="ee_force_sbe" hdl_path="ee_force_sbe_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="8" name="ee_force_dbe" hdl_path="ee_force_dbe_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="9" name="ee_dis_ecc" hdl_path="ee_dis_ecc_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="10" name="ee_no_ecc" hdl_path="ee_no_ecc_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="11" name="ee_raw_ecc" hdl_path="ee_raw_ecc_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="12" name="ee_en_override" hdl_path="ee_en_override_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="14:13" name="ee_override" hdl_path="ee_override_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="15" name="ee_force_reload" hdl_path="ee_force_reload_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="16" name="ee_noload" hdl_path="ee_noload_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="17" name="ee_abort" hdl_path="ee_abort_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab60.3370796651473402" name="ee_status0" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_status0_" no_reg_hw_reset_test="true" no_reg_bit_bash_test="true" no_reg_access_test="true" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="ee_dbe_flag" hdl_path="ee_dbe_flag_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="ee_sbe_flag" hdl_path="ee_sbe_flag_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="2" name="ee_err" hdl_path="ee_err_q"><sw>rc</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="7:3" name="ee_err_status" hdl_path="ee_err_status_q"><sw>ro</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="10:8" name="ee_addr" hdl_path="ee_addr_q"><sw>rw</sw><hw>rw</hw><default>0x4</default><doc> </doc></field><field offset="16:11" name="ee_ecc" hdl_path="ee_ecc_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab80.7560087396844872" name="ee_status1" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_status1_" no_reg_bit_bash_test="true" no_reg_access_test="true" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="25:0" name="ee_data" hdl_path="ee_data_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab100.14856125492652517" name="ee_pat_test" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_pat_test_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="pat_test_start" hdl_path="pat_test_start_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="2:1" name="pat_test_status" hdl_path="pat_test_status_q"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field><field offset="4:3" name="pat_test_pattern" hdl_path="pat_test_pattern_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab120.181220239796817" name="ee_mar_test" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_mar_test_" lock="(shadow_opt_2.lock_t &amp; shadow_opt_2.lock_a &amp; shadow_opt_2.lock_c &amp; shadow_opt_2.lock_o &amp; shadow_opt_2.lock_s &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="margin_start" hdl_path="margin_start_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="margin_no_max" hdl_path="margin_no_max_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="2" name="margin_no_min" hdl_path="margin_no_min_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="4:3" name="margin_status" hdl_path="margin_status_q"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field><field offset="5" name="margin_min_max_fail" hdl_path="margin_min_max_fail_q"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab140.5772784530341192" name="ee_test_cfg" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_ee_test_cfg_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="ee_loop" hdl_path="ee_loop_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="1" name="ee_use_test_addr" hdl_path="ee_use_test_addr_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="4:2" name="ee_test_addr" hdl_path="ee_test_addr_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab160.8319651065632266" name="mux_control" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_mux_control_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="rma_mux1_override_en" hdl_path="rma_mux1_override_en_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="2:1" name="rma_mux1_override_dig" hdl_path="rma_mux1_override_dig_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="8:3" name="rma_mux1_override_ctrl" hdl_path="rma_mux1_override_ctrl_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="9" name="rma_mux2_override_en" hdl_path="rma_mux2_override_en_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="11:10" name="rma_mux2_override_dig" hdl_path="rma_mux2_override_dig_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="17:12" name="rma_mux2_override_ctrl" hdl_path="rma_mux2_override_ctrl_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab180.4608785611409906" name="test_control" coverage="on" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_test_control_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="11:0" name="rma_dac_direct" hdl_path="rma_dac_direct_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="12" name="rma_pulse_train_en" hdl_path="rma_pulse_train_en_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="15:13" name="rma_pulse_train_sel" hdl_path="rma_pulse_train_sel_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab200.658184574026963" name="asil_diag" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.volatile_asil_diag_" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="1:0" name="force_asil_diag_fe_l" hdl_path="force_asil_diag_fe_l_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="3:2" name="force_asil_diag_fe_r" hdl_path="force_asil_diag_fe_r_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="5:4" name="force_asil_diag_sdm1" hdl_path="force_asil_diag_sdm1_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="7:6" name="force_asil_diag_sdm2" hdl_path="force_asil_diag_sdm2_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="8" name="force_asil_diag_vreg" hdl_path="force_asil_diag_vreg_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="9" name="force_asil_diag_vregd" hdl_path="force_asil_diag_vregd_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="10" name="force_asil_diag_ibias" hdl_path="force_asil_diag_ibias_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="11" name="force_asil_diag_im" hdl_path="force_asil_diag_im_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="12" name="force_asil_diag_hdrive" hdl_path="force_asil_diag_hdrive_q" output_coupling="true"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="13" name="force_asil_diag_ob" hdl_path="force_asil_diag_ob_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="14" name="force_asil_diag_overfreq" hdl_path="force_asil_diag_overfreq_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field><field offset="15" name="force_asil_diag_collision" hdl_path="force_asil_diag_collision_q"><sw>rw</sw><hw>ro</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab220.8093010116817779" name="ch1_idiff" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch1_idiff" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_sdm_filter.idiff"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab240.37323918286578317" name="ch1_npeak" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch1_npeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.npeak"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab260.26840981391068364" name="ch1_ppeak" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch1_ppeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.ppeak"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab280.7537612557543818" name="ch1_pk_pk" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch1_pk_pk" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_1.u_peak_tracking.pk_pk_r"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab300.7333983926660145" name="ch2_idiff" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch2_idiff" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_sdm_filter.idiff"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab320.49151103182579203" name="ch2_npeak" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch2_npeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.npeak"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab340.6678758352054505" name="ch2_ppeak" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch2_ppeak" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.ppeak"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab360.12778001653880466" name="ch2_pk_pk" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="15:0" name="ch2_pk_pk" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_controller.u_channel_2.u_peak_tracking.pk_pk_r"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab380.8415761735750236" name="unlock" external="true" no_reg_hw_reset_test="true"><doc> </doc><field offset="0" name="unlock" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.unlock"><sw>ro</sw><hw>wo</hw><default>0x0</default><doc> </doc></field></reg></section><section id="tab410.03060529036432469" name="shadow" offset="128"><reg id="tab420.9979083366047432" name="shadow_trim_0" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_trim_0_" u_shadow_address="0x34" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="4:0" name="trim_osc" registered="false" hdl_path="trim_osc_in"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="9:5" name="trim_icc_low" hdl_path="trim_icc_low_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="13:10" name="trim_icc_high" hdl_path="trim_icc_high_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="18:14" name="trim_sens" hdl_path="trim_sens_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="22:19" name="trim_mag_tc" hdl_path="trim_mag_tc_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="24:23" name="trim_icc_tc" hdl_path="trim_icc_tc_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="25" name="ibias_diag_analog_en" hdl_path="ibias_diag_analog_en_q" output_coupling="true"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab440.3522030032447401" name="shadow_opt_0" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_opt_0_" u_shadow_address="0x35" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="0" name="opt_sag_timer_disable" hdl_path="opt_sag_timer_disable_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="opt_sag_timer_run_disable" hdl_path="opt_sag_timer_run_disable_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="3:2" name="rma_out_mode_default" hdl_path="rma_out_mode_default_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="4" name="rma_mux_to_outpin" hdl_path="rma_mux_to_outpin_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="11:5" name="rma_mux1_default" hdl_path="rma_mux1_default_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="18:12" name="rma_mux1_twowire_default" hdl_path="rma_mux1_twowire_default_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="25:19" name="rma_mux2_position" hdl_path="rma_mux2_position_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab460.37166807351180653" name="shadow_opt_1" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top.u_ids_top.u_reg_map.shadow_shadow_opt_1_" u_shadow_address="0x36" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><doc> </doc><field offset="3:0" name="opt_lockout_sel" hdl_path="opt_lockout_sel_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="6:4" name="opt_lockout_hyst_sel" hdl_path="opt_lockout_hyst_sel_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="8:7" name="opt_warn_level_sel" hdl_path="opt_warn_level_sel_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="9" name="opt_warn_run_en" hdl_path="opt_warn_run_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="10" name="opt_warn_cal_en" hdl_path="opt_warn_cal_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="11" name="opt_el_en" hdl_path="opt_el_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="12" name="opt_fwd_width" hdl_path="opt_fwd_width_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="13" name="opt_dir_sel" hdl_path="opt_dir_sel_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="14" name="opt_ch_wd_dis" hdl_path="opt_ch_wd_dis_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="15" name="opt_standstill_en" hdl_path="opt_standstill_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="16" name="opt_pk_update_sel" hdl_path="opt_pk_update_sel_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="17" name="asil_fe_diag_en" hdl_path="asil_fe_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="18" name="asil_vreg_diag_en" hdl_path="asil_vreg_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="19" name="asil_ibias_diag_en" hdl_path="asil_ibias_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="20" name="asil_hdrive_diag_en" hdl_path="asil_hdrive_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="21" name="asil_ob_diag_en" hdl_path="asil_ob_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="22" name="asil_overfreq_diag_en" hdl_path="asil_overfreq_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="23" name="asil_sat_diag_en" hdl_path="asil_sat_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="24" name="asil_collision_diag_en" hdl_path="asil_collision_diag_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="25" name="asil_en" hdl_path="asil_en_q"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg><reg id="tab480.8096198906708473" name="shadow_opt_2" hdl_path="wrapper.u_dig_top.u_controller_bist_top.u_controller_top." u_shadow_address="0x37" no_reg_bit_bash_test="true" no_reg_access_test="true"><doc> </doc><field offset="0" name="lock_bd" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_lock_bd_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="lock_t" hdl_path="lock_t_in" registered="false" lock="shadow_opt_2.lock_t"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="2" name="lock_a" hdl_path="lock_a_in" registered="false" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="3" name="lock_c" hdl_path="lock_c_in" registered="false" lock="shadow_opt_2.lock_c"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="4" name="lock_o" hdl_path="lock_o_in" registered="false" lock="shadow_opt_2.lock_o"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="5" name="lock_s" hdl_path="lock_s_in" registered="false" lock="shadow_opt_2.lock_s"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="6" name="out_2wire" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_out_2wire_in" registered="false" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="8:7" name="opt_thresh_monitor_cnt" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_thresh_monitor_cnt_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="9" name="opt_thresh_monitor_dis" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_thresh_monitor_dis_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="12:10" name="opt_lockout_startup_standstill_lor" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_lockout_startup_standstill_lor_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="13" name="opt_force_asil_diag_sample" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_opt_force_asil_diag_sample_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="14" name="rma_spare_0" output_coupling="true" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_rma_spare_0_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="15" name="rma_spare_1" output_coupling="true" hdl_path="u_ids_top.u_reg_map.shadow_shadow_opt_2_rma_spare_1_q" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field></reg></section><section id="tab510.19345640410827725" name="eeprom" offset="192" external="true" no_reg_hw_reset_test="true" wr_rd_valids="true"><doc> </doc><reg id="tab520.014285532276259394" name="factory_0" hdl_path="u_eeprom_top.eeprom_array.mem[0]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="25:0" name="factory_0"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab540.42344170781869495" name="factory_1" hdl_path="u_eeprom_top.eeprom_array.mem[1]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="25:0" name="factory_1"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab560.27298117386906784" name="factory_2" hdl_path="u_eeprom_top.eeprom_array.mem[2]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="25:0" name="factory_2"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab580.8875273165604166" name="factory_3" hdl_path="u_eeprom_top.eeprom_array.mem[3]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="25:0" name="factory_3"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab600.4382641234507595" name="trim_0" hdl_path="u_eeprom_top.eeprom_array.mem[4]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="4:0" name="trim_osc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="9:5" name="trim_icc_low"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="13:10" name="trim_icc_high"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="18:14" name="trim_sens"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="22:19" name="trim_mag_tc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="24:23" name="trim_icc_tc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="25" name="ibias_diag_analog_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab620.83657266587034" name="opt_0" hdl_path="u_eeprom_top.eeprom_array.mem[5]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="0" name="opt_sag_timer_disable"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="1" name="opt_sag_timer_run_disable"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="3:2" name="rma_out_mode_default"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="4" name="rma_mux_to_outpin"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="11:5" name="rma_mux1_default"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="18:12" name="rma_mux1_twowire_default"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="25:19" name="rma_mux2_position"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab640.7296225428433533" name="opt_1" hdl_path="u_eeprom_top.eeprom_array.mem[6]" lock="shadow_opt_2.lock_a"><doc> </doc><field offset="3:0" name="opt_lockout_sel"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="6:4" name="opt_lockout_hyst_sel"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="8:7" name="opt_warn_level_sel"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="9" name="opt_warn_run_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="10" name="opt_warn_cal_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="11" name="opt_el_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="12" name="opt_fwd_width"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="13" name="opt_dir_sel"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="14" name="opt_ch_wd_dis"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="15" name="opt_standstill_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="16" name="opt_pk_update_sel"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="17" name="asil_fe_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="18" name="asil_vreg_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="19" name="asil_ibias_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="20" name="asil_hdrive_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="21" name="asil_ob_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="22" name="asil_overfreq_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="23" name="asil_sat_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="24" name="asil_collision_diag_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="25" name="asil_en"><sw>rw</sw><hw>rw</hw><default>0x0</default></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg><reg id="tab660.3184474717194854" name="opt_2" hdl_path="u_eeprom_top.eeprom_array.mem[7]" no_reg_bit_bash_test="true" no_reg_access_test="true"><doc> </doc><field offset="0" name="lock_bd" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="1" name="lock_t" lock="(shadow_opt_2.lock_t &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="2" name="lock_a" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="3" name="lock_c" lock="shadow_opt_2.lock_c"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="4" name="lock_o" lock="shadow_opt_2.lock_o"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="5" name="lock_s" lock="shadow_opt_2.lock_s"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="6" name="out_2wire" lock="(shadow_opt_2.lock_a &amp; !unlock.unlock)"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="8:7" name="opt_thresh_monitor_cnt" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="9" name="opt_thresh_monitor_dis" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="12:10" name="opt_lockout_startup_standstill_lor" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="13" name="opt_force_asil_diag_sample" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="14" name="rma_spare_0" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="15" name="rma_spare_1" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="25:16" name="unused_0" lock="shadow_opt_2.lock_a"><sw>rw</sw><hw>rw</hw><default>0x0</default><doc> </doc></field><field offset="31:26" name="ecc"><sw>rw</sw><hw>rw</hw><default>0x0</default></field></reg></section><config><variants><variant name="none" isselected="true"><doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc></variant></variants><regwidth>32</regwidth><buswidth>32</buswidth><addressunit>8</addressunit><blocksize>4096</blocksize></config><sequences/></block>