-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    channel_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    channel_out_full_n : IN STD_LOGIC;
    channel_out_write : OUT STD_LOGIC;
    sext_ln1171 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_72 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_73 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_74 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_75 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_76 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_77 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_78 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_79 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_80 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_81 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_82 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_83 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_84 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_85 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_86 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_87 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_88 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_89 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_90 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_91 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_92 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_93 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_94 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_95 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_96 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_97 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_98 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_99 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_100 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_101 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_102 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_103 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_104 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_105 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_106 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_107 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_108 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_109 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_110 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_111 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_112 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_113 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_114 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_115 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_116 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_117 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_118 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_119 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_120 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_121 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_122 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_123 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_124 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_125 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_126 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_127 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_128 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_129 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_130 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_131 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_132 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_133 : IN STD_LOGIC_VECTOR (15 downto 0);
    sext_ln1171_134 : IN STD_LOGIC_VECTOR (15 downto 0);
    xr_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xr_empty_n : IN STD_LOGIC;
    xr_read : OUT STD_LOGIC;
    xi_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    xi_empty_n : IN STD_LOGIC;
    xi_read : OUT STD_LOGIC );
end;


architecture behav of TOP_channel_mult_Pipeline_VITIS_LOOP_63_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal icmp_ln63_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal xr_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal xi_blk_n : STD_LOGIC;
    signal channel_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal reg_591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal sext_ln1171_134_cast_fu_595_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_134_cast_reg_2426 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln1171_133_cast_fu_599_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_133_cast_reg_2431 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_132_cast_fu_603_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_132_cast_reg_2436 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_131_cast_fu_607_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_131_cast_reg_2441 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_130_cast_fu_611_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_130_cast_reg_2446 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_129_cast_fu_615_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_129_cast_reg_2451 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_128_cast_fu_619_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_128_cast_reg_2456 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_127_cast_fu_623_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_127_cast_reg_2461 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_126_cast_fu_627_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_126_cast_reg_2466 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_125_cast_fu_631_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_125_cast_reg_2471 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_124_cast_fu_635_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_124_cast_reg_2476 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_123_cast_fu_639_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_123_cast_reg_2481 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_122_cast_fu_643_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_122_cast_reg_2486 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_121_cast_fu_647_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_121_cast_reg_2491 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_120_cast_fu_651_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_120_cast_reg_2496 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_119_cast_fu_655_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_119_cast_reg_2501 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_118_cast_fu_659_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_118_cast_reg_2506 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_117_cast_fu_663_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_117_cast_reg_2511 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_116_cast_fu_667_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_116_cast_reg_2516 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_115_cast_fu_671_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_115_cast_reg_2521 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_114_cast_fu_675_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_114_cast_reg_2526 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_113_cast_fu_679_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_113_cast_reg_2531 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_112_cast_fu_683_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_112_cast_reg_2536 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_111_cast_fu_687_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_111_cast_reg_2541 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_110_cast_fu_691_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_110_cast_reg_2546 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_109_cast_fu_695_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_109_cast_reg_2551 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_108_cast_fu_699_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_108_cast_reg_2556 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_107_cast_fu_703_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_107_cast_reg_2561 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_106_cast_fu_707_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_106_cast_reg_2566 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_105_cast_fu_711_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_105_cast_reg_2571 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_104_cast_fu_715_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_104_cast_reg_2576 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_103_cast_fu_719_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_103_cast_reg_2581 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_102_cast_fu_723_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_102_cast_reg_2586 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_101_cast_fu_727_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_101_cast_reg_2591 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_100_cast_fu_731_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_100_cast_reg_2596 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_99_cast_fu_735_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_99_cast_reg_2601 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_98_cast_fu_739_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_98_cast_reg_2606 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_97_cast_fu_743_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_97_cast_reg_2611 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_96_cast_fu_747_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_96_cast_reg_2616 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_95_cast_fu_751_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_95_cast_reg_2621 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_94_cast_fu_755_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_94_cast_reg_2626 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_93_cast_fu_759_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_93_cast_reg_2631 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_92_cast_fu_763_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_92_cast_reg_2636 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_91_cast_fu_767_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_91_cast_reg_2641 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_90_cast_fu_771_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_90_cast_reg_2646 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_89_cast_fu_775_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_89_cast_reg_2651 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_88_cast_fu_779_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_88_cast_reg_2656 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_87_cast_fu_783_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_87_cast_reg_2661 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_86_cast_fu_787_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_86_cast_reg_2666 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_85_cast_fu_791_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_85_cast_reg_2671 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_84_cast_fu_795_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_84_cast_reg_2676 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_83_cast_fu_799_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_83_cast_reg_2681 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_82_cast_fu_803_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_82_cast_reg_2686 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_81_cast_fu_807_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_81_cast_reg_2691 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_80_cast_fu_811_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_80_cast_reg_2696 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_79_cast_fu_815_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_79_cast_reg_2701 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_78_cast_fu_819_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_78_cast_reg_2706 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_77_cast_fu_823_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_77_cast_reg_2711 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_76_cast_fu_827_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_76_cast_reg_2716 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_75_cast_fu_831_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_75_cast_reg_2721 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_74_cast_fu_835_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_74_cast_reg_2726 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_73_cast_fu_839_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_73_cast_reg_2731 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_72_cast_fu_843_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_72_cast_reg_2736 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_cast_fu_847_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_cast_reg_2741 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln63_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln63_reg_2746_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1171_135_fu_876_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_136_fu_880_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal DATA_TEMP_V_5_reg_2774 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1171_137_fu_884_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal DATA_TEMP_V_6_reg_2791 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1171_138_fu_905_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal sext_ln1171_139_fu_1045_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal sext_ln1171_140_fu_1185_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal sext_ln1171_141_fu_1460_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_60_reg_3044 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1171_142_fu_1591_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_67_reg_3061 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_74_reg_3066 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_reg_3071 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_reg_3076 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_95_reg_3081 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_reg_3086 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_109_reg_3091 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_8_reg_3176 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_9_reg_3181 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_s_reg_3186 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_1_reg_3191 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_2_reg_3196 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_3_reg_3201 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_4_reg_3206 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal data_idx_fu_180 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_idx_4_fu_865_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_data_idx_3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal sext_ln1171_135_fu_876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1923_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_888_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1929_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_62_fu_909_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1935_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_69_fu_926_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1941_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_76_fu_943_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1947_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_83_fu_960_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1953_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_fu_977_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1959_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_97_fu_994_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1965_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_104_fu_1011_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_1028_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1971_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_56_fu_1028_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_fu_1049_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1979_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_63_fu_1049_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_70_fu_1066_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1987_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_70_fu_1066_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_1083_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1995_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_77_fu_1083_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_fu_1100_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2003_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_84_fu_1100_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_91_fu_1117_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2011_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_91_fu_1117_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_98_fu_1134_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2019_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_98_fu_1134_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_105_fu_1151_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2027_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_105_fu_1151_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_fu_1168_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2035_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_57_fu_1168_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_64_fu_1188_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2043_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_64_fu_1188_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_71_fu_1205_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2051_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_71_fu_1205_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_fu_1222_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2059_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_78_fu_1222_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_1239_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2067_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_85_fu_1239_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_92_fu_1256_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2075_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_fu_1256_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_fu_1273_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2083_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_99_fu_1273_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_106_fu_1290_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2091_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_106_fu_1290_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_58_fu_1307_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2099_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_58_fu_1307_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_65_fu_1324_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2107_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_fu_1324_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_fu_1341_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2115_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_72_fu_1341_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_fu_1358_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2123_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_79_fu_1358_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_fu_1375_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2131_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_86_fu_1375_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_93_fu_1392_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2139_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_93_fu_1392_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_fu_1409_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2147_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_100_fu_1409_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_107_fu_1426_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2155_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_107_fu_1426_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_59_fu_1443_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2163_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_59_fu_1443_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_66_fu_1463_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2171_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_66_fu_1463_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_1480_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2179_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_73_fu_1480_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_1497_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2187_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_80_fu_1497_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_fu_1514_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2195_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_87_fu_1514_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_94_fu_1531_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2203_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_94_fu_1531_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_fu_1548_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2211_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_101_fu_1548_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_108_fu_1565_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2219_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_108_fu_1565_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_1582_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2227_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1171_142_fu_1591_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_67_fu_1595_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2235_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_fu_1604_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2243_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_81_fu_1613_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2251_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_88_fu_1622_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2259_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_95_fu_1631_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2267_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_102_fu_1640_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2275_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_109_fu_1649_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2283_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_61_fu_1714_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2291_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_61_fu_1714_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_fu_1731_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2299_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_68_fu_1731_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_1748_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2307_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_75_fu_1748_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_1765_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2315_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_fu_1765_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_fu_1782_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2323_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_89_fu_1782_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_96_fu_1799_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2331_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_96_fu_1799_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_fu_1816_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2339_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_103_fu_1816_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_110_fu_1833_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2347_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_110_fu_1833_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_1850_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2355_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_8_fu_1860_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2363_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_9_fu_1869_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2371_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_s_fu_1878_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2379_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_1_fu_1887_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2387_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_2_fu_1896_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2395_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_3_fu_1905_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2403_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln717_4_fu_1914_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2411_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1923_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1923_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1929_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1935_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1935_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1941_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1941_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1947_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1947_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1953_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1953_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1959_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1965_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1965_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1971_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1971_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1971_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1979_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1979_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1979_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1987_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1987_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1987_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1995_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1995_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1995_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2003_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2003_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2003_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2011_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2011_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2011_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2019_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2019_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2019_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2027_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2027_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2027_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2035_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2035_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2035_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2043_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2043_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2051_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2051_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2051_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2059_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2059_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2067_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2067_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2067_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2075_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2075_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2075_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2083_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2083_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2083_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2091_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2091_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2091_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2099_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2099_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2099_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2107_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2107_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2107_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2115_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2115_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2123_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2123_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2123_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2131_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2131_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2131_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2139_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2139_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2139_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2147_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2147_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2147_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2155_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2155_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2155_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2163_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2163_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2171_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2171_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2179_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2179_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2179_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2187_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2187_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2187_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2195_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2195_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2203_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2203_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2211_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2211_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2211_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2219_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2219_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2219_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2227_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2227_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2227_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2235_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2235_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2235_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2243_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2243_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2243_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2251_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2251_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2251_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2259_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2259_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2259_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2267_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2267_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2267_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2275_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2275_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2275_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2283_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2283_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2291_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2291_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2299_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2299_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2299_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2307_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2307_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2307_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2315_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2315_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2315_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2323_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2323_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2331_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2331_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2331_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2339_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2339_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2339_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2347_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2347_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2347_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2355_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2355_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2355_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2363_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2363_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2363_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2371_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2371_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2371_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2379_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2379_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2379_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2387_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2387_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2387_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2395_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2395_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2395_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2403_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2403_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2403_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2411_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2411_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2411_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_1923_ce : STD_LOGIC;
    signal grp_fu_1929_ce : STD_LOGIC;
    signal grp_fu_1935_ce : STD_LOGIC;
    signal grp_fu_1941_ce : STD_LOGIC;
    signal grp_fu_1947_ce : STD_LOGIC;
    signal grp_fu_1953_ce : STD_LOGIC;
    signal grp_fu_1959_ce : STD_LOGIC;
    signal grp_fu_1965_ce : STD_LOGIC;
    signal grp_fu_1971_ce : STD_LOGIC;
    signal grp_fu_1979_ce : STD_LOGIC;
    signal grp_fu_1987_ce : STD_LOGIC;
    signal grp_fu_1995_ce : STD_LOGIC;
    signal grp_fu_2003_ce : STD_LOGIC;
    signal grp_fu_2011_ce : STD_LOGIC;
    signal grp_fu_2019_ce : STD_LOGIC;
    signal grp_fu_2027_ce : STD_LOGIC;
    signal grp_fu_2035_ce : STD_LOGIC;
    signal grp_fu_2043_ce : STD_LOGIC;
    signal grp_fu_2051_ce : STD_LOGIC;
    signal grp_fu_2059_ce : STD_LOGIC;
    signal grp_fu_2067_ce : STD_LOGIC;
    signal grp_fu_2075_ce : STD_LOGIC;
    signal grp_fu_2083_ce : STD_LOGIC;
    signal grp_fu_2091_ce : STD_LOGIC;
    signal grp_fu_2099_ce : STD_LOGIC;
    signal grp_fu_2107_ce : STD_LOGIC;
    signal grp_fu_2115_ce : STD_LOGIC;
    signal grp_fu_2123_ce : STD_LOGIC;
    signal grp_fu_2131_ce : STD_LOGIC;
    signal grp_fu_2139_ce : STD_LOGIC;
    signal grp_fu_2147_ce : STD_LOGIC;
    signal grp_fu_2155_ce : STD_LOGIC;
    signal grp_fu_2163_ce : STD_LOGIC;
    signal grp_fu_2171_ce : STD_LOGIC;
    signal grp_fu_2179_ce : STD_LOGIC;
    signal grp_fu_2187_ce : STD_LOGIC;
    signal grp_fu_2195_ce : STD_LOGIC;
    signal grp_fu_2203_ce : STD_LOGIC;
    signal grp_fu_2211_ce : STD_LOGIC;
    signal grp_fu_2219_ce : STD_LOGIC;
    signal grp_fu_2227_ce : STD_LOGIC;
    signal grp_fu_2235_ce : STD_LOGIC;
    signal grp_fu_2243_ce : STD_LOGIC;
    signal grp_fu_2251_ce : STD_LOGIC;
    signal grp_fu_2259_ce : STD_LOGIC;
    signal grp_fu_2267_ce : STD_LOGIC;
    signal grp_fu_2275_ce : STD_LOGIC;
    signal grp_fu_2283_ce : STD_LOGIC;
    signal grp_fu_2291_ce : STD_LOGIC;
    signal grp_fu_2299_ce : STD_LOGIC;
    signal grp_fu_2307_ce : STD_LOGIC;
    signal grp_fu_2315_ce : STD_LOGIC;
    signal grp_fu_2323_ce : STD_LOGIC;
    signal grp_fu_2331_ce : STD_LOGIC;
    signal grp_fu_2339_ce : STD_LOGIC;
    signal grp_fu_2347_ce : STD_LOGIC;
    signal grp_fu_2355_ce : STD_LOGIC;
    signal grp_fu_2363_ce : STD_LOGIC;
    signal grp_fu_2371_ce : STD_LOGIC;
    signal grp_fu_2379_ce : STD_LOGIC;
    signal grp_fu_2387_ce : STD_LOGIC;
    signal grp_fu_2395_ce : STD_LOGIC;
    signal grp_fu_2403_ce : STD_LOGIC;
    signal grp_fu_2411_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage3 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component TOP_mul_mul_16s_16s_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component TOP_mac_muladd_16s_16s_24ns_24_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component TOP_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_mul_16s_16s_24_4_1_U755 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1923_p0,
        din1 => grp_fu_1923_p1,
        ce => grp_fu_1923_ce,
        dout => grp_fu_1923_p2);

    mul_mul_16s_16s_24_4_1_U756 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1929_p0,
        din1 => grp_fu_1929_p1,
        ce => grp_fu_1929_ce,
        dout => grp_fu_1929_p2);

    mul_mul_16s_16s_24_4_1_U757 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1935_p0,
        din1 => grp_fu_1935_p1,
        ce => grp_fu_1935_ce,
        dout => grp_fu_1935_p2);

    mul_mul_16s_16s_24_4_1_U758 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1941_p0,
        din1 => grp_fu_1941_p1,
        ce => grp_fu_1941_ce,
        dout => grp_fu_1941_p2);

    mul_mul_16s_16s_24_4_1_U759 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1947_p0,
        din1 => grp_fu_1947_p1,
        ce => grp_fu_1947_ce,
        dout => grp_fu_1947_p2);

    mul_mul_16s_16s_24_4_1_U760 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1953_p0,
        din1 => grp_fu_1953_p1,
        ce => grp_fu_1953_ce,
        dout => grp_fu_1953_p2);

    mul_mul_16s_16s_24_4_1_U761 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1959_p0,
        din1 => grp_fu_1959_p1,
        ce => grp_fu_1959_ce,
        dout => grp_fu_1959_p2);

    mul_mul_16s_16s_24_4_1_U762 : component TOP_mul_mul_16s_16s_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1965_p0,
        din1 => grp_fu_1965_p1,
        ce => grp_fu_1965_ce,
        dout => grp_fu_1965_p2);

    mac_muladd_16s_16s_24ns_24_4_1_U763 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1971_p0,
        din1 => grp_fu_1971_p1,
        din2 => grp_fu_1971_p2,
        ce => grp_fu_1971_ce,
        dout => grp_fu_1971_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U764 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1979_p0,
        din1 => grp_fu_1979_p1,
        din2 => grp_fu_1979_p2,
        ce => grp_fu_1979_ce,
        dout => grp_fu_1979_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U765 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1987_p0,
        din1 => grp_fu_1987_p1,
        din2 => grp_fu_1987_p2,
        ce => grp_fu_1987_ce,
        dout => grp_fu_1987_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U766 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1995_p0,
        din1 => grp_fu_1995_p1,
        din2 => grp_fu_1995_p2,
        ce => grp_fu_1995_ce,
        dout => grp_fu_1995_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U767 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2003_p0,
        din1 => grp_fu_2003_p1,
        din2 => grp_fu_2003_p2,
        ce => grp_fu_2003_ce,
        dout => grp_fu_2003_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U768 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2011_p0,
        din1 => grp_fu_2011_p1,
        din2 => grp_fu_2011_p2,
        ce => grp_fu_2011_ce,
        dout => grp_fu_2011_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U769 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2019_p0,
        din1 => grp_fu_2019_p1,
        din2 => grp_fu_2019_p2,
        ce => grp_fu_2019_ce,
        dout => grp_fu_2019_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U770 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2027_p0,
        din1 => grp_fu_2027_p1,
        din2 => grp_fu_2027_p2,
        ce => grp_fu_2027_ce,
        dout => grp_fu_2027_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U771 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2035_p0,
        din1 => grp_fu_2035_p1,
        din2 => grp_fu_2035_p2,
        ce => grp_fu_2035_ce,
        dout => grp_fu_2035_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U772 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2043_p0,
        din1 => grp_fu_2043_p1,
        din2 => grp_fu_2043_p2,
        ce => grp_fu_2043_ce,
        dout => grp_fu_2043_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U773 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2051_p0,
        din1 => grp_fu_2051_p1,
        din2 => grp_fu_2051_p2,
        ce => grp_fu_2051_ce,
        dout => grp_fu_2051_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U774 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2059_p0,
        din1 => grp_fu_2059_p1,
        din2 => grp_fu_2059_p2,
        ce => grp_fu_2059_ce,
        dout => grp_fu_2059_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U775 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2067_p0,
        din1 => grp_fu_2067_p1,
        din2 => grp_fu_2067_p2,
        ce => grp_fu_2067_ce,
        dout => grp_fu_2067_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U776 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2075_p0,
        din1 => grp_fu_2075_p1,
        din2 => grp_fu_2075_p2,
        ce => grp_fu_2075_ce,
        dout => grp_fu_2075_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U777 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2083_p0,
        din1 => grp_fu_2083_p1,
        din2 => grp_fu_2083_p2,
        ce => grp_fu_2083_ce,
        dout => grp_fu_2083_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U778 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2091_p0,
        din1 => grp_fu_2091_p1,
        din2 => grp_fu_2091_p2,
        ce => grp_fu_2091_ce,
        dout => grp_fu_2091_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U779 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2099_p0,
        din1 => grp_fu_2099_p1,
        din2 => grp_fu_2099_p2,
        ce => grp_fu_2099_ce,
        dout => grp_fu_2099_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U780 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2107_p0,
        din1 => grp_fu_2107_p1,
        din2 => grp_fu_2107_p2,
        ce => grp_fu_2107_ce,
        dout => grp_fu_2107_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U781 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2115_p0,
        din1 => grp_fu_2115_p1,
        din2 => grp_fu_2115_p2,
        ce => grp_fu_2115_ce,
        dout => grp_fu_2115_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U782 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2123_p0,
        din1 => grp_fu_2123_p1,
        din2 => grp_fu_2123_p2,
        ce => grp_fu_2123_ce,
        dout => grp_fu_2123_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U783 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2131_p0,
        din1 => grp_fu_2131_p1,
        din2 => grp_fu_2131_p2,
        ce => grp_fu_2131_ce,
        dout => grp_fu_2131_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U784 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2139_p0,
        din1 => grp_fu_2139_p1,
        din2 => grp_fu_2139_p2,
        ce => grp_fu_2139_ce,
        dout => grp_fu_2139_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U785 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2147_p0,
        din1 => grp_fu_2147_p1,
        din2 => grp_fu_2147_p2,
        ce => grp_fu_2147_ce,
        dout => grp_fu_2147_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U786 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2155_p0,
        din1 => grp_fu_2155_p1,
        din2 => grp_fu_2155_p2,
        ce => grp_fu_2155_ce,
        dout => grp_fu_2155_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U787 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2163_p0,
        din1 => grp_fu_2163_p1,
        din2 => grp_fu_2163_p2,
        ce => grp_fu_2163_ce,
        dout => grp_fu_2163_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U788 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2171_p0,
        din1 => grp_fu_2171_p1,
        din2 => grp_fu_2171_p2,
        ce => grp_fu_2171_ce,
        dout => grp_fu_2171_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U789 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2179_p0,
        din1 => grp_fu_2179_p1,
        din2 => grp_fu_2179_p2,
        ce => grp_fu_2179_ce,
        dout => grp_fu_2179_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U790 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2187_p0,
        din1 => grp_fu_2187_p1,
        din2 => grp_fu_2187_p2,
        ce => grp_fu_2187_ce,
        dout => grp_fu_2187_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U791 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2195_p0,
        din1 => grp_fu_2195_p1,
        din2 => grp_fu_2195_p2,
        ce => grp_fu_2195_ce,
        dout => grp_fu_2195_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U792 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2203_p0,
        din1 => grp_fu_2203_p1,
        din2 => grp_fu_2203_p2,
        ce => grp_fu_2203_ce,
        dout => grp_fu_2203_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U793 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2211_p0,
        din1 => grp_fu_2211_p1,
        din2 => grp_fu_2211_p2,
        ce => grp_fu_2211_ce,
        dout => grp_fu_2211_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U794 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2219_p0,
        din1 => grp_fu_2219_p1,
        din2 => grp_fu_2219_p2,
        ce => grp_fu_2219_ce,
        dout => grp_fu_2219_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U795 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2227_p0,
        din1 => grp_fu_2227_p1,
        din2 => grp_fu_2227_p2,
        ce => grp_fu_2227_ce,
        dout => grp_fu_2227_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U796 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2235_p0,
        din1 => grp_fu_2235_p1,
        din2 => grp_fu_2235_p2,
        ce => grp_fu_2235_ce,
        dout => grp_fu_2235_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U797 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2243_p0,
        din1 => grp_fu_2243_p1,
        din2 => grp_fu_2243_p2,
        ce => grp_fu_2243_ce,
        dout => grp_fu_2243_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U798 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2251_p0,
        din1 => grp_fu_2251_p1,
        din2 => grp_fu_2251_p2,
        ce => grp_fu_2251_ce,
        dout => grp_fu_2251_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U799 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2259_p0,
        din1 => grp_fu_2259_p1,
        din2 => grp_fu_2259_p2,
        ce => grp_fu_2259_ce,
        dout => grp_fu_2259_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U800 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2267_p0,
        din1 => grp_fu_2267_p1,
        din2 => grp_fu_2267_p2,
        ce => grp_fu_2267_ce,
        dout => grp_fu_2267_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U801 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2275_p0,
        din1 => grp_fu_2275_p1,
        din2 => grp_fu_2275_p2,
        ce => grp_fu_2275_ce,
        dout => grp_fu_2275_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U802 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2283_p0,
        din1 => grp_fu_2283_p1,
        din2 => grp_fu_2283_p2,
        ce => grp_fu_2283_ce,
        dout => grp_fu_2283_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U803 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2291_p0,
        din1 => grp_fu_2291_p1,
        din2 => grp_fu_2291_p2,
        ce => grp_fu_2291_ce,
        dout => grp_fu_2291_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U804 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2299_p0,
        din1 => grp_fu_2299_p1,
        din2 => grp_fu_2299_p2,
        ce => grp_fu_2299_ce,
        dout => grp_fu_2299_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U805 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2307_p0,
        din1 => grp_fu_2307_p1,
        din2 => grp_fu_2307_p2,
        ce => grp_fu_2307_ce,
        dout => grp_fu_2307_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U806 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2315_p0,
        din1 => grp_fu_2315_p1,
        din2 => grp_fu_2315_p2,
        ce => grp_fu_2315_ce,
        dout => grp_fu_2315_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U807 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2323_p0,
        din1 => grp_fu_2323_p1,
        din2 => grp_fu_2323_p2,
        ce => grp_fu_2323_ce,
        dout => grp_fu_2323_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U808 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2331_p0,
        din1 => grp_fu_2331_p1,
        din2 => grp_fu_2331_p2,
        ce => grp_fu_2331_ce,
        dout => grp_fu_2331_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U809 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2339_p0,
        din1 => grp_fu_2339_p1,
        din2 => grp_fu_2339_p2,
        ce => grp_fu_2339_ce,
        dout => grp_fu_2339_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U810 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2347_p0,
        din1 => grp_fu_2347_p1,
        din2 => grp_fu_2347_p2,
        ce => grp_fu_2347_ce,
        dout => grp_fu_2347_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U811 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2355_p0,
        din1 => grp_fu_2355_p1,
        din2 => grp_fu_2355_p2,
        ce => grp_fu_2355_ce,
        dout => grp_fu_2355_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U812 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2363_p0,
        din1 => grp_fu_2363_p1,
        din2 => grp_fu_2363_p2,
        ce => grp_fu_2363_ce,
        dout => grp_fu_2363_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U813 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2371_p0,
        din1 => grp_fu_2371_p1,
        din2 => grp_fu_2371_p2,
        ce => grp_fu_2371_ce,
        dout => grp_fu_2371_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U814 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2379_p0,
        din1 => grp_fu_2379_p1,
        din2 => grp_fu_2379_p2,
        ce => grp_fu_2379_ce,
        dout => grp_fu_2379_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U815 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2387_p0,
        din1 => grp_fu_2387_p1,
        din2 => grp_fu_2387_p2,
        ce => grp_fu_2387_ce,
        dout => grp_fu_2387_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U816 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2395_p0,
        din1 => grp_fu_2395_p1,
        din2 => grp_fu_2395_p2,
        ce => grp_fu_2395_ce,
        dout => grp_fu_2395_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U817 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2403_p0,
        din1 => grp_fu_2403_p1,
        din2 => grp_fu_2403_p2,
        ce => grp_fu_2403_ce,
        dout => grp_fu_2403_p3);

    mac_muladd_16s_16s_24ns_24_4_1_U818 : component TOP_mac_muladd_16s_16s_24ns_24_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 24,
        dout_WIDTH => 24)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2411_p0,
        din1 => grp_fu_2411_p1,
        din2 => grp_fu_2411_p2,
        ce => grp_fu_2411_ce,
        dout => grp_fu_2411_p3);

    flow_control_loop_pipe_sequential_init_U : component TOP_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage3) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    data_idx_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln63_fu_859_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    data_idx_fu_180 <= data_idx_4_fu_865_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    data_idx_fu_180 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                DATA_TEMP_V_5_reg_2774 <= xi_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                DATA_TEMP_V_6_reg_2791 <= xr_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln63_reg_2746 <= icmp_ln63_fu_859_p2;
                icmp_ln63_reg_2746_pp0_iter1_reg <= icmp_ln63_reg_2746;
                sext_ln1171_100_cast_reg_2596 <= sext_ln1171_100_cast_fu_731_p1;
                sext_ln1171_101_cast_reg_2591 <= sext_ln1171_101_cast_fu_727_p1;
                sext_ln1171_102_cast_reg_2586 <= sext_ln1171_102_cast_fu_723_p1;
                sext_ln1171_103_cast_reg_2581 <= sext_ln1171_103_cast_fu_719_p1;
                sext_ln1171_104_cast_reg_2576 <= sext_ln1171_104_cast_fu_715_p1;
                sext_ln1171_105_cast_reg_2571 <= sext_ln1171_105_cast_fu_711_p1;
                sext_ln1171_106_cast_reg_2566 <= sext_ln1171_106_cast_fu_707_p1;
                sext_ln1171_107_cast_reg_2561 <= sext_ln1171_107_cast_fu_703_p1;
                sext_ln1171_108_cast_reg_2556 <= sext_ln1171_108_cast_fu_699_p1;
                sext_ln1171_109_cast_reg_2551 <= sext_ln1171_109_cast_fu_695_p1;
                sext_ln1171_110_cast_reg_2546 <= sext_ln1171_110_cast_fu_691_p1;
                sext_ln1171_111_cast_reg_2541 <= sext_ln1171_111_cast_fu_687_p1;
                sext_ln1171_112_cast_reg_2536 <= sext_ln1171_112_cast_fu_683_p1;
                sext_ln1171_113_cast_reg_2531 <= sext_ln1171_113_cast_fu_679_p1;
                sext_ln1171_114_cast_reg_2526 <= sext_ln1171_114_cast_fu_675_p1;
                sext_ln1171_115_cast_reg_2521 <= sext_ln1171_115_cast_fu_671_p1;
                sext_ln1171_116_cast_reg_2516 <= sext_ln1171_116_cast_fu_667_p1;
                sext_ln1171_117_cast_reg_2511 <= sext_ln1171_117_cast_fu_663_p1;
                sext_ln1171_118_cast_reg_2506 <= sext_ln1171_118_cast_fu_659_p1;
                sext_ln1171_119_cast_reg_2501 <= sext_ln1171_119_cast_fu_655_p1;
                sext_ln1171_120_cast_reg_2496 <= sext_ln1171_120_cast_fu_651_p1;
                sext_ln1171_121_cast_reg_2491 <= sext_ln1171_121_cast_fu_647_p1;
                sext_ln1171_122_cast_reg_2486 <= sext_ln1171_122_cast_fu_643_p1;
                sext_ln1171_123_cast_reg_2481 <= sext_ln1171_123_cast_fu_639_p1;
                sext_ln1171_124_cast_reg_2476 <= sext_ln1171_124_cast_fu_635_p1;
                sext_ln1171_125_cast_reg_2471 <= sext_ln1171_125_cast_fu_631_p1;
                sext_ln1171_126_cast_reg_2466 <= sext_ln1171_126_cast_fu_627_p1;
                sext_ln1171_127_cast_reg_2461 <= sext_ln1171_127_cast_fu_623_p1;
                sext_ln1171_128_cast_reg_2456 <= sext_ln1171_128_cast_fu_619_p1;
                sext_ln1171_129_cast_reg_2451 <= sext_ln1171_129_cast_fu_615_p1;
                sext_ln1171_130_cast_reg_2446 <= sext_ln1171_130_cast_fu_611_p1;
                sext_ln1171_131_cast_reg_2441 <= sext_ln1171_131_cast_fu_607_p1;
                sext_ln1171_132_cast_reg_2436 <= sext_ln1171_132_cast_fu_603_p1;
                sext_ln1171_133_cast_reg_2431 <= sext_ln1171_133_cast_fu_599_p1;
                sext_ln1171_134_cast_reg_2426 <= sext_ln1171_134_cast_fu_595_p1;
                sext_ln1171_72_cast_reg_2736 <= sext_ln1171_72_cast_fu_843_p1;
                sext_ln1171_73_cast_reg_2731 <= sext_ln1171_73_cast_fu_839_p1;
                sext_ln1171_74_cast_reg_2726 <= sext_ln1171_74_cast_fu_835_p1;
                sext_ln1171_75_cast_reg_2721 <= sext_ln1171_75_cast_fu_831_p1;
                sext_ln1171_76_cast_reg_2716 <= sext_ln1171_76_cast_fu_827_p1;
                sext_ln1171_77_cast_reg_2711 <= sext_ln1171_77_cast_fu_823_p1;
                sext_ln1171_78_cast_reg_2706 <= sext_ln1171_78_cast_fu_819_p1;
                sext_ln1171_79_cast_reg_2701 <= sext_ln1171_79_cast_fu_815_p1;
                sext_ln1171_80_cast_reg_2696 <= sext_ln1171_80_cast_fu_811_p1;
                sext_ln1171_81_cast_reg_2691 <= sext_ln1171_81_cast_fu_807_p1;
                sext_ln1171_82_cast_reg_2686 <= sext_ln1171_82_cast_fu_803_p1;
                sext_ln1171_83_cast_reg_2681 <= sext_ln1171_83_cast_fu_799_p1;
                sext_ln1171_84_cast_reg_2676 <= sext_ln1171_84_cast_fu_795_p1;
                sext_ln1171_85_cast_reg_2671 <= sext_ln1171_85_cast_fu_791_p1;
                sext_ln1171_86_cast_reg_2666 <= sext_ln1171_86_cast_fu_787_p1;
                sext_ln1171_87_cast_reg_2661 <= sext_ln1171_87_cast_fu_783_p1;
                sext_ln1171_88_cast_reg_2656 <= sext_ln1171_88_cast_fu_779_p1;
                sext_ln1171_89_cast_reg_2651 <= sext_ln1171_89_cast_fu_775_p1;
                sext_ln1171_90_cast_reg_2646 <= sext_ln1171_90_cast_fu_771_p1;
                sext_ln1171_91_cast_reg_2641 <= sext_ln1171_91_cast_fu_767_p1;
                sext_ln1171_92_cast_reg_2636 <= sext_ln1171_92_cast_fu_763_p1;
                sext_ln1171_93_cast_reg_2631 <= sext_ln1171_93_cast_fu_759_p1;
                sext_ln1171_94_cast_reg_2626 <= sext_ln1171_94_cast_fu_755_p1;
                sext_ln1171_95_cast_reg_2621 <= sext_ln1171_95_cast_fu_751_p1;
                sext_ln1171_96_cast_reg_2616 <= sext_ln1171_96_cast_fu_747_p1;
                sext_ln1171_97_cast_reg_2611 <= sext_ln1171_97_cast_fu_743_p1;
                sext_ln1171_98_cast_reg_2606 <= sext_ln1171_98_cast_fu_739_p1;
                sext_ln1171_99_cast_reg_2601 <= sext_ln1171_99_cast_fu_735_p1;
                sext_ln1171_cast_reg_2741 <= sext_ln1171_cast_fu_847_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_587 <= xi_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_591 <= xr_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                tmp_102_reg_3086 <= tmp_102_fu_1640_p1(23 downto 8);
                tmp_109_reg_3091 <= tmp_109_fu_1649_p1(23 downto 8);
                tmp_60_reg_3044 <= tmp_60_fu_1582_p1(23 downto 8);
                tmp_67_reg_3061 <= tmp_67_fu_1595_p1(23 downto 8);
                tmp_74_reg_3066 <= tmp_74_fu_1604_p1(23 downto 8);
                tmp_81_reg_3071 <= tmp_81_fu_1613_p1(23 downto 8);
                tmp_88_reg_3076 <= tmp_88_fu_1622_p1(23 downto 8);
                tmp_95_reg_3081 <= tmp_95_fu_1631_p1(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                trunc_ln717_1_reg_3191 <= trunc_ln717_1_fu_1887_p1(23 downto 8);
                trunc_ln717_2_reg_3196 <= trunc_ln717_2_fu_1896_p1(23 downto 8);
                trunc_ln717_3_reg_3201 <= trunc_ln717_3_fu_1905_p1(23 downto 8);
                trunc_ln717_4_reg_3206 <= trunc_ln717_4_fu_1914_p1(23 downto 8);
                trunc_ln717_8_reg_3176 <= trunc_ln717_8_fu_1860_p1(23 downto 8);
                trunc_ln717_9_reg_3181 <= trunc_ln717_9_fu_1869_p1(23 downto 8);
                trunc_ln717_s_reg_3186 <= trunc_ln717_s_fu_1878_p1(23 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage3_subdone, ap_condition_exit_pp0_iter1_stage3, ap_idle_pp0_0to0, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage3) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, channel_out_full_n)
    begin
                ap_block_pp0_stage0_01001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, channel_out_full_n)
    begin
                ap_block_pp0_stage0_11001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, channel_out_full_n)
    begin
                ap_block_pp0_stage0_subdone <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage2_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage3_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage4_01001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, channel_out_full_n, icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)))) or ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage5_01001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage5_11001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage5_subdone <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage6_01001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage6_11001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage6_subdone <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage7_01001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage7_11001 <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, channel_out_full_n)
    begin
                ap_block_pp0_stage7_subdone <= ((channel_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage4_iter1_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state13_pp0_stage4_iter1 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state14_pp0_stage5_iter1_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state14_pp0_stage5_iter1 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage6_iter1_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state15_pp0_stage6_iter1 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state16_pp0_stage7_iter1_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state16_pp0_stage7_iter1 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state17_pp0_stage0_iter2_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state17_pp0_stage0_iter2 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state18_pp0_stage1_iter2_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state18_pp0_stage1_iter2 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state19_pp0_stage2_iter2_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state19_pp0_stage2_iter2 <= (channel_out_full_n = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage3_iter2_assign_proc : process(channel_out_full_n)
    begin
                ap_block_state20_pp0_stage3_iter2 <= (channel_out_full_n = ap_const_logic_0);
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(icmp_ln63_reg_2746, xr_empty_n, xi_empty_n)
    begin
                ap_block_state5_pp0_stage4_iter0 <= (((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xi_empty_n = ap_const_logic_0)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (xr_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone, icmp_ln63_reg_2746)
    begin
        if (((icmp_ln63_reg_2746 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln63_reg_2746_pp0_iter1_reg, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (icmp_ln63_reg_2746_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_exit_pp0_iter1_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_data_idx_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, data_idx_fu_180, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_data_idx_3 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_data_idx_3 <= data_idx_fu_180;
        end if; 
    end process;


    channel_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, channel_out_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            channel_out_blk_n <= channel_out_full_n;
        else 
            channel_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    channel_out_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln717_8_reg_3176, trunc_ln717_9_reg_3181, trunc_ln717_s_reg_3186, trunc_ln717_1_reg_3191, trunc_ln717_2_reg_3196, trunc_ln717_3_reg_3201, trunc_ln717_4_reg_3206, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, trunc_ln_fu_1850_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            channel_out_din <= trunc_ln717_4_reg_3206;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            channel_out_din <= trunc_ln717_3_reg_3201;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            channel_out_din <= trunc_ln717_2_reg_3196;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            channel_out_din <= trunc_ln717_1_reg_3191;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            channel_out_din <= trunc_ln717_s_reg_3186;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            channel_out_din <= trunc_ln717_9_reg_3181;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            channel_out_din <= trunc_ln717_8_reg_3176;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            channel_out_din <= trunc_ln_fu_1850_p1(23 downto 8);
        else 
            channel_out_din <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    channel_out_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            channel_out_write <= ap_const_logic_1;
        else 
            channel_out_write <= ap_const_logic_0;
        end if; 
    end process;

    data_idx_4_fu_865_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_data_idx_3) + unsigned(ap_const_lv5_1));

    grp_fu_1923_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1923_ce <= ap_const_logic_1;
        else 
            grp_fu_1923_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1923_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1923_p1 <= sext_ln1171_cast_reg_2741(16 - 1 downto 0);

    grp_fu_1929_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1929_ce <= ap_const_logic_1;
        else 
            grp_fu_1929_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1929_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1929_p1 <= sext_ln1171_79_cast_reg_2701(16 - 1 downto 0);

    grp_fu_1935_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1935_ce <= ap_const_logic_1;
        else 
            grp_fu_1935_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1935_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1935_p1 <= sext_ln1171_87_cast_reg_2661(16 - 1 downto 0);

    grp_fu_1941_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1941_ce <= ap_const_logic_1;
        else 
            grp_fu_1941_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1941_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1941_p1 <= sext_ln1171_95_cast_reg_2621(16 - 1 downto 0);

    grp_fu_1947_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1947_ce <= ap_const_logic_1;
        else 
            grp_fu_1947_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1947_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1947_p1 <= sext_ln1171_103_cast_reg_2581(16 - 1 downto 0);

    grp_fu_1953_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1953_ce <= ap_const_logic_1;
        else 
            grp_fu_1953_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1953_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1953_p1 <= sext_ln1171_111_cast_reg_2541(16 - 1 downto 0);

    grp_fu_1959_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1959_ce <= ap_const_logic_1;
        else 
            grp_fu_1959_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1959_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1959_p1 <= sext_ln1171_119_cast_reg_2501(16 - 1 downto 0);

    grp_fu_1965_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_1965_ce <= ap_const_logic_1;
        else 
            grp_fu_1965_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1965_p0 <= sext_ln1171_135_fu_876_p1(16 - 1 downto 0);
    grp_fu_1965_p1 <= sext_ln1171_127_cast_reg_2461(16 - 1 downto 0);

    grp_fu_1971_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1971_ce <= ap_const_logic_1;
        else 
            grp_fu_1971_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1971_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_1971_p1 <= sext_ln1171_72_cast_reg_2736(16 - 1 downto 0);
    grp_fu_1971_p2 <= (tmp_s_fu_888_p4 & ap_const_lv8_0);

    grp_fu_1979_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1979_ce <= ap_const_logic_1;
        else 
            grp_fu_1979_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1979_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_1979_p1 <= sext_ln1171_80_cast_reg_2696(16 - 1 downto 0);
    grp_fu_1979_p2 <= (tmp_62_fu_909_p4 & ap_const_lv8_0);

    grp_fu_1987_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1987_ce <= ap_const_logic_1;
        else 
            grp_fu_1987_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1987_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_1987_p1 <= sext_ln1171_88_cast_reg_2656(16 - 1 downto 0);
    grp_fu_1987_p2 <= (tmp_69_fu_926_p4 & ap_const_lv8_0);

    grp_fu_1995_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_1995_ce <= ap_const_logic_1;
        else 
            grp_fu_1995_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1995_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_1995_p1 <= sext_ln1171_96_cast_reg_2616(16 - 1 downto 0);
    grp_fu_1995_p2 <= (tmp_76_fu_943_p4 & ap_const_lv8_0);

    grp_fu_2003_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2003_ce <= ap_const_logic_1;
        else 
            grp_fu_2003_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2003_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_2003_p1 <= sext_ln1171_104_cast_reg_2576(16 - 1 downto 0);
    grp_fu_2003_p2 <= (tmp_83_fu_960_p4 & ap_const_lv8_0);

    grp_fu_2011_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2011_ce <= ap_const_logic_1;
        else 
            grp_fu_2011_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2011_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_2011_p1 <= sext_ln1171_112_cast_reg_2536(16 - 1 downto 0);
    grp_fu_2011_p2 <= (tmp_90_fu_977_p4 & ap_const_lv8_0);

    grp_fu_2019_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2019_ce <= ap_const_logic_1;
        else 
            grp_fu_2019_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2019_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_2019_p1 <= sext_ln1171_120_cast_reg_2496(16 - 1 downto 0);
    grp_fu_2019_p2 <= (tmp_97_fu_994_p4 & ap_const_lv8_0);

    grp_fu_2027_ce_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_2027_ce <= ap_const_logic_1;
        else 
            grp_fu_2027_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2027_p0 <= sext_ln1171_136_fu_880_p1(16 - 1 downto 0);
    grp_fu_2027_p1 <= sext_ln1171_128_cast_reg_2456(16 - 1 downto 0);
    grp_fu_2027_p2 <= (tmp_104_fu_1011_p4 & ap_const_lv8_0);

    grp_fu_2035_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2035_ce <= ap_const_logic_1;
        else 
            grp_fu_2035_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2035_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2035_p1 <= sext_ln1171_73_cast_reg_2731(16 - 1 downto 0);
    grp_fu_2035_p2 <= (tmp_56_fu_1028_p4 & ap_const_lv8_0);

    grp_fu_2043_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2043_ce <= ap_const_logic_1;
        else 
            grp_fu_2043_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2043_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2043_p1 <= sext_ln1171_81_cast_reg_2691(16 - 1 downto 0);
    grp_fu_2043_p2 <= (tmp_63_fu_1049_p4 & ap_const_lv8_0);

    grp_fu_2051_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2051_ce <= ap_const_logic_1;
        else 
            grp_fu_2051_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2051_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2051_p1 <= sext_ln1171_89_cast_reg_2651(16 - 1 downto 0);
    grp_fu_2051_p2 <= (tmp_70_fu_1066_p4 & ap_const_lv8_0);

    grp_fu_2059_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2059_ce <= ap_const_logic_1;
        else 
            grp_fu_2059_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2059_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2059_p1 <= sext_ln1171_97_cast_reg_2611(16 - 1 downto 0);
    grp_fu_2059_p2 <= (tmp_77_fu_1083_p4 & ap_const_lv8_0);

    grp_fu_2067_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2067_ce <= ap_const_logic_1;
        else 
            grp_fu_2067_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2067_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2067_p1 <= sext_ln1171_105_cast_reg_2571(16 - 1 downto 0);
    grp_fu_2067_p2 <= (tmp_84_fu_1100_p4 & ap_const_lv8_0);

    grp_fu_2075_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2075_ce <= ap_const_logic_1;
        else 
            grp_fu_2075_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2075_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2075_p1 <= sext_ln1171_113_cast_reg_2531(16 - 1 downto 0);
    grp_fu_2075_p2 <= (tmp_91_fu_1117_p4 & ap_const_lv8_0);

    grp_fu_2083_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2083_ce <= ap_const_logic_1;
        else 
            grp_fu_2083_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2083_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2083_p1 <= sext_ln1171_121_cast_reg_2491(16 - 1 downto 0);
    grp_fu_2083_p2 <= (tmp_98_fu_1134_p4 & ap_const_lv8_0);

    grp_fu_2091_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2091_ce <= ap_const_logic_1;
        else 
            grp_fu_2091_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2091_p0 <= sext_ln1171_137_fu_884_p1(16 - 1 downto 0);
    grp_fu_2091_p1 <= sext_ln1171_129_cast_reg_2451(16 - 1 downto 0);
    grp_fu_2091_p2 <= (tmp_105_fu_1151_p4 & ap_const_lv8_0);

    grp_fu_2099_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2099_ce <= ap_const_logic_1;
        else 
            grp_fu_2099_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2099_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2099_p1 <= sext_ln1171_74_cast_reg_2726(16 - 1 downto 0);
    grp_fu_2099_p2 <= (tmp_57_fu_1168_p4 & ap_const_lv8_0);

    grp_fu_2107_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2107_ce <= ap_const_logic_1;
        else 
            grp_fu_2107_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2107_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2107_p1 <= sext_ln1171_82_cast_reg_2686(16 - 1 downto 0);
    grp_fu_2107_p2 <= (tmp_64_fu_1188_p4 & ap_const_lv8_0);

    grp_fu_2115_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2115_ce <= ap_const_logic_1;
        else 
            grp_fu_2115_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2115_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2115_p1 <= sext_ln1171_90_cast_reg_2646(16 - 1 downto 0);
    grp_fu_2115_p2 <= (tmp_71_fu_1205_p4 & ap_const_lv8_0);

    grp_fu_2123_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2123_ce <= ap_const_logic_1;
        else 
            grp_fu_2123_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2123_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2123_p1 <= sext_ln1171_98_cast_reg_2606(16 - 1 downto 0);
    grp_fu_2123_p2 <= (tmp_78_fu_1222_p4 & ap_const_lv8_0);

    grp_fu_2131_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2131_ce <= ap_const_logic_1;
        else 
            grp_fu_2131_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2131_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2131_p1 <= sext_ln1171_106_cast_reg_2566(16 - 1 downto 0);
    grp_fu_2131_p2 <= (tmp_85_fu_1239_p4 & ap_const_lv8_0);

    grp_fu_2139_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2139_ce <= ap_const_logic_1;
        else 
            grp_fu_2139_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2139_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2139_p1 <= sext_ln1171_114_cast_reg_2526(16 - 1 downto 0);
    grp_fu_2139_p2 <= (tmp_92_fu_1256_p4 & ap_const_lv8_0);

    grp_fu_2147_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2147_ce <= ap_const_logic_1;
        else 
            grp_fu_2147_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2147_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2147_p1 <= sext_ln1171_122_cast_reg_2486(16 - 1 downto 0);
    grp_fu_2147_p2 <= (tmp_99_fu_1273_p4 & ap_const_lv8_0);

    grp_fu_2155_ce_assign_proc : process(ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_2155_ce <= ap_const_logic_1;
        else 
            grp_fu_2155_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2155_p0 <= sext_ln1171_138_fu_905_p1(16 - 1 downto 0);
    grp_fu_2155_p1 <= sext_ln1171_130_cast_reg_2446(16 - 1 downto 0);
    grp_fu_2155_p2 <= (tmp_106_fu_1290_p4 & ap_const_lv8_0);

    grp_fu_2163_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2163_ce <= ap_const_logic_1;
        else 
            grp_fu_2163_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2163_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2163_p1 <= sext_ln1171_75_cast_reg_2721(16 - 1 downto 0);
    grp_fu_2163_p2 <= (tmp_58_fu_1307_p4 & ap_const_lv8_0);

    grp_fu_2171_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2171_ce <= ap_const_logic_1;
        else 
            grp_fu_2171_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2171_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2171_p1 <= sext_ln1171_83_cast_reg_2681(16 - 1 downto 0);
    grp_fu_2171_p2 <= (tmp_65_fu_1324_p4 & ap_const_lv8_0);

    grp_fu_2179_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2179_ce <= ap_const_logic_1;
        else 
            grp_fu_2179_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2179_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2179_p1 <= sext_ln1171_91_cast_reg_2641(16 - 1 downto 0);
    grp_fu_2179_p2 <= (tmp_72_fu_1341_p4 & ap_const_lv8_0);

    grp_fu_2187_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2187_ce <= ap_const_logic_1;
        else 
            grp_fu_2187_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2187_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2187_p1 <= sext_ln1171_99_cast_reg_2601(16 - 1 downto 0);
    grp_fu_2187_p2 <= (tmp_79_fu_1358_p4 & ap_const_lv8_0);

    grp_fu_2195_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2195_ce <= ap_const_logic_1;
        else 
            grp_fu_2195_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2195_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2195_p1 <= sext_ln1171_107_cast_reg_2561(16 - 1 downto 0);
    grp_fu_2195_p2 <= (tmp_86_fu_1375_p4 & ap_const_lv8_0);

    grp_fu_2203_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2203_ce <= ap_const_logic_1;
        else 
            grp_fu_2203_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2203_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2203_p1 <= sext_ln1171_115_cast_reg_2521(16 - 1 downto 0);
    grp_fu_2203_p2 <= (tmp_93_fu_1392_p4 & ap_const_lv8_0);

    grp_fu_2211_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2211_ce <= ap_const_logic_1;
        else 
            grp_fu_2211_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2211_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2211_p1 <= sext_ln1171_123_cast_reg_2481(16 - 1 downto 0);
    grp_fu_2211_p2 <= (tmp_100_fu_1409_p4 & ap_const_lv8_0);

    grp_fu_2219_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_2219_ce <= ap_const_logic_1;
        else 
            grp_fu_2219_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2219_p0 <= sext_ln1171_139_fu_1045_p1(16 - 1 downto 0);
    grp_fu_2219_p1 <= sext_ln1171_131_cast_reg_2441(16 - 1 downto 0);
    grp_fu_2219_p2 <= (tmp_107_fu_1426_p4 & ap_const_lv8_0);

    grp_fu_2227_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2227_ce <= ap_const_logic_1;
        else 
            grp_fu_2227_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2227_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2227_p1 <= sext_ln1171_76_cast_reg_2716(16 - 1 downto 0);
    grp_fu_2227_p2 <= (tmp_59_fu_1443_p4 & ap_const_lv8_0);

    grp_fu_2235_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2235_ce <= ap_const_logic_1;
        else 
            grp_fu_2235_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2235_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2235_p1 <= sext_ln1171_84_cast_reg_2676(16 - 1 downto 0);
    grp_fu_2235_p2 <= (tmp_66_fu_1463_p4 & ap_const_lv8_0);

    grp_fu_2243_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2243_ce <= ap_const_logic_1;
        else 
            grp_fu_2243_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2243_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2243_p1 <= sext_ln1171_92_cast_reg_2636(16 - 1 downto 0);
    grp_fu_2243_p2 <= (tmp_73_fu_1480_p4 & ap_const_lv8_0);

    grp_fu_2251_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2251_ce <= ap_const_logic_1;
        else 
            grp_fu_2251_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2251_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2251_p1 <= sext_ln1171_100_cast_reg_2596(16 - 1 downto 0);
    grp_fu_2251_p2 <= (tmp_80_fu_1497_p4 & ap_const_lv8_0);

    grp_fu_2259_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2259_ce <= ap_const_logic_1;
        else 
            grp_fu_2259_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2259_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2259_p1 <= sext_ln1171_108_cast_reg_2556(16 - 1 downto 0);
    grp_fu_2259_p2 <= (tmp_87_fu_1514_p4 & ap_const_lv8_0);

    grp_fu_2267_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2267_ce <= ap_const_logic_1;
        else 
            grp_fu_2267_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2267_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2267_p1 <= sext_ln1171_116_cast_reg_2516(16 - 1 downto 0);
    grp_fu_2267_p2 <= (tmp_94_fu_1531_p4 & ap_const_lv8_0);

    grp_fu_2275_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2275_ce <= ap_const_logic_1;
        else 
            grp_fu_2275_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2275_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2275_p1 <= sext_ln1171_124_cast_reg_2476(16 - 1 downto 0);
    grp_fu_2275_p2 <= (tmp_101_fu_1548_p4 & ap_const_lv8_0);

    grp_fu_2283_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_block_pp0_stage0_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2283_ce <= ap_const_logic_1;
        else 
            grp_fu_2283_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2283_p0 <= sext_ln1171_140_fu_1185_p1(16 - 1 downto 0);
    grp_fu_2283_p1 <= sext_ln1171_132_cast_reg_2436(16 - 1 downto 0);
    grp_fu_2283_p2 <= (tmp_108_fu_1565_p4 & ap_const_lv8_0);

    grp_fu_2291_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2291_ce <= ap_const_logic_1;
        else 
            grp_fu_2291_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2291_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2291_p1 <= sext_ln1171_77_cast_reg_2711(16 - 1 downto 0);
    grp_fu_2291_p2 <= (tmp_60_reg_3044 & ap_const_lv8_0);

    grp_fu_2299_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2299_ce <= ap_const_logic_1;
        else 
            grp_fu_2299_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2299_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2299_p1 <= sext_ln1171_85_cast_reg_2671(16 - 1 downto 0);
    grp_fu_2299_p2 <= (tmp_67_reg_3061 & ap_const_lv8_0);

    grp_fu_2307_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2307_ce <= ap_const_logic_1;
        else 
            grp_fu_2307_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2307_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2307_p1 <= sext_ln1171_93_cast_reg_2631(16 - 1 downto 0);
    grp_fu_2307_p2 <= (tmp_74_reg_3066 & ap_const_lv8_0);

    grp_fu_2315_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2315_ce <= ap_const_logic_1;
        else 
            grp_fu_2315_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2315_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2315_p1 <= sext_ln1171_101_cast_reg_2591(16 - 1 downto 0);
    grp_fu_2315_p2 <= (tmp_81_reg_3071 & ap_const_lv8_0);

    grp_fu_2323_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2323_ce <= ap_const_logic_1;
        else 
            grp_fu_2323_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2323_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2323_p1 <= sext_ln1171_109_cast_reg_2551(16 - 1 downto 0);
    grp_fu_2323_p2 <= (tmp_88_reg_3076 & ap_const_lv8_0);

    grp_fu_2331_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2331_ce <= ap_const_logic_1;
        else 
            grp_fu_2331_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2331_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2331_p1 <= sext_ln1171_117_cast_reg_2511(16 - 1 downto 0);
    grp_fu_2331_p2 <= (tmp_95_reg_3081 & ap_const_lv8_0);

    grp_fu_2339_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2339_ce <= ap_const_logic_1;
        else 
            grp_fu_2339_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2339_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2339_p1 <= sext_ln1171_125_cast_reg_2471(16 - 1 downto 0);
    grp_fu_2339_p2 <= (tmp_102_reg_3086 & ap_const_lv8_0);

    grp_fu_2347_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2347_ce <= ap_const_logic_1;
        else 
            grp_fu_2347_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2347_p0 <= sext_ln1171_141_fu_1460_p1(16 - 1 downto 0);
    grp_fu_2347_p1 <= sext_ln1171_133_cast_reg_2431(16 - 1 downto 0);
    grp_fu_2347_p2 <= (tmp_109_reg_3091 & ap_const_lv8_0);

    grp_fu_2355_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2355_ce <= ap_const_logic_1;
        else 
            grp_fu_2355_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2355_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2355_p1 <= sext_ln1171_78_cast_reg_2706(16 - 1 downto 0);
    grp_fu_2355_p2 <= (tmp_61_fu_1714_p4 & ap_const_lv8_0);

    grp_fu_2363_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2363_ce <= ap_const_logic_1;
        else 
            grp_fu_2363_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2363_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2363_p1 <= sext_ln1171_86_cast_reg_2666(16 - 1 downto 0);
    grp_fu_2363_p2 <= (tmp_68_fu_1731_p4 & ap_const_lv8_0);

    grp_fu_2371_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2371_ce <= ap_const_logic_1;
        else 
            grp_fu_2371_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2371_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2371_p1 <= sext_ln1171_94_cast_reg_2626(16 - 1 downto 0);
    grp_fu_2371_p2 <= (tmp_75_fu_1748_p4 & ap_const_lv8_0);

    grp_fu_2379_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2379_ce <= ap_const_logic_1;
        else 
            grp_fu_2379_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2379_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2379_p1 <= sext_ln1171_102_cast_reg_2586(16 - 1 downto 0);
    grp_fu_2379_p2 <= (tmp_82_fu_1765_p4 & ap_const_lv8_0);

    grp_fu_2387_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2387_ce <= ap_const_logic_1;
        else 
            grp_fu_2387_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2387_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2387_p1 <= sext_ln1171_110_cast_reg_2546(16 - 1 downto 0);
    grp_fu_2387_p2 <= (tmp_89_fu_1782_p4 & ap_const_lv8_0);

    grp_fu_2395_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2395_ce <= ap_const_logic_1;
        else 
            grp_fu_2395_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2395_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2395_p1 <= sext_ln1171_118_cast_reg_2506(16 - 1 downto 0);
    grp_fu_2395_p2 <= (tmp_96_fu_1799_p4 & ap_const_lv8_0);

    grp_fu_2403_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2403_ce <= ap_const_logic_1;
        else 
            grp_fu_2403_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2403_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2403_p1 <= sext_ln1171_126_cast_reg_2466(16 - 1 downto 0);
    grp_fu_2403_p2 <= (tmp_103_fu_1816_p4 & ap_const_lv8_0);

    grp_fu_2411_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_2411_ce <= ap_const_logic_1;
        else 
            grp_fu_2411_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2411_p0 <= sext_ln1171_142_fu_1591_p1(16 - 1 downto 0);
    grp_fu_2411_p1 <= sext_ln1171_134_cast_reg_2426(16 - 1 downto 0);
    grp_fu_2411_p2 <= (tmp_110_fu_1833_p4 & ap_const_lv8_0);
    icmp_ln63_fu_859_p2 <= "1" when (ap_sig_allocacmp_data_idx_3 = ap_const_lv5_10) else "0";
        sext_ln1171_100_cast_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_100),24));

        sext_ln1171_101_cast_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_101),24));

        sext_ln1171_102_cast_fu_723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_102),24));

        sext_ln1171_103_cast_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_103),24));

        sext_ln1171_104_cast_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_104),24));

        sext_ln1171_105_cast_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_105),24));

        sext_ln1171_106_cast_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_106),24));

        sext_ln1171_107_cast_fu_703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_107),24));

        sext_ln1171_108_cast_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_108),24));

        sext_ln1171_109_cast_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_109),24));

        sext_ln1171_110_cast_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_110),24));

        sext_ln1171_111_cast_fu_687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_111),24));

        sext_ln1171_112_cast_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_112),24));

        sext_ln1171_113_cast_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_113),24));

        sext_ln1171_114_cast_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_114),24));

        sext_ln1171_115_cast_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_115),24));

        sext_ln1171_116_cast_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_116),24));

        sext_ln1171_117_cast_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_117),24));

        sext_ln1171_118_cast_fu_659_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_118),24));

        sext_ln1171_119_cast_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_119),24));

        sext_ln1171_120_cast_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_120),24));

        sext_ln1171_121_cast_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_121),24));

        sext_ln1171_122_cast_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_122),24));

        sext_ln1171_123_cast_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_123),24));

        sext_ln1171_124_cast_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_124),24));

        sext_ln1171_125_cast_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_125),24));

        sext_ln1171_126_cast_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_126),24));

        sext_ln1171_127_cast_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_127),24));

        sext_ln1171_128_cast_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_128),24));

        sext_ln1171_129_cast_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_129),24));

        sext_ln1171_130_cast_fu_611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_130),24));

        sext_ln1171_131_cast_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_131),24));

        sext_ln1171_132_cast_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_132),24));

        sext_ln1171_133_cast_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_133),24));

        sext_ln1171_134_cast_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_134),24));

    sext_ln1171_135_fu_876_p0 <= xr_dout;
        sext_ln1171_135_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_135_fu_876_p0),24));

        sext_ln1171_136_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_587),24));

        sext_ln1171_137_fu_884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_591),24));

        sext_ln1171_138_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_587),24));

        sext_ln1171_139_fu_1045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_591),24));

        sext_ln1171_140_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DATA_TEMP_V_5_reg_2774),24));

        sext_ln1171_141_fu_1460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DATA_TEMP_V_6_reg_2791),24));

    sext_ln1171_142_fu_1591_p0 <= reg_587;
        sext_ln1171_142_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_142_fu_1591_p0),24));

        sext_ln1171_72_cast_fu_843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_72),24));

        sext_ln1171_73_cast_fu_839_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_73),24));

        sext_ln1171_74_cast_fu_835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_74),24));

        sext_ln1171_75_cast_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_75),24));

        sext_ln1171_76_cast_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_76),24));

        sext_ln1171_77_cast_fu_823_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_77),24));

        sext_ln1171_78_cast_fu_819_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_78),24));

        sext_ln1171_79_cast_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_79),24));

        sext_ln1171_80_cast_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_80),24));

        sext_ln1171_81_cast_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_81),24));

        sext_ln1171_82_cast_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_82),24));

        sext_ln1171_83_cast_fu_799_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_83),24));

        sext_ln1171_84_cast_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_84),24));

        sext_ln1171_85_cast_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_85),24));

        sext_ln1171_86_cast_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_86),24));

        sext_ln1171_87_cast_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_87),24));

        sext_ln1171_88_cast_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_88),24));

        sext_ln1171_89_cast_fu_775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_89),24));

        sext_ln1171_90_cast_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_90),24));

        sext_ln1171_91_cast_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_91),24));

        sext_ln1171_92_cast_fu_763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_92),24));

        sext_ln1171_93_cast_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_93),24));

        sext_ln1171_94_cast_fu_755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_94),24));

        sext_ln1171_95_cast_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_95),24));

        sext_ln1171_96_cast_fu_747_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_96),24));

        sext_ln1171_97_cast_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_97),24));

        sext_ln1171_98_cast_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_98),24));

        sext_ln1171_99_cast_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171_99),24));

        sext_ln1171_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1171),24));

    tmp_100_fu_1409_p1 <= grp_fu_2147_p3;
    tmp_100_fu_1409_p4 <= tmp_100_fu_1409_p1(23 downto 8);
    tmp_101_fu_1548_p1 <= grp_fu_2211_p3;
    tmp_101_fu_1548_p4 <= tmp_101_fu_1548_p1(23 downto 8);
    tmp_102_fu_1640_p1 <= grp_fu_2275_p3;
    tmp_103_fu_1816_p1 <= grp_fu_2339_p3;
    tmp_103_fu_1816_p4 <= tmp_103_fu_1816_p1(23 downto 8);
    tmp_104_fu_1011_p4 <= grp_fu_1965_p2(23 downto 8);
    tmp_105_fu_1151_p1 <= grp_fu_2027_p3;
    tmp_105_fu_1151_p4 <= tmp_105_fu_1151_p1(23 downto 8);
    tmp_106_fu_1290_p1 <= grp_fu_2091_p3;
    tmp_106_fu_1290_p4 <= tmp_106_fu_1290_p1(23 downto 8);
    tmp_107_fu_1426_p1 <= grp_fu_2155_p3;
    tmp_107_fu_1426_p4 <= tmp_107_fu_1426_p1(23 downto 8);
    tmp_108_fu_1565_p1 <= grp_fu_2219_p3;
    tmp_108_fu_1565_p4 <= tmp_108_fu_1565_p1(23 downto 8);
    tmp_109_fu_1649_p1 <= grp_fu_2283_p3;
    tmp_110_fu_1833_p1 <= grp_fu_2347_p3;
    tmp_110_fu_1833_p4 <= tmp_110_fu_1833_p1(23 downto 8);
    tmp_56_fu_1028_p1 <= grp_fu_1971_p3;
    tmp_56_fu_1028_p4 <= tmp_56_fu_1028_p1(23 downto 8);
    tmp_57_fu_1168_p1 <= grp_fu_2035_p3;
    tmp_57_fu_1168_p4 <= tmp_57_fu_1168_p1(23 downto 8);
    tmp_58_fu_1307_p1 <= grp_fu_2099_p3;
    tmp_58_fu_1307_p4 <= tmp_58_fu_1307_p1(23 downto 8);
    tmp_59_fu_1443_p1 <= grp_fu_2163_p3;
    tmp_59_fu_1443_p4 <= tmp_59_fu_1443_p1(23 downto 8);
    tmp_60_fu_1582_p1 <= grp_fu_2227_p3;
    tmp_61_fu_1714_p1 <= grp_fu_2291_p3;
    tmp_61_fu_1714_p4 <= tmp_61_fu_1714_p1(23 downto 8);
    tmp_62_fu_909_p4 <= grp_fu_1929_p2(23 downto 8);
    tmp_63_fu_1049_p1 <= grp_fu_1979_p3;
    tmp_63_fu_1049_p4 <= tmp_63_fu_1049_p1(23 downto 8);
    tmp_64_fu_1188_p1 <= grp_fu_2043_p3;
    tmp_64_fu_1188_p4 <= tmp_64_fu_1188_p1(23 downto 8);
    tmp_65_fu_1324_p1 <= grp_fu_2107_p3;
    tmp_65_fu_1324_p4 <= tmp_65_fu_1324_p1(23 downto 8);
    tmp_66_fu_1463_p1 <= grp_fu_2171_p3;
    tmp_66_fu_1463_p4 <= tmp_66_fu_1463_p1(23 downto 8);
    tmp_67_fu_1595_p1 <= grp_fu_2235_p3;
    tmp_68_fu_1731_p1 <= grp_fu_2299_p3;
    tmp_68_fu_1731_p4 <= tmp_68_fu_1731_p1(23 downto 8);
    tmp_69_fu_926_p4 <= grp_fu_1935_p2(23 downto 8);
    tmp_70_fu_1066_p1 <= grp_fu_1987_p3;
    tmp_70_fu_1066_p4 <= tmp_70_fu_1066_p1(23 downto 8);
    tmp_71_fu_1205_p1 <= grp_fu_2051_p3;
    tmp_71_fu_1205_p4 <= tmp_71_fu_1205_p1(23 downto 8);
    tmp_72_fu_1341_p1 <= grp_fu_2115_p3;
    tmp_72_fu_1341_p4 <= tmp_72_fu_1341_p1(23 downto 8);
    tmp_73_fu_1480_p1 <= grp_fu_2179_p3;
    tmp_73_fu_1480_p4 <= tmp_73_fu_1480_p1(23 downto 8);
    tmp_74_fu_1604_p1 <= grp_fu_2243_p3;
    tmp_75_fu_1748_p1 <= grp_fu_2307_p3;
    tmp_75_fu_1748_p4 <= tmp_75_fu_1748_p1(23 downto 8);
    tmp_76_fu_943_p4 <= grp_fu_1941_p2(23 downto 8);
    tmp_77_fu_1083_p1 <= grp_fu_1995_p3;
    tmp_77_fu_1083_p4 <= tmp_77_fu_1083_p1(23 downto 8);
    tmp_78_fu_1222_p1 <= grp_fu_2059_p3;
    tmp_78_fu_1222_p4 <= tmp_78_fu_1222_p1(23 downto 8);
    tmp_79_fu_1358_p1 <= grp_fu_2123_p3;
    tmp_79_fu_1358_p4 <= tmp_79_fu_1358_p1(23 downto 8);
    tmp_80_fu_1497_p1 <= grp_fu_2187_p3;
    tmp_80_fu_1497_p4 <= tmp_80_fu_1497_p1(23 downto 8);
    tmp_81_fu_1613_p1 <= grp_fu_2251_p3;
    tmp_82_fu_1765_p1 <= grp_fu_2315_p3;
    tmp_82_fu_1765_p4 <= tmp_82_fu_1765_p1(23 downto 8);
    tmp_83_fu_960_p4 <= grp_fu_1947_p2(23 downto 8);
    tmp_84_fu_1100_p1 <= grp_fu_2003_p3;
    tmp_84_fu_1100_p4 <= tmp_84_fu_1100_p1(23 downto 8);
    tmp_85_fu_1239_p1 <= grp_fu_2067_p3;
    tmp_85_fu_1239_p4 <= tmp_85_fu_1239_p1(23 downto 8);
    tmp_86_fu_1375_p1 <= grp_fu_2131_p3;
    tmp_86_fu_1375_p4 <= tmp_86_fu_1375_p1(23 downto 8);
    tmp_87_fu_1514_p1 <= grp_fu_2195_p3;
    tmp_87_fu_1514_p4 <= tmp_87_fu_1514_p1(23 downto 8);
    tmp_88_fu_1622_p1 <= grp_fu_2259_p3;
    tmp_89_fu_1782_p1 <= grp_fu_2323_p3;
    tmp_89_fu_1782_p4 <= tmp_89_fu_1782_p1(23 downto 8);
    tmp_90_fu_977_p4 <= grp_fu_1953_p2(23 downto 8);
    tmp_91_fu_1117_p1 <= grp_fu_2011_p3;
    tmp_91_fu_1117_p4 <= tmp_91_fu_1117_p1(23 downto 8);
    tmp_92_fu_1256_p1 <= grp_fu_2075_p3;
    tmp_92_fu_1256_p4 <= tmp_92_fu_1256_p1(23 downto 8);
    tmp_93_fu_1392_p1 <= grp_fu_2139_p3;
    tmp_93_fu_1392_p4 <= tmp_93_fu_1392_p1(23 downto 8);
    tmp_94_fu_1531_p1 <= grp_fu_2203_p3;
    tmp_94_fu_1531_p4 <= tmp_94_fu_1531_p1(23 downto 8);
    tmp_95_fu_1631_p1 <= grp_fu_2267_p3;
    tmp_96_fu_1799_p1 <= grp_fu_2331_p3;
    tmp_96_fu_1799_p4 <= tmp_96_fu_1799_p1(23 downto 8);
    tmp_97_fu_994_p4 <= grp_fu_1959_p2(23 downto 8);
    tmp_98_fu_1134_p1 <= grp_fu_2019_p3;
    tmp_98_fu_1134_p4 <= tmp_98_fu_1134_p1(23 downto 8);
    tmp_99_fu_1273_p1 <= grp_fu_2083_p3;
    tmp_99_fu_1273_p4 <= tmp_99_fu_1273_p1(23 downto 8);
    tmp_s_fu_888_p4 <= grp_fu_1923_p2(23 downto 8);
    trunc_ln717_1_fu_1887_p1 <= grp_fu_2387_p3;
    trunc_ln717_2_fu_1896_p1 <= grp_fu_2395_p3;
    trunc_ln717_3_fu_1905_p1 <= grp_fu_2403_p3;
    trunc_ln717_4_fu_1914_p1 <= grp_fu_2411_p3;
    trunc_ln717_8_fu_1860_p1 <= grp_fu_2363_p3;
    trunc_ln717_9_fu_1869_p1 <= grp_fu_2371_p3;
    trunc_ln717_s_fu_1878_p1 <= grp_fu_2379_p3;
    trunc_ln_fu_1850_p1 <= grp_fu_2355_p3;

    xi_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln63_reg_2746, xi_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xi_blk_n <= xi_empty_n;
        else 
            xi_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xi_read_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln63_reg_2746, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xi_read <= ap_const_logic_1;
        else 
            xi_read <= ap_const_logic_0;
        end if; 
    end process;


    xr_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln63_reg_2746, xr_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xr_blk_n <= xr_empty_n;
        else 
            xr_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    xr_read_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln63_reg_2746, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln63_reg_2746 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            xr_read <= ap_const_logic_1;
        else 
            xr_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
