
*** Running vivado
    with args -log design1_c_counter_binary_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1_c_counter_binary_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design1_c_counter_binary_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 294.070 ; gain = 84.707
INFO: [Synth 8-638] synthesizing module 'design1_c_counter_binary_0_0' [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_c_counter_binary_0_0/synth/design1_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'design1_c_counter_binary_0_0' (8#1) [c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Lesson6/Ex6_1_sdk/Ex6_1_sdk.srcs/sources_1/bd/design1/ip/design1_c_counter_binary_0_0/synth/design1_c_counter_binary_0_0.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 338.164 ; gain = 128.801
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:52 . Memory (MB): peak = 338.164 ; gain = 128.801
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 574.320 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:01:28 . Memory (MB): peak = 574.320 ; gain = 364.957
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:01:28 . Memory (MB): peak = 574.320 ; gain = 364.957
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:01:28 . Memory (MB): peak = 574.320 ; gain = 364.957
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:29 . Memory (MB): peak = 574.320 ; gain = 364.957
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:32 . Memory (MB): peak = 574.320 ; gain = 364.957
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:11 . Memory (MB): peak = 588.480 ; gain = 379.117
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:02:11 . Memory (MB): peak = 588.480 ; gain = 379.117
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:02:12 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |MUXCY |     3|
|3     |XORCY |     4|
|4     |FDRE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:02:15 . Memory (MB): peak = 608.883 ; gain = 399.520
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:51 . Memory (MB): peak = 625.203 ; gain = 408.668
