# SPM-Implementation

üß© **SPM Algorithm Hardware Implementation (Vivado)**  
This repository contains an FPGA-based implementation of the SPM algorithm as proposed in the paper  
**[‚ÄúA Lightweight and Efficient Encryption/Decryption Coprocessor for RLWE-Based Cryptography‚Äù](https://ieeexplore.ieee.org/document/10659211)**  
published by IEEE. The design is developed, synthesized, and implemented using Xilinx Vivado, targeting post-implementation timing and resource analysis.

---

## üî• Main Updated RTL File
The latest and most stable implementation of the SPM algorithm is in:

‚û°Ô∏è **[`SPM_Final.v`](SPM.srcs/sources_1/new/SPM_Final.v)**  
This file contains the final optimized architecture with all recent updates.

---

## üìÅ Memory Initialization Files

- **RAM1 (a-coeffs, 2 per address)**  
  [`RAM1.coe`](SPM.srcs/sources_1/ip/blk_mem_gen_0/a.coe)

- **RAM2 (b-coeffs, 4 per address with SPM rotations)**  
  [`RAM2.coe`](SPM.srcs/sources_1/ip/blk_mem_gen_1/b.coe)

---

## üßÆ Polynomials Used (n = 8)

\[
A(x) = 1 + 2x + 3x^2 + 4x^3 + 5x^4 + 6x^5 + 7x^6 + 8x^7
\]

\[
B(x) = 1 + 2x + 3x^2 + 4x^3 + 5x^4 + 6x^5 + 7x^6 + 8x^7
\]

---

## üìä Vivado Results & Comparison



### ‚ñ∂ Output Verification (Python vs Hardware)

![Python Output Verification](Results/Python_Implementation_Result.png)  
![Output Waveform](Results/Output_waveform.png)

### ‚ñ∂ Resource Utilization (Post-Implementation)

![Utilization Report](Results/Report_utilization.png)

### ‚ñ∂ Paper Comparison (SPM-8 Reference)

![SPM-8 Paper Utilization](Results/SPM_8_Paper_utilization.png)

