Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Thu Oct 28 10:35:32 2021
| Host             : DESKTOP-OJEOEP6 running 64-bit major release  (build 9200)
| Command          : report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
| Design           : Datapath
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 82.432 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 81.640                           |
| Device Static (W)        | 0.792                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    18.137 |     2364 |       --- |             --- |
|   LUT as Logic |    17.162 |     1439 |     63400 |            2.27 |
|   CARRY4       |     0.705 |      108 |     15850 |            0.68 |
|   Register     |     0.255 |      651 |    126800 |            0.51 |
|   BUFG         |     0.012 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.002 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |       22 |       --- |             --- |
| Signals        |    23.425 |     2631 |       --- |             --- |
| Block RAM      |     0.322 |        1 |       135 |            0.74 |
| DSPs           |     8.513 |       10 |       240 |            4.17 |
| I/O            |    31.244 |      130 |       210 |           61.90 |
| Static Power   |     0.792 |          |           |                 |
| Total          |    82.432 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint    |       1.000 |    50.954 |      50.391 |      0.563 | Unspecified | NA         |
| Vccaux    |       1.800 |     2.650 |       2.557 |      0.093 | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18    |       1.800 |    14.802 |      14.798 |      0.004 | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccbram   |       1.000 |     0.028 |       0.009 |      0.018 | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| Datapath       |    81.640 |
|   alu          |    13.391 |
|   alu_control  |     3.722 |
|   alu_src_a    |     3.085 |
|   alu_src_b    |     3.346 |
|   branch_logic |     0.001 |
|   ex_mem       |     0.469 |
|   hi_lo        |     1.751 |
|   id_ex        |    21.080 |
|   if_id        |     0.255 |
|   mem_to_reg   |     0.679 |
|   mem_wb       |     0.311 |
|   pc           |     0.800 |
|   pc_adder     |     0.091 |
|   pc_adder2    |     0.163 |
|   pc_adder_8   |     0.024 |
|   pc_src       |     0.166 |
|   reg_dst      |     0.015 |
|   reg_file     |     0.989 |
+----------------+-----------+


