
*** Running vivado
    with args -log ram_nn.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ram_nn.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source ram_nn.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.270 ; gain = 0.023 ; free physical = 465 ; free virtual = 6824
Command: link_design -top ram_nn -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2725.402 ; gain = 0.000 ; free physical = 167 ; free virtual = 6476
INFO: [Netlist 29-17] Analyzing 508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2725.402 ; gain = 0.000 ; free physical = 163 ; free virtual = 6387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.402 ; gain = 0.133 ; free physical = 161 ; free virtual = 6384
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2757.285 ; gain = 31.883 ; free physical = 152 ; free virtual = 6386

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e0752387

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.098 ; gain = 157.812 ; free physical = 256 ; free virtual = 6117

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_arbiter_inst/active_i_1__1 into driver instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_i_arbiter_inst/token[36]_i_3__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_o_arbiter_inst/active_i_1 into driver instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/actv_o_arbiter_inst/token[36]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/mult_arbiter_inst/active_i_1__0 into driver instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/mult_arbiter_inst/token[36]_i_3__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/active_i_1__2 into driver instance gen_neural_network[0].gen_input_layer.ram_nn_layer_inst/wgt_arbiter_inst/token[36]_i_3__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1829cb4d9

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 167 ; free virtual = 5875
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18fc8b3b3

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 166 ; free virtual = 5874
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18fec9f5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 169 ; free virtual = 5874
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18fec9f5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 168 ; free virtual = 5874
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18fec9f5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 168 ; free virtual = 5874
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18fec9f5c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3164.176 ; gain = 0.000 ; free physical = 168 ; free virtual = 5874
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.188 ; gain = 0.000 ; free physical = 166 ; free virtual = 5872
Ending Logic Optimization Task | Checksum: a0bd9d3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.188 ; gain = 24.012 ; free physical = 166 ; free virtual = 5872

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 8736de59

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 263 ; free virtual = 5833
Ending Power Optimization Task | Checksum: 8736de59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 210.812 ; free physical = 271 ; free virtual = 5841

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: f6f60260

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 252 ; free virtual = 5807
Ending Final Cleanup Task | Checksum: f6f60260

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 258 ; free virtual = 5813

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 258 ; free virtual = 5813
Ending Netlist Obfuscation Task | Checksum: f6f60260

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 258 ; free virtual = 5813
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 3399.000 ; gain = 673.598 ; free physical = 258 ; free virtual = 5813
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ram_nn_drc_opted.rpt -pb ram_nn_drc_opted.pb -rpx ram_nn_drc_opted.rpx
Command: report_drc -file ram_nn_drc_opted.rpt -pb ram_nn_drc_opted.pb -rpx ram_nn_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/idris/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 201 ; free virtual = 5703
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d59ce444

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 202 ; free virtual = 5703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 201 ; free virtual = 5703

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e7be405e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 161 ; free virtual = 5657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5669

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5670
Phase 1 Placer Initialization | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5670

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5670

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5670

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c290e594

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 175 ; free virtual = 5670

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 13eab6b48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 192 ; free virtual = 5557
Phase 2 Global Placement | Checksum: 13eab6b48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 195 ; free virtual = 5559

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13eab6b48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 195 ; free virtual = 5559

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2314d36b8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 194 ; free virtual = 5558

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2ad231952

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 194 ; free virtual = 5558

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2ad231952

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 191 ; free virtual = 5555

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d915385a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 194 ; free virtual = 5545

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540
Phase 3 Detail Placement | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d915385a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540
Phase 4.3 Placer Reporting | Checksum: 1d915385a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118306886

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540
Ending Placer Task | Checksum: c5855d98

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 189 ; free virtual = 5540
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 205 ; free virtual = 5555
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 278 ; free virtual = 5664
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ram_nn_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 352 ; free virtual = 5726
INFO: [runtcl-4] Executing : report_utilization -file ram_nn_utilization_placed.rpt -pb ram_nn_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ram_nn_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 507 ; free virtual = 5882
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3399.000 ; gain = 0.000 ; free physical = 212 ; free virtual = 5656
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ad528de5 ConstDB: 0 ShapeSum: 1832cfb3 RouteDB: 0
Post Restoration Checksum: NetGraph: 2b660e8 NumContArr: 37744366 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 3a2aa44e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 3419.668 ; gain = 20.668 ; free physical = 430 ; free virtual = 5679

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3a2aa44e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3426.664 ; gain = 27.664 ; free physical = 422 ; free virtual = 5672

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3a2aa44e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 3426.664 ; gain = 27.664 ; free physical = 422 ; free virtual = 5673
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11955
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11955
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 43754f19

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 405 ; free virtual = 5653

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 43754f19

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 405 ; free virtual = 5653
Phase 3 Initial Routing | Checksum: 1077932e3

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 501 ; free virtual = 5748

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1117
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 359 ; free virtual = 5617
Phase 4 Rip-up And Reroute | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 347 ; free virtual = 5606

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 345 ; free virtual = 5604

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 345 ; free virtual = 5604
Phase 6 Post Hold Fix | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 345 ; free virtual = 5604

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.72554 %
  Global Horizontal Routing Utilization  = 3.67123 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.3423%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 398 ; free virtual = 5595

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ee4a206

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 3456.727 ; gain = 57.727 ; free physical = 383 ; free virtual = 5582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c3192068

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3488.742 ; gain = 89.742 ; free physical = 444 ; free virtual = 5632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 3488.742 ; gain = 89.742 ; free physical = 464 ; free virtual = 5652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 3488.742 ; gain = 89.742 ; free physical = 464 ; free virtual = 5652
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3488.742 ; gain = 0.000 ; free physical = 463 ; free virtual = 5666
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ram_nn_drc_routed.rpt -pb ram_nn_drc_routed.pb -rpx ram_nn_drc_routed.rpx
Command: report_drc -file ram_nn_drc_routed.rpt -pb ram_nn_drc_routed.pb -rpx ram_nn_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3492.383 ; gain = 3.641 ; free physical = 289 ; free virtual = 5417
INFO: [runtcl-4] Executing : report_methodology -file ram_nn_methodology_drc_routed.rpt -pb ram_nn_methodology_drc_routed.pb -rpx ram_nn_methodology_drc_routed.rpx
Command: report_methodology -file ram_nn_methodology_drc_routed.rpt -pb ram_nn_methodology_drc_routed.pb -rpx ram_nn_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/RAM_NN/RAM_NN.runs/impl_1/ram_nn_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ram_nn_power_routed.rpt -pb ram_nn_power_summary_routed.pb -rpx ram_nn_power_routed.rpx
Command: report_power -file ram_nn_power_routed.rpt -pb ram_nn_power_summary_routed.pb -rpx ram_nn_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.414 ; gain = 40.031 ; free physical = 282 ; free virtual = 5417
INFO: [runtcl-4] Executing : report_route_status -file ram_nn_route_status.rpt -pb ram_nn_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ram_nn_timing_summary_routed.rpt -pb ram_nn_timing_summary_routed.pb -rpx ram_nn_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ram_nn_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ram_nn_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ram_nn_bus_skew_routed.rpt -pb ram_nn_bus_skew_routed.pb -rpx ram_nn_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 16:25:58 2023...
