<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.4/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>jc2_top.rpt</ascFile><devFile>C:/Xilinx/14.4/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>jc2_top.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="10- 6-2015" design="jc2_top" device="XC9572XL" eqnType="1" pkg="CS48" speed="-7" status="1" statusStr="Successful" swVersion="P.49d" time="  5:55PM" version="1.0"/><inputs id="RIGHT" userloc="B2"/><inputs id="LEFT" userloc="G7"/><inputs id="STOP" userloc="F2"/><global_inputs id="CLK" pinnum="GCK3" use="GCK3" userloc="A7"/><pin id="FB1_MC2_PIND7" pinnum="D7"/><pin id="FB1_MC3_PIND4" pinnum="D4"/><pin id="FB1_MC5_PIND6" pinnum="D6"/><pin id="FB1_MC6_PINC7" pinnum="C7"/><pin id="FB1_MC8_PINC6" pinnum="C6" signal="Q1_SPECSIG" use="O"/><pin id="FB1_MC9_PINB7" pinnum="B7"/><pin id="FB1_MC11_PINB6" pinnum="B6"/><pin id="FB1_MC14_PINA7" pinnum="A7" signal="CLK" use="GCK"/><pin id="FB1_MC15_PINA6" pinnum="A6"/><pin id="FB1_MC17_PINC5" pinnum="C5"/><pin id="FB2_MC2_PINF4" pinnum="F4"/><pin id="FB2_MC5_PING5" pinnum="G5" signal="Q3_SPECSIG" use="O"/><pin id="FB2_MC6_PINF5" pinnum="F5"/><pin id="FB2_MC8_PING6" pinnum="G6"/><pin id="FB2_MC9_PING7" pinnum="G7" signal="LEFT" use="I"/><pin id="FB2_MC11_PINF6" pinnum="F6" signal="Q2_SPECSIG" use="O"/><pin id="FB2_MC14_PINE6" pinnum="E6"/><pin id="FB2_MC15_PINE7" pinnum="E7"/><pin id="FB2_MC17_PINE5" pinnum="E5"/><pin id="FB3_MC2_PINB5" pinnum="B5"/><pin id="FB3_MC3_PINC4" pinnum="C4"/><pin id="FB3_MC5_PINA4" pinnum="A4"/><pin id="FB3_MC8_PINB4" pinnum="B4" signal="Q0_SPECSIG" use="O"/><pin id="FB3_MC9_PINA3" pinnum="A3"/><pin id="FB3_MC10_PIND3" pinnum="D3"/><pin id="FB3_MC11_PINB2" pinnum="B2" signal="RIGHT" use="I"/><pin id="FB3_MC14_PINB1" pinnum="B1"/><pin id="FB3_MC15_PINC2" pinnum="C2"/><pin id="FB3_MC16_PIND2" pinnum="D2"/><pin id="FB3_MC17_PINC3" pinnum="C3"/><pin id="FB4_MC2_PINE1" pinnum="E1"/><pin id="FB4_MC5_PINE2" pinnum="E2"/><pin id="FB4_MC6_PINE4" pinnum="E4"/><pin id="FB4_MC8_PINF1" pinnum="F1"/><pin id="FB4_MC11_PING1" pinnum="G1"/><pin id="FB4_MC14_PINF2" pinnum="F2" signal="STOP" use="I"/><pin id="FB4_MC15_PINE3" pinnum="E3"/><pin id="FB4_MC17_PING4" pinnum="G4"/><fblock id="FB1" inputUse="7" pinUse="1"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIND7"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIND4"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIND6"/><macrocell id="FB1_MC6" pin="FB1_MC6_PINC7"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PINC6" sigUse="4" signal="Q1_SPECSIG"><pterms pt1="FB1_8_1" pt2="FB1_8_2" pt3="FB1_8_3"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PINB7"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PINB6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PINA7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PINA6"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PINC5"/><macrocell id="FB1_MC18" sigUse="4" signal="RUN"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="DIR"/><fbinput id="FB1_I2" signal="RIGHT"/><fbinput id="FB1_I3" signal="LEFT"/><fbinput id="FB1_I4" signal="Q0_SPECSIG"/><fbinput id="FB1_I5" signal="Q2_SPECSIG"/><fbinput id="FB1_I6" signal="RUN"/><fbinput id="FB1_I7" signal="STOP"/><pterm id="FB1_8_1"><signal id="Q0_SPECSIG"/><signal id="DIR"/></pterm><pterm id="FB1_8_2"><signal id="Q2_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_8_3"><signal id="RUN"/></pterm><pterm id="FB1_18_1"><signal id="STOP" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="RIGHT"/><signal id="RUN" negated="ON"/><signal id="LEFT"/></pterm><equation id="Q1_SPECSIG" regUse="D" userloc="C6"><d2><eq_pterm ptindx="FB1_8_1"/><eq_pterm ptindx="FB1_8_2"/></d2><clk><fastsig signal="CLK"/></clk><ce><eq_pterm ptindx="FB1_8_3"/></ce><prld ptindx="GND"/></equation><equation id="RUN" negated="ON" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="8" pinUse="3"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PINF4"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PING5" sigUse="4" signal="Q3_SPECSIG"><pterms pt1="FB2_5_1" pt2="FB2_5_2" pt3="FB2_5_3"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PINF5"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PING6"/><macrocell id="FB2_MC9" pin="FB2_MC9_PING7"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PINF6" sigUse="4" signal="Q2_SPECSIG"><pterms pt1="FB2_11_1" pt2="FB2_11_2" pt3="FB2_11_3"/></macrocell><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PINE6"/><macrocell id="FB2_MC15" pin="FB2_MC15_PINE7"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PINE5"/><macrocell id="FB2_MC18" sigUse="3" signal="DIR"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="DIR"/><fbinput id="FB2_I2" signal="RIGHT"/><fbinput id="FB2_I3" signal="LEFT"/><fbinput id="FB2_I4" signal="Q0_SPECSIG"/><fbinput id="FB2_I5" signal="Q1_SPECSIG"/><fbinput id="FB2_I6" signal="Q2_SPECSIG"/><fbinput id="FB2_I7" signal="Q3_SPECSIG"/><fbinput id="FB2_I8" signal="RUN"/><pterm id="FB2_5_1"><signal id="Q0_SPECSIG" negated="ON"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB2_5_2"><signal id="Q2_SPECSIG"/><signal id="DIR"/></pterm><pterm id="FB2_5_3"><signal id="RUN"/></pterm><pterm id="FB2_11_1"><signal id="Q1_SPECSIG"/><signal id="DIR"/></pterm><pterm id="FB2_11_2"><signal id="Q3_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB2_11_3"><signal id="RUN"/></pterm><pterm id="FB2_18_1"><signal id="RIGHT"/><signal id="DIR"/></pterm><pterm id="FB2_18_2"><signal id="RIGHT"/><signal id="LEFT" negated="ON"/></pterm><equation id="Q3_SPECSIG" regUse="D" userloc="G5"><d2><eq_pterm ptindx="FB2_5_1"/><eq_pterm ptindx="FB2_5_2"/></d2><clk><fastsig signal="CLK"/></clk><ce><eq_pterm ptindx="FB2_5_3"/></ce><prld ptindx="GND"/></equation><equation id="Q2_SPECSIG" regUse="D" userloc="F6"><d2><eq_pterm ptindx="FB2_11_1"/><eq_pterm ptindx="FB2_11_2"/></d2><clk><fastsig signal="CLK"/></clk><ce><eq_pterm ptindx="FB2_11_3"/></ce><prld ptindx="GND"/></equation><equation id="DIR" regUse="D"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/></d2><clk><fastsig signal="CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="4" pinUse="2"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PINB5"/><macrocell id="FB3_MC3" pin="FB3_MC3_PINC4"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PINA4"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PINB4" sigUse="4" signal="Q0_SPECSIG"><pterms pt1="FB3_8_1" pt2="FB3_8_2" pt3="FB3_8_3"/></macrocell><macrocell id="FB3_MC9" pin="FB3_MC9_PINA3"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIND3"/><macrocell id="FB3_MC11" pin="FB3_MC11_PINB2"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PINB1"/><macrocell id="FB3_MC15" pin="FB3_MC15_PINC2"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIND2"/><macrocell id="FB3_MC17" pin="FB3_MC17_PINC3"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="DIR"/><fbinput id="FB3_I2" signal="Q1_SPECSIG"/><fbinput id="FB3_I3" signal="Q3_SPECSIG"/><fbinput id="FB3_I4" signal="RUN"/><pterm id="FB3_8_1"><signal id="Q1_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB3_8_2"><signal id="Q3_SPECSIG" negated="ON"/><signal id="DIR"/></pterm><pterm id="FB3_8_3"><signal id="RUN"/></pterm><equation id="Q0_SPECSIG" regUse="D" userloc="B4"><d2><eq_pterm ptindx="FB3_8_1"/><eq_pterm ptindx="FB3_8_2"/></d2><clk><fastsig signal="CLK"/></clk><ce><eq_pterm ptindx="FB3_8_3"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="0" pinUse="1"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PINE1"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PINE2"/><macrocell id="FB4_MC6" pin="FB4_MC6_PINE4"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PINF1"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PING1"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PINF2"/><macrocell id="FB4_MC15" pin="FB4_MC15_PINE3"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PING4"/><macrocell id="FB4_MC18"/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'jc2_top.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC   constraint 'A7'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-7-CS48" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Q1_SPECSIG" value="Q&lt;1&gt;"/><specSig signal="Q3_SPECSIG" value="Q&lt;3&gt;"/><specSig signal="Q2_SPECSIG" value="Q&lt;2&gt;"/><specSig signal="Q0_SPECSIG" value="Q&lt;0&gt;"/></document>
