// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Mon Apr 17 11:48:18 2023
// Host        : junningfan-B550-AORUS-PRO-AX running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_4_fir_stream_0_0_sim_netlist.v
// Design      : design_4_fir_stream_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_4_fir_stream_0_0,fir_stream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fir_stream,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TLAST,
    input_r_TKEEP,
    input_r_TSTRB,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TLAST,
    output_r_TKEEP,
    output_r_TSTRB);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [9:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [9:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 10, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99999001, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_r:output_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [7:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [0:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input [0:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [15:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [1:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) output [1:0]output_r_TSTRB;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire [13:0]\^output_r_TDATA ;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [15:14]NLW_inst_output_r_TDATA_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TKEEP_UNCONNECTED;
  wire [0:0]NLW_inst_output_r_TLAST_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TLAST[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7:0] = \^s_axi_control_RDATA [7:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "7'b0000001" *) 
  (* ap_ST_fsm_state2 = "7'b0000010" *) 
  (* ap_ST_fsm_state3 = "7'b0000100" *) 
  (* ap_ST_fsm_state4 = "7'b0001000" *) 
  (* ap_ST_fsm_state5 = "7'b0010000" *) 
  (* ap_ST_fsm_state6 = "7'b0100000" *) 
  (* ap_ST_fsm_state7 = "7'b1000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TKEEP(1'b0),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(1'b0),
        .input_r_TVALID(input_r_TVALID),
        .output_r_TDATA({NLW_inst_output_r_TDATA_UNCONNECTED[15:14],\^output_r_TDATA }),
        .output_r_TKEEP(NLW_inst_output_r_TKEEP_UNCONNECTED[1:0]),
        .output_r_TLAST(NLW_inst_output_r_TLAST_UNCONNECTED[0]),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(NLW_inst_output_r_TSTRB_UNCONNECTED[1:0]),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:8],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "10" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "7'b0000001" *) 
(* ap_ST_fsm_state2 = "7'b0000010" *) (* ap_ST_fsm_state3 = "7'b0000100" *) (* ap_ST_fsm_state4 = "7'b0001000" *) 
(* ap_ST_fsm_state5 = "7'b0010000" *) (* ap_ST_fsm_state6 = "7'b0100000" *) (* ap_ST_fsm_state7 = "7'b1000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TLAST,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TLAST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  input [7:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  input [0:0]input_r_TKEEP;
  input [0:0]input_r_TSTRB;
  input [0:0]input_r_TLAST;
  output [15:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;
  output [1:0]output_r_TKEEP;
  output [1:0]output_r_TSTRB;
  output [0:0]output_r_TLAST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [9:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [9:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;

  wire \<const0> ;
  wire [13:0]add_ln885_30_fu_2232_p2;
  wire [13:0]add_ln885_30_reg_3045;
  wire \add_ln885_30_reg_3045[13]_i_10_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_14_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_18_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_19_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_20_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_25_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_26_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_27_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_2_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_3_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_4_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_7_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_8_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_9_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_16_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_17_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_8_n_0 ;
  wire [13:0]add_ln885_45_fu_2266_p2;
  wire [13:0]add_ln885_45_reg_3050;
  wire [13:0]add_ln885_52_fu_2280_p2;
  wire [13:0]add_ln885_52_reg_3055;
  wire [13:0]add_ln885_55_fu_2286_p2;
  wire [13:0]add_ln885_55_reg_3060;
  wire [13:0]add_ln885_56_reg_3065;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [6:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire control_s_axi_U_n_1;
  wire control_s_axi_U_n_10;
  wire control_s_axi_U_n_11;
  wire control_s_axi_U_n_12;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_15;
  wire control_s_axi_U_n_16;
  wire control_s_axi_U_n_17;
  wire control_s_axi_U_n_18;
  wire control_s_axi_U_n_19;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_20;
  wire control_s_axi_U_n_21;
  wire control_s_axi_U_n_22;
  wire control_s_axi_U_n_23;
  wire control_s_axi_U_n_24;
  wire control_s_axi_U_n_25;
  wire control_s_axi_U_n_26;
  wire control_s_axi_U_n_27;
  wire control_s_axi_U_n_28;
  wire control_s_axi_U_n_29;
  wire control_s_axi_U_n_3;
  wire control_s_axi_U_n_30;
  wire control_s_axi_U_n_31;
  wire control_s_axi_U_n_32;
  wire control_s_axi_U_n_33;
  wire control_s_axi_U_n_34;
  wire control_s_axi_U_n_35;
  wire control_s_axi_U_n_36;
  wire control_s_axi_U_n_37;
  wire control_s_axi_U_n_38;
  wire control_s_axi_U_n_39;
  wire control_s_axi_U_n_4;
  wire control_s_axi_U_n_40;
  wire control_s_axi_U_n_41;
  wire control_s_axi_U_n_42;
  wire control_s_axi_U_n_43;
  wire control_s_axi_U_n_44;
  wire control_s_axi_U_n_45;
  wire control_s_axi_U_n_46;
  wire control_s_axi_U_n_47;
  wire control_s_axi_U_n_48;
  wire control_s_axi_U_n_5;
  wire control_s_axi_U_n_553;
  wire control_s_axi_U_n_554;
  wire control_s_axi_U_n_555;
  wire control_s_axi_U_n_556;
  wire control_s_axi_U_n_562;
  wire control_s_axi_U_n_563;
  wire control_s_axi_U_n_564;
  wire control_s_axi_U_n_565;
  wire control_s_axi_U_n_566;
  wire control_s_axi_U_n_567;
  wire control_s_axi_U_n_568;
  wire control_s_axi_U_n_569;
  wire control_s_axi_U_n_570;
  wire control_s_axi_U_n_571;
  wire control_s_axi_U_n_572;
  wire control_s_axi_U_n_573;
  wire control_s_axi_U_n_574;
  wire control_s_axi_U_n_575;
  wire control_s_axi_U_n_576;
  wire control_s_axi_U_n_577;
  wire control_s_axi_U_n_578;
  wire control_s_axi_U_n_579;
  wire control_s_axi_U_n_580;
  wire control_s_axi_U_n_581;
  wire control_s_axi_U_n_582;
  wire control_s_axi_U_n_583;
  wire control_s_axi_U_n_584;
  wire control_s_axi_U_n_585;
  wire control_s_axi_U_n_586;
  wire control_s_axi_U_n_587;
  wire control_s_axi_U_n_588;
  wire control_s_axi_U_n_589;
  wire control_s_axi_U_n_590;
  wire control_s_axi_U_n_6;
  wire control_s_axi_U_n_7;
  wire control_s_axi_U_n_8;
  wire control_s_axi_U_n_9;
  wire [13:0]dout;
  wire [7:0]filter_0;
  wire [7:0]filter_1;
  wire [7:0]filter_10;
  wire [7:0]filter_12;
  wire [7:0]filter_14;
  wire [7:0]filter_16;
  wire [7:0]filter_18;
  wire [7:0]filter_2;
  wire [7:0]filter_20;
  wire [7:0]filter_22;
  wire [7:0]filter_24;
  wire [7:0]filter_26;
  wire [7:0]filter_28;
  wire [7:0]filter_3;
  wire [7:0]filter_30;
  wire [7:0]filter_32;
  wire [7:0]filter_34;
  wire [7:0]filter_36;
  wire [7:0]filter_38;
  wire [7:0]filter_4;
  wire [7:0]filter_40;
  wire [7:0]filter_42;
  wire [7:0]filter_44;
  wire [7:0]filter_46;
  wire [7:0]filter_48;
  wire [7:0]filter_50;
  wire [7:0]filter_52;
  wire [7:0]filter_54;
  wire [7:0]filter_56;
  wire [7:0]filter_58;
  wire [7:0]filter_6;
  wire [7:0]filter_60;
  wire [7:0]filter_62;
  wire [7:0]filter_8;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  wire [13:0]grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_output_r_TDATA;
  wire [7:0]grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out;
  wire [7:0]input_r_TDATA;
  wire [7:0]input_r_TDATA_int_regslice;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire [7:0]int_filter_110;
  wire [7:0]int_filter_130;
  wire [7:0]int_filter_150;
  wire [7:0]int_filter_170;
  wire [7:0]int_filter_190;
  wire [7:0]int_filter_210;
  wire [7:0]int_filter_230;
  wire [7:0]int_filter_250;
  wire [7:0]int_filter_270;
  wire [7:0]int_filter_290;
  wire [7:0]int_filter_310;
  wire [7:0]int_filter_330;
  wire [7:0]int_filter_350;
  wire [7:0]int_filter_370;
  wire [7:0]int_filter_390;
  wire [7:0]int_filter_410;
  wire [7:0]int_filter_430;
  wire [7:0]int_filter_450;
  wire [7:0]int_filter_470;
  wire [7:0]int_filter_490;
  wire [7:0]int_filter_50;
  wire [7:0]int_filter_510;
  wire [7:0]int_filter_530;
  wire [7:0]int_filter_550;
  wire [7:0]int_filter_570;
  wire [7:0]int_filter_590;
  wire [7:0]int_filter_610;
  wire [7:0]int_filter_70;
  wire [7:0]int_filter_90;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U51_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U52_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U53_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U54_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U55_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U56_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U57_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U58_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U59_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U60_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U61_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U62_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U63_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U64_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U65_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U66_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U68_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U69_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U70_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U71_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U72_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U73_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U74_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U75_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U76_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U76_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U76_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U76_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U76_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_14;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_15;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U77_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U78_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U79_n_9;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_0;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_1;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_10;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_11;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_12;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_13;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_2;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_3;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_4;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_5;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_6;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_7;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_8;
  wire mac_muladd_8s_8s_14s_14_4_1_U81_n_9;
  wire [13:0]\^output_r_TDATA ;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;
  wire output_r_TVALID;
  wire regslice_both_input_r_V_last_V_U_n_1;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]signal_V_0;
  wire [7:0]signal_V_1;
  wire [7:0]signal_V_10;
  wire [7:0]signal_V_11;
  wire [7:0]signal_V_12;
  wire [7:0]signal_V_13;
  wire [7:0]signal_V_14;
  wire [7:0]signal_V_15;
  wire [7:0]signal_V_16;
  wire [7:0]signal_V_17;
  wire [7:0]signal_V_18;
  wire [7:0]signal_V_19;
  wire [7:0]signal_V_1_load_reg_2554;
  wire [7:0]signal_V_2;
  wire [7:0]signal_V_20;
  wire [7:0]signal_V_21;
  wire [7:0]signal_V_22;
  wire [7:0]signal_V_23;
  wire [7:0]signal_V_24;
  wire [7:0]signal_V_25;
  wire [7:0]signal_V_26;
  wire [7:0]signal_V_27;
  wire [7:0]signal_V_28;
  wire [7:0]signal_V_29;
  wire [7:0]signal_V_3;
  wire [7:0]signal_V_30;
  wire [7:0]signal_V_31;
  wire [7:0]signal_V_32;
  wire [7:0]signal_V_33;
  wire [7:0]signal_V_34;
  wire [7:0]signal_V_35;
  wire [7:0]signal_V_36;
  wire [7:0]signal_V_37;
  wire [7:0]signal_V_38;
  wire [7:0]signal_V_39;
  wire [7:0]signal_V_4;
  wire [7:0]signal_V_40;
  wire [7:0]signal_V_41;
  wire [7:0]signal_V_42;
  wire [7:0]signal_V_43;
  wire [7:0]signal_V_44;
  wire [7:0]signal_V_45;
  wire [7:0]signal_V_46;
  wire [7:0]signal_V_47;
  wire [7:0]signal_V_48;
  wire [7:0]signal_V_49;
  wire [7:0]signal_V_5;
  wire [7:0]signal_V_50;
  wire [7:0]signal_V_51;
  wire [7:0]signal_V_52;
  wire [7:0]signal_V_53;
  wire [7:0]signal_V_54;
  wire [7:0]signal_V_55;
  wire [7:0]signal_V_56;
  wire [7:0]signal_V_57;
  wire [7:0]signal_V_58;
  wire [7:0]signal_V_59;
  wire [7:0]signal_V_6;
  wire [7:0]signal_V_60;
  wire [7:0]signal_V_61;
  wire [7:0]signal_V_62;
  wire [7:0]signal_V_7;
  wire [7:0]signal_V_8;
  wire [7:0]signal_V_9;

  assign ap_local_block = \<const0> ;
  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TLAST[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7:0] = \^s_axi_control_RDATA [7:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[13]_i_10 
       (.I0(\add_ln885_30_reg_3045[13]_i_4_n_0 ),
        .I1(\add_ln885_30_reg_3045[13]_i_18_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U59_n_13),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U51_n_12),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U53_n_14),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U57_n_8),
        .O(\add_ln885_30_reg_3045[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_14 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U57_n_6),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_10),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_12),
        .O(\add_ln885_30_reg_3045[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_18 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U57_n_7),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_11),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_13),
        .O(\add_ln885_30_reg_3045[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_19 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U57_n_8),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_14),
        .O(\add_ln885_30_reg_3045[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[13]_i_2 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U59_n_12),
        .I1(\add_ln885_30_reg_3045[13]_i_14_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_7),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U53_n_13),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U51_n_11),
        .O(\add_ln885_30_reg_3045[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_20 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U57_n_9),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_13),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_15),
        .O(\add_ln885_30_reg_3045[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_25 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U51_n_10),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U53_n_12),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_6),
        .O(\add_ln885_30_reg_3045[13]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_26 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U53_n_10),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_8),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_4),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U59_n_10),
        .O(\add_ln885_30_reg_3045[13]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_27 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U57_n_5),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_9),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_11),
        .O(\add_ln885_30_reg_3045[13]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[13]_i_3 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U59_n_13),
        .I1(\add_ln885_30_reg_3045[13]_i_18_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_8),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U53_n_14),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U51_n_12),
        .O(\add_ln885_30_reg_3045[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[13]_i_4 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U59_n_14),
        .I1(\add_ln885_30_reg_3045[13]_i_19_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_9),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U53_n_15),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U51_n_13),
        .O(\add_ln885_30_reg_3045[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln885_30_reg_3045[13]_i_7 
       (.I0(\add_ln885_30_reg_3045[13]_i_25_n_0 ),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U59_n_11),
        .I2(\add_ln885_30_reg_3045[13]_i_26_n_0 ),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U51_n_9),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U53_n_11),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U57_n_5),
        .O(\add_ln885_30_reg_3045[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[13]_i_8 
       (.I0(\add_ln885_30_reg_3045[13]_i_2_n_0 ),
        .I1(\add_ln885_30_reg_3045[13]_i_27_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U59_n_11),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U51_n_10),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U53_n_12),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U57_n_6),
        .O(\add_ln885_30_reg_3045[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[13]_i_9 
       (.I0(\add_ln885_30_reg_3045[13]_i_3_n_0 ),
        .I1(\add_ln885_30_reg_3045[13]_i_14_n_0 ),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U59_n_12),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U51_n_11),
        .I4(mac_muladd_8s_8s_14s_14_4_1_U53_n_13),
        .I5(mac_muladd_8s_8s_14s_14_4_1_U57_n_7),
        .O(\add_ln885_30_reg_3045[13]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln885_30_reg_3045[7]_i_16 
       (.I0(\add_ln885_30_reg_3045[7]_i_8_n_0 ),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U57_n_3),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U53_n_9),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U51_n_7),
        .O(\add_ln885_30_reg_3045[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_17 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U53_n_9),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_7),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_3),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U59_n_9),
        .O(\add_ln885_30_reg_3045[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_8 
       (.I0(mac_muladd_8s_8s_14s_14_4_1_U53_n_8),
        .I1(mac_muladd_8s_8s_14s_14_4_1_U51_n_6),
        .I2(mac_muladd_8s_8s_14s_14_4_1_U57_n_2),
        .I3(mac_muladd_8s_8s_14s_14_4_1_U59_n_8),
        .O(\add_ln885_30_reg_3045[7]_i_8_n_0 ));
  FDRE \add_ln885_30_reg_3045_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[0]),
        .Q(add_ln885_30_reg_3045[0]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[10]),
        .Q(add_ln885_30_reg_3045[10]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[11]),
        .Q(add_ln885_30_reg_3045[11]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[12]),
        .Q(add_ln885_30_reg_3045[12]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[13]),
        .Q(add_ln885_30_reg_3045[13]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[1]),
        .Q(add_ln885_30_reg_3045[1]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[2]),
        .Q(add_ln885_30_reg_3045[2]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[3]),
        .Q(add_ln885_30_reg_3045[3]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[4]),
        .Q(add_ln885_30_reg_3045[4]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[5]),
        .Q(add_ln885_30_reg_3045[5]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[6]),
        .Q(add_ln885_30_reg_3045[6]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[7]),
        .Q(add_ln885_30_reg_3045[7]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[8]),
        .Q(add_ln885_30_reg_3045[8]),
        .R(1'b0));
  FDRE \add_ln885_30_reg_3045_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_30_fu_2232_p2[9]),
        .Q(add_ln885_30_reg_3045[9]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[0]),
        .Q(add_ln885_45_reg_3050[0]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[10]),
        .Q(add_ln885_45_reg_3050[10]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[11]),
        .Q(add_ln885_45_reg_3050[11]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[12]),
        .Q(add_ln885_45_reg_3050[12]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[13]),
        .Q(add_ln885_45_reg_3050[13]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[1]),
        .Q(add_ln885_45_reg_3050[1]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[2]),
        .Q(add_ln885_45_reg_3050[2]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[3]),
        .Q(add_ln885_45_reg_3050[3]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[4]),
        .Q(add_ln885_45_reg_3050[4]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[5]),
        .Q(add_ln885_45_reg_3050[5]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[6]),
        .Q(add_ln885_45_reg_3050[6]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[7]),
        .Q(add_ln885_45_reg_3050[7]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[8]),
        .Q(add_ln885_45_reg_3050[8]),
        .R(1'b0));
  FDRE \add_ln885_45_reg_3050_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_45_fu_2266_p2[9]),
        .Q(add_ln885_45_reg_3050[9]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[0]),
        .Q(add_ln885_52_reg_3055[0]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[10]),
        .Q(add_ln885_52_reg_3055[10]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[11]),
        .Q(add_ln885_52_reg_3055[11]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[12]),
        .Q(add_ln885_52_reg_3055[12]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[13]),
        .Q(add_ln885_52_reg_3055[13]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[1]),
        .Q(add_ln885_52_reg_3055[1]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[2]),
        .Q(add_ln885_52_reg_3055[2]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[3]),
        .Q(add_ln885_52_reg_3055[3]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[4]),
        .Q(add_ln885_52_reg_3055[4]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[5]),
        .Q(add_ln885_52_reg_3055[5]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[6]),
        .Q(add_ln885_52_reg_3055[6]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[7]),
        .Q(add_ln885_52_reg_3055[7]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[8]),
        .Q(add_ln885_52_reg_3055[8]),
        .R(1'b0));
  FDRE \add_ln885_52_reg_3055_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_52_fu_2280_p2[9]),
        .Q(add_ln885_52_reg_3055[9]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[0]),
        .Q(add_ln885_55_reg_3060[0]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[10]),
        .Q(add_ln885_55_reg_3060[10]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[11]),
        .Q(add_ln885_55_reg_3060[11]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[12]),
        .Q(add_ln885_55_reg_3060[12]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[13]),
        .Q(add_ln885_55_reg_3060[13]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[1]),
        .Q(add_ln885_55_reg_3060[1]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[2]),
        .Q(add_ln885_55_reg_3060[2]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[3]),
        .Q(add_ln885_55_reg_3060[3]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[4]),
        .Q(add_ln885_55_reg_3060[4]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[5]),
        .Q(add_ln885_55_reg_3060[5]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[6]),
        .Q(add_ln885_55_reg_3060[6]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[7]),
        .Q(add_ln885_55_reg_3060[7]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[8]),
        .Q(add_ln885_55_reg_3060[8]),
        .R(1'b0));
  FDRE \add_ln885_55_reg_3060_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(add_ln885_55_fu_2286_p2[9]),
        .Q(add_ln885_55_reg_3060[9]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_13),
        .Q(add_ln885_56_reg_3065[0]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_3),
        .Q(add_ln885_56_reg_3065[10]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_2),
        .Q(add_ln885_56_reg_3065[11]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_1),
        .Q(add_ln885_56_reg_3065[12]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_0),
        .Q(add_ln885_56_reg_3065[13]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_12),
        .Q(add_ln885_56_reg_3065[1]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_11),
        .Q(add_ln885_56_reg_3065[2]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_10),
        .Q(add_ln885_56_reg_3065[3]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_9),
        .Q(add_ln885_56_reg_3065[4]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_8),
        .Q(add_ln885_56_reg_3065[5]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_7),
        .Q(add_ln885_56_reg_3065[6]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_6),
        .Q(add_ln885_56_reg_3065[7]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_5),
        .Q(add_ln885_56_reg_3065[8]),
        .R(1'b0));
  FDRE \add_ln885_56_reg_3065_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(mac_muladd_8s_8s_14s_14_4_1_U81_n_4),
        .Q(add_ln885_56_reg_3065[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state5),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(ap_CS_fsm_state3),
        .I4(ap_CS_fsm_state7),
        .I5(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_control_s_axi control_s_axi_U
       (.A(int_filter_50),
        .DI({control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .E(control_s_axi_U_n_562),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(signal_V_62),
        .RSTA(ap_rst_n_inv),
        .S({control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_filter_0_reg[7]_0 (filter_0),
        .\int_filter_10_reg[7]_0 (filter_10),
        .\int_filter_12_reg[7]_0 (filter_12),
        .\int_filter_14_reg[7]_0 (filter_14),
        .\int_filter_16_reg[7]_0 (filter_16),
        .\int_filter_18_reg[7]_0 (filter_18),
        .\int_filter_1_reg[7]_0 (filter_1),
        .\int_filter_20_reg[7]_0 (filter_20),
        .\int_filter_22_reg[7]_0 (filter_22),
        .\int_filter_24_reg[7]_0 (filter_24),
        .\int_filter_26_reg[7]_0 (filter_26),
        .\int_filter_28_reg[7]_0 (filter_28),
        .\int_filter_2_reg[7]_0 (filter_2),
        .\int_filter_30_reg[7]_0 (filter_30),
        .\int_filter_32_reg[7]_0 (filter_32),
        .\int_filter_34_reg[7]_0 (filter_34),
        .\int_filter_36_reg[7]_0 (filter_36),
        .\int_filter_38_reg[7]_0 (filter_38),
        .\int_filter_3_reg[7]_0 (filter_3),
        .\int_filter_40_reg[7]_0 (filter_40),
        .\int_filter_42_reg[7]_0 (filter_42),
        .\int_filter_44_reg[7]_0 (filter_44),
        .\int_filter_46_reg[7]_0 (filter_46),
        .\int_filter_48_reg[7]_0 (filter_48),
        .\int_filter_4_reg[7]_0 (filter_4),
        .\int_filter_50_reg[7]_0 (filter_50),
        .\int_filter_52_reg[7]_0 (filter_52),
        .\int_filter_54_reg[7]_0 (filter_54),
        .\int_filter_56_reg[7]_0 (filter_56),
        .\int_filter_58_reg[7]_0 (filter_58),
        .\int_filter_60_reg[7]_0 (filter_60),
        .\int_filter_62_reg[7]_0 (filter_62),
        .\int_filter_63_reg[5]_0 ({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40}),
        .\int_filter_63_reg[6]_0 ({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14}),
        .\int_filter_63_reg[6]_1 ({control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34}),
        .\int_filter_63_reg[6]_2 ({control_s_axi_U_n_553,control_s_axi_U_n_554}),
        .\int_filter_63_reg[6]_3 ({control_s_axi_U_n_555,control_s_axi_U_n_556}),
        .\int_filter_63_reg[7]_0 ({control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48}),
        .\int_filter_6_reg[7]_0 (filter_6),
        .\int_filter_8_reg[7]_0 (filter_8),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(\^s_axi_control_RDATA ),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA[7:0]),
        .\s_axi_control_WDATA[7] (int_filter_70),
        .\s_axi_control_WDATA[7]_0 (int_filter_90),
        .\s_axi_control_WDATA[7]_1 (int_filter_110),
        .\s_axi_control_WDATA[7]_10 (int_filter_290),
        .\s_axi_control_WDATA[7]_11 (int_filter_310),
        .\s_axi_control_WDATA[7]_12 (int_filter_330),
        .\s_axi_control_WDATA[7]_13 (int_filter_350),
        .\s_axi_control_WDATA[7]_14 (int_filter_370),
        .\s_axi_control_WDATA[7]_15 (int_filter_390),
        .\s_axi_control_WDATA[7]_16 (int_filter_410),
        .\s_axi_control_WDATA[7]_17 (int_filter_430),
        .\s_axi_control_WDATA[7]_18 (int_filter_450),
        .\s_axi_control_WDATA[7]_19 (int_filter_470),
        .\s_axi_control_WDATA[7]_2 (int_filter_130),
        .\s_axi_control_WDATA[7]_20 (int_filter_490),
        .\s_axi_control_WDATA[7]_21 (int_filter_510),
        .\s_axi_control_WDATA[7]_22 (int_filter_530),
        .\s_axi_control_WDATA[7]_23 (int_filter_550),
        .\s_axi_control_WDATA[7]_24 (int_filter_570),
        .\s_axi_control_WDATA[7]_25 (int_filter_590),
        .\s_axi_control_WDATA[7]_26 (int_filter_610),
        .\s_axi_control_WDATA[7]_3 (int_filter_150),
        .\s_axi_control_WDATA[7]_4 (int_filter_170),
        .\s_axi_control_WDATA[7]_5 (int_filter_190),
        .\s_axi_control_WDATA[7]_6 (int_filter_210),
        .\s_axi_control_WDATA[7]_7 (int_filter_230),
        .\s_axi_control_WDATA[7]_8 (int_filter_250),
        .\s_axi_control_WDATA[7]_9 (int_filter_270),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .\signal_V_62_reg[1] ({control_s_axi_U_n_15,control_s_axi_U_n_16}),
        .\signal_V_62_reg[4] ({control_s_axi_U_n_25,control_s_axi_U_n_26}),
        .\waddr_reg[4]_0 (control_s_axi_U_n_563),
        .\waddr_reg[4]_1 (control_s_axi_U_n_564),
        .\waddr_reg[4]_10 (control_s_axi_U_n_573),
        .\waddr_reg[4]_11 (control_s_axi_U_n_574),
        .\waddr_reg[4]_12 (control_s_axi_U_n_575),
        .\waddr_reg[4]_13 (control_s_axi_U_n_576),
        .\waddr_reg[4]_14 (control_s_axi_U_n_577),
        .\waddr_reg[4]_15 (control_s_axi_U_n_578),
        .\waddr_reg[4]_16 (control_s_axi_U_n_579),
        .\waddr_reg[4]_17 (control_s_axi_U_n_580),
        .\waddr_reg[4]_18 (control_s_axi_U_n_581),
        .\waddr_reg[4]_19 (control_s_axi_U_n_582),
        .\waddr_reg[4]_2 (control_s_axi_U_n_565),
        .\waddr_reg[4]_20 (control_s_axi_U_n_583),
        .\waddr_reg[4]_21 (control_s_axi_U_n_584),
        .\waddr_reg[4]_22 (control_s_axi_U_n_585),
        .\waddr_reg[4]_23 (control_s_axi_U_n_586),
        .\waddr_reg[4]_3 (control_s_axi_U_n_566),
        .\waddr_reg[4]_4 (control_s_axi_U_n_567),
        .\waddr_reg[4]_5 (control_s_axi_U_n_568),
        .\waddr_reg[4]_6 (control_s_axi_U_n_569),
        .\waddr_reg[4]_7 (control_s_axi_U_n_570),
        .\waddr_reg[4]_8 (control_s_axi_U_n_571),
        .\waddr_reg[4]_9 (control_s_axi_U_n_572),
        .\waddr_reg[5]_0 (control_s_axi_U_n_587),
        .\waddr_reg[5]_1 (control_s_axi_U_n_588),
        .\waddr_reg[5]_2 (control_s_axi_U_n_589),
        .\waddr_reg[5]_3 (control_s_axi_U_n_590));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_fir_stream_Pipeline_VITIS_LOOP_12_1 grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820
       (.A(input_r_TDATA_int_regslice),
        .\B_V_data_1_payload_A[13]_i_8_0 (add_ln885_52_reg_3055),
        .\B_V_data_1_payload_A[13]_i_8_1 (add_ln885_55_reg_3060),
        .\B_V_data_1_payload_A[13]_i_8_2 (add_ln885_56_reg_3065),
        .\B_V_data_1_payload_A_reg[13]_i_15_0 (add_ln885_30_reg_3045),
        .\B_V_data_1_payload_A_reg[13]_i_15_1 (add_ln885_45_reg_3050),
        .C(dout),
        .CEA2(ap_block_pp0_stage0_subdone),
        .D(ap_NS_fsm[5]),
        .DSP_ALU_INST(filter_0),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state1}),
        .RSTA(ap_rst_n_inv),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice),
        .result_V_2_fu_183_p2(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_output_r_TDATA),
        .\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 (grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_r_V_last_V_U_n_1),
        .Q(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1 mac_muladd_8s_8s_14s_14_4_1_U51
       (.DSP_ALU_INST(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out),
        .DSP_ALU_INST_0(filter_1),
        .DSP_ALU_INST_1(filter_2),
        .E(ap_NS_fsm[0]),
        .O({mac_muladd_8s_8s_14s_14_4_1_U62_n_10,mac_muladd_8s_8s_14s_14_4_1_U62_n_11,mac_muladd_8s_8s_14s_14_4_1_U62_n_12,mac_muladd_8s_8s_14s_14_4_1_U62_n_13,mac_muladd_8s_8s_14s_14_4_1_U62_n_14,mac_muladd_8s_8s_14s_14_4_1_U62_n_15}),
        .Q(ap_CS_fsm_state1),
        .\add_ln885_30_reg_3045[13]_i_116 ({mac_muladd_8s_8s_14s_14_4_1_U51_n_0,mac_muladd_8s_8s_14s_14_4_1_U51_n_1,mac_muladd_8s_8s_14s_14_4_1_U51_n_2,mac_muladd_8s_8s_14s_14_4_1_U51_n_3,mac_muladd_8s_8s_14s_14_4_1_U51_n_4,mac_muladd_8s_8s_14s_14_4_1_U51_n_5,mac_muladd_8s_8s_14s_14_4_1_U51_n_6,mac_muladd_8s_8s_14s_14_4_1_U51_n_7}),
        .\add_ln885_30_reg_3045[13]_i_71 ({mac_muladd_8s_8s_14s_14_4_1_U51_n_8,mac_muladd_8s_8s_14s_14_4_1_U51_n_9,mac_muladd_8s_8s_14s_14_4_1_U51_n_10,mac_muladd_8s_8s_14s_14_4_1_U51_n_11,mac_muladd_8s_8s_14s_14_4_1_U51_n_12,mac_muladd_8s_8s_14s_14_4_1_U51_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_17 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_10,mac_muladd_8s_8s_14s_14_4_1_U63_n_11,mac_muladd_8s_8s_14s_14_4_1_U63_n_12,mac_muladd_8s_8s_14s_14_4_1_U63_n_13,mac_muladd_8s_8s_14s_14_4_1_U63_n_14,mac_muladd_8s_8s_14s_14_4_1_U63_n_15}),
        .\add_ln885_30_reg_3045_reg[13]_i_17_0 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_2,mac_muladd_8s_8s_14s_14_4_1_U63_n_3,mac_muladd_8s_8s_14s_14_4_1_U63_n_4,mac_muladd_8s_8s_14s_14_4_1_U63_n_5,mac_muladd_8s_8s_14s_14_4_1_U63_n_6,mac_muladd_8s_8s_14s_14_4_1_U63_n_7,mac_muladd_8s_8s_14s_14_4_1_U63_n_8,mac_muladd_8s_8s_14s_14_4_1_U63_n_9}),
        .\add_ln885_30_reg_3045_reg[13]_i_17_1 ({mac_muladd_8s_8s_14s_14_4_1_U62_n_2,mac_muladd_8s_8s_14s_14_4_1_U62_n_3,mac_muladd_8s_8s_14s_14_4_1_U62_n_4,mac_muladd_8s_8s_14s_14_4_1_U62_n_5,mac_muladd_8s_8s_14s_14_4_1_U62_n_6,mac_muladd_8s_8s_14s_14_4_1_U62_n_7,mac_muladd_8s_8s_14s_14_4_1_U62_n_8,mac_muladd_8s_8s_14s_14_4_1_U62_n_9}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_0 mac_muladd_8s_8s_14s_14_4_1_U52
       (.DSP_ALU_INST(signal_V_2),
        .DSP_ALU_INST_0(filter_4),
        .DSP_ALU_INST_1(signal_V_1),
        .DSP_ALU_INST_2(filter_3),
        .P({mac_muladd_8s_8s_14s_14_4_1_U52_n_0,mac_muladd_8s_8s_14s_14_4_1_U52_n_1,mac_muladd_8s_8s_14s_14_4_1_U52_n_2,mac_muladd_8s_8s_14s_14_4_1_U52_n_3,mac_muladd_8s_8s_14s_14_4_1_U52_n_4,mac_muladd_8s_8s_14s_14_4_1_U52_n_5,mac_muladd_8s_8s_14s_14_4_1_U52_n_6,mac_muladd_8s_8s_14s_14_4_1_U52_n_7,mac_muladd_8s_8s_14s_14_4_1_U52_n_8,mac_muladd_8s_8s_14s_14_4_1_U52_n_9,mac_muladd_8s_8s_14s_14_4_1_U52_n_10,mac_muladd_8s_8s_14s_14_4_1_U52_n_11,mac_muladd_8s_8s_14s_14_4_1_U52_n_12,mac_muladd_8s_8s_14s_14_4_1_U52_n_13}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_1 mac_muladd_8s_8s_14s_14_4_1_U53
       (.A(int_filter_50),
        .DSP_ALU_INST(signal_V_4),
        .DSP_ALU_INST_0(filter_6),
        .DSP_ALU_INST_1(signal_V_2),
        .E(control_s_axi_U_n_562),
        .O({mac_muladd_8s_8s_14s_14_4_1_U53_n_2,mac_muladd_8s_8s_14s_14_4_1_U53_n_3,mac_muladd_8s_8s_14s_14_4_1_U53_n_4,mac_muladd_8s_8s_14s_14_4_1_U53_n_5,mac_muladd_8s_8s_14s_14_4_1_U53_n_6,mac_muladd_8s_8s_14s_14_4_1_U53_n_7,mac_muladd_8s_8s_14s_14_4_1_U53_n_8,mac_muladd_8s_8s_14s_14_4_1_U53_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U53_n_0,mac_muladd_8s_8s_14s_14_4_1_U53_n_1}),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U55_n_13),
        .\add_ln885_30_reg_3045[13]_i_60 ({mac_muladd_8s_8s_14s_14_4_1_U53_n_10,mac_muladd_8s_8s_14s_14_4_1_U53_n_11,mac_muladd_8s_8s_14s_14_4_1_U53_n_12,mac_muladd_8s_8s_14s_14_4_1_U53_n_13,mac_muladd_8s_8s_14s_14_4_1_U53_n_14,mac_muladd_8s_8s_14s_14_4_1_U53_n_15}),
        .\add_ln885_30_reg_3045_reg[13]_i_16 ({mac_muladd_8s_8s_14s_14_4_1_U52_n_1,mac_muladd_8s_8s_14s_14_4_1_U52_n_2,mac_muladd_8s_8s_14s_14_4_1_U52_n_3,mac_muladd_8s_8s_14s_14_4_1_U52_n_4,mac_muladd_8s_8s_14s_14_4_1_U52_n_5,mac_muladd_8s_8s_14s_14_4_1_U52_n_6,mac_muladd_8s_8s_14s_14_4_1_U52_n_7,mac_muladd_8s_8s_14s_14_4_1_U52_n_8,mac_muladd_8s_8s_14s_14_4_1_U52_n_9,mac_muladd_8s_8s_14s_14_4_1_U52_n_10,mac_muladd_8s_8s_14s_14_4_1_U52_n_11,mac_muladd_8s_8s_14s_14_4_1_U52_n_12,mac_muladd_8s_8s_14s_14_4_1_U52_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_16_0 ({mac_muladd_8s_8s_14s_14_4_1_U55_n_0,mac_muladd_8s_8s_14s_14_4_1_U55_n_1,mac_muladd_8s_8s_14s_14_4_1_U55_n_2,mac_muladd_8s_8s_14s_14_4_1_U55_n_3,mac_muladd_8s_8s_14s_14_4_1_U55_n_4,mac_muladd_8s_8s_14s_14_4_1_U55_n_5,mac_muladd_8s_8s_14s_14_4_1_U55_n_6,mac_muladd_8s_8s_14s_14_4_1_U55_n_7,mac_muladd_8s_8s_14s_14_4_1_U55_n_8,mac_muladd_8s_8s_14s_14_4_1_U55_n_9,mac_muladd_8s_8s_14s_14_4_1_U55_n_10,mac_muladd_8s_8s_14s_14_4_1_U55_n_11,mac_muladd_8s_8s_14s_14_4_1_U55_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_2 mac_muladd_8s_8s_14s_14_4_1_U54
       (.DSP_ALU_INST(signal_V_6),
        .DSP_ALU_INST_0(filter_8),
        .DSP_ALU_INST_1(control_s_axi_U_n_563),
        .DSP_ALU_INST_2(signal_V_4),
        .DSP_ALU_INST_3(int_filter_70),
        .P({mac_muladd_8s_8s_14s_14_4_1_U54_n_0,mac_muladd_8s_8s_14s_14_4_1_U54_n_1,mac_muladd_8s_8s_14s_14_4_1_U54_n_2,mac_muladd_8s_8s_14s_14_4_1_U54_n_3,mac_muladd_8s_8s_14s_14_4_1_U54_n_4,mac_muladd_8s_8s_14s_14_4_1_U54_n_5,mac_muladd_8s_8s_14s_14_4_1_U54_n_6,mac_muladd_8s_8s_14s_14_4_1_U54_n_7,mac_muladd_8s_8s_14s_14_4_1_U54_n_8,mac_muladd_8s_8s_14s_14_4_1_U54_n_9,mac_muladd_8s_8s_14s_14_4_1_U54_n_10,mac_muladd_8s_8s_14s_14_4_1_U54_n_11,mac_muladd_8s_8s_14s_14_4_1_U54_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U54_n_13),
        .\add_ln885_30_reg_3045_reg[13]_i_15 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_0,mac_muladd_8s_8s_14s_14_4_1_U56_n_1}),
        .\add_ln885_30_reg_3045_reg[13]_i_15_0 ({mac_muladd_8s_8s_14s_14_4_1_U57_n_0,mac_muladd_8s_8s_14s_14_4_1_U57_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_3 mac_muladd_8s_8s_14s_14_4_1_U55
       (.DSP_ALU_INST(signal_V_8),
        .DSP_ALU_INST_0(filter_10),
        .DSP_ALU_INST_1(control_s_axi_U_n_564),
        .DSP_ALU_INST_2(signal_V_6),
        .DSP_ALU_INST_3(int_filter_90),
        .P({mac_muladd_8s_8s_14s_14_4_1_U55_n_0,mac_muladd_8s_8s_14s_14_4_1_U55_n_1,mac_muladd_8s_8s_14s_14_4_1_U55_n_2,mac_muladd_8s_8s_14s_14_4_1_U55_n_3,mac_muladd_8s_8s_14s_14_4_1_U55_n_4,mac_muladd_8s_8s_14s_14_4_1_U55_n_5,mac_muladd_8s_8s_14s_14_4_1_U55_n_6,mac_muladd_8s_8s_14s_14_4_1_U55_n_7,mac_muladd_8s_8s_14s_14_4_1_U55_n_8,mac_muladd_8s_8s_14s_14_4_1_U55_n_9,mac_muladd_8s_8s_14s_14_4_1_U55_n_10,mac_muladd_8s_8s_14s_14_4_1_U55_n_11,mac_muladd_8s_8s_14s_14_4_1_U55_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U55_n_13),
        .\add_ln885_30_reg_3045_reg[13]_i_16 ({mac_muladd_8s_8s_14s_14_4_1_U52_n_0,mac_muladd_8s_8s_14s_14_4_1_U52_n_1}),
        .\add_ln885_30_reg_3045_reg[13]_i_16_0 ({mac_muladd_8s_8s_14s_14_4_1_U53_n_0,mac_muladd_8s_8s_14s_14_4_1_U53_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_4 mac_muladd_8s_8s_14s_14_4_1_U56
       (.DSP_ALU_INST(signal_V_10),
        .DSP_ALU_INST_0(filter_12),
        .DSP_ALU_INST_1(control_s_axi_U_n_565),
        .DSP_ALU_INST_2(signal_V_8),
        .DSP_ALU_INST_3(int_filter_110),
        .P({mac_muladd_8s_8s_14s_14_4_1_U56_n_0,mac_muladd_8s_8s_14s_14_4_1_U56_n_1,mac_muladd_8s_8s_14s_14_4_1_U56_n_2,mac_muladd_8s_8s_14s_14_4_1_U56_n_3,mac_muladd_8s_8s_14s_14_4_1_U56_n_4,mac_muladd_8s_8s_14s_14_4_1_U56_n_5,mac_muladd_8s_8s_14s_14_4_1_U56_n_6,mac_muladd_8s_8s_14s_14_4_1_U56_n_7,mac_muladd_8s_8s_14s_14_4_1_U56_n_8,mac_muladd_8s_8s_14s_14_4_1_U56_n_9,mac_muladd_8s_8s_14s_14_4_1_U56_n_10,mac_muladd_8s_8s_14s_14_4_1_U56_n_11,mac_muladd_8s_8s_14s_14_4_1_U56_n_12,mac_muladd_8s_8s_14s_14_4_1_U56_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_5 mac_muladd_8s_8s_14s_14_4_1_U57
       (.D(add_ln885_30_fu_2232_p2),
        .DI(\add_ln885_30_reg_3045[7]_i_8_n_0 ),
        .DSP_ALU_INST(signal_V_12),
        .DSP_ALU_INST_0(filter_14),
        .DSP_ALU_INST_1(control_s_axi_U_n_566),
        .DSP_ALU_INST_2(signal_V_10),
        .DSP_ALU_INST_3(int_filter_130),
        .O({mac_muladd_8s_8s_14s_14_4_1_U59_n_2,mac_muladd_8s_8s_14s_14_4_1_U59_n_3,mac_muladd_8s_8s_14s_14_4_1_U59_n_4,mac_muladd_8s_8s_14s_14_4_1_U59_n_5,mac_muladd_8s_8s_14s_14_4_1_U59_n_6,mac_muladd_8s_8s_14s_14_4_1_U59_n_7,mac_muladd_8s_8s_14s_14_4_1_U59_n_8,mac_muladd_8s_8s_14s_14_4_1_U59_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U57_n_0,mac_muladd_8s_8s_14s_14_4_1_U57_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U54_n_13),
        .\add_ln885_30_reg_3045[13]_i_49 ({mac_muladd_8s_8s_14s_14_4_1_U57_n_4,mac_muladd_8s_8s_14s_14_4_1_U57_n_5,mac_muladd_8s_8s_14s_14_4_1_U57_n_6,mac_muladd_8s_8s_14s_14_4_1_U57_n_7,mac_muladd_8s_8s_14s_14_4_1_U57_n_8,mac_muladd_8s_8s_14s_14_4_1_U57_n_9}),
        .\add_ln885_30_reg_3045[13]_i_86 ({mac_muladd_8s_8s_14s_14_4_1_U57_n_2,mac_muladd_8s_8s_14s_14_4_1_U57_n_3}),
        .\add_ln885_30_reg_3045_reg[13] ({mac_muladd_8s_8s_14s_14_4_1_U53_n_2,mac_muladd_8s_8s_14s_14_4_1_U53_n_3,mac_muladd_8s_8s_14s_14_4_1_U53_n_4,mac_muladd_8s_8s_14s_14_4_1_U53_n_5,mac_muladd_8s_8s_14s_14_4_1_U53_n_6,mac_muladd_8s_8s_14s_14_4_1_U53_n_7,mac_muladd_8s_8s_14s_14_4_1_U53_n_8}),
        .\add_ln885_30_reg_3045_reg[13]_0 ({mac_muladd_8s_8s_14s_14_4_1_U51_n_0,mac_muladd_8s_8s_14s_14_4_1_U51_n_1,mac_muladd_8s_8s_14s_14_4_1_U51_n_2,mac_muladd_8s_8s_14s_14_4_1_U51_n_3,mac_muladd_8s_8s_14s_14_4_1_U51_n_4,mac_muladd_8s_8s_14s_14_4_1_U51_n_5,mac_muladd_8s_8s_14s_14_4_1_U51_n_6}),
        .\add_ln885_30_reg_3045_reg[13]_1 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_14,mac_muladd_8s_8s_14s_14_4_1_U59_n_15}),
        .\add_ln885_30_reg_3045_reg[13]_2 (\add_ln885_30_reg_3045[13]_i_20_n_0 ),
        .\add_ln885_30_reg_3045_reg[13]_3 ({\add_ln885_30_reg_3045[13]_i_2_n_0 ,\add_ln885_30_reg_3045[13]_i_3_n_0 ,\add_ln885_30_reg_3045[13]_i_4_n_0 }),
        .\add_ln885_30_reg_3045_reg[13]_4 ({\add_ln885_30_reg_3045[13]_i_7_n_0 ,\add_ln885_30_reg_3045[13]_i_8_n_0 ,\add_ln885_30_reg_3045[13]_i_9_n_0 ,\add_ln885_30_reg_3045[13]_i_10_n_0 }),
        .\add_ln885_30_reg_3045_reg[13]_5 (\add_ln885_30_reg_3045[13]_i_19_n_0 ),
        .\add_ln885_30_reg_3045_reg[13]_6 (mac_muladd_8s_8s_14s_14_4_1_U51_n_13),
        .\add_ln885_30_reg_3045_reg[13]_7 (mac_muladd_8s_8s_14s_14_4_1_U53_n_15),
        .\add_ln885_30_reg_3045_reg[13]_i_15 ({mac_muladd_8s_8s_14s_14_4_1_U56_n_1,mac_muladd_8s_8s_14s_14_4_1_U56_n_2,mac_muladd_8s_8s_14s_14_4_1_U56_n_3,mac_muladd_8s_8s_14s_14_4_1_U56_n_4,mac_muladd_8s_8s_14s_14_4_1_U56_n_5,mac_muladd_8s_8s_14s_14_4_1_U56_n_6,mac_muladd_8s_8s_14s_14_4_1_U56_n_7,mac_muladd_8s_8s_14s_14_4_1_U56_n_8,mac_muladd_8s_8s_14s_14_4_1_U56_n_9,mac_muladd_8s_8s_14s_14_4_1_U56_n_10,mac_muladd_8s_8s_14s_14_4_1_U56_n_11,mac_muladd_8s_8s_14s_14_4_1_U56_n_12,mac_muladd_8s_8s_14s_14_4_1_U56_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_15_0 ({mac_muladd_8s_8s_14s_14_4_1_U54_n_0,mac_muladd_8s_8s_14s_14_4_1_U54_n_1,mac_muladd_8s_8s_14s_14_4_1_U54_n_2,mac_muladd_8s_8s_14s_14_4_1_U54_n_3,mac_muladd_8s_8s_14s_14_4_1_U54_n_4,mac_muladd_8s_8s_14s_14_4_1_U54_n_5,mac_muladd_8s_8s_14s_14_4_1_U54_n_6,mac_muladd_8s_8s_14s_14_4_1_U54_n_7,mac_muladd_8s_8s_14s_14_4_1_U54_n_8,mac_muladd_8s_8s_14s_14_4_1_U54_n_9,mac_muladd_8s_8s_14s_14_4_1_U54_n_10,mac_muladd_8s_8s_14s_14_4_1_U54_n_11,mac_muladd_8s_8s_14s_14_4_1_U54_n_12}),
        .\add_ln885_30_reg_3045_reg[7] ({\add_ln885_30_reg_3045[7]_i_16_n_0 ,\add_ln885_30_reg_3045[7]_i_17_n_0 }),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_6 mac_muladd_8s_8s_14s_14_4_1_U58
       (.DSP_ALU_INST(signal_V_14),
        .DSP_ALU_INST_0(filter_16),
        .DSP_ALU_INST_1(control_s_axi_U_n_567),
        .DSP_ALU_INST_2(signal_V_12),
        .DSP_ALU_INST_3(int_filter_150),
        .P({mac_muladd_8s_8s_14s_14_4_1_U58_n_0,mac_muladd_8s_8s_14s_14_4_1_U58_n_1,mac_muladd_8s_8s_14s_14_4_1_U58_n_2,mac_muladd_8s_8s_14s_14_4_1_U58_n_3,mac_muladd_8s_8s_14s_14_4_1_U58_n_4,mac_muladd_8s_8s_14s_14_4_1_U58_n_5,mac_muladd_8s_8s_14s_14_4_1_U58_n_6,mac_muladd_8s_8s_14s_14_4_1_U58_n_7,mac_muladd_8s_8s_14s_14_4_1_U58_n_8,mac_muladd_8s_8s_14s_14_4_1_U58_n_9,mac_muladd_8s_8s_14s_14_4_1_U58_n_10,mac_muladd_8s_8s_14s_14_4_1_U58_n_11,mac_muladd_8s_8s_14s_14_4_1_U58_n_12,mac_muladd_8s_8s_14s_14_4_1_U58_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_7 mac_muladd_8s_8s_14s_14_4_1_U59
       (.DSP_ALU_INST(signal_V_16),
        .DSP_ALU_INST_0(filter_18),
        .DSP_ALU_INST_1(control_s_axi_U_n_568),
        .DSP_ALU_INST_2(signal_V_14),
        .DSP_ALU_INST_3(int_filter_170),
        .O({mac_muladd_8s_8s_14s_14_4_1_U59_n_2,mac_muladd_8s_8s_14s_14_4_1_U59_n_3,mac_muladd_8s_8s_14s_14_4_1_U59_n_4,mac_muladd_8s_8s_14s_14_4_1_U59_n_5,mac_muladd_8s_8s_14s_14_4_1_U59_n_6,mac_muladd_8s_8s_14s_14_4_1_U59_n_7,mac_muladd_8s_8s_14s_14_4_1_U59_n_8,mac_muladd_8s_8s_14s_14_4_1_U59_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U59_n_0,mac_muladd_8s_8s_14s_14_4_1_U59_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U60_n_13),
        .\add_ln885_30_reg_3045[13]_i_38 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_10,mac_muladd_8s_8s_14s_14_4_1_U59_n_11,mac_muladd_8s_8s_14s_14_4_1_U59_n_12,mac_muladd_8s_8s_14s_14_4_1_U59_n_13,mac_muladd_8s_8s_14s_14_4_1_U59_n_14,mac_muladd_8s_8s_14s_14_4_1_U59_n_15}),
        .\add_ln885_30_reg_3045_reg[13]_i_13 ({mac_muladd_8s_8s_14s_14_4_1_U61_n_1,mac_muladd_8s_8s_14s_14_4_1_U61_n_2,mac_muladd_8s_8s_14s_14_4_1_U61_n_3,mac_muladd_8s_8s_14s_14_4_1_U61_n_4,mac_muladd_8s_8s_14s_14_4_1_U61_n_5,mac_muladd_8s_8s_14s_14_4_1_U61_n_6,mac_muladd_8s_8s_14s_14_4_1_U61_n_7,mac_muladd_8s_8s_14s_14_4_1_U61_n_8,mac_muladd_8s_8s_14s_14_4_1_U61_n_9,mac_muladd_8s_8s_14s_14_4_1_U61_n_10,mac_muladd_8s_8s_14s_14_4_1_U61_n_11,mac_muladd_8s_8s_14s_14_4_1_U61_n_12,mac_muladd_8s_8s_14s_14_4_1_U61_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_13_0 ({mac_muladd_8s_8s_14s_14_4_1_U60_n_0,mac_muladd_8s_8s_14s_14_4_1_U60_n_1,mac_muladd_8s_8s_14s_14_4_1_U60_n_2,mac_muladd_8s_8s_14s_14_4_1_U60_n_3,mac_muladd_8s_8s_14s_14_4_1_U60_n_4,mac_muladd_8s_8s_14s_14_4_1_U60_n_5,mac_muladd_8s_8s_14s_14_4_1_U60_n_6,mac_muladd_8s_8s_14s_14_4_1_U60_n_7,mac_muladd_8s_8s_14s_14_4_1_U60_n_8,mac_muladd_8s_8s_14s_14_4_1_U60_n_9,mac_muladd_8s_8s_14s_14_4_1_U60_n_10,mac_muladd_8s_8s_14s_14_4_1_U60_n_11,mac_muladd_8s_8s_14s_14_4_1_U60_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_8 mac_muladd_8s_8s_14s_14_4_1_U60
       (.DSP_ALU_INST(signal_V_18),
        .DSP_ALU_INST_0(filter_20),
        .DSP_ALU_INST_1(control_s_axi_U_n_569),
        .DSP_ALU_INST_2(signal_V_16),
        .DSP_ALU_INST_3(int_filter_190),
        .P({mac_muladd_8s_8s_14s_14_4_1_U60_n_0,mac_muladd_8s_8s_14s_14_4_1_U60_n_1,mac_muladd_8s_8s_14s_14_4_1_U60_n_2,mac_muladd_8s_8s_14s_14_4_1_U60_n_3,mac_muladd_8s_8s_14s_14_4_1_U60_n_4,mac_muladd_8s_8s_14s_14_4_1_U60_n_5,mac_muladd_8s_8s_14s_14_4_1_U60_n_6,mac_muladd_8s_8s_14s_14_4_1_U60_n_7,mac_muladd_8s_8s_14s_14_4_1_U60_n_8,mac_muladd_8s_8s_14s_14_4_1_U60_n_9,mac_muladd_8s_8s_14s_14_4_1_U60_n_10,mac_muladd_8s_8s_14s_14_4_1_U60_n_11,mac_muladd_8s_8s_14s_14_4_1_U60_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U60_n_13),
        .\add_ln885_30_reg_3045_reg[13]_i_13 ({mac_muladd_8s_8s_14s_14_4_1_U61_n_0,mac_muladd_8s_8s_14s_14_4_1_U61_n_1}),
        .\add_ln885_30_reg_3045_reg[13]_i_13_0 ({mac_muladd_8s_8s_14s_14_4_1_U59_n_0,mac_muladd_8s_8s_14s_14_4_1_U59_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_9 mac_muladd_8s_8s_14s_14_4_1_U61
       (.DSP_ALU_INST(signal_V_20),
        .DSP_ALU_INST_0(filter_22),
        .DSP_ALU_INST_1(control_s_axi_U_n_570),
        .DSP_ALU_INST_2(signal_V_18),
        .DSP_ALU_INST_3(int_filter_210),
        .P({mac_muladd_8s_8s_14s_14_4_1_U61_n_0,mac_muladd_8s_8s_14s_14_4_1_U61_n_1,mac_muladd_8s_8s_14s_14_4_1_U61_n_2,mac_muladd_8s_8s_14s_14_4_1_U61_n_3,mac_muladd_8s_8s_14s_14_4_1_U61_n_4,mac_muladd_8s_8s_14s_14_4_1_U61_n_5,mac_muladd_8s_8s_14s_14_4_1_U61_n_6,mac_muladd_8s_8s_14s_14_4_1_U61_n_7,mac_muladd_8s_8s_14s_14_4_1_U61_n_8,mac_muladd_8s_8s_14s_14_4_1_U61_n_9,mac_muladd_8s_8s_14s_14_4_1_U61_n_10,mac_muladd_8s_8s_14s_14_4_1_U61_n_11,mac_muladd_8s_8s_14s_14_4_1_U61_n_12,mac_muladd_8s_8s_14s_14_4_1_U61_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_10 mac_muladd_8s_8s_14s_14_4_1_U62
       (.DSP_ALU_INST(signal_V_22),
        .DSP_ALU_INST_0(filter_24),
        .DSP_ALU_INST_1(control_s_axi_U_n_571),
        .DSP_ALU_INST_2(signal_V_20),
        .DSP_ALU_INST_3(int_filter_230),
        .O({mac_muladd_8s_8s_14s_14_4_1_U62_n_10,mac_muladd_8s_8s_14s_14_4_1_U62_n_11,mac_muladd_8s_8s_14s_14_4_1_U62_n_12,mac_muladd_8s_8s_14s_14_4_1_U62_n_13,mac_muladd_8s_8s_14s_14_4_1_U62_n_14,mac_muladd_8s_8s_14s_14_4_1_U62_n_15}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U62_n_0,mac_muladd_8s_8s_14s_14_4_1_U62_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U66_n_13),
        .\add_ln885_30_reg_3045[13]_i_172 ({mac_muladd_8s_8s_14s_14_4_1_U62_n_2,mac_muladd_8s_8s_14s_14_4_1_U62_n_3,mac_muladd_8s_8s_14s_14_4_1_U62_n_4,mac_muladd_8s_8s_14s_14_4_1_U62_n_5,mac_muladd_8s_8s_14s_14_4_1_U62_n_6,mac_muladd_8s_8s_14s_14_4_1_U62_n_7,mac_muladd_8s_8s_14s_14_4_1_U62_n_8,mac_muladd_8s_8s_14s_14_4_1_U62_n_9}),
        .\add_ln885_30_reg_3045_reg[13]_i_118 ({mac_muladd_8s_8s_14s_14_4_1_U58_n_1,mac_muladd_8s_8s_14s_14_4_1_U58_n_2,mac_muladd_8s_8s_14s_14_4_1_U58_n_3,mac_muladd_8s_8s_14s_14_4_1_U58_n_4,mac_muladd_8s_8s_14s_14_4_1_U58_n_5,mac_muladd_8s_8s_14s_14_4_1_U58_n_6,mac_muladd_8s_8s_14s_14_4_1_U58_n_7,mac_muladd_8s_8s_14s_14_4_1_U58_n_8,mac_muladd_8s_8s_14s_14_4_1_U58_n_9,mac_muladd_8s_8s_14s_14_4_1_U58_n_10,mac_muladd_8s_8s_14s_14_4_1_U58_n_11,mac_muladd_8s_8s_14s_14_4_1_U58_n_12,mac_muladd_8s_8s_14s_14_4_1_U58_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_118_0 ({mac_muladd_8s_8s_14s_14_4_1_U66_n_0,mac_muladd_8s_8s_14s_14_4_1_U66_n_1,mac_muladd_8s_8s_14s_14_4_1_U66_n_2,mac_muladd_8s_8s_14s_14_4_1_U66_n_3,mac_muladd_8s_8s_14s_14_4_1_U66_n_4,mac_muladd_8s_8s_14s_14_4_1_U66_n_5,mac_muladd_8s_8s_14s_14_4_1_U66_n_6,mac_muladd_8s_8s_14s_14_4_1_U66_n_7,mac_muladd_8s_8s_14s_14_4_1_U66_n_8,mac_muladd_8s_8s_14s_14_4_1_U66_n_9,mac_muladd_8s_8s_14s_14_4_1_U66_n_10,mac_muladd_8s_8s_14s_14_4_1_U66_n_11,mac_muladd_8s_8s_14s_14_4_1_U66_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_11 mac_muladd_8s_8s_14s_14_4_1_U63
       (.DSP_ALU_INST(signal_V_24),
        .DSP_ALU_INST_0(filter_26),
        .DSP_ALU_INST_1(control_s_axi_U_n_572),
        .DSP_ALU_INST_2(signal_V_22),
        .DSP_ALU_INST_3(int_filter_250),
        .P({mac_muladd_8s_8s_14s_14_4_1_U63_n_0,mac_muladd_8s_8s_14s_14_4_1_U63_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U64_n_13),
        .\add_ln885_30_reg_3045[13]_i_131 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_10,mac_muladd_8s_8s_14s_14_4_1_U63_n_11,mac_muladd_8s_8s_14s_14_4_1_U63_n_12,mac_muladd_8s_8s_14s_14_4_1_U63_n_13,mac_muladd_8s_8s_14s_14_4_1_U63_n_14,mac_muladd_8s_8s_14s_14_4_1_U63_n_15}),
        .\add_ln885_30_reg_3045[13]_i_157 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_2,mac_muladd_8s_8s_14s_14_4_1_U63_n_3,mac_muladd_8s_8s_14s_14_4_1_U63_n_4,mac_muladd_8s_8s_14s_14_4_1_U63_n_5,mac_muladd_8s_8s_14s_14_4_1_U63_n_6,mac_muladd_8s_8s_14s_14_4_1_U63_n_7,mac_muladd_8s_8s_14s_14_4_1_U63_n_8,mac_muladd_8s_8s_14s_14_4_1_U63_n_9}),
        .\add_ln885_30_reg_3045_reg[13]_i_117 ({mac_muladd_8s_8s_14s_14_4_1_U65_n_1,mac_muladd_8s_8s_14s_14_4_1_U65_n_2,mac_muladd_8s_8s_14s_14_4_1_U65_n_3,mac_muladd_8s_8s_14s_14_4_1_U65_n_4,mac_muladd_8s_8s_14s_14_4_1_U65_n_5,mac_muladd_8s_8s_14s_14_4_1_U65_n_6,mac_muladd_8s_8s_14s_14_4_1_U65_n_7,mac_muladd_8s_8s_14s_14_4_1_U65_n_8,mac_muladd_8s_8s_14s_14_4_1_U65_n_9,mac_muladd_8s_8s_14s_14_4_1_U65_n_10,mac_muladd_8s_8s_14s_14_4_1_U65_n_11,mac_muladd_8s_8s_14s_14_4_1_U65_n_12,mac_muladd_8s_8s_14s_14_4_1_U65_n_13}),
        .\add_ln885_30_reg_3045_reg[13]_i_117_0 ({mac_muladd_8s_8s_14s_14_4_1_U64_n_0,mac_muladd_8s_8s_14s_14_4_1_U64_n_1,mac_muladd_8s_8s_14s_14_4_1_U64_n_2,mac_muladd_8s_8s_14s_14_4_1_U64_n_3,mac_muladd_8s_8s_14s_14_4_1_U64_n_4,mac_muladd_8s_8s_14s_14_4_1_U64_n_5,mac_muladd_8s_8s_14s_14_4_1_U64_n_6,mac_muladd_8s_8s_14s_14_4_1_U64_n_7,mac_muladd_8s_8s_14s_14_4_1_U64_n_8,mac_muladd_8s_8s_14s_14_4_1_U64_n_9,mac_muladd_8s_8s_14s_14_4_1_U64_n_10,mac_muladd_8s_8s_14s_14_4_1_U64_n_11,mac_muladd_8s_8s_14s_14_4_1_U64_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_12 mac_muladd_8s_8s_14s_14_4_1_U64
       (.DSP_ALU_INST(signal_V_26),
        .DSP_ALU_INST_0(filter_28),
        .DSP_ALU_INST_1(control_s_axi_U_n_573),
        .DSP_ALU_INST_2(signal_V_24),
        .DSP_ALU_INST_3(int_filter_270),
        .P({mac_muladd_8s_8s_14s_14_4_1_U64_n_0,mac_muladd_8s_8s_14s_14_4_1_U64_n_1,mac_muladd_8s_8s_14s_14_4_1_U64_n_2,mac_muladd_8s_8s_14s_14_4_1_U64_n_3,mac_muladd_8s_8s_14s_14_4_1_U64_n_4,mac_muladd_8s_8s_14s_14_4_1_U64_n_5,mac_muladd_8s_8s_14s_14_4_1_U64_n_6,mac_muladd_8s_8s_14s_14_4_1_U64_n_7,mac_muladd_8s_8s_14s_14_4_1_U64_n_8,mac_muladd_8s_8s_14s_14_4_1_U64_n_9,mac_muladd_8s_8s_14s_14_4_1_U64_n_10,mac_muladd_8s_8s_14s_14_4_1_U64_n_11,mac_muladd_8s_8s_14s_14_4_1_U64_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U64_n_13),
        .\add_ln885_30_reg_3045_reg[13]_i_117 ({mac_muladd_8s_8s_14s_14_4_1_U65_n_0,mac_muladd_8s_8s_14s_14_4_1_U65_n_1}),
        .\add_ln885_30_reg_3045_reg[13]_i_117_0 ({mac_muladd_8s_8s_14s_14_4_1_U63_n_0,mac_muladd_8s_8s_14s_14_4_1_U63_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_13 mac_muladd_8s_8s_14s_14_4_1_U65
       (.DSP_ALU_INST(signal_V_28),
        .DSP_ALU_INST_0(filter_30),
        .DSP_ALU_INST_1(control_s_axi_U_n_574),
        .DSP_ALU_INST_2(signal_V_26),
        .DSP_ALU_INST_3(int_filter_290),
        .P({mac_muladd_8s_8s_14s_14_4_1_U65_n_0,mac_muladd_8s_8s_14s_14_4_1_U65_n_1,mac_muladd_8s_8s_14s_14_4_1_U65_n_2,mac_muladd_8s_8s_14s_14_4_1_U65_n_3,mac_muladd_8s_8s_14s_14_4_1_U65_n_4,mac_muladd_8s_8s_14s_14_4_1_U65_n_5,mac_muladd_8s_8s_14s_14_4_1_U65_n_6,mac_muladd_8s_8s_14s_14_4_1_U65_n_7,mac_muladd_8s_8s_14s_14_4_1_U65_n_8,mac_muladd_8s_8s_14s_14_4_1_U65_n_9,mac_muladd_8s_8s_14s_14_4_1_U65_n_10,mac_muladd_8s_8s_14s_14_4_1_U65_n_11,mac_muladd_8s_8s_14s_14_4_1_U65_n_12,mac_muladd_8s_8s_14s_14_4_1_U65_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_14 mac_muladd_8s_8s_14s_14_4_1_U66
       (.DSP_ALU_INST(signal_V_30),
        .DSP_ALU_INST_0(filter_32),
        .DSP_ALU_INST_1(control_s_axi_U_n_575),
        .DSP_ALU_INST_2(signal_V_28),
        .DSP_ALU_INST_3(int_filter_310),
        .P({mac_muladd_8s_8s_14s_14_4_1_U66_n_0,mac_muladd_8s_8s_14s_14_4_1_U66_n_1,mac_muladd_8s_8s_14s_14_4_1_U66_n_2,mac_muladd_8s_8s_14s_14_4_1_U66_n_3,mac_muladd_8s_8s_14s_14_4_1_U66_n_4,mac_muladd_8s_8s_14s_14_4_1_U66_n_5,mac_muladd_8s_8s_14s_14_4_1_U66_n_6,mac_muladd_8s_8s_14s_14_4_1_U66_n_7,mac_muladd_8s_8s_14s_14_4_1_U66_n_8,mac_muladd_8s_8s_14s_14_4_1_U66_n_9,mac_muladd_8s_8s_14s_14_4_1_U66_n_10,mac_muladd_8s_8s_14s_14_4_1_U66_n_11,mac_muladd_8s_8s_14s_14_4_1_U66_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U66_n_13),
        .\add_ln885_30_reg_3045_reg[13]_i_118 ({mac_muladd_8s_8s_14s_14_4_1_U58_n_0,mac_muladd_8s_8s_14s_14_4_1_U58_n_1}),
        .\add_ln885_30_reg_3045_reg[13]_i_118_0 ({mac_muladd_8s_8s_14s_14_4_1_U62_n_0,mac_muladd_8s_8s_14s_14_4_1_U62_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_15 mac_muladd_8s_8s_14s_14_4_1_U67
       (.D(add_ln885_45_fu_2266_p2),
        .DSP_ALU_INST(signal_V_32),
        .DSP_ALU_INST_0(filter_34),
        .DSP_ALU_INST_1(control_s_axi_U_n_576),
        .DSP_ALU_INST_2(signal_V_30),
        .DSP_ALU_INST_3(int_filter_330),
        .O({mac_muladd_8s_8s_14s_14_4_1_U72_n_2,mac_muladd_8s_8s_14s_14_4_1_U72_n_3,mac_muladd_8s_8s_14s_14_4_1_U72_n_4,mac_muladd_8s_8s_14s_14_4_1_U72_n_5,mac_muladd_8s_8s_14s_14_4_1_U72_n_6,mac_muladd_8s_8s_14s_14_4_1_U72_n_7,mac_muladd_8s_8s_14s_14_4_1_U72_n_8,mac_muladd_8s_8s_14s_14_4_1_U72_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U69_n_0,mac_muladd_8s_8s_14s_14_4_1_U69_n_1,mac_muladd_8s_8s_14s_14_4_1_U69_n_2,mac_muladd_8s_8s_14s_14_4_1_U69_n_3,mac_muladd_8s_8s_14s_14_4_1_U69_n_4,mac_muladd_8s_8s_14s_14_4_1_U69_n_5,mac_muladd_8s_8s_14s_14_4_1_U69_n_6,mac_muladd_8s_8s_14s_14_4_1_U69_n_7,mac_muladd_8s_8s_14s_14_4_1_U69_n_8,mac_muladd_8s_8s_14s_14_4_1_U69_n_9,mac_muladd_8s_8s_14s_14_4_1_U69_n_10,mac_muladd_8s_8s_14s_14_4_1_U69_n_11,mac_muladd_8s_8s_14s_14_4_1_U69_n_12,mac_muladd_8s_8s_14s_14_4_1_U69_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .\add_ln885_45_reg_3050[13]_i_7 ({mac_muladd_8s_8s_14s_14_4_1_U68_n_10,mac_muladd_8s_8s_14s_14_4_1_U68_n_11,mac_muladd_8s_8s_14s_14_4_1_U68_n_12,mac_muladd_8s_8s_14s_14_4_1_U68_n_13,mac_muladd_8s_8s_14s_14_4_1_U68_n_14,mac_muladd_8s_8s_14s_14_4_1_U68_n_15}),
        .\add_ln885_45_reg_3050[13]_i_7_0 ({mac_muladd_8s_8s_14s_14_4_1_U72_n_10,mac_muladd_8s_8s_14s_14_4_1_U72_n_11,mac_muladd_8s_8s_14s_14_4_1_U72_n_12,mac_muladd_8s_8s_14s_14_4_1_U72_n_13,mac_muladd_8s_8s_14s_14_4_1_U72_n_14,mac_muladd_8s_8s_14s_14_4_1_U72_n_15}),
        .\add_ln885_45_reg_3050_reg[13] ({mac_muladd_8s_8s_14s_14_4_1_U68_n_2,mac_muladd_8s_8s_14s_14_4_1_U68_n_3,mac_muladd_8s_8s_14s_14_4_1_U68_n_4,mac_muladd_8s_8s_14s_14_4_1_U68_n_5,mac_muladd_8s_8s_14s_14_4_1_U68_n_6,mac_muladd_8s_8s_14s_14_4_1_U68_n_7,mac_muladd_8s_8s_14s_14_4_1_U68_n_8,mac_muladd_8s_8s_14s_14_4_1_U68_n_9}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_16 mac_muladd_8s_8s_14s_14_4_1_U68
       (.DSP_ALU_INST(signal_V_34),
        .DSP_ALU_INST_0(filter_36),
        .DSP_ALU_INST_1(control_s_axi_U_n_577),
        .DSP_ALU_INST_2(signal_V_32),
        .DSP_ALU_INST_3(int_filter_350),
        .P({mac_muladd_8s_8s_14s_14_4_1_U68_n_0,mac_muladd_8s_8s_14s_14_4_1_U68_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U73_n_13),
        .\add_ln885_45_reg_3050[13]_i_46 ({mac_muladd_8s_8s_14s_14_4_1_U68_n_10,mac_muladd_8s_8s_14s_14_4_1_U68_n_11,mac_muladd_8s_8s_14s_14_4_1_U68_n_12,mac_muladd_8s_8s_14s_14_4_1_U68_n_13,mac_muladd_8s_8s_14s_14_4_1_U68_n_14,mac_muladd_8s_8s_14s_14_4_1_U68_n_15}),
        .\add_ln885_45_reg_3050[13]_i_76 ({mac_muladd_8s_8s_14s_14_4_1_U68_n_2,mac_muladd_8s_8s_14s_14_4_1_U68_n_3,mac_muladd_8s_8s_14s_14_4_1_U68_n_4,mac_muladd_8s_8s_14s_14_4_1_U68_n_5,mac_muladd_8s_8s_14s_14_4_1_U68_n_6,mac_muladd_8s_8s_14s_14_4_1_U68_n_7,mac_muladd_8s_8s_14s_14_4_1_U68_n_8,mac_muladd_8s_8s_14s_14_4_1_U68_n_9}),
        .\add_ln885_45_reg_3050_reg[13]_i_15 ({mac_muladd_8s_8s_14s_14_4_1_U71_n_1,mac_muladd_8s_8s_14s_14_4_1_U71_n_2,mac_muladd_8s_8s_14s_14_4_1_U71_n_3,mac_muladd_8s_8s_14s_14_4_1_U71_n_4,mac_muladd_8s_8s_14s_14_4_1_U71_n_5,mac_muladd_8s_8s_14s_14_4_1_U71_n_6,mac_muladd_8s_8s_14s_14_4_1_U71_n_7,mac_muladd_8s_8s_14s_14_4_1_U71_n_8,mac_muladd_8s_8s_14s_14_4_1_U71_n_9,mac_muladd_8s_8s_14s_14_4_1_U71_n_10,mac_muladd_8s_8s_14s_14_4_1_U71_n_11,mac_muladd_8s_8s_14s_14_4_1_U71_n_12,mac_muladd_8s_8s_14s_14_4_1_U71_n_13}),
        .\add_ln885_45_reg_3050_reg[13]_i_15_0 ({mac_muladd_8s_8s_14s_14_4_1_U73_n_0,mac_muladd_8s_8s_14s_14_4_1_U73_n_1,mac_muladd_8s_8s_14s_14_4_1_U73_n_2,mac_muladd_8s_8s_14s_14_4_1_U73_n_3,mac_muladd_8s_8s_14s_14_4_1_U73_n_4,mac_muladd_8s_8s_14s_14_4_1_U73_n_5,mac_muladd_8s_8s_14s_14_4_1_U73_n_6,mac_muladd_8s_8s_14s_14_4_1_U73_n_7,mac_muladd_8s_8s_14s_14_4_1_U73_n_8,mac_muladd_8s_8s_14s_14_4_1_U73_n_9,mac_muladd_8s_8s_14s_14_4_1_U73_n_10,mac_muladd_8s_8s_14s_14_4_1_U73_n_11,mac_muladd_8s_8s_14s_14_4_1_U73_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_17 mac_muladd_8s_8s_14s_14_4_1_U69
       (.DSP_ALU_INST(signal_V_36),
        .DSP_ALU_INST_0(filter_38),
        .DSP_ALU_INST_1(control_s_axi_U_n_578),
        .DSP_ALU_INST_2(signal_V_34),
        .DSP_ALU_INST_3(int_filter_370),
        .P({mac_muladd_8s_8s_14s_14_4_1_U69_n_0,mac_muladd_8s_8s_14s_14_4_1_U69_n_1,mac_muladd_8s_8s_14s_14_4_1_U69_n_2,mac_muladd_8s_8s_14s_14_4_1_U69_n_3,mac_muladd_8s_8s_14s_14_4_1_U69_n_4,mac_muladd_8s_8s_14s_14_4_1_U69_n_5,mac_muladd_8s_8s_14s_14_4_1_U69_n_6,mac_muladd_8s_8s_14s_14_4_1_U69_n_7,mac_muladd_8s_8s_14s_14_4_1_U69_n_8,mac_muladd_8s_8s_14s_14_4_1_U69_n_9,mac_muladd_8s_8s_14s_14_4_1_U69_n_10,mac_muladd_8s_8s_14s_14_4_1_U69_n_11,mac_muladd_8s_8s_14s_14_4_1_U69_n_12,mac_muladd_8s_8s_14s_14_4_1_U69_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_18 mac_muladd_8s_8s_14s_14_4_1_U70
       (.DSP_ALU_INST(signal_V_38),
        .DSP_ALU_INST_0(filter_40),
        .DSP_ALU_INST_1(control_s_axi_U_n_579),
        .DSP_ALU_INST_2(signal_V_36),
        .DSP_ALU_INST_3(int_filter_390),
        .P({mac_muladd_8s_8s_14s_14_4_1_U70_n_0,mac_muladd_8s_8s_14s_14_4_1_U70_n_1,mac_muladd_8s_8s_14s_14_4_1_U70_n_2,mac_muladd_8s_8s_14s_14_4_1_U70_n_3,mac_muladd_8s_8s_14s_14_4_1_U70_n_4,mac_muladd_8s_8s_14s_14_4_1_U70_n_5,mac_muladd_8s_8s_14s_14_4_1_U70_n_6,mac_muladd_8s_8s_14s_14_4_1_U70_n_7,mac_muladd_8s_8s_14s_14_4_1_U70_n_8,mac_muladd_8s_8s_14s_14_4_1_U70_n_9,mac_muladd_8s_8s_14s_14_4_1_U70_n_10,mac_muladd_8s_8s_14s_14_4_1_U70_n_11,mac_muladd_8s_8s_14s_14_4_1_U70_n_12,mac_muladd_8s_8s_14s_14_4_1_U70_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_19 mac_muladd_8s_8s_14s_14_4_1_U71
       (.DSP_ALU_INST(signal_V_40),
        .DSP_ALU_INST_0(filter_42),
        .DSP_ALU_INST_1(control_s_axi_U_n_580),
        .DSP_ALU_INST_2(signal_V_38),
        .DSP_ALU_INST_3(int_filter_410),
        .P({mac_muladd_8s_8s_14s_14_4_1_U71_n_0,mac_muladd_8s_8s_14s_14_4_1_U71_n_1,mac_muladd_8s_8s_14s_14_4_1_U71_n_2,mac_muladd_8s_8s_14s_14_4_1_U71_n_3,mac_muladd_8s_8s_14s_14_4_1_U71_n_4,mac_muladd_8s_8s_14s_14_4_1_U71_n_5,mac_muladd_8s_8s_14s_14_4_1_U71_n_6,mac_muladd_8s_8s_14s_14_4_1_U71_n_7,mac_muladd_8s_8s_14s_14_4_1_U71_n_8,mac_muladd_8s_8s_14s_14_4_1_U71_n_9,mac_muladd_8s_8s_14s_14_4_1_U71_n_10,mac_muladd_8s_8s_14s_14_4_1_U71_n_11,mac_muladd_8s_8s_14s_14_4_1_U71_n_12,mac_muladd_8s_8s_14s_14_4_1_U71_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_20 mac_muladd_8s_8s_14s_14_4_1_U72
       (.DSP_ALU_INST(signal_V_42),
        .DSP_ALU_INST_0(filter_44),
        .DSP_ALU_INST_1(control_s_axi_U_n_581),
        .DSP_ALU_INST_2(signal_V_40),
        .DSP_ALU_INST_3(int_filter_430),
        .O({mac_muladd_8s_8s_14s_14_4_1_U72_n_2,mac_muladd_8s_8s_14s_14_4_1_U72_n_3,mac_muladd_8s_8s_14s_14_4_1_U72_n_4,mac_muladd_8s_8s_14s_14_4_1_U72_n_5,mac_muladd_8s_8s_14s_14_4_1_U72_n_6,mac_muladd_8s_8s_14s_14_4_1_U72_n_7,mac_muladd_8s_8s_14s_14_4_1_U72_n_8,mac_muladd_8s_8s_14s_14_4_1_U72_n_9}),
        .P({mac_muladd_8s_8s_14s_14_4_1_U72_n_0,mac_muladd_8s_8s_14s_14_4_1_U72_n_1}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U74_n_13),
        .\add_ln885_45_reg_3050[13]_i_35 ({mac_muladd_8s_8s_14s_14_4_1_U72_n_10,mac_muladd_8s_8s_14s_14_4_1_U72_n_11,mac_muladd_8s_8s_14s_14_4_1_U72_n_12,mac_muladd_8s_8s_14s_14_4_1_U72_n_13,mac_muladd_8s_8s_14s_14_4_1_U72_n_14,mac_muladd_8s_8s_14s_14_4_1_U72_n_15}),
        .\add_ln885_45_reg_3050_reg[13]_i_14 ({mac_muladd_8s_8s_14s_14_4_1_U70_n_1,mac_muladd_8s_8s_14s_14_4_1_U70_n_2,mac_muladd_8s_8s_14s_14_4_1_U70_n_3,mac_muladd_8s_8s_14s_14_4_1_U70_n_4,mac_muladd_8s_8s_14s_14_4_1_U70_n_5,mac_muladd_8s_8s_14s_14_4_1_U70_n_6,mac_muladd_8s_8s_14s_14_4_1_U70_n_7,mac_muladd_8s_8s_14s_14_4_1_U70_n_8,mac_muladd_8s_8s_14s_14_4_1_U70_n_9,mac_muladd_8s_8s_14s_14_4_1_U70_n_10,mac_muladd_8s_8s_14s_14_4_1_U70_n_11,mac_muladd_8s_8s_14s_14_4_1_U70_n_12,mac_muladd_8s_8s_14s_14_4_1_U70_n_13}),
        .\add_ln885_45_reg_3050_reg[13]_i_14_0 ({mac_muladd_8s_8s_14s_14_4_1_U74_n_0,mac_muladd_8s_8s_14s_14_4_1_U74_n_1,mac_muladd_8s_8s_14s_14_4_1_U74_n_2,mac_muladd_8s_8s_14s_14_4_1_U74_n_3,mac_muladd_8s_8s_14s_14_4_1_U74_n_4,mac_muladd_8s_8s_14s_14_4_1_U74_n_5,mac_muladd_8s_8s_14s_14_4_1_U74_n_6,mac_muladd_8s_8s_14s_14_4_1_U74_n_7,mac_muladd_8s_8s_14s_14_4_1_U74_n_8,mac_muladd_8s_8s_14s_14_4_1_U74_n_9,mac_muladd_8s_8s_14s_14_4_1_U74_n_10,mac_muladd_8s_8s_14s_14_4_1_U74_n_11,mac_muladd_8s_8s_14s_14_4_1_U74_n_12}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_21 mac_muladd_8s_8s_14s_14_4_1_U73
       (.DSP_ALU_INST(signal_V_44),
        .DSP_ALU_INST_0(filter_46),
        .DSP_ALU_INST_1(control_s_axi_U_n_582),
        .DSP_ALU_INST_2(signal_V_42),
        .DSP_ALU_INST_3(int_filter_450),
        .P({mac_muladd_8s_8s_14s_14_4_1_U73_n_0,mac_muladd_8s_8s_14s_14_4_1_U73_n_1,mac_muladd_8s_8s_14s_14_4_1_U73_n_2,mac_muladd_8s_8s_14s_14_4_1_U73_n_3,mac_muladd_8s_8s_14s_14_4_1_U73_n_4,mac_muladd_8s_8s_14s_14_4_1_U73_n_5,mac_muladd_8s_8s_14s_14_4_1_U73_n_6,mac_muladd_8s_8s_14s_14_4_1_U73_n_7,mac_muladd_8s_8s_14s_14_4_1_U73_n_8,mac_muladd_8s_8s_14s_14_4_1_U73_n_9,mac_muladd_8s_8s_14s_14_4_1_U73_n_10,mac_muladd_8s_8s_14s_14_4_1_U73_n_11,mac_muladd_8s_8s_14s_14_4_1_U73_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U73_n_13),
        .\add_ln885_45_reg_3050_reg[13]_i_15 ({mac_muladd_8s_8s_14s_14_4_1_U71_n_0,mac_muladd_8s_8s_14s_14_4_1_U71_n_1}),
        .\add_ln885_45_reg_3050_reg[13]_i_15_0 ({mac_muladd_8s_8s_14s_14_4_1_U68_n_0,mac_muladd_8s_8s_14s_14_4_1_U68_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_22 mac_muladd_8s_8s_14s_14_4_1_U74
       (.DSP_ALU_INST(signal_V_46),
        .DSP_ALU_INST_0(filter_48),
        .DSP_ALU_INST_1(control_s_axi_U_n_583),
        .DSP_ALU_INST_2(signal_V_44),
        .DSP_ALU_INST_3(int_filter_470),
        .P({mac_muladd_8s_8s_14s_14_4_1_U74_n_0,mac_muladd_8s_8s_14s_14_4_1_U74_n_1,mac_muladd_8s_8s_14s_14_4_1_U74_n_2,mac_muladd_8s_8s_14s_14_4_1_U74_n_3,mac_muladd_8s_8s_14s_14_4_1_U74_n_4,mac_muladd_8s_8s_14s_14_4_1_U74_n_5,mac_muladd_8s_8s_14s_14_4_1_U74_n_6,mac_muladd_8s_8s_14s_14_4_1_U74_n_7,mac_muladd_8s_8s_14s_14_4_1_U74_n_8,mac_muladd_8s_8s_14s_14_4_1_U74_n_9,mac_muladd_8s_8s_14s_14_4_1_U74_n_10,mac_muladd_8s_8s_14s_14_4_1_U74_n_11,mac_muladd_8s_8s_14s_14_4_1_U74_n_12}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U74_n_13),
        .\add_ln885_45_reg_3050_reg[13]_i_14 ({mac_muladd_8s_8s_14s_14_4_1_U70_n_0,mac_muladd_8s_8s_14s_14_4_1_U70_n_1}),
        .\add_ln885_45_reg_3050_reg[13]_i_14_0 ({mac_muladd_8s_8s_14s_14_4_1_U72_n_0,mac_muladd_8s_8s_14s_14_4_1_U72_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_23 mac_muladd_8s_8s_14s_14_4_1_U75
       (.DSP_ALU_INST(signal_V_48),
        .DSP_ALU_INST_0(filter_50),
        .DSP_ALU_INST_1(control_s_axi_U_n_584),
        .DSP_ALU_INST_2(signal_V_46),
        .DSP_ALU_INST_3(int_filter_490),
        .P({mac_muladd_8s_8s_14s_14_4_1_U75_n_0,mac_muladd_8s_8s_14s_14_4_1_U75_n_1,mac_muladd_8s_8s_14s_14_4_1_U75_n_2,mac_muladd_8s_8s_14s_14_4_1_U75_n_3,mac_muladd_8s_8s_14s_14_4_1_U75_n_4,mac_muladd_8s_8s_14s_14_4_1_U75_n_5,mac_muladd_8s_8s_14s_14_4_1_U75_n_6,mac_muladd_8s_8s_14s_14_4_1_U75_n_7,mac_muladd_8s_8s_14s_14_4_1_U75_n_8,mac_muladd_8s_8s_14s_14_4_1_U75_n_9,mac_muladd_8s_8s_14s_14_4_1_U75_n_10,mac_muladd_8s_8s_14s_14_4_1_U75_n_11,mac_muladd_8s_8s_14s_14_4_1_U75_n_12,mac_muladd_8s_8s_14s_14_4_1_U75_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S(mac_muladd_8s_8s_14s_14_4_1_U75_n_14),
        .\add_ln885_52_reg_3055_reg[13] (mac_muladd_8s_8s_14s_14_4_1_U78_n_1),
        .\add_ln885_52_reg_3055_reg[13]_0 (mac_muladd_8s_8s_14s_14_4_1_U77_n_12),
        .\add_ln885_52_reg_3055_reg[13]_1 ({mac_muladd_8s_8s_14s_14_4_1_U77_n_0,mac_muladd_8s_8s_14s_14_4_1_U77_n_1}),
        .\add_ln885_52_reg_3055_reg[13]_2 ({mac_muladd_8s_8s_14s_14_4_1_U76_n_1,mac_muladd_8s_8s_14s_14_4_1_U76_n_2}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_24 mac_muladd_8s_8s_14s_14_4_1_U76
       (.D(add_ln885_52_fu_2280_p2),
        .DI(mac_muladd_8s_8s_14s_14_4_1_U77_n_15),
        .DSP_ALU_INST(signal_V_50),
        .DSP_ALU_INST_0(filter_52),
        .DSP_ALU_INST_1(control_s_axi_U_n_585),
        .DSP_ALU_INST_2(signal_V_48),
        .DSP_ALU_INST_3(int_filter_510),
        .P({mac_muladd_8s_8s_14s_14_4_1_U76_n_0,mac_muladd_8s_8s_14s_14_4_1_U76_n_1,mac_muladd_8s_8s_14s_14_4_1_U76_n_2,mac_muladd_8s_8s_14s_14_4_1_U76_n_3,mac_muladd_8s_8s_14s_14_4_1_U76_n_4}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S({mac_muladd_8s_8s_14s_14_4_1_U77_n_13,mac_muladd_8s_8s_14s_14_4_1_U77_n_14}),
        .\add_ln885_52_reg_3055[13]_i_8 ({mac_muladd_8s_8s_14s_14_4_1_U77_n_0,mac_muladd_8s_8s_14s_14_4_1_U77_n_1,mac_muladd_8s_8s_14s_14_4_1_U77_n_2,mac_muladd_8s_8s_14s_14_4_1_U77_n_3,mac_muladd_8s_8s_14s_14_4_1_U77_n_4,mac_muladd_8s_8s_14s_14_4_1_U77_n_5,mac_muladd_8s_8s_14s_14_4_1_U77_n_6,mac_muladd_8s_8s_14s_14_4_1_U77_n_7,mac_muladd_8s_8s_14s_14_4_1_U77_n_8,mac_muladd_8s_8s_14s_14_4_1_U77_n_9,mac_muladd_8s_8s_14s_14_4_1_U77_n_10,mac_muladd_8s_8s_14s_14_4_1_U77_n_11}),
        .\add_ln885_52_reg_3055[13]_i_8_0 ({mac_muladd_8s_8s_14s_14_4_1_U75_n_1,mac_muladd_8s_8s_14s_14_4_1_U75_n_2,mac_muladd_8s_8s_14s_14_4_1_U75_n_3,mac_muladd_8s_8s_14s_14_4_1_U75_n_4,mac_muladd_8s_8s_14s_14_4_1_U75_n_5,mac_muladd_8s_8s_14s_14_4_1_U75_n_6,mac_muladd_8s_8s_14s_14_4_1_U75_n_7,mac_muladd_8s_8s_14s_14_4_1_U75_n_8,mac_muladd_8s_8s_14s_14_4_1_U75_n_9,mac_muladd_8s_8s_14s_14_4_1_U75_n_10,mac_muladd_8s_8s_14s_14_4_1_U75_n_11,mac_muladd_8s_8s_14s_14_4_1_U75_n_12}),
        .\add_ln885_52_reg_3055_reg[13] ({mac_muladd_8s_8s_14s_14_4_1_U78_n_1,mac_muladd_8s_8s_14s_14_4_1_U78_n_2,mac_muladd_8s_8s_14s_14_4_1_U78_n_3,mac_muladd_8s_8s_14s_14_4_1_U78_n_4,mac_muladd_8s_8s_14s_14_4_1_U78_n_5,mac_muladd_8s_8s_14s_14_4_1_U78_n_6,mac_muladd_8s_8s_14s_14_4_1_U78_n_7,mac_muladd_8s_8s_14s_14_4_1_U78_n_8,mac_muladd_8s_8s_14s_14_4_1_U78_n_9,mac_muladd_8s_8s_14s_14_4_1_U78_n_10,mac_muladd_8s_8s_14s_14_4_1_U78_n_11,mac_muladd_8s_8s_14s_14_4_1_U78_n_12,mac_muladd_8s_8s_14s_14_4_1_U78_n_13}),
        .\add_ln885_52_reg_3055_reg[13]_0 (mac_muladd_8s_8s_14s_14_4_1_U75_n_14),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_25 mac_muladd_8s_8s_14s_14_4_1_U77
       (.DI(mac_muladd_8s_8s_14s_14_4_1_U77_n_15),
        .DSP_ALU_INST(signal_V_52),
        .DSP_ALU_INST_0(filter_54),
        .DSP_ALU_INST_1(control_s_axi_U_n_586),
        .DSP_ALU_INST_2(signal_V_50),
        .DSP_ALU_INST_3(int_filter_530),
        .P({mac_muladd_8s_8s_14s_14_4_1_U77_n_0,mac_muladd_8s_8s_14s_14_4_1_U77_n_1,mac_muladd_8s_8s_14s_14_4_1_U77_n_2,mac_muladd_8s_8s_14s_14_4_1_U77_n_3,mac_muladd_8s_8s_14s_14_4_1_U77_n_4,mac_muladd_8s_8s_14s_14_4_1_U77_n_5,mac_muladd_8s_8s_14s_14_4_1_U77_n_6,mac_muladd_8s_8s_14s_14_4_1_U77_n_7,mac_muladd_8s_8s_14s_14_4_1_U77_n_8,mac_muladd_8s_8s_14s_14_4_1_U77_n_9,mac_muladd_8s_8s_14s_14_4_1_U77_n_10,mac_muladd_8s_8s_14s_14_4_1_U77_n_11}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .S({mac_muladd_8s_8s_14s_14_4_1_U77_n_13,mac_muladd_8s_8s_14s_14_4_1_U77_n_14}),
        .\add_ln885_52_reg_3055[13]_i_7 ({mac_muladd_8s_8s_14s_14_4_1_U75_n_0,mac_muladd_8s_8s_14s_14_4_1_U75_n_12,mac_muladd_8s_8s_14s_14_4_1_U75_n_13}),
        .\add_ln885_52_reg_3055[13]_i_7_0 ({mac_muladd_8s_8s_14s_14_4_1_U76_n_0,mac_muladd_8s_8s_14s_14_4_1_U76_n_3,mac_muladd_8s_8s_14s_14_4_1_U76_n_4}),
        .\add_ln885_52_reg_3055[13]_i_7_1 ({mac_muladd_8s_8s_14s_14_4_1_U78_n_0,mac_muladd_8s_8s_14s_14_4_1_U78_n_12,mac_muladd_8s_8s_14s_14_4_1_U78_n_13}),
        .ap_clk(ap_clk),
        .ap_clk_0(mac_muladd_8s_8s_14s_14_4_1_U77_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_26 mac_muladd_8s_8s_14s_14_4_1_U78
       (.DSP_ALU_INST(signal_V_54),
        .DSP_ALU_INST_0(filter_56),
        .DSP_ALU_INST_1(control_s_axi_U_n_587),
        .DSP_ALU_INST_2(signal_V_52),
        .DSP_ALU_INST_3(int_filter_550),
        .P({mac_muladd_8s_8s_14s_14_4_1_U78_n_0,mac_muladd_8s_8s_14s_14_4_1_U78_n_1,mac_muladd_8s_8s_14s_14_4_1_U78_n_2,mac_muladd_8s_8s_14s_14_4_1_U78_n_3,mac_muladd_8s_8s_14s_14_4_1_U78_n_4,mac_muladd_8s_8s_14s_14_4_1_U78_n_5,mac_muladd_8s_8s_14s_14_4_1_U78_n_6,mac_muladd_8s_8s_14s_14_4_1_U78_n_7,mac_muladd_8s_8s_14s_14_4_1_U78_n_8,mac_muladd_8s_8s_14s_14_4_1_U78_n_9,mac_muladd_8s_8s_14s_14_4_1_U78_n_10,mac_muladd_8s_8s_14s_14_4_1_U78_n_11,mac_muladd_8s_8s_14s_14_4_1_U78_n_12,mac_muladd_8s_8s_14s_14_4_1_U78_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_27 mac_muladd_8s_8s_14s_14_4_1_U79
       (.DSP_ALU_INST(signal_V_56),
        .DSP_ALU_INST_0(filter_58),
        .DSP_ALU_INST_1(control_s_axi_U_n_588),
        .DSP_ALU_INST_2(signal_V_54),
        .DSP_ALU_INST_3(int_filter_570),
        .P({mac_muladd_8s_8s_14s_14_4_1_U79_n_0,mac_muladd_8s_8s_14s_14_4_1_U79_n_1,mac_muladd_8s_8s_14s_14_4_1_U79_n_2,mac_muladd_8s_8s_14s_14_4_1_U79_n_3,mac_muladd_8s_8s_14s_14_4_1_U79_n_4,mac_muladd_8s_8s_14s_14_4_1_U79_n_5,mac_muladd_8s_8s_14s_14_4_1_U79_n_6,mac_muladd_8s_8s_14s_14_4_1_U79_n_7,mac_muladd_8s_8s_14s_14_4_1_U79_n_8,mac_muladd_8s_8s_14s_14_4_1_U79_n_9,mac_muladd_8s_8s_14s_14_4_1_U79_n_10,mac_muladd_8s_8s_14s_14_4_1_U79_n_11,mac_muladd_8s_8s_14s_14_4_1_U79_n_12,mac_muladd_8s_8s_14s_14_4_1_U79_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_28 mac_muladd_8s_8s_14s_14_4_1_U80
       (.DSP_ALU_INST(signal_V_58),
        .DSP_ALU_INST_0(filter_60),
        .DSP_ALU_INST_1(control_s_axi_U_n_589),
        .DSP_ALU_INST_2(signal_V_56),
        .DSP_ALU_INST_3(int_filter_590),
        .P({mac_muladd_8s_8s_14s_14_4_1_U79_n_0,mac_muladd_8s_8s_14s_14_4_1_U79_n_1,mac_muladd_8s_8s_14s_14_4_1_U79_n_2,mac_muladd_8s_8s_14s_14_4_1_U79_n_3,mac_muladd_8s_8s_14s_14_4_1_U79_n_4,mac_muladd_8s_8s_14s_14_4_1_U79_n_5,mac_muladd_8s_8s_14s_14_4_1_U79_n_6,mac_muladd_8s_8s_14s_14_4_1_U79_n_7,mac_muladd_8s_8s_14s_14_4_1_U79_n_8,mac_muladd_8s_8s_14s_14_4_1_U79_n_9,mac_muladd_8s_8s_14s_14_4_1_U79_n_10,mac_muladd_8s_8s_14s_14_4_1_U79_n_11,mac_muladd_8s_8s_14s_14_4_1_U79_n_12,mac_muladd_8s_8s_14s_14_4_1_U79_n_13}),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .add_ln885_55_fu_2286_p2(add_ln885_55_fu_2286_p2),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_29 mac_muladd_8s_8s_14s_14_4_1_U81
       (.D({mac_muladd_8s_8s_14s_14_4_1_U81_n_0,mac_muladd_8s_8s_14s_14_4_1_U81_n_1,mac_muladd_8s_8s_14s_14_4_1_U81_n_2,mac_muladd_8s_8s_14s_14_4_1_U81_n_3,mac_muladd_8s_8s_14s_14_4_1_U81_n_4,mac_muladd_8s_8s_14s_14_4_1_U81_n_5,mac_muladd_8s_8s_14s_14_4_1_U81_n_6,mac_muladd_8s_8s_14s_14_4_1_U81_n_7,mac_muladd_8s_8s_14s_14_4_1_U81_n_8,mac_muladd_8s_8s_14s_14_4_1_U81_n_9,mac_muladd_8s_8s_14s_14_4_1_U81_n_10,mac_muladd_8s_8s_14s_14_4_1_U81_n_11,mac_muladd_8s_8s_14s_14_4_1_U81_n_12,mac_muladd_8s_8s_14s_14_4_1_U81_n_13}),
        .DSP_ALU_INST(signal_V_60),
        .DSP_ALU_INST_0(filter_62),
        .DSP_ALU_INST_1(control_s_axi_U_n_590),
        .DSP_ALU_INST_2(signal_V_58),
        .DSP_ALU_INST_3(int_filter_610),
        .Q(ap_CS_fsm_state1),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mul_8s_8s_14_1_1 mul_8s_8s_14_1_1_U48
       (.C(dout),
        .DI({control_s_axi_U_n_1,control_s_axi_U_n_2,control_s_axi_U_n_3,control_s_axi_U_n_4,control_s_axi_U_n_5,control_s_axi_U_n_6,control_s_axi_U_n_7}),
        .S({control_s_axi_U_n_17,control_s_axi_U_n_18,control_s_axi_U_n_19,control_s_axi_U_n_20,control_s_axi_U_n_21,control_s_axi_U_n_22,control_s_axi_U_n_23,control_s_axi_U_n_24}),
        .dout__80_carry_i_12_0({control_s_axi_U_n_15,control_s_axi_U_n_16}),
        .dout__80_carry_i_12_1({control_s_axi_U_n_553,control_s_axi_U_n_554}),
        .dout__80_carry_i_14_0({control_s_axi_U_n_35,control_s_axi_U_n_36,control_s_axi_U_n_37,control_s_axi_U_n_38,control_s_axi_U_n_39,control_s_axi_U_n_40}),
        .dout__80_carry_i_14_1({control_s_axi_U_n_41,control_s_axi_U_n_42,control_s_axi_U_n_43,control_s_axi_U_n_44,control_s_axi_U_n_45,control_s_axi_U_n_46,control_s_axi_U_n_47,control_s_axi_U_n_48}),
        .dout__80_carry_i_16_0({control_s_axi_U_n_8,control_s_axi_U_n_9,control_s_axi_U_n_10,control_s_axi_U_n_11,control_s_axi_U_n_12,control_s_axi_U_n_13,control_s_axi_U_n_14}),
        .dout__80_carry_i_16_1({control_s_axi_U_n_27,control_s_axi_U_n_28,control_s_axi_U_n_29,control_s_axi_U_n_30,control_s_axi_U_n_31,control_s_axi_U_n_32,control_s_axi_U_n_33,control_s_axi_U_n_34}),
        .dout__80_carry_i_9_0({control_s_axi_U_n_25,control_s_axi_U_n_26}),
        .dout__80_carry_i_9_1({control_s_axi_U_n_555,control_s_axi_U_n_556}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both regslice_both_input_r_V_data_V_U
       (.A(input_r_TDATA_int_regslice),
        .\B_V_data_1_state_reg[1]_0 (input_r_TREADY),
        .CEA2(ap_block_pp0_stage0_subdone),
        .Q(ap_CS_fsm_state6),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TVALID(input_r_TVALID),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0 regslice_both_input_r_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_input_r_V_last_V_U_n_1),
        .Q({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TVALID(input_r_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized1 regslice_both_output_r_V_data_V_U
       (.\B_V_data_1_payload_A_reg[13]_0 (grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_output_r_TDATA),
        .\B_V_data_1_state_reg[0]_0 (output_r_TVALID),
        .D({ap_NS_fsm[6],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .RSTA(ap_rst_n_inv),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_rst_n(ap_rst_n),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .input_r_TVALID_int_regslice(input_r_TVALID_int_regslice),
        .output_r_TDATA(\^output_r_TDATA ),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TREADY_int_regslice(output_r_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[0]),
        .Q(signal_V_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[1]),
        .Q(signal_V_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[2]),
        .Q(signal_V_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[3]),
        .Q(signal_V_0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[4]),
        .Q(signal_V_0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[5]),
        .Q(signal_V_0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[6]),
        .Q(signal_V_0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_0_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[0]),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_tmp_data_V_out[7]),
        .Q(signal_V_0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[0]),
        .Q(signal_V_10[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[1]),
        .Q(signal_V_10[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[2]),
        .Q(signal_V_10[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[3]),
        .Q(signal_V_10[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[4]),
        .Q(signal_V_10[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[5]),
        .Q(signal_V_10[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[6]),
        .Q(signal_V_10[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_10_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_9[7]),
        .Q(signal_V_10[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[0]),
        .Q(signal_V_11[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[1]),
        .Q(signal_V_11[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[2]),
        .Q(signal_V_11[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[3]),
        .Q(signal_V_11[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[4]),
        .Q(signal_V_11[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[5]),
        .Q(signal_V_11[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[6]),
        .Q(signal_V_11[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_11_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_10[7]),
        .Q(signal_V_11[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[0]),
        .Q(signal_V_12[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[1]),
        .Q(signal_V_12[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[2]),
        .Q(signal_V_12[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[3]),
        .Q(signal_V_12[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[4]),
        .Q(signal_V_12[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[5]),
        .Q(signal_V_12[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[6]),
        .Q(signal_V_12[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_12_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_11[7]),
        .Q(signal_V_12[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[0]),
        .Q(signal_V_13[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[1]),
        .Q(signal_V_13[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[2]),
        .Q(signal_V_13[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[3]),
        .Q(signal_V_13[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[4]),
        .Q(signal_V_13[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[5]),
        .Q(signal_V_13[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[6]),
        .Q(signal_V_13[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_13_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_12[7]),
        .Q(signal_V_13[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[0]),
        .Q(signal_V_14[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[1]),
        .Q(signal_V_14[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[2]),
        .Q(signal_V_14[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[3]),
        .Q(signal_V_14[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[4]),
        .Q(signal_V_14[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[5]),
        .Q(signal_V_14[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[6]),
        .Q(signal_V_14[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_14_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_13[7]),
        .Q(signal_V_14[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[0]),
        .Q(signal_V_15[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[1]),
        .Q(signal_V_15[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[2]),
        .Q(signal_V_15[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[3]),
        .Q(signal_V_15[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[4]),
        .Q(signal_V_15[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[5]),
        .Q(signal_V_15[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[6]),
        .Q(signal_V_15[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_15_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_14[7]),
        .Q(signal_V_15[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[0]),
        .Q(signal_V_16[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[1]),
        .Q(signal_V_16[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[2]),
        .Q(signal_V_16[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[3]),
        .Q(signal_V_16[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[4]),
        .Q(signal_V_16[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[5]),
        .Q(signal_V_16[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[6]),
        .Q(signal_V_16[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_16_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_15[7]),
        .Q(signal_V_16[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[0]),
        .Q(signal_V_17[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[1]),
        .Q(signal_V_17[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[2]),
        .Q(signal_V_17[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[3]),
        .Q(signal_V_17[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[4]),
        .Q(signal_V_17[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[5]),
        .Q(signal_V_17[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[6]),
        .Q(signal_V_17[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_17_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_16[7]),
        .Q(signal_V_17[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[0]),
        .Q(signal_V_18[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[1]),
        .Q(signal_V_18[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[2]),
        .Q(signal_V_18[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[3]),
        .Q(signal_V_18[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[4]),
        .Q(signal_V_18[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[5]),
        .Q(signal_V_18[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[6]),
        .Q(signal_V_18[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_18_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_17[7]),
        .Q(signal_V_18[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[0]),
        .Q(signal_V_19[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[1]),
        .Q(signal_V_19[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[2]),
        .Q(signal_V_19[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[3]),
        .Q(signal_V_19[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[4]),
        .Q(signal_V_19[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[5]),
        .Q(signal_V_19[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[6]),
        .Q(signal_V_19[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_19_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_18[7]),
        .Q(signal_V_19[7]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[0]),
        .Q(signal_V_1_load_reg_2554[0]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[1]),
        .Q(signal_V_1_load_reg_2554[1]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[2]),
        .Q(signal_V_1_load_reg_2554[2]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[3]),
        .Q(signal_V_1_load_reg_2554[3]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[4]),
        .Q(signal_V_1_load_reg_2554[4]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[5]),
        .Q(signal_V_1_load_reg_2554[5]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[6]),
        .Q(signal_V_1_load_reg_2554[6]),
        .R(1'b0));
  FDRE \signal_V_1_load_reg_2554_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_1[7]),
        .Q(signal_V_1_load_reg_2554[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[0]),
        .Q(signal_V_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[1]),
        .Q(signal_V_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[2]),
        .Q(signal_V_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[3]),
        .Q(signal_V_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[4]),
        .Q(signal_V_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[5]),
        .Q(signal_V_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[6]),
        .Q(signal_V_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_0[7]),
        .Q(signal_V_1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[0]),
        .Q(signal_V_20[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[1]),
        .Q(signal_V_20[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[2]),
        .Q(signal_V_20[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[3]),
        .Q(signal_V_20[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[4]),
        .Q(signal_V_20[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[5]),
        .Q(signal_V_20[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[6]),
        .Q(signal_V_20[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_20_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_19[7]),
        .Q(signal_V_20[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[0]),
        .Q(signal_V_21[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[1]),
        .Q(signal_V_21[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[2]),
        .Q(signal_V_21[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[3]),
        .Q(signal_V_21[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[4]),
        .Q(signal_V_21[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[5]),
        .Q(signal_V_21[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[6]),
        .Q(signal_V_21[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_21_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_20[7]),
        .Q(signal_V_21[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[0]),
        .Q(signal_V_22[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[1]),
        .Q(signal_V_22[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[2]),
        .Q(signal_V_22[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[3]),
        .Q(signal_V_22[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[4]),
        .Q(signal_V_22[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[5]),
        .Q(signal_V_22[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[6]),
        .Q(signal_V_22[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_22_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_21[7]),
        .Q(signal_V_22[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[0]),
        .Q(signal_V_23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[1]),
        .Q(signal_V_23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[2]),
        .Q(signal_V_23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[3]),
        .Q(signal_V_23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[4]),
        .Q(signal_V_23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[5]),
        .Q(signal_V_23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[6]),
        .Q(signal_V_23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_23_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_22[7]),
        .Q(signal_V_23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[0]),
        .Q(signal_V_24[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[1]),
        .Q(signal_V_24[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[2]),
        .Q(signal_V_24[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[3]),
        .Q(signal_V_24[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[4]),
        .Q(signal_V_24[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[5]),
        .Q(signal_V_24[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[6]),
        .Q(signal_V_24[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_24_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_23[7]),
        .Q(signal_V_24[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[0]),
        .Q(signal_V_25[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[1]),
        .Q(signal_V_25[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[2]),
        .Q(signal_V_25[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[3]),
        .Q(signal_V_25[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[4]),
        .Q(signal_V_25[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[5]),
        .Q(signal_V_25[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[6]),
        .Q(signal_V_25[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_25_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_24[7]),
        .Q(signal_V_25[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[0]),
        .Q(signal_V_26[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[1]),
        .Q(signal_V_26[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[2]),
        .Q(signal_V_26[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[3]),
        .Q(signal_V_26[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[4]),
        .Q(signal_V_26[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[5]),
        .Q(signal_V_26[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[6]),
        .Q(signal_V_26[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_26_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_25[7]),
        .Q(signal_V_26[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[0]),
        .Q(signal_V_27[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[1]),
        .Q(signal_V_27[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[2]),
        .Q(signal_V_27[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[3]),
        .Q(signal_V_27[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[4]),
        .Q(signal_V_27[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[5]),
        .Q(signal_V_27[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[6]),
        .Q(signal_V_27[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_27_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_26[7]),
        .Q(signal_V_27[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[0]),
        .Q(signal_V_28[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[1]),
        .Q(signal_V_28[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[2]),
        .Q(signal_V_28[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[3]),
        .Q(signal_V_28[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[4]),
        .Q(signal_V_28[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[5]),
        .Q(signal_V_28[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[6]),
        .Q(signal_V_28[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_28_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_27[7]),
        .Q(signal_V_28[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[0]),
        .Q(signal_V_29[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[1]),
        .Q(signal_V_29[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[2]),
        .Q(signal_V_29[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[3]),
        .Q(signal_V_29[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[4]),
        .Q(signal_V_29[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[5]),
        .Q(signal_V_29[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[6]),
        .Q(signal_V_29[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_29_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_28[7]),
        .Q(signal_V_29[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[0]),
        .Q(signal_V_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[1]),
        .Q(signal_V_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[2]),
        .Q(signal_V_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[3]),
        .Q(signal_V_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[4]),
        .Q(signal_V_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[5]),
        .Q(signal_V_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[6]),
        .Q(signal_V_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_1_load_reg_2554[7]),
        .Q(signal_V_2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[0]),
        .Q(signal_V_30[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[1]),
        .Q(signal_V_30[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[2]),
        .Q(signal_V_30[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[3]),
        .Q(signal_V_30[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[4]),
        .Q(signal_V_30[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[5]),
        .Q(signal_V_30[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[6]),
        .Q(signal_V_30[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_30_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_29[7]),
        .Q(signal_V_30[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[0]),
        .Q(signal_V_31[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[1]),
        .Q(signal_V_31[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[2]),
        .Q(signal_V_31[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[3]),
        .Q(signal_V_31[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[4]),
        .Q(signal_V_31[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[5]),
        .Q(signal_V_31[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[6]),
        .Q(signal_V_31[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_31_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_30[7]),
        .Q(signal_V_31[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[0]),
        .Q(signal_V_32[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[1]),
        .Q(signal_V_32[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[2]),
        .Q(signal_V_32[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[3]),
        .Q(signal_V_32[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[4]),
        .Q(signal_V_32[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[5]),
        .Q(signal_V_32[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[6]),
        .Q(signal_V_32[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_32_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_31[7]),
        .Q(signal_V_32[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[0]),
        .Q(signal_V_33[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[1]),
        .Q(signal_V_33[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[2]),
        .Q(signal_V_33[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[3]),
        .Q(signal_V_33[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[4]),
        .Q(signal_V_33[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[5]),
        .Q(signal_V_33[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[6]),
        .Q(signal_V_33[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_33_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_32[7]),
        .Q(signal_V_33[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[0]),
        .Q(signal_V_34[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[1]),
        .Q(signal_V_34[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[2]),
        .Q(signal_V_34[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[3]),
        .Q(signal_V_34[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[4]),
        .Q(signal_V_34[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[5]),
        .Q(signal_V_34[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[6]),
        .Q(signal_V_34[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_34_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_33[7]),
        .Q(signal_V_34[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[0]),
        .Q(signal_V_35[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[1]),
        .Q(signal_V_35[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[2]),
        .Q(signal_V_35[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[3]),
        .Q(signal_V_35[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[4]),
        .Q(signal_V_35[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[5]),
        .Q(signal_V_35[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[6]),
        .Q(signal_V_35[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_35_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_34[7]),
        .Q(signal_V_35[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[0]),
        .Q(signal_V_36[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[1]),
        .Q(signal_V_36[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[2]),
        .Q(signal_V_36[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[3]),
        .Q(signal_V_36[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[4]),
        .Q(signal_V_36[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[5]),
        .Q(signal_V_36[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[6]),
        .Q(signal_V_36[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_36_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_35[7]),
        .Q(signal_V_36[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[0]),
        .Q(signal_V_37[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[1]),
        .Q(signal_V_37[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[2]),
        .Q(signal_V_37[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[3]),
        .Q(signal_V_37[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[4]),
        .Q(signal_V_37[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[5]),
        .Q(signal_V_37[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[6]),
        .Q(signal_V_37[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_37_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_36[7]),
        .Q(signal_V_37[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[0]),
        .Q(signal_V_38[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[1]),
        .Q(signal_V_38[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[2]),
        .Q(signal_V_38[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[3]),
        .Q(signal_V_38[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[4]),
        .Q(signal_V_38[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[5]),
        .Q(signal_V_38[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[6]),
        .Q(signal_V_38[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_38_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_37[7]),
        .Q(signal_V_38[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[0]),
        .Q(signal_V_39[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[1]),
        .Q(signal_V_39[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[2]),
        .Q(signal_V_39[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[3]),
        .Q(signal_V_39[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[4]),
        .Q(signal_V_39[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[5]),
        .Q(signal_V_39[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[6]),
        .Q(signal_V_39[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_39_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_38[7]),
        .Q(signal_V_39[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[0]),
        .Q(signal_V_3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[1]),
        .Q(signal_V_3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[2]),
        .Q(signal_V_3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[3]),
        .Q(signal_V_3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[4]),
        .Q(signal_V_3[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[5]),
        .Q(signal_V_3[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[6]),
        .Q(signal_V_3[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_3_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(signal_V_2[7]),
        .Q(signal_V_3[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[0]),
        .Q(signal_V_40[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[1]),
        .Q(signal_V_40[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[2]),
        .Q(signal_V_40[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[3]),
        .Q(signal_V_40[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[4]),
        .Q(signal_V_40[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[5]),
        .Q(signal_V_40[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[6]),
        .Q(signal_V_40[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_40_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_39[7]),
        .Q(signal_V_40[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[0]),
        .Q(signal_V_41[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[1]),
        .Q(signal_V_41[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[2]),
        .Q(signal_V_41[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[3]),
        .Q(signal_V_41[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[4]),
        .Q(signal_V_41[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[5]),
        .Q(signal_V_41[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[6]),
        .Q(signal_V_41[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_41_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_40[7]),
        .Q(signal_V_41[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[0]),
        .Q(signal_V_42[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[1]),
        .Q(signal_V_42[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[2]),
        .Q(signal_V_42[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[3]),
        .Q(signal_V_42[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[4]),
        .Q(signal_V_42[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[5]),
        .Q(signal_V_42[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[6]),
        .Q(signal_V_42[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_42_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_41[7]),
        .Q(signal_V_42[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[0]),
        .Q(signal_V_43[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[1]),
        .Q(signal_V_43[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[2]),
        .Q(signal_V_43[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[3]),
        .Q(signal_V_43[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[4]),
        .Q(signal_V_43[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[5]),
        .Q(signal_V_43[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[6]),
        .Q(signal_V_43[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_43_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_42[7]),
        .Q(signal_V_43[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[0]),
        .Q(signal_V_44[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[1]),
        .Q(signal_V_44[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[2]),
        .Q(signal_V_44[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[3]),
        .Q(signal_V_44[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[4]),
        .Q(signal_V_44[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[5]),
        .Q(signal_V_44[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[6]),
        .Q(signal_V_44[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_44_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_43[7]),
        .Q(signal_V_44[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[0]),
        .Q(signal_V_45[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[1]),
        .Q(signal_V_45[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[2]),
        .Q(signal_V_45[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[3]),
        .Q(signal_V_45[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[4]),
        .Q(signal_V_45[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[5]),
        .Q(signal_V_45[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[6]),
        .Q(signal_V_45[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_45_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_44[7]),
        .Q(signal_V_45[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[0]),
        .Q(signal_V_46[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[1]),
        .Q(signal_V_46[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[2]),
        .Q(signal_V_46[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[3]),
        .Q(signal_V_46[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[4]),
        .Q(signal_V_46[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[5]),
        .Q(signal_V_46[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[6]),
        .Q(signal_V_46[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_46_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_45[7]),
        .Q(signal_V_46[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[0]),
        .Q(signal_V_47[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[1]),
        .Q(signal_V_47[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[2]),
        .Q(signal_V_47[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[3]),
        .Q(signal_V_47[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[4]),
        .Q(signal_V_47[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[5]),
        .Q(signal_V_47[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[6]),
        .Q(signal_V_47[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_47_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_46[7]),
        .Q(signal_V_47[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[0]),
        .Q(signal_V_48[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[1]),
        .Q(signal_V_48[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[2]),
        .Q(signal_V_48[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[3]),
        .Q(signal_V_48[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[4]),
        .Q(signal_V_48[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[5]),
        .Q(signal_V_48[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[6]),
        .Q(signal_V_48[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_48_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_47[7]),
        .Q(signal_V_48[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[0]),
        .Q(signal_V_49[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[1]),
        .Q(signal_V_49[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[2]),
        .Q(signal_V_49[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[3]),
        .Q(signal_V_49[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[4]),
        .Q(signal_V_49[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[5]),
        .Q(signal_V_49[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[6]),
        .Q(signal_V_49[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_49_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_48[7]),
        .Q(signal_V_49[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[0]),
        .Q(signal_V_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[1]),
        .Q(signal_V_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[2]),
        .Q(signal_V_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[3]),
        .Q(signal_V_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[4]),
        .Q(signal_V_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[5]),
        .Q(signal_V_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[6]),
        .Q(signal_V_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_4_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_3[7]),
        .Q(signal_V_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[0]),
        .Q(signal_V_50[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[1]),
        .Q(signal_V_50[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[2]),
        .Q(signal_V_50[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[3]),
        .Q(signal_V_50[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[4]),
        .Q(signal_V_50[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[5]),
        .Q(signal_V_50[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[6]),
        .Q(signal_V_50[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_50_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_49[7]),
        .Q(signal_V_50[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[0]),
        .Q(signal_V_51[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[1]),
        .Q(signal_V_51[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[2]),
        .Q(signal_V_51[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[3]),
        .Q(signal_V_51[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[4]),
        .Q(signal_V_51[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[5]),
        .Q(signal_V_51[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[6]),
        .Q(signal_V_51[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_51_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_50[7]),
        .Q(signal_V_51[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[0]),
        .Q(signal_V_52[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[1]),
        .Q(signal_V_52[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[2]),
        .Q(signal_V_52[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[3]),
        .Q(signal_V_52[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[4]),
        .Q(signal_V_52[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[5]),
        .Q(signal_V_52[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[6]),
        .Q(signal_V_52[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_52_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_51[7]),
        .Q(signal_V_52[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[0]),
        .Q(signal_V_53[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[1]),
        .Q(signal_V_53[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[2]),
        .Q(signal_V_53[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[3]),
        .Q(signal_V_53[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[4]),
        .Q(signal_V_53[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[5]),
        .Q(signal_V_53[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[6]),
        .Q(signal_V_53[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_53_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_52[7]),
        .Q(signal_V_53[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[0]),
        .Q(signal_V_54[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[1]),
        .Q(signal_V_54[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[2]),
        .Q(signal_V_54[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[3]),
        .Q(signal_V_54[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[4]),
        .Q(signal_V_54[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[5]),
        .Q(signal_V_54[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[6]),
        .Q(signal_V_54[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_54_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_53[7]),
        .Q(signal_V_54[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[0]),
        .Q(signal_V_55[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[1]),
        .Q(signal_V_55[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[2]),
        .Q(signal_V_55[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[3]),
        .Q(signal_V_55[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[4]),
        .Q(signal_V_55[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[5]),
        .Q(signal_V_55[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[6]),
        .Q(signal_V_55[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_55_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_54[7]),
        .Q(signal_V_55[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[0]),
        .Q(signal_V_56[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[1]),
        .Q(signal_V_56[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[2]),
        .Q(signal_V_56[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[3]),
        .Q(signal_V_56[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[4]),
        .Q(signal_V_56[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[5]),
        .Q(signal_V_56[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[6]),
        .Q(signal_V_56[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_56_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_55[7]),
        .Q(signal_V_56[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[0]),
        .Q(signal_V_57[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[1]),
        .Q(signal_V_57[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[2]),
        .Q(signal_V_57[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[3]),
        .Q(signal_V_57[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[4]),
        .Q(signal_V_57[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[5]),
        .Q(signal_V_57[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[6]),
        .Q(signal_V_57[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_57_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_56[7]),
        .Q(signal_V_57[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[0]),
        .Q(signal_V_58[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[1]),
        .Q(signal_V_58[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[2]),
        .Q(signal_V_58[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[3]),
        .Q(signal_V_58[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[4]),
        .Q(signal_V_58[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[5]),
        .Q(signal_V_58[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[6]),
        .Q(signal_V_58[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_58_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_57[7]),
        .Q(signal_V_58[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[0]),
        .Q(signal_V_59[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[1]),
        .Q(signal_V_59[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[2]),
        .Q(signal_V_59[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[3]),
        .Q(signal_V_59[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[4]),
        .Q(signal_V_59[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[5]),
        .Q(signal_V_59[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[6]),
        .Q(signal_V_59[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_59_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_58[7]),
        .Q(signal_V_59[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[0]),
        .Q(signal_V_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[1]),
        .Q(signal_V_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[2]),
        .Q(signal_V_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[3]),
        .Q(signal_V_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[4]),
        .Q(signal_V_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[5]),
        .Q(signal_V_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[6]),
        .Q(signal_V_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_5_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_4[7]),
        .Q(signal_V_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[0]),
        .Q(signal_V_60[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[1]),
        .Q(signal_V_60[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[2]),
        .Q(signal_V_60[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[3]),
        .Q(signal_V_60[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[4]),
        .Q(signal_V_60[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[5]),
        .Q(signal_V_60[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[6]),
        .Q(signal_V_60[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_60_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_59[7]),
        .Q(signal_V_60[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[0]),
        .Q(signal_V_61[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[1]),
        .Q(signal_V_61[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[2]),
        .Q(signal_V_61[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[3]),
        .Q(signal_V_61[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[4]),
        .Q(signal_V_61[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[5]),
        .Q(signal_V_61[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[6]),
        .Q(signal_V_61[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_61_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_60[7]),
        .Q(signal_V_61[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[0]),
        .Q(signal_V_62[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[1]),
        .Q(signal_V_62[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[2]),
        .Q(signal_V_62[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[3]),
        .Q(signal_V_62[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[4]),
        .Q(signal_V_62[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[5]),
        .Q(signal_V_62[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[6]),
        .Q(signal_V_62[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_62_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_61[7]),
        .Q(signal_V_62[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[0]),
        .Q(signal_V_6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[1]),
        .Q(signal_V_6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[2]),
        .Q(signal_V_6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[3]),
        .Q(signal_V_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[4]),
        .Q(signal_V_6[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[5]),
        .Q(signal_V_6[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[6]),
        .Q(signal_V_6[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_6_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_5[7]),
        .Q(signal_V_6[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[0]),
        .Q(signal_V_7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[1]),
        .Q(signal_V_7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[2]),
        .Q(signal_V_7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[3]),
        .Q(signal_V_7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[4]),
        .Q(signal_V_7[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[5]),
        .Q(signal_V_7[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[6]),
        .Q(signal_V_7[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_7_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_6[7]),
        .Q(signal_V_7[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[0]),
        .Q(signal_V_8[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[1]),
        .Q(signal_V_8[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[2]),
        .Q(signal_V_8[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[3]),
        .Q(signal_V_8[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[4]),
        .Q(signal_V_8[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[5]),
        .Q(signal_V_8[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[6]),
        .Q(signal_V_8[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_8_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_7[7]),
        .Q(signal_V_8[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[0]),
        .Q(signal_V_9[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[1]),
        .Q(signal_V_9[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[2]),
        .Q(signal_V_9[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[3]),
        .Q(signal_V_9[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[4]),
        .Q(signal_V_9[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[5]),
        .Q(signal_V_9[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[6]),
        .Q(signal_V_9[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \signal_V_9_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(signal_V_8[7]),
        .Q(signal_V_9[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_control_s_axi
   (RSTA,
    DI,
    \int_filter_63_reg[6]_0 ,
    \signal_V_62_reg[1] ,
    S,
    \signal_V_62_reg[4] ,
    \int_filter_63_reg[6]_1 ,
    \int_filter_63_reg[5]_0 ,
    \int_filter_63_reg[7]_0 ,
    \int_filter_0_reg[7]_0 ,
    \int_filter_1_reg[7]_0 ,
    \int_filter_2_reg[7]_0 ,
    \int_filter_3_reg[7]_0 ,
    \int_filter_4_reg[7]_0 ,
    A,
    \int_filter_6_reg[7]_0 ,
    \s_axi_control_WDATA[7] ,
    \int_filter_8_reg[7]_0 ,
    \s_axi_control_WDATA[7]_0 ,
    \int_filter_10_reg[7]_0 ,
    \s_axi_control_WDATA[7]_1 ,
    \int_filter_12_reg[7]_0 ,
    \s_axi_control_WDATA[7]_2 ,
    \int_filter_14_reg[7]_0 ,
    \s_axi_control_WDATA[7]_3 ,
    \int_filter_16_reg[7]_0 ,
    \s_axi_control_WDATA[7]_4 ,
    \int_filter_18_reg[7]_0 ,
    \s_axi_control_WDATA[7]_5 ,
    \int_filter_20_reg[7]_0 ,
    \s_axi_control_WDATA[7]_6 ,
    \int_filter_22_reg[7]_0 ,
    \s_axi_control_WDATA[7]_7 ,
    \int_filter_24_reg[7]_0 ,
    \s_axi_control_WDATA[7]_8 ,
    \int_filter_26_reg[7]_0 ,
    \s_axi_control_WDATA[7]_9 ,
    \int_filter_28_reg[7]_0 ,
    \s_axi_control_WDATA[7]_10 ,
    \int_filter_30_reg[7]_0 ,
    \s_axi_control_WDATA[7]_11 ,
    \int_filter_32_reg[7]_0 ,
    \s_axi_control_WDATA[7]_12 ,
    \int_filter_34_reg[7]_0 ,
    \s_axi_control_WDATA[7]_13 ,
    \int_filter_36_reg[7]_0 ,
    \s_axi_control_WDATA[7]_14 ,
    \int_filter_38_reg[7]_0 ,
    \s_axi_control_WDATA[7]_15 ,
    \int_filter_40_reg[7]_0 ,
    \s_axi_control_WDATA[7]_16 ,
    \int_filter_42_reg[7]_0 ,
    \s_axi_control_WDATA[7]_17 ,
    \int_filter_44_reg[7]_0 ,
    \s_axi_control_WDATA[7]_18 ,
    \int_filter_46_reg[7]_0 ,
    \s_axi_control_WDATA[7]_19 ,
    \int_filter_48_reg[7]_0 ,
    \s_axi_control_WDATA[7]_20 ,
    \int_filter_50_reg[7]_0 ,
    \s_axi_control_WDATA[7]_21 ,
    \int_filter_52_reg[7]_0 ,
    \s_axi_control_WDATA[7]_22 ,
    \int_filter_54_reg[7]_0 ,
    \s_axi_control_WDATA[7]_23 ,
    \int_filter_56_reg[7]_0 ,
    \s_axi_control_WDATA[7]_24 ,
    \int_filter_58_reg[7]_0 ,
    \s_axi_control_WDATA[7]_25 ,
    \int_filter_60_reg[7]_0 ,
    \s_axi_control_WDATA[7]_26 ,
    \int_filter_62_reg[7]_0 ,
    \int_filter_63_reg[6]_2 ,
    \int_filter_63_reg[6]_3 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    E,
    \waddr_reg[4]_0 ,
    \waddr_reg[4]_1 ,
    \waddr_reg[4]_2 ,
    \waddr_reg[4]_3 ,
    \waddr_reg[4]_4 ,
    \waddr_reg[4]_5 ,
    \waddr_reg[4]_6 ,
    \waddr_reg[4]_7 ,
    \waddr_reg[4]_8 ,
    \waddr_reg[4]_9 ,
    \waddr_reg[4]_10 ,
    \waddr_reg[4]_11 ,
    \waddr_reg[4]_12 ,
    \waddr_reg[4]_13 ,
    \waddr_reg[4]_14 ,
    \waddr_reg[4]_15 ,
    \waddr_reg[4]_16 ,
    \waddr_reg[4]_17 ,
    \waddr_reg[4]_18 ,
    \waddr_reg[4]_19 ,
    \waddr_reg[4]_20 ,
    \waddr_reg[4]_21 ,
    \waddr_reg[4]_22 ,
    \waddr_reg[4]_23 ,
    \waddr_reg[5]_0 ,
    \waddr_reg[5]_1 ,
    \waddr_reg[5]_2 ,
    \waddr_reg[5]_3 ,
    s_axi_control_RDATA,
    ap_rst_n,
    Q,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARADDR,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_WVALID,
    s_axi_control_RREADY);
  output RSTA;
  output [6:0]DI;
  output [6:0]\int_filter_63_reg[6]_0 ;
  output [1:0]\signal_V_62_reg[1] ;
  output [7:0]S;
  output [1:0]\signal_V_62_reg[4] ;
  output [7:0]\int_filter_63_reg[6]_1 ;
  output [5:0]\int_filter_63_reg[5]_0 ;
  output [7:0]\int_filter_63_reg[7]_0 ;
  output [7:0]\int_filter_0_reg[7]_0 ;
  output [7:0]\int_filter_1_reg[7]_0 ;
  output [7:0]\int_filter_2_reg[7]_0 ;
  output [7:0]\int_filter_3_reg[7]_0 ;
  output [7:0]\int_filter_4_reg[7]_0 ;
  output [7:0]A;
  output [7:0]\int_filter_6_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7] ;
  output [7:0]\int_filter_8_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_0 ;
  output [7:0]\int_filter_10_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_1 ;
  output [7:0]\int_filter_12_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_2 ;
  output [7:0]\int_filter_14_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_3 ;
  output [7:0]\int_filter_16_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_4 ;
  output [7:0]\int_filter_18_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_5 ;
  output [7:0]\int_filter_20_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_6 ;
  output [7:0]\int_filter_22_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_7 ;
  output [7:0]\int_filter_24_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_8 ;
  output [7:0]\int_filter_26_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_9 ;
  output [7:0]\int_filter_28_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_10 ;
  output [7:0]\int_filter_30_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_11 ;
  output [7:0]\int_filter_32_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_12 ;
  output [7:0]\int_filter_34_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_13 ;
  output [7:0]\int_filter_36_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_14 ;
  output [7:0]\int_filter_38_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_15 ;
  output [7:0]\int_filter_40_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_16 ;
  output [7:0]\int_filter_42_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_17 ;
  output [7:0]\int_filter_44_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_18 ;
  output [7:0]\int_filter_46_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_19 ;
  output [7:0]\int_filter_48_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_20 ;
  output [7:0]\int_filter_50_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_21 ;
  output [7:0]\int_filter_52_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_22 ;
  output [7:0]\int_filter_54_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_23 ;
  output [7:0]\int_filter_56_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_24 ;
  output [7:0]\int_filter_58_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_25 ;
  output [7:0]\int_filter_60_reg[7]_0 ;
  output [7:0]\s_axi_control_WDATA[7]_26 ;
  output [7:0]\int_filter_62_reg[7]_0 ;
  output [1:0]\int_filter_63_reg[6]_2 ;
  output [1:0]\int_filter_63_reg[6]_3 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [0:0]E;
  output [0:0]\waddr_reg[4]_0 ;
  output [0:0]\waddr_reg[4]_1 ;
  output [0:0]\waddr_reg[4]_2 ;
  output [0:0]\waddr_reg[4]_3 ;
  output [0:0]\waddr_reg[4]_4 ;
  output [0:0]\waddr_reg[4]_5 ;
  output [0:0]\waddr_reg[4]_6 ;
  output [0:0]\waddr_reg[4]_7 ;
  output [0:0]\waddr_reg[4]_8 ;
  output [0:0]\waddr_reg[4]_9 ;
  output [0:0]\waddr_reg[4]_10 ;
  output [0:0]\waddr_reg[4]_11 ;
  output [0:0]\waddr_reg[4]_12 ;
  output [0:0]\waddr_reg[4]_13 ;
  output [0:0]\waddr_reg[4]_14 ;
  output [0:0]\waddr_reg[4]_15 ;
  output [0:0]\waddr_reg[4]_16 ;
  output [0:0]\waddr_reg[4]_17 ;
  output [0:0]\waddr_reg[4]_18 ;
  output [0:0]\waddr_reg[4]_19 ;
  output [0:0]\waddr_reg[4]_20 ;
  output [0:0]\waddr_reg[4]_21 ;
  output [0:0]\waddr_reg[4]_22 ;
  output [0:0]\waddr_reg[4]_23 ;
  output [0:0]\waddr_reg[5]_0 ;
  output [0:0]\waddr_reg[5]_1 ;
  output [0:0]\waddr_reg[5]_2 ;
  output [0:0]\waddr_reg[5]_3 ;
  output [7:0]s_axi_control_RDATA;
  input ap_rst_n;
  input [7:0]Q;
  input [7:0]s_axi_control_WDATA;
  input [0:0]s_axi_control_WSTRB;
  input [9:0]s_axi_control_ARADDR;
  input ap_clk;
  input [9:0]s_axi_control_AWADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;
  input s_axi_control_WVALID;
  input s_axi_control_RREADY;

  wire [7:0]A;
  wire [6:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]Q;
  wire RSTA;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire dout__0_carry_i_16_n_0;
  wire dout__0_carry_i_17_n_0;
  wire dout__0_carry_i_18_n_0;
  wire dout__0_carry_i_19_n_0;
  wire dout__30_carry_i_16_n_0;
  wire dout__30_carry_i_17_n_0;
  wire dout__30_carry_i_18_n_0;
  wire dout__30_carry_i_19_n_0;
  wire [7:0]filter_11;
  wire [7:0]filter_13;
  wire [7:0]filter_15;
  wire [7:0]filter_17;
  wire [7:0]filter_19;
  wire [7:0]filter_21;
  wire [7:0]filter_23;
  wire [7:0]filter_25;
  wire [7:0]filter_27;
  wire [7:0]filter_29;
  wire [7:0]filter_31;
  wire [7:0]filter_33;
  wire [7:0]filter_35;
  wire [7:0]filter_37;
  wire [7:0]filter_39;
  wire [7:0]filter_41;
  wire [7:0]filter_43;
  wire [7:0]filter_45;
  wire [7:0]filter_47;
  wire [7:0]filter_49;
  wire [7:0]filter_5;
  wire [7:0]filter_51;
  wire [7:0]filter_53;
  wire [7:0]filter_55;
  wire [7:0]filter_57;
  wire [7:0]filter_59;
  wire [7:0]filter_61;
  wire [7:0]filter_63;
  wire [7:0]filter_7;
  wire [7:0]filter_9;
  wire [7:0]int_filter_00;
  wire \int_filter_0[7]_i_1_n_0 ;
  wire \int_filter_0[7]_i_3_n_0 ;
  wire [7:0]\int_filter_0_reg[7]_0 ;
  wire [7:0]int_filter_10;
  wire [7:0]int_filter_100;
  wire \int_filter_10[7]_i_1_n_0 ;
  wire \int_filter_10[7]_i_3_n_0 ;
  wire [7:0]\int_filter_10_reg[7]_0 ;
  wire [7:0]int_filter_120;
  wire \int_filter_12[7]_i_1_n_0 ;
  wire [7:0]\int_filter_12_reg[7]_0 ;
  wire [7:0]int_filter_140;
  wire \int_filter_14[7]_i_1_n_0 ;
  wire \int_filter_14[7]_i_3_n_0 ;
  wire [7:0]\int_filter_14_reg[7]_0 ;
  wire [7:0]int_filter_160;
  wire \int_filter_16[7]_i_1_n_0 ;
  wire [7:0]\int_filter_16_reg[7]_0 ;
  wire [7:0]int_filter_180;
  wire \int_filter_18[7]_i_1_n_0 ;
  wire \int_filter_18[7]_i_3_n_0 ;
  wire [7:0]\int_filter_18_reg[7]_0 ;
  wire [7:0]\int_filter_1_reg[7]_0 ;
  wire [7:0]int_filter_20;
  wire [7:0]int_filter_200;
  wire \int_filter_20[7]_i_1_n_0 ;
  wire [7:0]\int_filter_20_reg[7]_0 ;
  wire [7:0]int_filter_220;
  wire \int_filter_22[7]_i_1_n_0 ;
  wire \int_filter_22[7]_i_3_n_0 ;
  wire [7:0]\int_filter_22_reg[7]_0 ;
  wire [7:0]int_filter_240;
  wire \int_filter_24[7]_i_1_n_0 ;
  wire [7:0]\int_filter_24_reg[7]_0 ;
  wire [7:0]int_filter_260;
  wire \int_filter_26[7]_i_1_n_0 ;
  wire \int_filter_26[7]_i_3_n_0 ;
  wire [7:0]\int_filter_26_reg[7]_0 ;
  wire [7:0]int_filter_280;
  wire \int_filter_28[7]_i_1_n_0 ;
  wire [7:0]\int_filter_28_reg[7]_0 ;
  wire \int_filter_2[7]_i_1_n_0 ;
  wire \int_filter_2[7]_i_3_n_0 ;
  wire [7:0]\int_filter_2_reg[7]_0 ;
  wire [7:0]int_filter_30;
  wire [7:0]int_filter_300;
  wire \int_filter_30[7]_i_1_n_0 ;
  wire \int_filter_30[7]_i_3_n_0 ;
  wire [7:0]\int_filter_30_reg[7]_0 ;
  wire [7:0]int_filter_320;
  wire \int_filter_32[7]_i_1_n_0 ;
  wire [7:0]\int_filter_32_reg[7]_0 ;
  wire [7:0]int_filter_340;
  wire \int_filter_34[7]_i_1_n_0 ;
  wire \int_filter_34[7]_i_3_n_0 ;
  wire [7:0]\int_filter_34_reg[7]_0 ;
  wire [7:0]int_filter_360;
  wire \int_filter_36[7]_i_1_n_0 ;
  wire [7:0]\int_filter_36_reg[7]_0 ;
  wire [7:0]int_filter_380;
  wire \int_filter_38[7]_i_1_n_0 ;
  wire \int_filter_38[7]_i_3_n_0 ;
  wire [7:0]\int_filter_38_reg[7]_0 ;
  wire \int_filter_3[7]_i_1_n_0 ;
  wire [7:0]\int_filter_3_reg[7]_0 ;
  wire [7:0]int_filter_40;
  wire [7:0]int_filter_400;
  wire \int_filter_40[7]_i_1_n_0 ;
  wire [7:0]\int_filter_40_reg[7]_0 ;
  wire [7:0]int_filter_420;
  wire \int_filter_42[7]_i_1_n_0 ;
  wire \int_filter_42[7]_i_3_n_0 ;
  wire [7:0]\int_filter_42_reg[7]_0 ;
  wire [7:0]int_filter_440;
  wire \int_filter_44[7]_i_1_n_0 ;
  wire [7:0]\int_filter_44_reg[7]_0 ;
  wire [7:0]int_filter_460;
  wire \int_filter_46[7]_i_1_n_0 ;
  wire \int_filter_46[7]_i_3_n_0 ;
  wire [7:0]\int_filter_46_reg[7]_0 ;
  wire [7:0]int_filter_480;
  wire \int_filter_48[7]_i_1_n_0 ;
  wire [7:0]\int_filter_48_reg[7]_0 ;
  wire \int_filter_4[7]_i_1_n_0 ;
  wire [7:0]\int_filter_4_reg[7]_0 ;
  wire [7:0]int_filter_500;
  wire \int_filter_50[7]_i_1_n_0 ;
  wire \int_filter_50[7]_i_3_n_0 ;
  wire [7:0]\int_filter_50_reg[7]_0 ;
  wire [7:0]int_filter_520;
  wire \int_filter_52[7]_i_1_n_0 ;
  wire [7:0]\int_filter_52_reg[7]_0 ;
  wire [7:0]int_filter_540;
  wire \int_filter_54[7]_i_1_n_0 ;
  wire \int_filter_54[7]_i_3_n_0 ;
  wire [7:0]\int_filter_54_reg[7]_0 ;
  wire [7:0]int_filter_560;
  wire \int_filter_56[7]_i_1_n_0 ;
  wire [7:0]\int_filter_56_reg[7]_0 ;
  wire [7:0]int_filter_580;
  wire \int_filter_58[7]_i_1_n_0 ;
  wire [7:0]\int_filter_58_reg[7]_0 ;
  wire [7:0]int_filter_60;
  wire [7:0]int_filter_600;
  wire \int_filter_60[7]_i_1_n_0 ;
  wire [7:0]\int_filter_60_reg[7]_0 ;
  wire [7:0]int_filter_620;
  wire \int_filter_62[7]_i_1_n_0 ;
  wire \int_filter_62[7]_i_3_n_0 ;
  wire \int_filter_62[7]_i_4_n_0 ;
  wire \int_filter_62[7]_i_5_n_0 ;
  wire [7:0]\int_filter_62_reg[7]_0 ;
  wire [7:0]int_filter_630;
  wire \int_filter_63[7]_i_1_n_0 ;
  wire \int_filter_63[7]_i_3_n_0 ;
  wire [5:0]\int_filter_63_reg[5]_0 ;
  wire [6:0]\int_filter_63_reg[6]_0 ;
  wire [7:0]\int_filter_63_reg[6]_1 ;
  wire [1:0]\int_filter_63_reg[6]_2 ;
  wire [1:0]\int_filter_63_reg[6]_3 ;
  wire [7:0]\int_filter_63_reg[7]_0 ;
  wire \int_filter_6[7]_i_1_n_0 ;
  wire \int_filter_6[7]_i_3_n_0 ;
  wire [7:0]\int_filter_6_reg[7]_0 ;
  wire [7:0]int_filter_80;
  wire \int_filter_8[7]_i_1_n_0 ;
  wire [7:0]\int_filter_8_reg[7]_0 ;
  wire p_0_in;
  wire \rdata[0]_i_18_n_0 ;
  wire \rdata[0]_i_19_n_0 ;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_20_n_0 ;
  wire \rdata[0]_i_21_n_0 ;
  wire \rdata[0]_i_22_n_0 ;
  wire \rdata[0]_i_23_n_0 ;
  wire \rdata[0]_i_24_n_0 ;
  wire \rdata[0]_i_25_n_0 ;
  wire \rdata[0]_i_26_n_0 ;
  wire \rdata[0]_i_27_n_0 ;
  wire \rdata[0]_i_28_n_0 ;
  wire \rdata[0]_i_29_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_30_n_0 ;
  wire \rdata[0]_i_31_n_0 ;
  wire \rdata[0]_i_32_n_0 ;
  wire \rdata[0]_i_33_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[1]_i_18_n_0 ;
  wire \rdata[1]_i_19_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_20_n_0 ;
  wire \rdata[1]_i_21_n_0 ;
  wire \rdata[1]_i_22_n_0 ;
  wire \rdata[1]_i_23_n_0 ;
  wire \rdata[1]_i_24_n_0 ;
  wire \rdata[1]_i_25_n_0 ;
  wire \rdata[1]_i_26_n_0 ;
  wire \rdata[1]_i_27_n_0 ;
  wire \rdata[1]_i_28_n_0 ;
  wire \rdata[1]_i_29_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_30_n_0 ;
  wire \rdata[1]_i_31_n_0 ;
  wire \rdata[1]_i_32_n_0 ;
  wire \rdata[1]_i_33_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[2]_i_18_n_0 ;
  wire \rdata[2]_i_19_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_20_n_0 ;
  wire \rdata[2]_i_21_n_0 ;
  wire \rdata[2]_i_22_n_0 ;
  wire \rdata[2]_i_23_n_0 ;
  wire \rdata[2]_i_24_n_0 ;
  wire \rdata[2]_i_25_n_0 ;
  wire \rdata[2]_i_26_n_0 ;
  wire \rdata[2]_i_27_n_0 ;
  wire \rdata[2]_i_28_n_0 ;
  wire \rdata[2]_i_29_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_30_n_0 ;
  wire \rdata[2]_i_31_n_0 ;
  wire \rdata[2]_i_32_n_0 ;
  wire \rdata[2]_i_33_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[3]_i_18_n_0 ;
  wire \rdata[3]_i_19_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_20_n_0 ;
  wire \rdata[3]_i_21_n_0 ;
  wire \rdata[3]_i_22_n_0 ;
  wire \rdata[3]_i_23_n_0 ;
  wire \rdata[3]_i_24_n_0 ;
  wire \rdata[3]_i_25_n_0 ;
  wire \rdata[3]_i_26_n_0 ;
  wire \rdata[3]_i_27_n_0 ;
  wire \rdata[3]_i_28_n_0 ;
  wire \rdata[3]_i_29_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_30_n_0 ;
  wire \rdata[3]_i_31_n_0 ;
  wire \rdata[3]_i_32_n_0 ;
  wire \rdata[3]_i_33_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[4]_i_18_n_0 ;
  wire \rdata[4]_i_19_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_20_n_0 ;
  wire \rdata[4]_i_21_n_0 ;
  wire \rdata[4]_i_22_n_0 ;
  wire \rdata[4]_i_23_n_0 ;
  wire \rdata[4]_i_24_n_0 ;
  wire \rdata[4]_i_25_n_0 ;
  wire \rdata[4]_i_26_n_0 ;
  wire \rdata[4]_i_27_n_0 ;
  wire \rdata[4]_i_28_n_0 ;
  wire \rdata[4]_i_29_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_30_n_0 ;
  wire \rdata[4]_i_31_n_0 ;
  wire \rdata[4]_i_32_n_0 ;
  wire \rdata[4]_i_33_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[5]_i_18_n_0 ;
  wire \rdata[5]_i_19_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_20_n_0 ;
  wire \rdata[5]_i_21_n_0 ;
  wire \rdata[5]_i_22_n_0 ;
  wire \rdata[5]_i_23_n_0 ;
  wire \rdata[5]_i_24_n_0 ;
  wire \rdata[5]_i_25_n_0 ;
  wire \rdata[5]_i_26_n_0 ;
  wire \rdata[5]_i_27_n_0 ;
  wire \rdata[5]_i_28_n_0 ;
  wire \rdata[5]_i_29_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_30_n_0 ;
  wire \rdata[5]_i_31_n_0 ;
  wire \rdata[5]_i_32_n_0 ;
  wire \rdata[5]_i_33_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[6]_i_18_n_0 ;
  wire \rdata[6]_i_19_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_20_n_0 ;
  wire \rdata[6]_i_21_n_0 ;
  wire \rdata[6]_i_22_n_0 ;
  wire \rdata[6]_i_23_n_0 ;
  wire \rdata[6]_i_24_n_0 ;
  wire \rdata[6]_i_25_n_0 ;
  wire \rdata[6]_i_26_n_0 ;
  wire \rdata[6]_i_27_n_0 ;
  wire \rdata[6]_i_28_n_0 ;
  wire \rdata[6]_i_29_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_30_n_0 ;
  wire \rdata[6]_i_31_n_0 ;
  wire \rdata[6]_i_32_n_0 ;
  wire \rdata[6]_i_33_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_20_n_0 ;
  wire \rdata[7]_i_21_n_0 ;
  wire \rdata[7]_i_22_n_0 ;
  wire \rdata[7]_i_23_n_0 ;
  wire \rdata[7]_i_24_n_0 ;
  wire \rdata[7]_i_25_n_0 ;
  wire \rdata[7]_i_26_n_0 ;
  wire \rdata[7]_i_27_n_0 ;
  wire \rdata[7]_i_28_n_0 ;
  wire \rdata[7]_i_29_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_30_n_0 ;
  wire \rdata[7]_i_31_n_0 ;
  wire \rdata[7]_i_32_n_0 ;
  wire \rdata[7]_i_33_n_0 ;
  wire \rdata[7]_i_34_n_0 ;
  wire \rdata[7]_i_35_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata_reg[0]_i_10_n_0 ;
  wire \rdata_reg[0]_i_11_n_0 ;
  wire \rdata_reg[0]_i_12_n_0 ;
  wire \rdata_reg[0]_i_13_n_0 ;
  wire \rdata_reg[0]_i_14_n_0 ;
  wire \rdata_reg[0]_i_15_n_0 ;
  wire \rdata_reg[0]_i_16_n_0 ;
  wire \rdata_reg[0]_i_17_n_0 ;
  wire \rdata_reg[0]_i_4_n_0 ;
  wire \rdata_reg[0]_i_6_n_0 ;
  wire \rdata_reg[0]_i_7_n_0 ;
  wire \rdata_reg[0]_i_9_n_0 ;
  wire \rdata_reg[1]_i_10_n_0 ;
  wire \rdata_reg[1]_i_11_n_0 ;
  wire \rdata_reg[1]_i_12_n_0 ;
  wire \rdata_reg[1]_i_13_n_0 ;
  wire \rdata_reg[1]_i_14_n_0 ;
  wire \rdata_reg[1]_i_15_n_0 ;
  wire \rdata_reg[1]_i_16_n_0 ;
  wire \rdata_reg[1]_i_17_n_0 ;
  wire \rdata_reg[1]_i_4_n_0 ;
  wire \rdata_reg[1]_i_6_n_0 ;
  wire \rdata_reg[1]_i_7_n_0 ;
  wire \rdata_reg[1]_i_9_n_0 ;
  wire \rdata_reg[2]_i_10_n_0 ;
  wire \rdata_reg[2]_i_11_n_0 ;
  wire \rdata_reg[2]_i_12_n_0 ;
  wire \rdata_reg[2]_i_13_n_0 ;
  wire \rdata_reg[2]_i_14_n_0 ;
  wire \rdata_reg[2]_i_15_n_0 ;
  wire \rdata_reg[2]_i_16_n_0 ;
  wire \rdata_reg[2]_i_17_n_0 ;
  wire \rdata_reg[2]_i_4_n_0 ;
  wire \rdata_reg[2]_i_6_n_0 ;
  wire \rdata_reg[2]_i_7_n_0 ;
  wire \rdata_reg[2]_i_9_n_0 ;
  wire \rdata_reg[3]_i_10_n_0 ;
  wire \rdata_reg[3]_i_11_n_0 ;
  wire \rdata_reg[3]_i_12_n_0 ;
  wire \rdata_reg[3]_i_13_n_0 ;
  wire \rdata_reg[3]_i_14_n_0 ;
  wire \rdata_reg[3]_i_15_n_0 ;
  wire \rdata_reg[3]_i_16_n_0 ;
  wire \rdata_reg[3]_i_17_n_0 ;
  wire \rdata_reg[3]_i_4_n_0 ;
  wire \rdata_reg[3]_i_6_n_0 ;
  wire \rdata_reg[3]_i_7_n_0 ;
  wire \rdata_reg[3]_i_9_n_0 ;
  wire \rdata_reg[4]_i_10_n_0 ;
  wire \rdata_reg[4]_i_11_n_0 ;
  wire \rdata_reg[4]_i_12_n_0 ;
  wire \rdata_reg[4]_i_13_n_0 ;
  wire \rdata_reg[4]_i_14_n_0 ;
  wire \rdata_reg[4]_i_15_n_0 ;
  wire \rdata_reg[4]_i_16_n_0 ;
  wire \rdata_reg[4]_i_17_n_0 ;
  wire \rdata_reg[4]_i_4_n_0 ;
  wire \rdata_reg[4]_i_6_n_0 ;
  wire \rdata_reg[4]_i_7_n_0 ;
  wire \rdata_reg[4]_i_9_n_0 ;
  wire \rdata_reg[5]_i_10_n_0 ;
  wire \rdata_reg[5]_i_11_n_0 ;
  wire \rdata_reg[5]_i_12_n_0 ;
  wire \rdata_reg[5]_i_13_n_0 ;
  wire \rdata_reg[5]_i_14_n_0 ;
  wire \rdata_reg[5]_i_15_n_0 ;
  wire \rdata_reg[5]_i_16_n_0 ;
  wire \rdata_reg[5]_i_17_n_0 ;
  wire \rdata_reg[5]_i_4_n_0 ;
  wire \rdata_reg[5]_i_6_n_0 ;
  wire \rdata_reg[5]_i_7_n_0 ;
  wire \rdata_reg[5]_i_9_n_0 ;
  wire \rdata_reg[6]_i_10_n_0 ;
  wire \rdata_reg[6]_i_11_n_0 ;
  wire \rdata_reg[6]_i_12_n_0 ;
  wire \rdata_reg[6]_i_13_n_0 ;
  wire \rdata_reg[6]_i_14_n_0 ;
  wire \rdata_reg[6]_i_15_n_0 ;
  wire \rdata_reg[6]_i_16_n_0 ;
  wire \rdata_reg[6]_i_17_n_0 ;
  wire \rdata_reg[6]_i_4_n_0 ;
  wire \rdata_reg[6]_i_6_n_0 ;
  wire \rdata_reg[6]_i_7_n_0 ;
  wire \rdata_reg[6]_i_9_n_0 ;
  wire \rdata_reg[7]_i_11_n_0 ;
  wire \rdata_reg[7]_i_12_n_0 ;
  wire \rdata_reg[7]_i_13_n_0 ;
  wire \rdata_reg[7]_i_14_n_0 ;
  wire \rdata_reg[7]_i_15_n_0 ;
  wire \rdata_reg[7]_i_16_n_0 ;
  wire \rdata_reg[7]_i_17_n_0 ;
  wire \rdata_reg[7]_i_18_n_0 ;
  wire \rdata_reg[7]_i_19_n_0 ;
  wire \rdata_reg[7]_i_6_n_0 ;
  wire \rdata_reg[7]_i_8_n_0 ;
  wire \rdata_reg[7]_i_9_n_0 ;
  wire [9:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [9:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [7:0]s_axi_control_WDATA;
  wire [7:0]\s_axi_control_WDATA[7] ;
  wire [7:0]\s_axi_control_WDATA[7]_0 ;
  wire [7:0]\s_axi_control_WDATA[7]_1 ;
  wire [7:0]\s_axi_control_WDATA[7]_10 ;
  wire [7:0]\s_axi_control_WDATA[7]_11 ;
  wire [7:0]\s_axi_control_WDATA[7]_12 ;
  wire [7:0]\s_axi_control_WDATA[7]_13 ;
  wire [7:0]\s_axi_control_WDATA[7]_14 ;
  wire [7:0]\s_axi_control_WDATA[7]_15 ;
  wire [7:0]\s_axi_control_WDATA[7]_16 ;
  wire [7:0]\s_axi_control_WDATA[7]_17 ;
  wire [7:0]\s_axi_control_WDATA[7]_18 ;
  wire [7:0]\s_axi_control_WDATA[7]_19 ;
  wire [7:0]\s_axi_control_WDATA[7]_2 ;
  wire [7:0]\s_axi_control_WDATA[7]_20 ;
  wire [7:0]\s_axi_control_WDATA[7]_21 ;
  wire [7:0]\s_axi_control_WDATA[7]_22 ;
  wire [7:0]\s_axi_control_WDATA[7]_23 ;
  wire [7:0]\s_axi_control_WDATA[7]_24 ;
  wire [7:0]\s_axi_control_WDATA[7]_25 ;
  wire [7:0]\s_axi_control_WDATA[7]_26 ;
  wire [7:0]\s_axi_control_WDATA[7]_3 ;
  wire [7:0]\s_axi_control_WDATA[7]_4 ;
  wire [7:0]\s_axi_control_WDATA[7]_5 ;
  wire [7:0]\s_axi_control_WDATA[7]_6 ;
  wire [7:0]\s_axi_control_WDATA[7]_7 ;
  wire [7:0]\s_axi_control_WDATA[7]_8 ;
  wire [7:0]\s_axi_control_WDATA[7]_9 ;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]\signal_V_62_reg[1] ;
  wire [1:0]\signal_V_62_reg[4] ;
  wire waddr;
  wire [0:0]\waddr_reg[4]_0 ;
  wire [0:0]\waddr_reg[4]_1 ;
  wire [0:0]\waddr_reg[4]_10 ;
  wire [0:0]\waddr_reg[4]_11 ;
  wire [0:0]\waddr_reg[4]_12 ;
  wire [0:0]\waddr_reg[4]_13 ;
  wire [0:0]\waddr_reg[4]_14 ;
  wire [0:0]\waddr_reg[4]_15 ;
  wire [0:0]\waddr_reg[4]_16 ;
  wire [0:0]\waddr_reg[4]_17 ;
  wire [0:0]\waddr_reg[4]_18 ;
  wire [0:0]\waddr_reg[4]_19 ;
  wire [0:0]\waddr_reg[4]_2 ;
  wire [0:0]\waddr_reg[4]_20 ;
  wire [0:0]\waddr_reg[4]_21 ;
  wire [0:0]\waddr_reg[4]_22 ;
  wire [0:0]\waddr_reg[4]_23 ;
  wire [0:0]\waddr_reg[4]_3 ;
  wire [0:0]\waddr_reg[4]_4 ;
  wire [0:0]\waddr_reg[4]_5 ;
  wire [0:0]\waddr_reg[4]_6 ;
  wire [0:0]\waddr_reg[4]_7 ;
  wire [0:0]\waddr_reg[4]_8 ;
  wire [0:0]\waddr_reg[4]_9 ;
  wire [0:0]\waddr_reg[5]_0 ;
  wire [0:0]\waddr_reg[5]_1 ;
  wire [0:0]\waddr_reg[5]_2 ;
  wire [0:0]\waddr_reg[5]_3 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(RSTA));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(RSTA));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__0_carry__0_i_1
       (.I0(Q[1]),
        .I1(filter_63[7]),
        .I2(Q[2]),
        .I3(filter_63[6]),
        .O(\signal_V_62_reg[1] [1]));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    dout__0_carry__0_i_2
       (.I0(filter_63[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(filter_63[6]),
        .I4(filter_63[5]),
        .I5(Q[2]),
        .O(\signal_V_62_reg[1] [0]));
  LUT4 #(
    .INIT(16'h25FF)) 
    dout__0_carry__0_i_3
       (.I0(filter_63[6]),
        .I1(Q[1]),
        .I2(filter_63[7]),
        .I3(Q[2]),
        .O(\int_filter_63_reg[6]_2 [1]));
  LUT6 #(
    .INIT(64'h4320F05F2FDFAF5F)) 
    dout__0_carry__0_i_4
       (.I0(filter_63[5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(filter_63[6]),
        .I4(filter_63[7]),
        .I5(Q[1]),
        .O(\int_filter_63_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__0_carry_i_1
       (.I0(filter_63[6]),
        .I1(Q[0]),
        .I2(filter_63[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(filter_63[5]),
        .O(DI[6]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_10
       (.I0(DI[4]),
        .I1(dout__0_carry_i_18_n_0),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_11
       (.I0(DI[3]),
        .I1(dout__0_carry_i_19_n_0),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    dout__0_carry_i_12
       (.I0(DI[2]),
        .I1(filter_63[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(filter_63[1]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_13
       (.I0(Q[2]),
        .I1(filter_63[0]),
        .I2(Q[1]),
        .I3(filter_63[1]),
        .I4(Q[0]),
        .I5(filter_63[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_14
       (.I0(Q[0]),
        .I1(filter_63[1]),
        .I2(filter_63[0]),
        .I3(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_15
       (.I0(Q[0]),
        .I1(filter_63[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    dout__0_carry_i_16
       (.I0(filter_63[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(filter_63[6]),
        .I4(Q[2]),
        .I5(filter_63[5]),
        .O(dout__0_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_17
       (.I0(filter_63[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(filter_63[5]),
        .I4(Q[2]),
        .I5(filter_63[4]),
        .O(dout__0_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_18
       (.I0(filter_63[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(filter_63[4]),
        .I4(Q[2]),
        .I5(filter_63[3]),
        .O(dout__0_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_19
       (.I0(filter_63[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(filter_63[3]),
        .I4(Q[2]),
        .I5(filter_63[2]),
        .O(dout__0_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__0_carry_i_2
       (.I0(filter_63[5]),
        .I1(Q[0]),
        .I2(filter_63[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(filter_63[4]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__0_carry_i_3
       (.I0(filter_63[4]),
        .I1(Q[0]),
        .I2(filter_63[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(filter_63[3]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry_i_4
       (.I0(filter_63[3]),
        .I1(Q[0]),
        .I2(filter_63[2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(filter_63[1]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_5
       (.I0(filter_63[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(filter_63[1]),
        .I4(Q[1]),
        .I5(filter_63[2]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_6
       (.I0(filter_63[1]),
        .I1(Q[1]),
        .I2(filter_63[0]),
        .I3(Q[2]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_7
       (.I0(filter_63[1]),
        .I1(Q[0]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_8
       (.I0(DI[6]),
        .I1(dout__0_carry_i_16_n_0),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__0_carry_i_9
       (.I0(DI[5]),
        .I1(dout__0_carry_i_17_n_0),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__30_carry__0_i_1
       (.I0(Q[4]),
        .I1(filter_63[7]),
        .I2(Q[5]),
        .I3(filter_63[6]),
        .O(\signal_V_62_reg[4] [1]));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    dout__30_carry__0_i_2
       (.I0(filter_63[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(filter_63[6]),
        .I4(filter_63[5]),
        .I5(Q[5]),
        .O(\signal_V_62_reg[4] [0]));
  LUT4 #(
    .INIT(16'h25FF)) 
    dout__30_carry__0_i_3
       (.I0(filter_63[6]),
        .I1(Q[4]),
        .I2(filter_63[7]),
        .I3(Q[5]),
        .O(\int_filter_63_reg[6]_3 [1]));
  LUT6 #(
    .INIT(64'h4320F05F2FDFAF5F)) 
    dout__30_carry__0_i_4
       (.I0(filter_63[5]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(filter_63[6]),
        .I4(filter_63[7]),
        .I5(Q[4]),
        .O(\int_filter_63_reg[6]_3 [0]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__30_carry_i_1
       (.I0(filter_63[6]),
        .I1(Q[3]),
        .I2(filter_63[4]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(filter_63[5]),
        .O(\int_filter_63_reg[6]_0 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__30_carry_i_10
       (.I0(\int_filter_63_reg[6]_0 [4]),
        .I1(dout__30_carry_i_18_n_0),
        .O(\int_filter_63_reg[6]_1 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__30_carry_i_11
       (.I0(\int_filter_63_reg[6]_0 [3]),
        .I1(dout__30_carry_i_19_n_0),
        .O(\int_filter_63_reg[6]_1 [4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    dout__30_carry_i_12
       (.I0(\int_filter_63_reg[6]_0 [2]),
        .I1(filter_63[0]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(filter_63[1]),
        .O(\int_filter_63_reg[6]_1 [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_13
       (.I0(Q[5]),
        .I1(filter_63[0]),
        .I2(Q[4]),
        .I3(filter_63[1]),
        .I4(Q[3]),
        .I5(filter_63[2]),
        .O(\int_filter_63_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__30_carry_i_14
       (.I0(Q[3]),
        .I1(filter_63[1]),
        .I2(filter_63[0]),
        .I3(Q[4]),
        .O(\int_filter_63_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__30_carry_i_15
       (.I0(Q[3]),
        .I1(filter_63[0]),
        .O(\int_filter_63_reg[6]_1 [0]));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    dout__30_carry_i_16
       (.I0(filter_63[7]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(filter_63[6]),
        .I4(Q[5]),
        .I5(filter_63[5]),
        .O(dout__30_carry_i_16_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_17
       (.I0(filter_63[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(filter_63[5]),
        .I4(Q[5]),
        .I5(filter_63[4]),
        .O(dout__30_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_18
       (.I0(filter_63[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(filter_63[4]),
        .I4(Q[5]),
        .I5(filter_63[3]),
        .O(dout__30_carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_19
       (.I0(filter_63[4]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(filter_63[3]),
        .I4(Q[5]),
        .I5(filter_63[2]),
        .O(dout__30_carry_i_19_n_0));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__30_carry_i_2
       (.I0(filter_63[5]),
        .I1(Q[3]),
        .I2(filter_63[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(filter_63[4]),
        .O(\int_filter_63_reg[6]_0 [5]));
  LUT6 #(
    .INIT(64'hF880880080800000)) 
    dout__30_carry_i_3
       (.I0(filter_63[4]),
        .I1(Q[3]),
        .I2(filter_63[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(filter_63[3]),
        .O(\int_filter_63_reg[6]_0 [4]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__30_carry_i_4
       (.I0(filter_63[3]),
        .I1(Q[3]),
        .I2(filter_63[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(filter_63[1]),
        .O(\int_filter_63_reg[6]_0 [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_5
       (.I0(filter_63[3]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(filter_63[1]),
        .I4(Q[4]),
        .I5(filter_63[2]),
        .O(\int_filter_63_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__30_carry_i_6
       (.I0(filter_63[1]),
        .I1(Q[4]),
        .I2(filter_63[0]),
        .I3(Q[5]),
        .O(\int_filter_63_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__30_carry_i_7
       (.I0(filter_63[1]),
        .I1(Q[3]),
        .O(\int_filter_63_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__30_carry_i_8
       (.I0(\int_filter_63_reg[6]_0 [6]),
        .I1(dout__30_carry_i_16_n_0),
        .O(\int_filter_63_reg[6]_1 [7]));
  LUT2 #(
    .INIT(4'h6)) 
    dout__30_carry_i_9
       (.I0(\int_filter_63_reg[6]_0 [5]),
        .I1(dout__30_carry_i_17_n_0),
        .O(\int_filter_63_reg[6]_1 [6]));
  LUT4 #(
    .INIT(16'h2A00)) 
    dout__59_carry_i_1
       (.I0(filter_63[5]),
        .I1(Q[7]),
        .I2(filter_63[4]),
        .I3(Q[6]),
        .O(\int_filter_63_reg[5]_0 [5]));
  LUT5 #(
    .INIT(32'h8C3F733F)) 
    dout__59_carry_i_10
       (.I0(filter_63[2]),
        .I1(filter_63[3]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(filter_63[4]),
        .O(\int_filter_63_reg[7]_0 [4]));
  LUT5 #(
    .INIT(32'h9F606060)) 
    dout__59_carry_i_11
       (.I0(filter_63[1]),
        .I1(filter_63[2]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(filter_63[3]),
        .O(\int_filter_63_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__59_carry_i_12
       (.I0(Q[7]),
        .I1(filter_63[1]),
        .I2(Q[6]),
        .I3(filter_63[2]),
        .O(\int_filter_63_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    dout__59_carry_i_13
       (.I0(filter_63[0]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(filter_63[1]),
        .O(\int_filter_63_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__59_carry_i_14
       (.I0(Q[6]),
        .I1(filter_63[0]),
        .O(\int_filter_63_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'h2A00)) 
    dout__59_carry_i_2
       (.I0(filter_63[4]),
        .I1(Q[7]),
        .I2(filter_63[3]),
        .I3(Q[6]),
        .O(\int_filter_63_reg[5]_0 [4]));
  LUT4 #(
    .INIT(16'h2A00)) 
    dout__59_carry_i_3
       (.I0(filter_63[3]),
        .I1(Q[7]),
        .I2(filter_63[2]),
        .I3(Q[6]),
        .O(\int_filter_63_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h7)) 
    dout__59_carry_i_4
       (.I0(Q[7]),
        .I1(filter_63[1]),
        .O(\int_filter_63_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    dout__59_carry_i_5
       (.I0(filter_63[1]),
        .I1(Q[7]),
        .O(\int_filter_63_reg[5]_0 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    dout__59_carry_i_6
       (.I0(Q[7]),
        .I1(filter_63[0]),
        .O(\int_filter_63_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h6F50A0A0)) 
    dout__59_carry_i_7
       (.I0(filter_63[7]),
        .I1(filter_63[5]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(filter_63[6]),
        .O(\int_filter_63_reg[7]_0 [7]));
  LUT5 #(
    .INIT(32'h8C3F733F)) 
    dout__59_carry_i_8
       (.I0(filter_63[4]),
        .I1(filter_63[5]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(filter_63[6]),
        .O(\int_filter_63_reg[7]_0 [6]));
  LUT5 #(
    .INIT(32'h8C3F733F)) 
    dout__59_carry_i_9
       (.I0(filter_63[3]),
        .I1(filter_63[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(filter_63[5]),
        .O(\int_filter_63_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [0]),
        .O(int_filter_00[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [1]),
        .O(int_filter_00[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [2]),
        .O(int_filter_00[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [3]),
        .O(int_filter_00[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [4]),
        .O(int_filter_00[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [5]),
        .O(int_filter_00[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [6]),
        .O(int_filter_00[6]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \int_filter_0[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_filter_0[7]_i_3_n_0 ),
        .O(\int_filter_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_0_reg[7]_0 [7]),
        .O(int_filter_00[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \int_filter_0[7]_i_3 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\int_filter_0[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[0]),
        .Q(\int_filter_0_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[1]),
        .Q(\int_filter_0_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[2]),
        .Q(\int_filter_0_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[3]),
        .Q(\int_filter_0_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[4]),
        .Q(\int_filter_0_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[5]),
        .Q(\int_filter_0_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[6]),
        .Q(\int_filter_0_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_0[7]_i_1_n_0 ),
        .D(int_filter_00[7]),
        .Q(\int_filter_0_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [0]),
        .O(int_filter_100[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [1]),
        .O(int_filter_100[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [2]),
        .O(int_filter_100[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [3]),
        .O(int_filter_100[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [4]),
        .O(int_filter_100[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [5]),
        .O(int_filter_100[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [6]),
        .O(int_filter_100[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_10[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_10[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_10_reg[7]_0 [7]),
        .O(int_filter_100[7]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_filter_10[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_10[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[0]),
        .Q(\int_filter_10_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[1]),
        .Q(\int_filter_10_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[2]),
        .Q(\int_filter_10_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[3]),
        .Q(\int_filter_10_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[4]),
        .Q(\int_filter_10_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[5]),
        .Q(\int_filter_10_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[6]),
        .Q(\int_filter_10_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_10[7]_i_1_n_0 ),
        .D(int_filter_100[7]),
        .Q(\int_filter_10_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[0]),
        .O(\s_axi_control_WDATA[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[1]),
        .O(\s_axi_control_WDATA[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[2]),
        .O(\s_axi_control_WDATA[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[3]),
        .O(\s_axi_control_WDATA[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[4]),
        .O(\s_axi_control_WDATA[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[5]),
        .O(\s_axi_control_WDATA[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[6]),
        .O(\s_axi_control_WDATA[7]_1 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_11[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_11[7]),
        .O(\s_axi_control_WDATA[7]_1 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [0]),
        .Q(filter_11[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [1]),
        .Q(filter_11[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [2]),
        .Q(filter_11[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [3]),
        .Q(filter_11[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [4]),
        .Q(filter_11[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [5]),
        .Q(filter_11[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [6]),
        .Q(filter_11[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\s_axi_control_WDATA[7]_1 [7]),
        .Q(filter_11[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [0]),
        .O(int_filter_120[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [1]),
        .O(int_filter_120[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [2]),
        .O(int_filter_120[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [3]),
        .O(int_filter_120[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [4]),
        .O(int_filter_120[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [5]),
        .O(int_filter_120[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [6]),
        .O(int_filter_120[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_12[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_12[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_12_reg[7]_0 [7]),
        .O(int_filter_120[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[0]),
        .Q(\int_filter_12_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[1]),
        .Q(\int_filter_12_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[2]),
        .Q(\int_filter_12_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[3]),
        .Q(\int_filter_12_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[4]),
        .Q(\int_filter_12_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[5]),
        .Q(\int_filter_12_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[6]),
        .Q(\int_filter_12_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_12[7]_i_1_n_0 ),
        .D(int_filter_120[7]),
        .Q(\int_filter_12_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[0]),
        .O(\s_axi_control_WDATA[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[1]),
        .O(\s_axi_control_WDATA[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[2]),
        .O(\s_axi_control_WDATA[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[3]),
        .O(\s_axi_control_WDATA[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[4]),
        .O(\s_axi_control_WDATA[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[5]),
        .O(\s_axi_control_WDATA[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[6]),
        .O(\s_axi_control_WDATA[7]_2 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_13[7]_i_1 
       (.I0(\int_filter_10[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_13[7]),
        .O(\s_axi_control_WDATA[7]_2 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [0]),
        .Q(filter_13[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [1]),
        .Q(filter_13[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [2]),
        .Q(filter_13[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [3]),
        .Q(filter_13[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [4]),
        .Q(filter_13[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [5]),
        .Q(filter_13[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [6]),
        .Q(filter_13[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\s_axi_control_WDATA[7]_2 [7]),
        .Q(filter_13[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [0]),
        .O(int_filter_140[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [1]),
        .O(int_filter_140[1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [2]),
        .O(int_filter_140[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [3]),
        .O(int_filter_140[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [4]),
        .O(int_filter_140[4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [5]),
        .O(int_filter_140[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [6]),
        .O(int_filter_140[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_14[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_14[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_14_reg[7]_0 [7]),
        .O(int_filter_140[7]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_filter_14[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_14[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[0]),
        .Q(\int_filter_14_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[1]),
        .Q(\int_filter_14_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[2]),
        .Q(\int_filter_14_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[3]),
        .Q(\int_filter_14_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[4]),
        .Q(\int_filter_14_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[5]),
        .Q(\int_filter_14_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[6]),
        .Q(\int_filter_14_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_14[7]_i_1_n_0 ),
        .D(int_filter_140[7]),
        .Q(\int_filter_14_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[0]),
        .O(\s_axi_control_WDATA[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[1]),
        .O(\s_axi_control_WDATA[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[2]),
        .O(\s_axi_control_WDATA[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[3]),
        .O(\s_axi_control_WDATA[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[4]),
        .O(\s_axi_control_WDATA[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[5]),
        .O(\s_axi_control_WDATA[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[6]),
        .O(\s_axi_control_WDATA[7]_3 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_15[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_15[7]),
        .O(\s_axi_control_WDATA[7]_3 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [0]),
        .Q(filter_15[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [1]),
        .Q(filter_15[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [2]),
        .Q(filter_15[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [3]),
        .Q(filter_15[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [4]),
        .Q(filter_15[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [5]),
        .Q(filter_15[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [6]),
        .Q(filter_15[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\s_axi_control_WDATA[7]_3 [7]),
        .Q(filter_15[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [0]),
        .O(int_filter_160[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [1]),
        .O(int_filter_160[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [2]),
        .O(int_filter_160[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [3]),
        .O(int_filter_160[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [4]),
        .O(int_filter_160[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [5]),
        .O(int_filter_160[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [6]),
        .O(int_filter_160[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_16[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_16[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_16_reg[7]_0 [7]),
        .O(int_filter_160[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[0]),
        .Q(\int_filter_16_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[1]),
        .Q(\int_filter_16_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[2]),
        .Q(\int_filter_16_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[3]),
        .Q(\int_filter_16_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[4]),
        .Q(\int_filter_16_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[5]),
        .Q(\int_filter_16_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[6]),
        .Q(\int_filter_16_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_16[7]_i_1_n_0 ),
        .D(int_filter_160[7]),
        .Q(\int_filter_16_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[0]),
        .O(\s_axi_control_WDATA[7]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[1]),
        .O(\s_axi_control_WDATA[7]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[2]),
        .O(\s_axi_control_WDATA[7]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[3]),
        .O(\s_axi_control_WDATA[7]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[4]),
        .O(\s_axi_control_WDATA[7]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[5]),
        .O(\s_axi_control_WDATA[7]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[6]),
        .O(\s_axi_control_WDATA[7]_4 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_17[7]_i_1 
       (.I0(\int_filter_14[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_17[7]),
        .O(\s_axi_control_WDATA[7]_4 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [0]),
        .Q(filter_17[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [1]),
        .Q(filter_17[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [2]),
        .Q(filter_17[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [3]),
        .Q(filter_17[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [4]),
        .Q(filter_17[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [5]),
        .Q(filter_17[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [6]),
        .Q(filter_17[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\s_axi_control_WDATA[7]_4 [7]),
        .Q(filter_17[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [0]),
        .O(int_filter_180[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [1]),
        .O(int_filter_180[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [2]),
        .O(int_filter_180[2]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [3]),
        .O(int_filter_180[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [4]),
        .O(int_filter_180[4]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [5]),
        .O(int_filter_180[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [6]),
        .O(int_filter_180[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_18[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_18[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_18_reg[7]_0 [7]),
        .O(int_filter_180[7]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_filter_18[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_18[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[0]),
        .Q(\int_filter_18_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[1]),
        .Q(\int_filter_18_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[2]),
        .Q(\int_filter_18_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[3]),
        .Q(\int_filter_18_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[4]),
        .Q(\int_filter_18_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[5]),
        .Q(\int_filter_18_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[6]),
        .Q(\int_filter_18_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_18[7]_i_1_n_0 ),
        .D(int_filter_180[7]),
        .Q(\int_filter_18_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[0]),
        .O(\s_axi_control_WDATA[7]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[1]),
        .O(\s_axi_control_WDATA[7]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[2]),
        .O(\s_axi_control_WDATA[7]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[3]),
        .O(\s_axi_control_WDATA[7]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[4]),
        .O(\s_axi_control_WDATA[7]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[5]),
        .O(\s_axi_control_WDATA[7]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[6]),
        .O(\s_axi_control_WDATA[7]_5 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_19[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_19[7]),
        .O(\s_axi_control_WDATA[7]_5 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [0]),
        .Q(filter_19[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [1]),
        .Q(filter_19[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [2]),
        .Q(filter_19[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [3]),
        .Q(filter_19[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [4]),
        .Q(filter_19[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [5]),
        .Q(filter_19[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [6]),
        .Q(filter_19[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\s_axi_control_WDATA[7]_5 [7]),
        .Q(filter_19[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [0]),
        .O(int_filter_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [1]),
        .O(int_filter_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [2]),
        .O(int_filter_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [3]),
        .O(int_filter_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [4]),
        .O(int_filter_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [5]),
        .O(int_filter_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [6]),
        .O(int_filter_10[6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_filter_1[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_filter_0[7]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_1_reg[7]_0 [7]),
        .O(int_filter_10[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[0]),
        .Q(\int_filter_1_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[1]),
        .Q(\int_filter_1_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[2]),
        .Q(\int_filter_1_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[3]),
        .Q(\int_filter_1_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[4]),
        .Q(\int_filter_1_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[5]),
        .Q(\int_filter_1_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[6]),
        .Q(\int_filter_1_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_filter_10[7]),
        .Q(\int_filter_1_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [0]),
        .O(int_filter_200[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [1]),
        .O(int_filter_200[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [2]),
        .O(int_filter_200[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [3]),
        .O(int_filter_200[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [4]),
        .O(int_filter_200[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [5]),
        .O(int_filter_200[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [6]),
        .O(int_filter_200[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_20[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_20[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_20_reg[7]_0 [7]),
        .O(int_filter_200[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[0]),
        .Q(\int_filter_20_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[1]),
        .Q(\int_filter_20_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[2]),
        .Q(\int_filter_20_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[3]),
        .Q(\int_filter_20_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[4]),
        .Q(\int_filter_20_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[5]),
        .Q(\int_filter_20_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[6]),
        .Q(\int_filter_20_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_20[7]_i_1_n_0 ),
        .D(int_filter_200[7]),
        .Q(\int_filter_20_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[0]),
        .O(\s_axi_control_WDATA[7]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[1]),
        .O(\s_axi_control_WDATA[7]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[2]),
        .O(\s_axi_control_WDATA[7]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[3]),
        .O(\s_axi_control_WDATA[7]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[4]),
        .O(\s_axi_control_WDATA[7]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[5]),
        .O(\s_axi_control_WDATA[7]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[6]),
        .O(\s_axi_control_WDATA[7]_6 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_21[7]_i_1 
       (.I0(\int_filter_18[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_21[7]),
        .O(\s_axi_control_WDATA[7]_6 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [0]),
        .Q(filter_21[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [1]),
        .Q(filter_21[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [2]),
        .Q(filter_21[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [3]),
        .Q(filter_21[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [4]),
        .Q(filter_21[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [5]),
        .Q(filter_21[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [6]),
        .Q(filter_21[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\s_axi_control_WDATA[7]_6 [7]),
        .Q(filter_21[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [0]),
        .O(int_filter_220[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [1]),
        .O(int_filter_220[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [2]),
        .O(int_filter_220[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [3]),
        .O(int_filter_220[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [4]),
        .O(int_filter_220[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [5]),
        .O(int_filter_220[5]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [6]),
        .O(int_filter_220[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_22[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_22[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_22_reg[7]_0 [7]),
        .O(int_filter_220[7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_filter_22[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_22[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[0]),
        .Q(\int_filter_22_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[1]),
        .Q(\int_filter_22_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[2]),
        .Q(\int_filter_22_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[3]),
        .Q(\int_filter_22_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[4]),
        .Q(\int_filter_22_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[5]),
        .Q(\int_filter_22_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[6]),
        .Q(\int_filter_22_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_22[7]_i_1_n_0 ),
        .D(int_filter_220[7]),
        .Q(\int_filter_22_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[0]),
        .O(\s_axi_control_WDATA[7]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[1]),
        .O(\s_axi_control_WDATA[7]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[2]),
        .O(\s_axi_control_WDATA[7]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[3]),
        .O(\s_axi_control_WDATA[7]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[4]),
        .O(\s_axi_control_WDATA[7]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[5]),
        .O(\s_axi_control_WDATA[7]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[6]),
        .O(\s_axi_control_WDATA[7]_7 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_23[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_23[7]),
        .O(\s_axi_control_WDATA[7]_7 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [0]),
        .Q(filter_23[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [1]),
        .Q(filter_23[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [2]),
        .Q(filter_23[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [3]),
        .Q(filter_23[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [4]),
        .Q(filter_23[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [5]),
        .Q(filter_23[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [6]),
        .Q(filter_23[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\s_axi_control_WDATA[7]_7 [7]),
        .Q(filter_23[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [0]),
        .O(int_filter_240[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [1]),
        .O(int_filter_240[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [2]),
        .O(int_filter_240[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [3]),
        .O(int_filter_240[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [4]),
        .O(int_filter_240[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [5]),
        .O(int_filter_240[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [6]),
        .O(int_filter_240[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_24[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_24[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_24_reg[7]_0 [7]),
        .O(int_filter_240[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[0]),
        .Q(\int_filter_24_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[1]),
        .Q(\int_filter_24_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[2]),
        .Q(\int_filter_24_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[3]),
        .Q(\int_filter_24_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[4]),
        .Q(\int_filter_24_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[5]),
        .Q(\int_filter_24_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[6]),
        .Q(\int_filter_24_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_24[7]_i_1_n_0 ),
        .D(int_filter_240[7]),
        .Q(\int_filter_24_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[0]),
        .O(\s_axi_control_WDATA[7]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[1]),
        .O(\s_axi_control_WDATA[7]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[2]),
        .O(\s_axi_control_WDATA[7]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[3]),
        .O(\s_axi_control_WDATA[7]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[4]),
        .O(\s_axi_control_WDATA[7]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[5]),
        .O(\s_axi_control_WDATA[7]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[6]),
        .O(\s_axi_control_WDATA[7]_8 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_25[7]_i_1 
       (.I0(\int_filter_22[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_25[7]),
        .O(\s_axi_control_WDATA[7]_8 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [0]),
        .Q(filter_25[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [1]),
        .Q(filter_25[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [2]),
        .Q(filter_25[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [3]),
        .Q(filter_25[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [4]),
        .Q(filter_25[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [5]),
        .Q(filter_25[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [6]),
        .Q(filter_25[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\s_axi_control_WDATA[7]_8 [7]),
        .Q(filter_25[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [0]),
        .O(int_filter_260[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [1]),
        .O(int_filter_260[1]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [2]),
        .O(int_filter_260[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [3]),
        .O(int_filter_260[3]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [4]),
        .O(int_filter_260[4]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [5]),
        .O(int_filter_260[5]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [6]),
        .O(int_filter_260[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_26[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_26[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_26_reg[7]_0 [7]),
        .O(int_filter_260[7]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_filter_26[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_26[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[0]),
        .Q(\int_filter_26_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[1]),
        .Q(\int_filter_26_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[2]),
        .Q(\int_filter_26_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[3]),
        .Q(\int_filter_26_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[4]),
        .Q(\int_filter_26_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[5]),
        .Q(\int_filter_26_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[6]),
        .Q(\int_filter_26_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_26[7]_i_1_n_0 ),
        .D(int_filter_260[7]),
        .Q(\int_filter_26_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[0]),
        .O(\s_axi_control_WDATA[7]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[1]),
        .O(\s_axi_control_WDATA[7]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[2]),
        .O(\s_axi_control_WDATA[7]_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[3]),
        .O(\s_axi_control_WDATA[7]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[4]),
        .O(\s_axi_control_WDATA[7]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[5]),
        .O(\s_axi_control_WDATA[7]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[6]),
        .O(\s_axi_control_WDATA[7]_9 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_27[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_27[7]),
        .O(\s_axi_control_WDATA[7]_9 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [0]),
        .Q(filter_27[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [1]),
        .Q(filter_27[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [2]),
        .Q(filter_27[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [3]),
        .Q(filter_27[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [4]),
        .Q(filter_27[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [5]),
        .Q(filter_27[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [6]),
        .Q(filter_27[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\s_axi_control_WDATA[7]_9 [7]),
        .Q(filter_27[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [0]),
        .O(int_filter_280[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [1]),
        .O(int_filter_280[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [2]),
        .O(int_filter_280[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [3]),
        .O(int_filter_280[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [4]),
        .O(int_filter_280[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [5]),
        .O(int_filter_280[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [6]),
        .O(int_filter_280[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_28[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_28[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_28_reg[7]_0 [7]),
        .O(int_filter_280[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[0]),
        .Q(\int_filter_28_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[1]),
        .Q(\int_filter_28_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[2]),
        .Q(\int_filter_28_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[3]),
        .Q(\int_filter_28_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[4]),
        .Q(\int_filter_28_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[5]),
        .Q(\int_filter_28_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[6]),
        .Q(\int_filter_28_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_28[7]_i_1_n_0 ),
        .D(int_filter_280[7]),
        .Q(\int_filter_28_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[0]),
        .O(\s_axi_control_WDATA[7]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[1]),
        .O(\s_axi_control_WDATA[7]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[2]),
        .O(\s_axi_control_WDATA[7]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[3]),
        .O(\s_axi_control_WDATA[7]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[4]),
        .O(\s_axi_control_WDATA[7]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[5]),
        .O(\s_axi_control_WDATA[7]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[6]),
        .O(\s_axi_control_WDATA[7]_10 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_29[7]_i_1 
       (.I0(\int_filter_26[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_29[7]),
        .O(\s_axi_control_WDATA[7]_10 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [0]),
        .Q(filter_29[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [1]),
        .Q(filter_29[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [2]),
        .Q(filter_29[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [3]),
        .Q(filter_29[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [4]),
        .Q(filter_29[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [5]),
        .Q(filter_29[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [6]),
        .Q(filter_29[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\s_axi_control_WDATA[7]_10 [7]),
        .Q(filter_29[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [0]),
        .O(int_filter_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [1]),
        .O(int_filter_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [2]),
        .O(int_filter_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [3]),
        .O(int_filter_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [4]),
        .O(int_filter_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [5]),
        .O(int_filter_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [6]),
        .O(int_filter_20[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_2[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_2_reg[7]_0 [7]),
        .O(int_filter_20[7]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_filter_2[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_filter_62[7]_i_5_n_0 ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_2[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[0]),
        .Q(\int_filter_2_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[1]),
        .Q(\int_filter_2_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[2]),
        .Q(\int_filter_2_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[3]),
        .Q(\int_filter_2_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[4]),
        .Q(\int_filter_2_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[5]),
        .Q(\int_filter_2_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[6]),
        .Q(\int_filter_2_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_2[7]_i_1_n_0 ),
        .D(int_filter_20[7]),
        .Q(\int_filter_2_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [0]),
        .O(int_filter_300[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [1]),
        .O(int_filter_300[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [2]),
        .O(int_filter_300[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [3]),
        .O(int_filter_300[3]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [4]),
        .O(int_filter_300[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [5]),
        .O(int_filter_300[5]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [6]),
        .O(int_filter_300[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_30[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_30[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_30_reg[7]_0 [7]),
        .O(int_filter_300[7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_filter_30[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_30[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[0]),
        .Q(\int_filter_30_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[1]),
        .Q(\int_filter_30_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[2]),
        .Q(\int_filter_30_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[3]),
        .Q(\int_filter_30_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[4]),
        .Q(\int_filter_30_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[5]),
        .Q(\int_filter_30_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[6]),
        .Q(\int_filter_30_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_30[7]_i_1_n_0 ),
        .D(int_filter_300[7]),
        .Q(\int_filter_30_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[0]),
        .O(\s_axi_control_WDATA[7]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[1]),
        .O(\s_axi_control_WDATA[7]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[2]),
        .O(\s_axi_control_WDATA[7]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[3]),
        .O(\s_axi_control_WDATA[7]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[4]),
        .O(\s_axi_control_WDATA[7]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[5]),
        .O(\s_axi_control_WDATA[7]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[6]),
        .O(\s_axi_control_WDATA[7]_11 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_31[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_31[7]),
        .O(\s_axi_control_WDATA[7]_11 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [0]),
        .Q(filter_31[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [1]),
        .Q(filter_31[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [2]),
        .Q(filter_31[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [3]),
        .Q(filter_31[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [4]),
        .Q(filter_31[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [5]),
        .Q(filter_31[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [6]),
        .Q(filter_31[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\s_axi_control_WDATA[7]_11 [7]),
        .Q(filter_31[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [0]),
        .O(int_filter_320[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [1]),
        .O(int_filter_320[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [2]),
        .O(int_filter_320[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [3]),
        .O(int_filter_320[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [4]),
        .O(int_filter_320[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [5]),
        .O(int_filter_320[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [6]),
        .O(int_filter_320[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_32[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_32[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_32_reg[7]_0 [7]),
        .O(int_filter_320[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[0]),
        .Q(\int_filter_32_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[1]),
        .Q(\int_filter_32_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[2]),
        .Q(\int_filter_32_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[3]),
        .Q(\int_filter_32_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[4]),
        .Q(\int_filter_32_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[5]),
        .Q(\int_filter_32_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[6]),
        .Q(\int_filter_32_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_32[7]_i_1_n_0 ),
        .D(int_filter_320[7]),
        .Q(\int_filter_32_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[0]),
        .O(\s_axi_control_WDATA[7]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[1]),
        .O(\s_axi_control_WDATA[7]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[2]),
        .O(\s_axi_control_WDATA[7]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[3]),
        .O(\s_axi_control_WDATA[7]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[4]),
        .O(\s_axi_control_WDATA[7]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[5]),
        .O(\s_axi_control_WDATA[7]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[6]),
        .O(\s_axi_control_WDATA[7]_12 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_33[7]_i_1 
       (.I0(\int_filter_30[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_33[7]),
        .O(\s_axi_control_WDATA[7]_12 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [0]),
        .Q(filter_33[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [1]),
        .Q(filter_33[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [2]),
        .Q(filter_33[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [3]),
        .Q(filter_33[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [4]),
        .Q(filter_33[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [5]),
        .Q(filter_33[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [6]),
        .Q(filter_33[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\s_axi_control_WDATA[7]_12 [7]),
        .Q(filter_33[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [0]),
        .O(int_filter_340[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [1]),
        .O(int_filter_340[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [2]),
        .O(int_filter_340[2]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [3]),
        .O(int_filter_340[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [4]),
        .O(int_filter_340[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [5]),
        .O(int_filter_340[5]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [6]),
        .O(int_filter_340[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_34[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_34[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_34_reg[7]_0 [7]),
        .O(int_filter_340[7]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_filter_34[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_34[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[0]),
        .Q(\int_filter_34_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[1]),
        .Q(\int_filter_34_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[2]),
        .Q(\int_filter_34_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[3]),
        .Q(\int_filter_34_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[4]),
        .Q(\int_filter_34_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[5]),
        .Q(\int_filter_34_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[6]),
        .Q(\int_filter_34_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_34[7]_i_1_n_0 ),
        .D(int_filter_340[7]),
        .Q(\int_filter_34_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[0]),
        .O(\s_axi_control_WDATA[7]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[1]),
        .O(\s_axi_control_WDATA[7]_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[2]),
        .O(\s_axi_control_WDATA[7]_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[3]),
        .O(\s_axi_control_WDATA[7]_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[4]),
        .O(\s_axi_control_WDATA[7]_13 [4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[5]),
        .O(\s_axi_control_WDATA[7]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[6]),
        .O(\s_axi_control_WDATA[7]_13 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_35[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_35[7]),
        .O(\s_axi_control_WDATA[7]_13 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [0]),
        .Q(filter_35[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [1]),
        .Q(filter_35[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [2]),
        .Q(filter_35[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [3]),
        .Q(filter_35[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [4]),
        .Q(filter_35[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [5]),
        .Q(filter_35[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [6]),
        .Q(filter_35[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\s_axi_control_WDATA[7]_13 [7]),
        .Q(filter_35[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [0]),
        .O(int_filter_360[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [1]),
        .O(int_filter_360[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [2]),
        .O(int_filter_360[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [3]),
        .O(int_filter_360[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [4]),
        .O(int_filter_360[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [5]),
        .O(int_filter_360[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [6]),
        .O(int_filter_360[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_36[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_36[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_36_reg[7]_0 [7]),
        .O(int_filter_360[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[0]),
        .Q(\int_filter_36_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[1]),
        .Q(\int_filter_36_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[2]),
        .Q(\int_filter_36_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[3]),
        .Q(\int_filter_36_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[4]),
        .Q(\int_filter_36_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[5]),
        .Q(\int_filter_36_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[6]),
        .Q(\int_filter_36_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_36[7]_i_1_n_0 ),
        .D(int_filter_360[7]),
        .Q(\int_filter_36_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[0]),
        .O(\s_axi_control_WDATA[7]_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[1]),
        .O(\s_axi_control_WDATA[7]_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[2]),
        .O(\s_axi_control_WDATA[7]_14 [2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[3]),
        .O(\s_axi_control_WDATA[7]_14 [3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[4]),
        .O(\s_axi_control_WDATA[7]_14 [4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[5]),
        .O(\s_axi_control_WDATA[7]_14 [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[6]),
        .O(\s_axi_control_WDATA[7]_14 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_37[7]_i_1 
       (.I0(\int_filter_34[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_37[7]),
        .O(\s_axi_control_WDATA[7]_14 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [0]),
        .Q(filter_37[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [1]),
        .Q(filter_37[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [2]),
        .Q(filter_37[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [3]),
        .Q(filter_37[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [4]),
        .Q(filter_37[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [5]),
        .Q(filter_37[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [6]),
        .Q(filter_37[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\s_axi_control_WDATA[7]_14 [7]),
        .Q(filter_37[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [0]),
        .O(int_filter_380[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [1]),
        .O(int_filter_380[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [2]),
        .O(int_filter_380[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [3]),
        .O(int_filter_380[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [4]),
        .O(int_filter_380[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [5]),
        .O(int_filter_380[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [6]),
        .O(int_filter_380[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_38[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_38[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_38_reg[7]_0 [7]),
        .O(int_filter_380[7]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_filter_38[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_38[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[0]),
        .Q(\int_filter_38_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[1]),
        .Q(\int_filter_38_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[2]),
        .Q(\int_filter_38_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[3]),
        .Q(\int_filter_38_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[4]),
        .Q(\int_filter_38_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[5]),
        .Q(\int_filter_38_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[6]),
        .Q(\int_filter_38_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_38[7]_i_1_n_0 ),
        .D(int_filter_380[7]),
        .Q(\int_filter_38_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[0]),
        .O(\s_axi_control_WDATA[7]_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[1]),
        .O(\s_axi_control_WDATA[7]_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[2]),
        .O(\s_axi_control_WDATA[7]_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[3]),
        .O(\s_axi_control_WDATA[7]_15 [3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[4]),
        .O(\s_axi_control_WDATA[7]_15 [4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[5]),
        .O(\s_axi_control_WDATA[7]_15 [5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[6]),
        .O(\s_axi_control_WDATA[7]_15 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_39[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_39[7]),
        .O(\s_axi_control_WDATA[7]_15 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [0]),
        .Q(filter_39[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [1]),
        .Q(filter_39[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [2]),
        .Q(filter_39[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [3]),
        .Q(filter_39[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [4]),
        .Q(filter_39[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [5]),
        .Q(filter_39[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [6]),
        .Q(filter_39[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\s_axi_control_WDATA[7]_15 [7]),
        .Q(filter_39[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [0]),
        .O(int_filter_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [1]),
        .O(int_filter_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [2]),
        .O(int_filter_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [3]),
        .O(int_filter_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [4]),
        .O(int_filter_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [5]),
        .O(int_filter_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [6]),
        .O(int_filter_30[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_3[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_3_reg[7]_0 [7]),
        .O(int_filter_30[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[0]),
        .Q(\int_filter_3_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[1]),
        .Q(\int_filter_3_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[2]),
        .Q(\int_filter_3_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[3]),
        .Q(\int_filter_3_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[4]),
        .Q(\int_filter_3_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[5]),
        .Q(\int_filter_3_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[6]),
        .Q(\int_filter_3_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_3[7]_i_1_n_0 ),
        .D(int_filter_30[7]),
        .Q(\int_filter_3_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [0]),
        .O(int_filter_400[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [1]),
        .O(int_filter_400[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [2]),
        .O(int_filter_400[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [3]),
        .O(int_filter_400[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [4]),
        .O(int_filter_400[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [5]),
        .O(int_filter_400[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [6]),
        .O(int_filter_400[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_40[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_40[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_40_reg[7]_0 [7]),
        .O(int_filter_400[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[0]),
        .Q(\int_filter_40_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[1]),
        .Q(\int_filter_40_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[2]),
        .Q(\int_filter_40_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[3]),
        .Q(\int_filter_40_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[4]),
        .Q(\int_filter_40_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[5]),
        .Q(\int_filter_40_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[6]),
        .Q(\int_filter_40_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_40[7]_i_1_n_0 ),
        .D(int_filter_400[7]),
        .Q(\int_filter_40_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[0]),
        .O(\s_axi_control_WDATA[7]_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[1]),
        .O(\s_axi_control_WDATA[7]_16 [1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[2]),
        .O(\s_axi_control_WDATA[7]_16 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[3]),
        .O(\s_axi_control_WDATA[7]_16 [3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[4]),
        .O(\s_axi_control_WDATA[7]_16 [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[5]),
        .O(\s_axi_control_WDATA[7]_16 [5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[6]),
        .O(\s_axi_control_WDATA[7]_16 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_41[7]_i_1 
       (.I0(\int_filter_38[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_41[7]),
        .O(\s_axi_control_WDATA[7]_16 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [0]),
        .Q(filter_41[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [1]),
        .Q(filter_41[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [2]),
        .Q(filter_41[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [3]),
        .Q(filter_41[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [4]),
        .Q(filter_41[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [5]),
        .Q(filter_41[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [6]),
        .Q(filter_41[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\s_axi_control_WDATA[7]_16 [7]),
        .Q(filter_41[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [0]),
        .O(int_filter_420[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [1]),
        .O(int_filter_420[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [2]),
        .O(int_filter_420[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [3]),
        .O(int_filter_420[3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [4]),
        .O(int_filter_420[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [5]),
        .O(int_filter_420[5]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [6]),
        .O(int_filter_420[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_42[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_42[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_42_reg[7]_0 [7]),
        .O(int_filter_420[7]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_filter_42[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_42[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[0]),
        .Q(\int_filter_42_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[1]),
        .Q(\int_filter_42_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[2]),
        .Q(\int_filter_42_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[3]),
        .Q(\int_filter_42_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[4]),
        .Q(\int_filter_42_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[5]),
        .Q(\int_filter_42_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[6]),
        .Q(\int_filter_42_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_42[7]_i_1_n_0 ),
        .D(int_filter_420[7]),
        .Q(\int_filter_42_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[0]),
        .O(\s_axi_control_WDATA[7]_17 [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[1]),
        .O(\s_axi_control_WDATA[7]_17 [1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[2]),
        .O(\s_axi_control_WDATA[7]_17 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[3]),
        .O(\s_axi_control_WDATA[7]_17 [3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[4]),
        .O(\s_axi_control_WDATA[7]_17 [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[5]),
        .O(\s_axi_control_WDATA[7]_17 [5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[6]),
        .O(\s_axi_control_WDATA[7]_17 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_43[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_43[7]),
        .O(\s_axi_control_WDATA[7]_17 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [0]),
        .Q(filter_43[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [1]),
        .Q(filter_43[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [2]),
        .Q(filter_43[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [3]),
        .Q(filter_43[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [4]),
        .Q(filter_43[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [5]),
        .Q(filter_43[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [6]),
        .Q(filter_43[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\s_axi_control_WDATA[7]_17 [7]),
        .Q(filter_43[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [0]),
        .O(int_filter_440[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [1]),
        .O(int_filter_440[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [2]),
        .O(int_filter_440[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [3]),
        .O(int_filter_440[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [4]),
        .O(int_filter_440[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [5]),
        .O(int_filter_440[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [6]),
        .O(int_filter_440[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_44[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_44[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_44_reg[7]_0 [7]),
        .O(int_filter_440[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[0]),
        .Q(\int_filter_44_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[1]),
        .Q(\int_filter_44_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[2]),
        .Q(\int_filter_44_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[3]),
        .Q(\int_filter_44_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[4]),
        .Q(\int_filter_44_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[5]),
        .Q(\int_filter_44_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[6]),
        .Q(\int_filter_44_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_44[7]_i_1_n_0 ),
        .D(int_filter_440[7]),
        .Q(\int_filter_44_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[0]),
        .O(\s_axi_control_WDATA[7]_18 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[1]),
        .O(\s_axi_control_WDATA[7]_18 [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[2]),
        .O(\s_axi_control_WDATA[7]_18 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[3]),
        .O(\s_axi_control_WDATA[7]_18 [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[4]),
        .O(\s_axi_control_WDATA[7]_18 [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[5]),
        .O(\s_axi_control_WDATA[7]_18 [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[6]),
        .O(\s_axi_control_WDATA[7]_18 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_45[7]_i_1 
       (.I0(\int_filter_42[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_45[7]),
        .O(\s_axi_control_WDATA[7]_18 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [0]),
        .Q(filter_45[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [1]),
        .Q(filter_45[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [2]),
        .Q(filter_45[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [3]),
        .Q(filter_45[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [4]),
        .Q(filter_45[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [5]),
        .Q(filter_45[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [6]),
        .Q(filter_45[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\s_axi_control_WDATA[7]_18 [7]),
        .Q(filter_45[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [0]),
        .O(int_filter_460[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [1]),
        .O(int_filter_460[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [2]),
        .O(int_filter_460[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [3]),
        .O(int_filter_460[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [4]),
        .O(int_filter_460[4]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [5]),
        .O(int_filter_460[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [6]),
        .O(int_filter_460[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_46[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_46[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_46_reg[7]_0 [7]),
        .O(int_filter_460[7]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_filter_46[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_46[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[0]),
        .Q(\int_filter_46_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[1]),
        .Q(\int_filter_46_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[2]),
        .Q(\int_filter_46_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[3]),
        .Q(\int_filter_46_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[4]),
        .Q(\int_filter_46_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[5]),
        .Q(\int_filter_46_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[6]),
        .Q(\int_filter_46_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_46[7]_i_1_n_0 ),
        .D(int_filter_460[7]),
        .Q(\int_filter_46_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[0]),
        .O(\s_axi_control_WDATA[7]_19 [0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[1]),
        .O(\s_axi_control_WDATA[7]_19 [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[2]),
        .O(\s_axi_control_WDATA[7]_19 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[3]),
        .O(\s_axi_control_WDATA[7]_19 [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[4]),
        .O(\s_axi_control_WDATA[7]_19 [4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[5]),
        .O(\s_axi_control_WDATA[7]_19 [5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[6]),
        .O(\s_axi_control_WDATA[7]_19 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_47[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_47[7]),
        .O(\s_axi_control_WDATA[7]_19 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [0]),
        .Q(filter_47[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [1]),
        .Q(filter_47[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [2]),
        .Q(filter_47[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [3]),
        .Q(filter_47[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [4]),
        .Q(filter_47[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [5]),
        .Q(filter_47[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [6]),
        .Q(filter_47[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\s_axi_control_WDATA[7]_19 [7]),
        .Q(filter_47[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [0]),
        .O(int_filter_480[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [1]),
        .O(int_filter_480[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [2]),
        .O(int_filter_480[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [3]),
        .O(int_filter_480[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [4]),
        .O(int_filter_480[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [5]),
        .O(int_filter_480[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [6]),
        .O(int_filter_480[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_48[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_48[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_48_reg[7]_0 [7]),
        .O(int_filter_480[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[0]),
        .Q(\int_filter_48_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[1]),
        .Q(\int_filter_48_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[2]),
        .Q(\int_filter_48_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[3]),
        .Q(\int_filter_48_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[4]),
        .Q(\int_filter_48_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[5]),
        .Q(\int_filter_48_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[6]),
        .Q(\int_filter_48_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_48[7]_i_1_n_0 ),
        .D(int_filter_480[7]),
        .Q(\int_filter_48_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[0]),
        .O(\s_axi_control_WDATA[7]_20 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[1]),
        .O(\s_axi_control_WDATA[7]_20 [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[2]),
        .O(\s_axi_control_WDATA[7]_20 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[3]),
        .O(\s_axi_control_WDATA[7]_20 [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[4]),
        .O(\s_axi_control_WDATA[7]_20 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[5]),
        .O(\s_axi_control_WDATA[7]_20 [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[6]),
        .O(\s_axi_control_WDATA[7]_20 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_49[7]_i_1 
       (.I0(\int_filter_46[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_49[7]),
        .O(\s_axi_control_WDATA[7]_20 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [0]),
        .Q(filter_49[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [1]),
        .Q(filter_49[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [2]),
        .Q(filter_49[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [3]),
        .Q(filter_49[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [4]),
        .Q(filter_49[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [5]),
        .Q(filter_49[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [6]),
        .Q(filter_49[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_control_WDATA[7]_20 [7]),
        .Q(filter_49[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [0]),
        .O(int_filter_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [1]),
        .O(int_filter_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [2]),
        .O(int_filter_40[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [3]),
        .O(int_filter_40[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [4]),
        .O(int_filter_40[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [5]),
        .O(int_filter_40[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [6]),
        .O(int_filter_40[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_4[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_4[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_4_reg[7]_0 [7]),
        .O(int_filter_40[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[0]),
        .Q(\int_filter_4_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[1]),
        .Q(\int_filter_4_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[2]),
        .Q(\int_filter_4_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[3]),
        .Q(\int_filter_4_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[4]),
        .Q(\int_filter_4_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[5]),
        .Q(\int_filter_4_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[6]),
        .Q(\int_filter_4_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_4[7]_i_1_n_0 ),
        .D(int_filter_40[7]),
        .Q(\int_filter_4_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [0]),
        .O(int_filter_500[0]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [1]),
        .O(int_filter_500[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [2]),
        .O(int_filter_500[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [3]),
        .O(int_filter_500[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [4]),
        .O(int_filter_500[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [5]),
        .O(int_filter_500[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [6]),
        .O(int_filter_500[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_50[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_50[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_50_reg[7]_0 [7]),
        .O(int_filter_500[7]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_filter_50[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_50[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[0]),
        .Q(\int_filter_50_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[1]),
        .Q(\int_filter_50_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[2]),
        .Q(\int_filter_50_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[3]),
        .Q(\int_filter_50_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[4]),
        .Q(\int_filter_50_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[5]),
        .Q(\int_filter_50_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[6]),
        .Q(\int_filter_50_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_50[7]_i_1_n_0 ),
        .D(int_filter_500[7]),
        .Q(\int_filter_50_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[0]),
        .O(\s_axi_control_WDATA[7]_21 [0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[1]),
        .O(\s_axi_control_WDATA[7]_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[2]),
        .O(\s_axi_control_WDATA[7]_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[3]),
        .O(\s_axi_control_WDATA[7]_21 [3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[4]),
        .O(\s_axi_control_WDATA[7]_21 [4]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[5]),
        .O(\s_axi_control_WDATA[7]_21 [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[6]),
        .O(\s_axi_control_WDATA[7]_21 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_51[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_51[7]),
        .O(\s_axi_control_WDATA[7]_21 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [0]),
        .Q(filter_51[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [1]),
        .Q(filter_51[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [2]),
        .Q(filter_51[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [3]),
        .Q(filter_51[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [4]),
        .Q(filter_51[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [5]),
        .Q(filter_51[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [6]),
        .Q(filter_51[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\s_axi_control_WDATA[7]_21 [7]),
        .Q(filter_51[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [0]),
        .O(int_filter_520[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [1]),
        .O(int_filter_520[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [2]),
        .O(int_filter_520[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [3]),
        .O(int_filter_520[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [4]),
        .O(int_filter_520[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [5]),
        .O(int_filter_520[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [6]),
        .O(int_filter_520[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_52[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_52[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_52_reg[7]_0 [7]),
        .O(int_filter_520[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[0]),
        .Q(\int_filter_52_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[1]),
        .Q(\int_filter_52_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[2]),
        .Q(\int_filter_52_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[3]),
        .Q(\int_filter_52_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[4]),
        .Q(\int_filter_52_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[5]),
        .Q(\int_filter_52_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[6]),
        .Q(\int_filter_52_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_52[7]_i_1_n_0 ),
        .D(int_filter_520[7]),
        .Q(\int_filter_52_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[0]),
        .O(\s_axi_control_WDATA[7]_22 [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[1]),
        .O(\s_axi_control_WDATA[7]_22 [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[2]),
        .O(\s_axi_control_WDATA[7]_22 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[3]),
        .O(\s_axi_control_WDATA[7]_22 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[4]),
        .O(\s_axi_control_WDATA[7]_22 [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[5]),
        .O(\s_axi_control_WDATA[7]_22 [5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[6]),
        .O(\s_axi_control_WDATA[7]_22 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_53[7]_i_1 
       (.I0(\int_filter_50[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_53[7]),
        .O(\s_axi_control_WDATA[7]_22 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [0]),
        .Q(filter_53[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [1]),
        .Q(filter_53[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [2]),
        .Q(filter_53[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [3]),
        .Q(filter_53[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [4]),
        .Q(filter_53[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [5]),
        .Q(filter_53[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [6]),
        .Q(filter_53[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_control_WDATA[7]_22 [7]),
        .Q(filter_53[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [0]),
        .O(int_filter_540[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [1]),
        .O(int_filter_540[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [2]),
        .O(int_filter_540[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [3]),
        .O(int_filter_540[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [4]),
        .O(int_filter_540[4]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [5]),
        .O(int_filter_540[5]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [6]),
        .O(int_filter_540[6]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_filter_54[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_filter_54[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_54_reg[7]_0 [7]),
        .O(int_filter_540[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_filter_54[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_filter_54[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[0]),
        .Q(\int_filter_54_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[1]),
        .Q(\int_filter_54_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[2]),
        .Q(\int_filter_54_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[3]),
        .Q(\int_filter_54_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[4]),
        .Q(\int_filter_54_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[5]),
        .Q(\int_filter_54_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[6]),
        .Q(\int_filter_54_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_54[7]_i_1_n_0 ),
        .D(int_filter_540[7]),
        .Q(\int_filter_54_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[0]),
        .O(\s_axi_control_WDATA[7]_23 [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[1]),
        .O(\s_axi_control_WDATA[7]_23 [1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[2]),
        .O(\s_axi_control_WDATA[7]_23 [2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[3]),
        .O(\s_axi_control_WDATA[7]_23 [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[4]),
        .O(\s_axi_control_WDATA[7]_23 [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[5]),
        .O(\s_axi_control_WDATA[7]_23 [5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[6]),
        .O(\s_axi_control_WDATA[7]_23 [6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_55[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_55[7]),
        .O(\s_axi_control_WDATA[7]_23 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [0]),
        .Q(filter_55[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [1]),
        .Q(filter_55[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [2]),
        .Q(filter_55[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [3]),
        .Q(filter_55[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [4]),
        .Q(filter_55[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [5]),
        .Q(filter_55[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [6]),
        .Q(filter_55[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_control_WDATA[7]_23 [7]),
        .Q(filter_55[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [0]),
        .O(int_filter_560[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [1]),
        .O(int_filter_560[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [2]),
        .O(int_filter_560[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [3]),
        .O(int_filter_560[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [4]),
        .O(int_filter_560[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [5]),
        .O(int_filter_560[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [6]),
        .O(int_filter_560[6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_56[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_filter_56[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_56_reg[7]_0 [7]),
        .O(int_filter_560[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[0]),
        .Q(\int_filter_56_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[1]),
        .Q(\int_filter_56_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[2]),
        .Q(\int_filter_56_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[3]),
        .Q(\int_filter_56_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[4]),
        .Q(\int_filter_56_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[5]),
        .Q(\int_filter_56_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[6]),
        .Q(\int_filter_56_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_56[7]_i_1_n_0 ),
        .D(int_filter_560[7]),
        .Q(\int_filter_56_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[0]),
        .O(\s_axi_control_WDATA[7]_24 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[1]),
        .O(\s_axi_control_WDATA[7]_24 [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[2]),
        .O(\s_axi_control_WDATA[7]_24 [2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[3]),
        .O(\s_axi_control_WDATA[7]_24 [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[4]),
        .O(\s_axi_control_WDATA[7]_24 [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[5]),
        .O(\s_axi_control_WDATA[7]_24 [5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[6]),
        .O(\s_axi_control_WDATA[7]_24 [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_filter_57[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_57[7]),
        .O(\s_axi_control_WDATA[7]_24 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [0]),
        .Q(filter_57[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [1]),
        .Q(filter_57[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [2]),
        .Q(filter_57[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [3]),
        .Q(filter_57[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [4]),
        .Q(filter_57[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [5]),
        .Q(filter_57[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [6]),
        .Q(filter_57[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_control_WDATA[7]_24 [7]),
        .Q(filter_57[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [0]),
        .O(int_filter_580[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [1]),
        .O(int_filter_580[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [2]),
        .O(int_filter_580[2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [3]),
        .O(int_filter_580[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [4]),
        .O(int_filter_580[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [5]),
        .O(int_filter_580[5]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [6]),
        .O(int_filter_580[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_filter_58[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\int_filter_58[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_58_reg[7]_0 [7]),
        .O(int_filter_580[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[0]),
        .Q(\int_filter_58_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[1]),
        .Q(\int_filter_58_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[2]),
        .Q(\int_filter_58_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[3]),
        .Q(\int_filter_58_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[4]),
        .Q(\int_filter_58_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[5]),
        .Q(\int_filter_58_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[6]),
        .Q(\int_filter_58_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_58[7]_i_1_n_0 ),
        .D(int_filter_580[7]),
        .Q(\int_filter_58_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[0]),
        .O(\s_axi_control_WDATA[7]_25 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[1]),
        .O(\s_axi_control_WDATA[7]_25 [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[2]),
        .O(\s_axi_control_WDATA[7]_25 [2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[3]),
        .O(\s_axi_control_WDATA[7]_25 [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[4]),
        .O(\s_axi_control_WDATA[7]_25 [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[5]),
        .O(\s_axi_control_WDATA[7]_25 [5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[6]),
        .O(\s_axi_control_WDATA[7]_25 [6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_59[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_59[7]),
        .O(\s_axi_control_WDATA[7]_25 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [0]),
        .Q(filter_59[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [1]),
        .Q(filter_59[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [2]),
        .Q(filter_59[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [3]),
        .Q(filter_59[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [4]),
        .Q(filter_59[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [5]),
        .Q(filter_59[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [6]),
        .Q(filter_59[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_control_WDATA[7]_25 [7]),
        .Q(filter_59[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[6]),
        .O(A[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_5[7]_i_1 
       (.I0(\int_filter_2[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_5[7]),
        .O(A[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(A[0]),
        .Q(filter_5[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(A[1]),
        .Q(filter_5[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(A[2]),
        .Q(filter_5[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(A[3]),
        .Q(filter_5[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(A[4]),
        .Q(filter_5[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(A[5]),
        .Q(filter_5[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(A[6]),
        .Q(filter_5[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(A[7]),
        .Q(filter_5[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [0]),
        .O(int_filter_600[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [1]),
        .O(int_filter_600[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [2]),
        .O(int_filter_600[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [3]),
        .O(int_filter_600[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [4]),
        .O(int_filter_600[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [5]),
        .O(int_filter_600[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [6]),
        .O(int_filter_600[6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_60[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\int_filter_60[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_60_reg[7]_0 [7]),
        .O(int_filter_600[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[0]),
        .Q(\int_filter_60_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[1]),
        .Q(\int_filter_60_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[2]),
        .Q(\int_filter_60_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[3]),
        .Q(\int_filter_60_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[4]),
        .Q(\int_filter_60_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[5]),
        .Q(\int_filter_60_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[6]),
        .Q(\int_filter_60_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_60[7]_i_1_n_0 ),
        .D(int_filter_600[7]),
        .Q(\int_filter_60_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[0]),
        .O(\s_axi_control_WDATA[7]_26 [0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[1]),
        .O(\s_axi_control_WDATA[7]_26 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[2]),
        .O(\s_axi_control_WDATA[7]_26 [2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[3]),
        .O(\s_axi_control_WDATA[7]_26 [3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[4]),
        .O(\s_axi_control_WDATA[7]_26 [4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[5]),
        .O(\s_axi_control_WDATA[7]_26 [5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[6]),
        .O(\s_axi_control_WDATA[7]_26 [6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_filter_61[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_61[7]),
        .O(\s_axi_control_WDATA[7]_26 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [0]),
        .Q(filter_61[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [1]),
        .Q(filter_61[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [2]),
        .Q(filter_61[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [3]),
        .Q(filter_61[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [4]),
        .Q(filter_61[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [5]),
        .Q(filter_61[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [6]),
        .Q(filter_61[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_control_WDATA[7]_26 [7]),
        .Q(filter_61[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [0]),
        .O(int_filter_620[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [1]),
        .O(int_filter_620[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [2]),
        .O(int_filter_620[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [3]),
        .O(int_filter_620[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [4]),
        .O(int_filter_620[4]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [5]),
        .O(int_filter_620[5]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [6]),
        .O(int_filter_620[6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_62[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62[7]_i_3_n_0 ),
        .I4(\int_filter_62[7]_i_4_n_0 ),
        .I5(\int_filter_62[7]_i_5_n_0 ),
        .O(\int_filter_62[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_62_reg[7]_0 [7]),
        .O(int_filter_620[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_62[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62[7]_i_4 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .O(\int_filter_62[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_filter_62[7]_i_5 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_control_WVALID),
        .O(\int_filter_62[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[0]),
        .Q(\int_filter_62_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[1]),
        .Q(\int_filter_62_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[2]),
        .Q(\int_filter_62_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[3]),
        .Q(\int_filter_62_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[4]),
        .Q(\int_filter_62_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[5]),
        .Q(\int_filter_62_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[6]),
        .Q(\int_filter_62_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_62[7]_i_1_n_0 ),
        .D(int_filter_620[7]),
        .Q(\int_filter_62_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[0]),
        .O(int_filter_630[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[1]),
        .O(int_filter_630[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[2]),
        .O(int_filter_630[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[3]),
        .O(int_filter_630[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[4]),
        .O(int_filter_630[4]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[5]),
        .O(int_filter_630[5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[6]),
        .O(int_filter_630[6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_63[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62[7]_i_4_n_0 ),
        .I4(\int_filter_63[7]_i_3_n_0 ),
        .I5(\int_filter_62[7]_i_5_n_0 ),
        .O(\int_filter_63[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_63[7]),
        .O(int_filter_630[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_filter_63[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_63[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[0]),
        .Q(filter_63[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[1]),
        .Q(filter_63[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[2]),
        .Q(filter_63[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[3]),
        .Q(filter_63[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[4]),
        .Q(filter_63[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[5]),
        .Q(filter_63[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[6]),
        .Q(filter_63[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_63[7]_i_1_n_0 ),
        .D(int_filter_630[7]),
        .Q(filter_63[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [0]),
        .O(int_filter_60[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [1]),
        .O(int_filter_60[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [2]),
        .O(int_filter_60[2]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [3]),
        .O(int_filter_60[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [4]),
        .O(int_filter_60[4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [5]),
        .O(int_filter_60[5]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [6]),
        .O(int_filter_60[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_6[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\int_filter_6[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_6_reg[7]_0 [7]),
        .O(int_filter_60[7]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_filter_6[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_6[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[0]),
        .Q(\int_filter_6_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[1]),
        .Q(\int_filter_6_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[2]),
        .Q(\int_filter_6_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[3]),
        .Q(\int_filter_6_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[4]),
        .Q(\int_filter_6_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[5]),
        .Q(\int_filter_6_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[6]),
        .Q(\int_filter_6_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_6[7]_i_1_n_0 ),
        .D(int_filter_60[7]),
        .Q(\int_filter_6_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[0]),
        .O(\s_axi_control_WDATA[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[1]),
        .O(\s_axi_control_WDATA[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[2]),
        .O(\s_axi_control_WDATA[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[3]),
        .O(\s_axi_control_WDATA[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[4]),
        .O(\s_axi_control_WDATA[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[5]),
        .O(\s_axi_control_WDATA[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[6]),
        .O(\s_axi_control_WDATA[7] [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_7[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_7[7]),
        .O(\s_axi_control_WDATA[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [0]),
        .Q(filter_7[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [1]),
        .Q(filter_7[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [2]),
        .Q(filter_7[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [3]),
        .Q(filter_7[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [4]),
        .Q(filter_7[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [5]),
        .Q(filter_7[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [6]),
        .Q(filter_7[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\s_axi_control_WDATA[7] [7]),
        .Q(filter_7[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [0]),
        .O(int_filter_80[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [1]),
        .O(int_filter_80[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [2]),
        .O(int_filter_80[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [3]),
        .O(int_filter_80[3]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [4]),
        .O(int_filter_80[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [5]),
        .O(int_filter_80[5]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [6]),
        .O(int_filter_80[6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_8[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_filter_8[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(\int_filter_8_reg[7]_0 [7]),
        .O(int_filter_80[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[0] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[0]),
        .Q(\int_filter_8_reg[7]_0 [0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[1] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[1]),
        .Q(\int_filter_8_reg[7]_0 [1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[2] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[2]),
        .Q(\int_filter_8_reg[7]_0 [2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[3] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[3]),
        .Q(\int_filter_8_reg[7]_0 [3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[4] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[4]),
        .Q(\int_filter_8_reg[7]_0 [4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[5] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[5]),
        .Q(\int_filter_8_reg[7]_0 [5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[6] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[6]),
        .Q(\int_filter_8_reg[7]_0 [6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_reg[7] 
       (.C(ap_clk),
        .CE(\int_filter_8[7]_i_1_n_0 ),
        .D(int_filter_80[7]),
        .Q(\int_filter_8_reg[7]_0 [7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[0]),
        .O(\s_axi_control_WDATA[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[1]),
        .O(\s_axi_control_WDATA[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[2]),
        .O(\s_axi_control_WDATA[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[3]),
        .O(\s_axi_control_WDATA[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[4]),
        .O(\s_axi_control_WDATA[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[5]),
        .O(\s_axi_control_WDATA[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[6]),
        .O(\s_axi_control_WDATA[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_9[7]_i_1 
       (.I0(\int_filter_6[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB),
        .I2(filter_9[7]),
        .O(\s_axi_control_WDATA[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [0]),
        .Q(filter_9[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [1]),
        .Q(filter_9[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [2]),
        .Q(filter_9[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [3]),
        .Q(filter_9[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [4]),
        .Q(filter_9[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [5]),
        .Q(filter_9[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [6]),
        .Q(filter_9[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\s_axi_control_WDATA[7]_0 [7]),
        .Q(filter_9[7]),
        .R(RSTA));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[0]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(filter_49[0]),
        .I1(filter_17[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [0]),
        .O(\rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(filter_57[0]),
        .I1(filter_25[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[0]),
        .O(\rdata[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[0]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_20 
       (.I0(filter_53[0]),
        .I1(filter_21[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[0]),
        .O(\rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_21 
       (.I0(filter_61[0]),
        .I1(filter_29[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[0]),
        .O(\rdata[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[0]_i_22 
       (.I0(filter_47[0]),
        .I1(filter_15[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[0]),
        .O(\rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_23 
       (.I0(filter_55[0]),
        .I1(filter_23[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[0]),
        .O(\rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_24 
       (.I0(filter_51[0]),
        .I1(filter_19[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [0]),
        .O(\rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_25 
       (.I0(filter_59[0]),
        .I1(filter_27[0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[0]),
        .O(\rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [0]),
        .I1(\int_filter_16_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [0]),
        .O(\rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [0]),
        .I1(\int_filter_24_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [0]),
        .O(\rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [0]),
        .I1(\int_filter_20_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [0]),
        .O(\rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [0]),
        .I1(\int_filter_28_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [0]),
        .O(\rdata[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[0]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[0]_i_9_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[0]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [0]),
        .I1(\int_filter_14_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [0]),
        .O(\rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [0]),
        .I1(\int_filter_22_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [0]),
        .O(\rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [0]),
        .I1(\int_filter_18_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [0]),
        .O(\rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [0]),
        .I1(\int_filter_26_reg[7]_0 [0]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [0]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [0]),
        .O(\rdata[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[0]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [0]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(filter_49[1]),
        .I1(filter_17[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [1]),
        .O(\rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(filter_57[1]),
        .I1(filter_25[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[1]),
        .O(\rdata[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[1]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_20 
       (.I0(filter_53[1]),
        .I1(filter_21[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[1]),
        .O(\rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_21 
       (.I0(filter_61[1]),
        .I1(filter_29[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[1]),
        .O(\rdata[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[1]_i_22 
       (.I0(filter_47[1]),
        .I1(filter_15[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[1]),
        .O(\rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_23 
       (.I0(filter_55[1]),
        .I1(filter_23[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[1]),
        .O(\rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_24 
       (.I0(filter_51[1]),
        .I1(filter_19[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [1]),
        .O(\rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_25 
       (.I0(filter_59[1]),
        .I1(filter_27[1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[1]),
        .O(\rdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [1]),
        .I1(\int_filter_16_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [1]),
        .O(\rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [1]),
        .I1(\int_filter_24_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [1]),
        .O(\rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [1]),
        .I1(\int_filter_20_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [1]),
        .O(\rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [1]),
        .I1(\int_filter_28_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [1]),
        .O(\rdata[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[1]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[1]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[1]_i_9_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[1]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [1]),
        .I1(\int_filter_14_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [1]),
        .O(\rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [1]),
        .I1(\int_filter_22_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [1]),
        .O(\rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [1]),
        .I1(\int_filter_18_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [1]),
        .O(\rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [1]),
        .I1(\int_filter_26_reg[7]_0 [1]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [1]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [1]),
        .O(\rdata[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[1]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [1]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_18 
       (.I0(filter_49[2]),
        .I1(filter_17[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [2]),
        .O(\rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_19 
       (.I0(filter_57[2]),
        .I1(filter_25[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[2]),
        .O(\rdata[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[2]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[2]_i_6_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_20 
       (.I0(filter_53[2]),
        .I1(filter_21[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[2]),
        .O(\rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_21 
       (.I0(filter_61[2]),
        .I1(filter_29[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[2]),
        .O(\rdata[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_22 
       (.I0(filter_47[2]),
        .I1(filter_15[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[2]),
        .O(\rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_23 
       (.I0(filter_55[2]),
        .I1(filter_23[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[2]),
        .O(\rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_24 
       (.I0(filter_51[2]),
        .I1(filter_19[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [2]),
        .O(\rdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_25 
       (.I0(filter_59[2]),
        .I1(filter_27[2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[2]),
        .O(\rdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [2]),
        .I1(\int_filter_16_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [2]),
        .O(\rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [2]),
        .I1(\int_filter_24_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [2]),
        .O(\rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [2]),
        .I1(\int_filter_20_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [2]),
        .O(\rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [2]),
        .I1(\int_filter_28_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [2]),
        .O(\rdata[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[2]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[2]_i_9_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [2]),
        .I1(\int_filter_14_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [2]),
        .O(\rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [2]),
        .I1(\int_filter_22_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [2]),
        .O(\rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [2]),
        .I1(\int_filter_18_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [2]),
        .O(\rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [2]),
        .I1(\int_filter_26_reg[7]_0 [2]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [2]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [2]),
        .O(\rdata[2]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[2]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [2]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_18 
       (.I0(filter_49[3]),
        .I1(filter_17[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [3]),
        .O(\rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_19 
       (.I0(filter_57[3]),
        .I1(filter_25[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[3]),
        .O(\rdata[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[3]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[3]_i_6_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_20 
       (.I0(filter_53[3]),
        .I1(filter_21[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[3]),
        .O(\rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_21 
       (.I0(filter_61[3]),
        .I1(filter_29[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[3]),
        .O(\rdata[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_22 
       (.I0(filter_47[3]),
        .I1(filter_15[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[3]),
        .O(\rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_23 
       (.I0(filter_55[3]),
        .I1(filter_23[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[3]),
        .O(\rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_24 
       (.I0(filter_51[3]),
        .I1(filter_19[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [3]),
        .O(\rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_25 
       (.I0(filter_59[3]),
        .I1(filter_27[3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[3]),
        .O(\rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [3]),
        .I1(\int_filter_16_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [3]),
        .O(\rdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [3]),
        .I1(\int_filter_24_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [3]),
        .O(\rdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [3]),
        .I1(\int_filter_20_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [3]),
        .O(\rdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [3]),
        .I1(\int_filter_28_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [3]),
        .O(\rdata[3]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[3]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[3]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[3]_i_9_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [3]),
        .I1(\int_filter_14_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [3]),
        .O(\rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [3]),
        .I1(\int_filter_22_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [3]),
        .O(\rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [3]),
        .I1(\int_filter_18_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [3]),
        .O(\rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [3]),
        .I1(\int_filter_26_reg[7]_0 [3]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [3]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [3]),
        .O(\rdata[3]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[3]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [3]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_18 
       (.I0(filter_49[4]),
        .I1(filter_17[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [4]),
        .O(\rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_19 
       (.I0(filter_57[4]),
        .I1(filter_25[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[4]),
        .O(\rdata[4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[4]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[4]_i_6_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_20 
       (.I0(filter_53[4]),
        .I1(filter_21[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[4]),
        .O(\rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_21 
       (.I0(filter_61[4]),
        .I1(filter_29[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[4]),
        .O(\rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_22 
       (.I0(filter_47[4]),
        .I1(filter_15[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[4]),
        .O(\rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_23 
       (.I0(filter_55[4]),
        .I1(filter_23[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[4]),
        .O(\rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_24 
       (.I0(filter_51[4]),
        .I1(filter_19[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [4]),
        .O(\rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_25 
       (.I0(filter_59[4]),
        .I1(filter_27[4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[4]),
        .O(\rdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [4]),
        .I1(\int_filter_16_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [4]),
        .O(\rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [4]),
        .I1(\int_filter_24_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [4]),
        .O(\rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [4]),
        .I1(\int_filter_20_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [4]),
        .O(\rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [4]),
        .I1(\int_filter_28_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [4]),
        .O(\rdata[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[4]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[4]_i_9_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [4]),
        .I1(\int_filter_14_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [4]),
        .O(\rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [4]),
        .I1(\int_filter_22_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [4]),
        .O(\rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [4]),
        .I1(\int_filter_18_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [4]),
        .O(\rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [4]),
        .I1(\int_filter_26_reg[7]_0 [4]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [4]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [4]),
        .O(\rdata[4]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [4]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_18 
       (.I0(filter_49[5]),
        .I1(filter_17[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [5]),
        .O(\rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_19 
       (.I0(filter_57[5]),
        .I1(filter_25[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[5]),
        .O(\rdata[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[5]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[5]_i_6_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_20 
       (.I0(filter_53[5]),
        .I1(filter_21[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[5]),
        .O(\rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_21 
       (.I0(filter_61[5]),
        .I1(filter_29[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[5]),
        .O(\rdata[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_22 
       (.I0(filter_47[5]),
        .I1(filter_15[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_31[5]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_23 
       (.I0(filter_55[5]),
        .I1(filter_23[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[5]),
        .O(\rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_24 
       (.I0(filter_51[5]),
        .I1(filter_19[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [5]),
        .O(\rdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_25 
       (.I0(filter_59[5]),
        .I1(filter_27[5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[5]),
        .O(\rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [5]),
        .I1(\int_filter_16_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [5]),
        .O(\rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [5]),
        .I1(\int_filter_24_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [5]),
        .O(\rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [5]),
        .I1(\int_filter_20_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [5]),
        .O(\rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [5]),
        .I1(\int_filter_28_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [5]),
        .O(\rdata[5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[5]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[5]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[5]_i_9_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [5]),
        .I1(\int_filter_14_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_30_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [5]),
        .I1(\int_filter_22_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [5]),
        .O(\rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [5]),
        .I1(\int_filter_18_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [5]),
        .O(\rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [5]),
        .I1(\int_filter_26_reg[7]_0 [5]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [5]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [5]),
        .O(\rdata[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[5]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [5]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_18 
       (.I0(filter_49[6]),
        .I1(filter_17[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [6]),
        .O(\rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_19 
       (.I0(filter_57[6]),
        .I1(filter_25[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[6]),
        .O(\rdata[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[6]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[6]_i_6_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_20 
       (.I0(filter_53[6]),
        .I1(filter_21[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[6]),
        .O(\rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_21 
       (.I0(filter_61[6]),
        .I1(filter_29[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[6]),
        .O(\rdata[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_22 
       (.I0(filter_47[6]),
        .I1(filter_15[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_31[6]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_23 
       (.I0(filter_55[6]),
        .I1(filter_23[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[6]),
        .O(\rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_24 
       (.I0(filter_51[6]),
        .I1(filter_19[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [6]),
        .O(\rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_25 
       (.I0(filter_59[6]),
        .I1(filter_27[6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[6]),
        .O(\rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_26 
       (.I0(\int_filter_48_reg[7]_0 [6]),
        .I1(\int_filter_16_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [6]),
        .O(\rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_27 
       (.I0(\int_filter_56_reg[7]_0 [6]),
        .I1(\int_filter_24_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [6]),
        .O(\rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_28 
       (.I0(\int_filter_52_reg[7]_0 [6]),
        .I1(\int_filter_20_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [6]),
        .O(\rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_29 
       (.I0(\int_filter_60_reg[7]_0 [6]),
        .I1(\int_filter_28_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [6]),
        .O(\rdata[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[6]_i_7_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[6]_i_8_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_30 
       (.I0(\int_filter_46_reg[7]_0 [6]),
        .I1(\int_filter_14_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_30_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .O(\rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_31 
       (.I0(\int_filter_54_reg[7]_0 [6]),
        .I1(\int_filter_22_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [6]),
        .O(\rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_32 
       (.I0(\int_filter_50_reg[7]_0 [6]),
        .I1(\int_filter_18_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [6]),
        .O(\rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_33 
       (.I0(\int_filter_58_reg[7]_0 [6]),
        .I1(\int_filter_26_reg[7]_0 [6]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [6]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [6]),
        .O(\rdata[6]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_5 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_8 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [6]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_10 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(\int_filter_62_reg[7]_0 [7]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_20 
       (.I0(filter_49[7]),
        .I1(filter_17[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_33[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_1_reg[7]_0 [7]),
        .O(\rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_21 
       (.I0(filter_57[7]),
        .I1(filter_25[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_41[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_9[7]),
        .O(\rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_22 
       (.I0(filter_53[7]),
        .I1(filter_21[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_37[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_5[7]),
        .O(\rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_23 
       (.I0(filter_61[7]),
        .I1(filter_29[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_45[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_13[7]),
        .O(\rdata[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_24 
       (.I0(filter_47[7]),
        .I1(filter_15[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(filter_31[7]),
        .O(\rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_25 
       (.I0(filter_55[7]),
        .I1(filter_23[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_39[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_7[7]),
        .O(\rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_26 
       (.I0(filter_51[7]),
        .I1(filter_19[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_35[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_3_reg[7]_0 [7]),
        .O(\rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_27 
       (.I0(filter_59[7]),
        .I1(filter_27[7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(filter_43[7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(filter_11[7]),
        .O(\rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_28 
       (.I0(\int_filter_48_reg[7]_0 [7]),
        .I1(\int_filter_16_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_32_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_0_reg[7]_0 [7]),
        .O(\rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_29 
       (.I0(\int_filter_56_reg[7]_0 [7]),
        .I1(\int_filter_24_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_40_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_8_reg[7]_0 [7]),
        .O(\rdata[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\rdata[7]_i_4_n_0 ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_30 
       (.I0(\int_filter_52_reg[7]_0 [7]),
        .I1(\int_filter_20_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_36_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_4_reg[7]_0 [7]),
        .O(\rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_31 
       (.I0(\int_filter_60_reg[7]_0 [7]),
        .I1(\int_filter_28_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_44_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_12_reg[7]_0 [7]),
        .O(\rdata[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_32 
       (.I0(\int_filter_46_reg[7]_0 [7]),
        .I1(\int_filter_14_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(s_axi_control_ARADDR[8]),
        .I4(\int_filter_30_reg[7]_0 [7]),
        .O(\rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_33 
       (.I0(\int_filter_54_reg[7]_0 [7]),
        .I1(\int_filter_22_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_38_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_6_reg[7]_0 [7]),
        .O(\rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_34 
       (.I0(\int_filter_50_reg[7]_0 [7]),
        .I1(\int_filter_18_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_34_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_2_reg[7]_0 [7]),
        .O(\rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_35 
       (.I0(\int_filter_58_reg[7]_0 [7]),
        .I1(\int_filter_26_reg[7]_0 [7]),
        .I2(s_axi_control_ARADDR[7]),
        .I3(\int_filter_42_reg[7]_0 [7]),
        .I4(s_axi_control_ARADDR[8]),
        .I5(\int_filter_10_reg[7]_0 [7]),
        .O(\rdata[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_4 
       (.I0(\rdata_reg[7]_i_6_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[7]_i_7_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[7]_i_8_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\rdata_reg[7]_i_9_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\rdata[7]_i_10_n_0 ),
        .I3(s_axi_control_ARADDR[9]),
        .I4(\rdata_reg[7]_i_11_n_0 ),
        .O(\rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_7 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[8]),
        .I2(filter_63[7]),
        .I3(s_axi_control_ARADDR[7]),
        .I4(s_axi_control_ARADDR[5]),
        .O(\rdata[7]_i_7_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_18_n_0 ),
        .I1(\rdata[0]_i_19_n_0 ),
        .O(\rdata_reg[0]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_20_n_0 ),
        .I1(\rdata[0]_i_21_n_0 ),
        .O(\rdata_reg[0]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_12 
       (.I0(\rdata[0]_i_22_n_0 ),
        .I1(\rdata[0]_i_23_n_0 ),
        .O(\rdata_reg[0]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_13 
       (.I0(\rdata[0]_i_24_n_0 ),
        .I1(\rdata[0]_i_25_n_0 ),
        .O(\rdata_reg[0]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_14 
       (.I0(\rdata[0]_i_26_n_0 ),
        .I1(\rdata[0]_i_27_n_0 ),
        .O(\rdata_reg[0]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_15 
       (.I0(\rdata[0]_i_28_n_0 ),
        .I1(\rdata[0]_i_29_n_0 ),
        .O(\rdata_reg[0]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_16 
       (.I0(\rdata[0]_i_30_n_0 ),
        .I1(\rdata[0]_i_31_n_0 ),
        .O(\rdata_reg[0]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_17 
       (.I0(\rdata[0]_i_32_n_0 ),
        .I1(\rdata[0]_i_33_n_0 ),
        .O(\rdata_reg[0]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_10_n_0 ),
        .I1(\rdata_reg[0]_i_11_n_0 ),
        .O(\rdata_reg[0]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_12_n_0 ),
        .I1(\rdata_reg[0]_i_13_n_0 ),
        .O(\rdata_reg[0]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_7 
       (.I0(\rdata_reg[0]_i_14_n_0 ),
        .I1(\rdata_reg[0]_i_15_n_0 ),
        .O(\rdata_reg[0]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_9 
       (.I0(\rdata_reg[0]_i_16_n_0 ),
        .I1(\rdata_reg[0]_i_17_n_0 ),
        .O(\rdata_reg[0]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_18_n_0 ),
        .I1(\rdata[1]_i_19_n_0 ),
        .O(\rdata_reg[1]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_20_n_0 ),
        .I1(\rdata[1]_i_21_n_0 ),
        .O(\rdata_reg[1]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_12 
       (.I0(\rdata[1]_i_22_n_0 ),
        .I1(\rdata[1]_i_23_n_0 ),
        .O(\rdata_reg[1]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_13 
       (.I0(\rdata[1]_i_24_n_0 ),
        .I1(\rdata[1]_i_25_n_0 ),
        .O(\rdata_reg[1]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_14 
       (.I0(\rdata[1]_i_26_n_0 ),
        .I1(\rdata[1]_i_27_n_0 ),
        .O(\rdata_reg[1]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_15 
       (.I0(\rdata[1]_i_28_n_0 ),
        .I1(\rdata[1]_i_29_n_0 ),
        .O(\rdata_reg[1]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_16 
       (.I0(\rdata[1]_i_30_n_0 ),
        .I1(\rdata[1]_i_31_n_0 ),
        .O(\rdata_reg[1]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_17 
       (.I0(\rdata[1]_i_32_n_0 ),
        .I1(\rdata[1]_i_33_n_0 ),
        .O(\rdata_reg[1]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_4 
       (.I0(\rdata_reg[1]_i_10_n_0 ),
        .I1(\rdata_reg[1]_i_11_n_0 ),
        .O(\rdata_reg[1]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_6 
       (.I0(\rdata_reg[1]_i_12_n_0 ),
        .I1(\rdata_reg[1]_i_13_n_0 ),
        .O(\rdata_reg[1]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_7 
       (.I0(\rdata_reg[1]_i_14_n_0 ),
        .I1(\rdata_reg[1]_i_15_n_0 ),
        .O(\rdata_reg[1]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_9 
       (.I0(\rdata_reg[1]_i_16_n_0 ),
        .I1(\rdata_reg[1]_i_17_n_0 ),
        .O(\rdata_reg[1]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_10 
       (.I0(\rdata[2]_i_18_n_0 ),
        .I1(\rdata[2]_i_19_n_0 ),
        .O(\rdata_reg[2]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_11 
       (.I0(\rdata[2]_i_20_n_0 ),
        .I1(\rdata[2]_i_21_n_0 ),
        .O(\rdata_reg[2]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_12 
       (.I0(\rdata[2]_i_22_n_0 ),
        .I1(\rdata[2]_i_23_n_0 ),
        .O(\rdata_reg[2]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_13 
       (.I0(\rdata[2]_i_24_n_0 ),
        .I1(\rdata[2]_i_25_n_0 ),
        .O(\rdata_reg[2]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_14 
       (.I0(\rdata[2]_i_26_n_0 ),
        .I1(\rdata[2]_i_27_n_0 ),
        .O(\rdata_reg[2]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_15 
       (.I0(\rdata[2]_i_28_n_0 ),
        .I1(\rdata[2]_i_29_n_0 ),
        .O(\rdata_reg[2]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_16 
       (.I0(\rdata[2]_i_30_n_0 ),
        .I1(\rdata[2]_i_31_n_0 ),
        .O(\rdata_reg[2]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_17 
       (.I0(\rdata[2]_i_32_n_0 ),
        .I1(\rdata[2]_i_33_n_0 ),
        .O(\rdata_reg[2]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_4 
       (.I0(\rdata_reg[2]_i_10_n_0 ),
        .I1(\rdata_reg[2]_i_11_n_0 ),
        .O(\rdata_reg[2]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_6 
       (.I0(\rdata_reg[2]_i_12_n_0 ),
        .I1(\rdata_reg[2]_i_13_n_0 ),
        .O(\rdata_reg[2]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_7 
       (.I0(\rdata_reg[2]_i_14_n_0 ),
        .I1(\rdata_reg[2]_i_15_n_0 ),
        .O(\rdata_reg[2]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_9 
       (.I0(\rdata_reg[2]_i_16_n_0 ),
        .I1(\rdata_reg[2]_i_17_n_0 ),
        .O(\rdata_reg[2]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_10 
       (.I0(\rdata[3]_i_18_n_0 ),
        .I1(\rdata[3]_i_19_n_0 ),
        .O(\rdata_reg[3]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_11 
       (.I0(\rdata[3]_i_20_n_0 ),
        .I1(\rdata[3]_i_21_n_0 ),
        .O(\rdata_reg[3]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_12 
       (.I0(\rdata[3]_i_22_n_0 ),
        .I1(\rdata[3]_i_23_n_0 ),
        .O(\rdata_reg[3]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_13 
       (.I0(\rdata[3]_i_24_n_0 ),
        .I1(\rdata[3]_i_25_n_0 ),
        .O(\rdata_reg[3]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_14 
       (.I0(\rdata[3]_i_26_n_0 ),
        .I1(\rdata[3]_i_27_n_0 ),
        .O(\rdata_reg[3]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_15 
       (.I0(\rdata[3]_i_28_n_0 ),
        .I1(\rdata[3]_i_29_n_0 ),
        .O(\rdata_reg[3]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_16 
       (.I0(\rdata[3]_i_30_n_0 ),
        .I1(\rdata[3]_i_31_n_0 ),
        .O(\rdata_reg[3]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_17 
       (.I0(\rdata[3]_i_32_n_0 ),
        .I1(\rdata[3]_i_33_n_0 ),
        .O(\rdata_reg[3]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_4 
       (.I0(\rdata_reg[3]_i_10_n_0 ),
        .I1(\rdata_reg[3]_i_11_n_0 ),
        .O(\rdata_reg[3]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_6 
       (.I0(\rdata_reg[3]_i_12_n_0 ),
        .I1(\rdata_reg[3]_i_13_n_0 ),
        .O(\rdata_reg[3]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_7 
       (.I0(\rdata_reg[3]_i_14_n_0 ),
        .I1(\rdata_reg[3]_i_15_n_0 ),
        .O(\rdata_reg[3]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_9 
       (.I0(\rdata_reg[3]_i_16_n_0 ),
        .I1(\rdata_reg[3]_i_17_n_0 ),
        .O(\rdata_reg[3]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[4]_i_10 
       (.I0(\rdata[4]_i_18_n_0 ),
        .I1(\rdata[4]_i_19_n_0 ),
        .O(\rdata_reg[4]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_11 
       (.I0(\rdata[4]_i_20_n_0 ),
        .I1(\rdata[4]_i_21_n_0 ),
        .O(\rdata_reg[4]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_12 
       (.I0(\rdata[4]_i_22_n_0 ),
        .I1(\rdata[4]_i_23_n_0 ),
        .O(\rdata_reg[4]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_13 
       (.I0(\rdata[4]_i_24_n_0 ),
        .I1(\rdata[4]_i_25_n_0 ),
        .O(\rdata_reg[4]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_14 
       (.I0(\rdata[4]_i_26_n_0 ),
        .I1(\rdata[4]_i_27_n_0 ),
        .O(\rdata_reg[4]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_15 
       (.I0(\rdata[4]_i_28_n_0 ),
        .I1(\rdata[4]_i_29_n_0 ),
        .O(\rdata_reg[4]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_16 
       (.I0(\rdata[4]_i_30_n_0 ),
        .I1(\rdata[4]_i_31_n_0 ),
        .O(\rdata_reg[4]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_17 
       (.I0(\rdata[4]_i_32_n_0 ),
        .I1(\rdata[4]_i_33_n_0 ),
        .O(\rdata_reg[4]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[4]_i_4 
       (.I0(\rdata_reg[4]_i_10_n_0 ),
        .I1(\rdata_reg[4]_i_11_n_0 ),
        .O(\rdata_reg[4]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_6 
       (.I0(\rdata_reg[4]_i_12_n_0 ),
        .I1(\rdata_reg[4]_i_13_n_0 ),
        .O(\rdata_reg[4]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_7 
       (.I0(\rdata_reg[4]_i_14_n_0 ),
        .I1(\rdata_reg[4]_i_15_n_0 ),
        .O(\rdata_reg[4]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_9 
       (.I0(\rdata_reg[4]_i_16_n_0 ),
        .I1(\rdata_reg[4]_i_17_n_0 ),
        .O(\rdata_reg[4]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_10 
       (.I0(\rdata[5]_i_18_n_0 ),
        .I1(\rdata[5]_i_19_n_0 ),
        .O(\rdata_reg[5]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_11 
       (.I0(\rdata[5]_i_20_n_0 ),
        .I1(\rdata[5]_i_21_n_0 ),
        .O(\rdata_reg[5]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_12 
       (.I0(\rdata[5]_i_22_n_0 ),
        .I1(\rdata[5]_i_23_n_0 ),
        .O(\rdata_reg[5]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_13 
       (.I0(\rdata[5]_i_24_n_0 ),
        .I1(\rdata[5]_i_25_n_0 ),
        .O(\rdata_reg[5]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_14 
       (.I0(\rdata[5]_i_26_n_0 ),
        .I1(\rdata[5]_i_27_n_0 ),
        .O(\rdata_reg[5]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_15 
       (.I0(\rdata[5]_i_28_n_0 ),
        .I1(\rdata[5]_i_29_n_0 ),
        .O(\rdata_reg[5]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_16 
       (.I0(\rdata[5]_i_30_n_0 ),
        .I1(\rdata[5]_i_31_n_0 ),
        .O(\rdata_reg[5]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_17 
       (.I0(\rdata[5]_i_32_n_0 ),
        .I1(\rdata[5]_i_33_n_0 ),
        .O(\rdata_reg[5]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[5]_i_4 
       (.I0(\rdata_reg[5]_i_10_n_0 ),
        .I1(\rdata_reg[5]_i_11_n_0 ),
        .O(\rdata_reg[5]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_6 
       (.I0(\rdata_reg[5]_i_12_n_0 ),
        .I1(\rdata_reg[5]_i_13_n_0 ),
        .O(\rdata_reg[5]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_7 
       (.I0(\rdata_reg[5]_i_14_n_0 ),
        .I1(\rdata_reg[5]_i_15_n_0 ),
        .O(\rdata_reg[5]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_9 
       (.I0(\rdata_reg[5]_i_16_n_0 ),
        .I1(\rdata_reg[5]_i_17_n_0 ),
        .O(\rdata_reg[5]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_10 
       (.I0(\rdata[6]_i_18_n_0 ),
        .I1(\rdata[6]_i_19_n_0 ),
        .O(\rdata_reg[6]_i_10_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_11 
       (.I0(\rdata[6]_i_20_n_0 ),
        .I1(\rdata[6]_i_21_n_0 ),
        .O(\rdata_reg[6]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_12 
       (.I0(\rdata[6]_i_22_n_0 ),
        .I1(\rdata[6]_i_23_n_0 ),
        .O(\rdata_reg[6]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_13 
       (.I0(\rdata[6]_i_24_n_0 ),
        .I1(\rdata[6]_i_25_n_0 ),
        .O(\rdata_reg[6]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_14 
       (.I0(\rdata[6]_i_26_n_0 ),
        .I1(\rdata[6]_i_27_n_0 ),
        .O(\rdata_reg[6]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_15 
       (.I0(\rdata[6]_i_28_n_0 ),
        .I1(\rdata[6]_i_29_n_0 ),
        .O(\rdata_reg[6]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_16 
       (.I0(\rdata[6]_i_30_n_0 ),
        .I1(\rdata[6]_i_31_n_0 ),
        .O(\rdata_reg[6]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_17 
       (.I0(\rdata[6]_i_32_n_0 ),
        .I1(\rdata[6]_i_33_n_0 ),
        .O(\rdata_reg[6]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[6]_i_4 
       (.I0(\rdata_reg[6]_i_10_n_0 ),
        .I1(\rdata_reg[6]_i_11_n_0 ),
        .O(\rdata_reg[6]_i_4_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_6 
       (.I0(\rdata_reg[6]_i_12_n_0 ),
        .I1(\rdata_reg[6]_i_13_n_0 ),
        .O(\rdata_reg[6]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_7 
       (.I0(\rdata_reg[6]_i_14_n_0 ),
        .I1(\rdata_reg[6]_i_15_n_0 ),
        .O(\rdata_reg[6]_i_7_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_9 
       (.I0(\rdata_reg[6]_i_16_n_0 ),
        .I1(\rdata_reg[6]_i_17_n_0 ),
        .O(\rdata_reg[6]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[7]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF8 \rdata_reg[7]_i_11 
       (.I0(\rdata_reg[7]_i_18_n_0 ),
        .I1(\rdata_reg[7]_i_19_n_0 ),
        .O(\rdata_reg[7]_i_11_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_12 
       (.I0(\rdata[7]_i_20_n_0 ),
        .I1(\rdata[7]_i_21_n_0 ),
        .O(\rdata_reg[7]_i_12_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_13 
       (.I0(\rdata[7]_i_22_n_0 ),
        .I1(\rdata[7]_i_23_n_0 ),
        .O(\rdata_reg[7]_i_13_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_14 
       (.I0(\rdata[7]_i_24_n_0 ),
        .I1(\rdata[7]_i_25_n_0 ),
        .O(\rdata_reg[7]_i_14_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_15 
       (.I0(\rdata[7]_i_26_n_0 ),
        .I1(\rdata[7]_i_27_n_0 ),
        .O(\rdata_reg[7]_i_15_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_16 
       (.I0(\rdata[7]_i_28_n_0 ),
        .I1(\rdata[7]_i_29_n_0 ),
        .O(\rdata_reg[7]_i_16_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_17 
       (.I0(\rdata[7]_i_30_n_0 ),
        .I1(\rdata[7]_i_31_n_0 ),
        .O(\rdata_reg[7]_i_17_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_18 
       (.I0(\rdata[7]_i_32_n_0 ),
        .I1(\rdata[7]_i_33_n_0 ),
        .O(\rdata_reg[7]_i_18_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_19 
       (.I0(\rdata[7]_i_34_n_0 ),
        .I1(\rdata[7]_i_35_n_0 ),
        .O(\rdata_reg[7]_i_19_n_0 ),
        .S(s_axi_control_ARADDR[6]));
  MUXF8 \rdata_reg[7]_i_6 
       (.I0(\rdata_reg[7]_i_12_n_0 ),
        .I1(\rdata_reg[7]_i_13_n_0 ),
        .O(\rdata_reg[7]_i_6_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_8 
       (.I0(\rdata_reg[7]_i_14_n_0 ),
        .I1(\rdata_reg[7]_i_15_n_0 ),
        .O(\rdata_reg[7]_i_8_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_9 
       (.I0(\rdata_reg[7]_i_16_n_0 ),
        .I1(\rdata_reg[7]_i_17_n_0 ),
        .O(\rdata_reg[7]_i_9_n_0 ),
        .S(s_axi_control_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[8]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[9]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_fir_stream_Pipeline_VITIS_LOOP_12_1
   (ap_enable_reg_pp0_iter3,
    ap_block_pp0_stage0_11001__0,
    D,
    ap_NS_fsm10_out,
    \tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 ,
    result_V_2_fu_183_p2,
    RSTA,
    CEA2,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg,
    ap_clk,
    Q,
    DSP_ALU_INST,
    A,
    C,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready,
    output_r_TREADY_int_regslice,
    input_r_TVALID_int_regslice,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY,
    \B_V_data_1_payload_A_reg[13]_i_15_0 ,
    \B_V_data_1_payload_A_reg[13]_i_15_1 ,
    \B_V_data_1_payload_A[13]_i_8_0 ,
    \B_V_data_1_payload_A[13]_i_8_1 ,
    \B_V_data_1_payload_A[13]_i_8_2 );
  output ap_enable_reg_pp0_iter3;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]D;
  output ap_NS_fsm10_out;
  output [7:0]\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 ;
  output [13:0]result_V_2_fu_183_p2;
  input RSTA;
  input CEA2;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  input ap_clk;
  input [2:0]Q;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [13:0]C;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready;
  input output_r_TREADY_int_regslice;
  input input_r_TVALID_int_regslice;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  input [13:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;
  input [13:0]\B_V_data_1_payload_A_reg[13]_i_15_1 ;
  input [13:0]\B_V_data_1_payload_A[13]_i_8_0 ;
  input [13:0]\B_V_data_1_payload_A[13]_i_8_1 ;
  input [13:0]\B_V_data_1_payload_A[13]_i_8_2 ;

  wire [7:0]A;
  wire \B_V_data_1_payload_A[13]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_14_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_16_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_17_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_18_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_20_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_21_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_22_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_23_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_24_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_25_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_26_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_27_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_28_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_30_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_31_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_32_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_33_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_34_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_35_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_36_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_37_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_38_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_39_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_40_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_41_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_42_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_43_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_44_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_45_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_46_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_47_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_48_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_49_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_7_n_0 ;
  wire [13:0]\B_V_data_1_payload_A[13]_i_8_0 ;
  wire [13:0]\B_V_data_1_payload_A[13]_i_8_1 ;
  wire [13:0]\B_V_data_1_payload_A[13]_i_8_2 ;
  wire \B_V_data_1_payload_A[13]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[13]_i_9_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_10_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_11_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_12_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_13_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_14_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_15_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_16_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_17_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_18_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_19_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_20_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_21_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_2_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_3_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_4_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_5_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_6_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_7_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_8_n_0 ;
  wire \B_V_data_1_payload_A[7]_i_9_n_0 ;
  wire [13:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;
  wire [13:0]\B_V_data_1_payload_A_reg[13]_i_15_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_10 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_11 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_12 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_13 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_14 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_15_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_0 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_1 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_10 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_11 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_12 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_13 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_14 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_15 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_2 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_7 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_8 ;
  wire \B_V_data_1_payload_A_reg[13]_i_19_n_9 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_3 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_4 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_5 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_6 ;
  wire \B_V_data_1_payload_A_reg[13]_i_2_n_7 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_0 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_1 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_2 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_3 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_4 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_6 ;
  wire \B_V_data_1_payload_A_reg[7]_i_1_n_7 ;
  wire [13:0]C;
  wire CEA2;
  wire [0:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [2:0]Q;
  wire RSTA;
  wire ap_NS_fsm10_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  wire input_r_TVALID_int_regslice;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_0;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_1;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_10;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_11;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_12;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_13;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_2;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_3;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_4;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_5;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_6;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_7;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_8;
  wire mac_muladd_8s_8s_14ns_14_4_1_U1_n_9;
  wire output_r_TREADY_int_regslice;
  wire [13:0]result_V_2_fu_183_p2;
  wire [7:0]tmp_data_V_reg_236;
  wire [7:0]tmp_data_V_reg_236_pp0_iter1_reg;
  wire [7:0]\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 ;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_15_O_UNCONNECTED ;
  wire [7:5]\NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_10 
       (.I0(\B_V_data_1_payload_A[13]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_14_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [11]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15_n_13 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [10]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [10]),
        .O(\B_V_data_1_payload_A[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_11 
       (.I0(\B_V_data_1_payload_A[13]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_16_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [10]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15_n_14 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [9]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [9]),
        .O(\B_V_data_1_payload_A[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_12 
       (.I0(\B_V_data_1_payload_A[13]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_17_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [9]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15_n_15 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [8]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [8]),
        .O(\B_V_data_1_payload_A[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_13 
       (.I0(\B_V_data_1_payload_A[13]_i_7_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_18_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [8]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_8 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [7]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [7]),
        .O(\B_V_data_1_payload_A[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_14 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [11]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_12 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [11]),
        .O(\B_V_data_1_payload_A[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_16 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [10]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_13 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [10]),
        .O(\B_V_data_1_payload_A[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_17 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [9]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_14 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [9]),
        .O(\B_V_data_1_payload_A[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_18 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [8]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_15 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [8]),
        .O(\B_V_data_1_payload_A[13]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_20 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_8 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [7]),
        .O(\B_V_data_1_payload_A[13]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_21 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_n_12 ),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [11]),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_22 
       (.I0(\B_V_data_1_payload_A[13]_i_8_2 [13]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_10 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [13]),
        .I3(\B_V_data_1_payload_A[13]_i_8_0 [13]),
        .O(\B_V_data_1_payload_A[13]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_23 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_n_11 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [12]),
        .O(\B_V_data_1_payload_A[13]_i_23_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_24 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [11]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [11]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_1),
        .O(\B_V_data_1_payload_A[13]_i_24_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_25 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [10]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [10]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_2),
        .O(\B_V_data_1_payload_A[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_26 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [9]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [9]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_3),
        .O(\B_V_data_1_payload_A[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_27 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [8]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [8]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_4),
        .O(\B_V_data_1_payload_A[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_28 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [7]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_5),
        .O(\B_V_data_1_payload_A[13]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_3 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [11]),
        .I1(\B_V_data_1_payload_A[13]_i_14_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [10]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [10]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_15_n_13 ),
        .O(\B_V_data_1_payload_A[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_30 
       (.I0(\B_V_data_1_payload_A[13]_i_24_n_0 ),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [12]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_15_1 [12]),
        .I3(mac_muladd_8s_8s_14ns_14_4_1_U1_n_0),
        .O(\B_V_data_1_payload_A[13]_i_30_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_31 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [11]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [11]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_1),
        .I3(\B_V_data_1_payload_A[13]_i_25_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_32 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [10]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [10]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_2),
        .I3(\B_V_data_1_payload_A[13]_i_26_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_33 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [9]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [9]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_3),
        .I3(\B_V_data_1_payload_A[13]_i_27_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_34 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [8]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [8]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_4),
        .I3(\B_V_data_1_payload_A[13]_i_28_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_35 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [6]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_6),
        .O(\B_V_data_1_payload_A[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_36 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [5]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_7),
        .O(\B_V_data_1_payload_A[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_37 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [4]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_8),
        .O(\B_V_data_1_payload_A[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_38 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [3]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_9),
        .O(\B_V_data_1_payload_A[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_39 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [2]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_10),
        .O(\B_V_data_1_payload_A[13]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_4 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [10]),
        .I1(\B_V_data_1_payload_A[13]_i_16_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [9]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [9]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_15_n_14 ),
        .O(\B_V_data_1_payload_A[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_40 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [1]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_11),
        .O(\B_V_data_1_payload_A[13]_i_40_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \B_V_data_1_payload_A[13]_i_41 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [0]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_12),
        .O(\B_V_data_1_payload_A[13]_i_41_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_42 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [7]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [7]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_5),
        .I3(\B_V_data_1_payload_A[13]_i_35_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_43 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [6]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_6),
        .I3(\B_V_data_1_payload_A[13]_i_36_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_43_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_44 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [5]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_7),
        .I3(\B_V_data_1_payload_A[13]_i_37_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_44_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_45 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [4]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_8),
        .I3(\B_V_data_1_payload_A[13]_i_38_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_46 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [3]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_9),
        .I3(\B_V_data_1_payload_A[13]_i_39_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_47 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [2]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_10),
        .I3(\B_V_data_1_payload_A[13]_i_40_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[13]_i_48 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [1]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_11),
        .I3(\B_V_data_1_payload_A[13]_i_41_n_0 ),
        .O(\B_V_data_1_payload_A[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[13]_i_49 
       (.I0(\B_V_data_1_payload_A_reg[13]_i_15_1 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15_0 [0]),
        .I2(mac_muladd_8s_8s_14ns_14_4_1_U1_n_12),
        .O(\B_V_data_1_payload_A[13]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_5 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [9]),
        .I1(\B_V_data_1_payload_A[13]_i_17_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [8]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [8]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_15_n_15 ),
        .O(\B_V_data_1_payload_A[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_6 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [8]),
        .I1(\B_V_data_1_payload_A[13]_i_18_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [7]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [7]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_8 ),
        .O(\B_V_data_1_payload_A[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[13]_i_7 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [7]),
        .I1(\B_V_data_1_payload_A[13]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [6]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [6]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_9 ),
        .O(\B_V_data_1_payload_A[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \B_V_data_1_payload_A[13]_i_8 
       (.I0(\B_V_data_1_payload_A[13]_i_21_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_8_0 [12]),
        .I2(\B_V_data_1_payload_A[13]_i_22_n_0 ),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15_n_11 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [12]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [12]),
        .O(\B_V_data_1_payload_A[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[13]_i_9 
       (.I0(\B_V_data_1_payload_A[13]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_23_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [12]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15_n_12 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [11]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [11]),
        .O(\B_V_data_1_payload_A[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_10 
       (.I0(\B_V_data_1_payload_A[7]_i_3_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_17_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [6]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_10 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [5]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [5]),
        .O(\B_V_data_1_payload_A[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_11 
       (.I0(\B_V_data_1_payload_A[7]_i_4_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_18_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [5]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_11 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [4]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [4]),
        .O(\B_V_data_1_payload_A[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_12 
       (.I0(\B_V_data_1_payload_A[7]_i_5_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_19_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [4]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_12 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .O(\B_V_data_1_payload_A[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_13 
       (.I0(\B_V_data_1_payload_A[7]_i_6_n_0 ),
        .I1(\B_V_data_1_payload_A[7]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [3]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_13 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .O(\B_V_data_1_payload_A[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \B_V_data_1_payload_A[7]_i_14 
       (.I0(\B_V_data_1_payload_A[7]_i_21_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_8_0 [2]),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_14 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I5(\B_V_data_1_payload_A[13]_i_8_0 [1]),
        .O(\B_V_data_1_payload_A[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \B_V_data_1_payload_A[7]_i_15 
       (.I0(\B_V_data_1_payload_A[7]_i_8_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_8_1 [0]),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_15 ),
        .O(\B_V_data_1_payload_A[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_16 
       (.I0(\B_V_data_1_payload_A[13]_i_8_2 [0]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_15 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [0]),
        .I3(\B_V_data_1_payload_A[13]_i_8_0 [0]),
        .O(\B_V_data_1_payload_A[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_17 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [6]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_9 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [6]),
        .O(\B_V_data_1_payload_A[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_18 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [5]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_10 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [5]),
        .O(\B_V_data_1_payload_A[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_19 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [4]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_11 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [4]),
        .O(\B_V_data_1_payload_A[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [6]),
        .I1(\B_V_data_1_payload_A[7]_i_17_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [5]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [5]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_10 ),
        .O(\B_V_data_1_payload_A[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_20 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_12 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .O(\B_V_data_1_payload_A[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \B_V_data_1_payload_A[7]_i_21 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_13 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .O(\B_V_data_1_payload_A[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_3 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [5]),
        .I1(\B_V_data_1_payload_A[7]_i_18_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [4]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [4]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_11 ),
        .O(\B_V_data_1_payload_A[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_4 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [4]),
        .I1(\B_V_data_1_payload_A[7]_i_19_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [3]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [3]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_12 ),
        .O(\B_V_data_1_payload_A[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_5 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [3]),
        .I1(\B_V_data_1_payload_A[7]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [2]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [2]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_13 ),
        .O(\B_V_data_1_payload_A[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \B_V_data_1_payload_A[7]_i_6 
       (.I0(\B_V_data_1_payload_A[13]_i_8_0 [2]),
        .I1(\B_V_data_1_payload_A[7]_i_21_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_19_n_14 ),
        .O(\B_V_data_1_payload_A[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \B_V_data_1_payload_A[7]_i_7 
       (.I0(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I1(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_19_n_14 ),
        .I3(\B_V_data_1_payload_A[13]_i_8_0 [2]),
        .I4(\B_V_data_1_payload_A[7]_i_21_n_0 ),
        .O(\B_V_data_1_payload_A[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \B_V_data_1_payload_A[7]_i_8 
       (.I0(\B_V_data_1_payload_A[13]_i_8_2 [1]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_19_n_14 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_1 [1]),
        .I3(\B_V_data_1_payload_A[13]_i_8_0 [1]),
        .O(\B_V_data_1_payload_A[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \B_V_data_1_payload_A[7]_i_9 
       (.I0(\B_V_data_1_payload_A[7]_i_2_n_0 ),
        .I1(\B_V_data_1_payload_A[13]_i_20_n_0 ),
        .I2(\B_V_data_1_payload_A[13]_i_8_0 [7]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_19_n_9 ),
        .I4(\B_V_data_1_payload_A[13]_i_8_2 [6]),
        .I5(\B_V_data_1_payload_A[13]_i_8_1 [6]),
        .O(\B_V_data_1_payload_A[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_15 
       (.CI(\B_V_data_1_payload_A_reg[13]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_15_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_15_n_3 ,\B_V_data_1_payload_A_reg[13]_i_15_n_4 ,\B_V_data_1_payload_A_reg[13]_i_15_n_5 ,\B_V_data_1_payload_A_reg[13]_i_15_n_6 ,\B_V_data_1_payload_A_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_24_n_0 ,\B_V_data_1_payload_A[13]_i_25_n_0 ,\B_V_data_1_payload_A[13]_i_26_n_0 ,\B_V_data_1_payload_A[13]_i_27_n_0 ,\B_V_data_1_payload_A[13]_i_28_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_15_O_UNCONNECTED [7:6],\B_V_data_1_payload_A_reg[13]_i_15_n_10 ,\B_V_data_1_payload_A_reg[13]_i_15_n_11 ,\B_V_data_1_payload_A_reg[13]_i_15_n_12 ,\B_V_data_1_payload_A_reg[13]_i_15_n_13 ,\B_V_data_1_payload_A_reg[13]_i_15_n_14 ,\B_V_data_1_payload_A_reg[13]_i_15_n_15 }),
        .S({1'b0,1'b0,mac_muladd_8s_8s_14ns_14_4_1_U1_n_13,\B_V_data_1_payload_A[13]_i_30_n_0 ,\B_V_data_1_payload_A[13]_i_31_n_0 ,\B_V_data_1_payload_A[13]_i_32_n_0 ,\B_V_data_1_payload_A[13]_i_33_n_0 ,\B_V_data_1_payload_A[13]_i_34_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[13]_i_19_n_0 ,\B_V_data_1_payload_A_reg[13]_i_19_n_1 ,\B_V_data_1_payload_A_reg[13]_i_19_n_2 ,\B_V_data_1_payload_A_reg[13]_i_19_n_3 ,\B_V_data_1_payload_A_reg[13]_i_19_n_4 ,\B_V_data_1_payload_A_reg[13]_i_19_n_5 ,\B_V_data_1_payload_A_reg[13]_i_19_n_6 ,\B_V_data_1_payload_A_reg[13]_i_19_n_7 }),
        .DI({\B_V_data_1_payload_A[13]_i_35_n_0 ,\B_V_data_1_payload_A[13]_i_36_n_0 ,\B_V_data_1_payload_A[13]_i_37_n_0 ,\B_V_data_1_payload_A[13]_i_38_n_0 ,\B_V_data_1_payload_A[13]_i_39_n_0 ,\B_V_data_1_payload_A[13]_i_40_n_0 ,\B_V_data_1_payload_A[13]_i_41_n_0 ,1'b0}),
        .O({\B_V_data_1_payload_A_reg[13]_i_19_n_8 ,\B_V_data_1_payload_A_reg[13]_i_19_n_9 ,\B_V_data_1_payload_A_reg[13]_i_19_n_10 ,\B_V_data_1_payload_A_reg[13]_i_19_n_11 ,\B_V_data_1_payload_A_reg[13]_i_19_n_12 ,\B_V_data_1_payload_A_reg[13]_i_19_n_13 ,\B_V_data_1_payload_A_reg[13]_i_19_n_14 ,\B_V_data_1_payload_A_reg[13]_i_19_n_15 }),
        .S({\B_V_data_1_payload_A[13]_i_42_n_0 ,\B_V_data_1_payload_A[13]_i_43_n_0 ,\B_V_data_1_payload_A[13]_i_44_n_0 ,\B_V_data_1_payload_A[13]_i_45_n_0 ,\B_V_data_1_payload_A[13]_i_46_n_0 ,\B_V_data_1_payload_A[13]_i_47_n_0 ,\B_V_data_1_payload_A[13]_i_48_n_0 ,\B_V_data_1_payload_A[13]_i_49_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[13]_i_2 
       (.CI(\B_V_data_1_payload_A_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_B_V_data_1_payload_A_reg[13]_i_2_CO_UNCONNECTED [7:5],\B_V_data_1_payload_A_reg[13]_i_2_n_3 ,\B_V_data_1_payload_A_reg[13]_i_2_n_4 ,\B_V_data_1_payload_A_reg[13]_i_2_n_5 ,\B_V_data_1_payload_A_reg[13]_i_2_n_6 ,\B_V_data_1_payload_A_reg[13]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,\B_V_data_1_payload_A[13]_i_3_n_0 ,\B_V_data_1_payload_A[13]_i_4_n_0 ,\B_V_data_1_payload_A[13]_i_5_n_0 ,\B_V_data_1_payload_A[13]_i_6_n_0 ,\B_V_data_1_payload_A[13]_i_7_n_0 }),
        .O({\NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED [7:6],result_V_2_fu_183_p2[13:8]}),
        .S({1'b0,1'b0,\B_V_data_1_payload_A[13]_i_8_n_0 ,\B_V_data_1_payload_A[13]_i_9_n_0 ,\B_V_data_1_payload_A[13]_i_10_n_0 ,\B_V_data_1_payload_A[13]_i_11_n_0 ,\B_V_data_1_payload_A[13]_i_12_n_0 ,\B_V_data_1_payload_A[13]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \B_V_data_1_payload_A_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\B_V_data_1_payload_A_reg[7]_i_1_n_0 ,\B_V_data_1_payload_A_reg[7]_i_1_n_1 ,\B_V_data_1_payload_A_reg[7]_i_1_n_2 ,\B_V_data_1_payload_A_reg[7]_i_1_n_3 ,\B_V_data_1_payload_A_reg[7]_i_1_n_4 ,\B_V_data_1_payload_A_reg[7]_i_1_n_5 ,\B_V_data_1_payload_A_reg[7]_i_1_n_6 ,\B_V_data_1_payload_A_reg[7]_i_1_n_7 }),
        .DI({\B_V_data_1_payload_A[7]_i_2_n_0 ,\B_V_data_1_payload_A[7]_i_3_n_0 ,\B_V_data_1_payload_A[7]_i_4_n_0 ,\B_V_data_1_payload_A[7]_i_5_n_0 ,\B_V_data_1_payload_A[7]_i_6_n_0 ,\B_V_data_1_payload_A[7]_i_7_n_0 ,\B_V_data_1_payload_A[7]_i_8_n_0 ,\B_V_data_1_payload_A[13]_i_8_0 [0]}),
        .O(result_V_2_fu_183_p2[7:0]),
        .S({\B_V_data_1_payload_A[7]_i_9_n_0 ,\B_V_data_1_payload_A[7]_i_10_n_0 ,\B_V_data_1_payload_A[7]_i_11_n_0 ,\B_V_data_1_payload_A[7]_i_12_n_0 ,\B_V_data_1_payload_A[7]_i_13_n_0 ,\B_V_data_1_payload_A[7]_i_14_n_0 ,\B_V_data_1_payload_A[7]_i_15_n_0 ,\B_V_data_1_payload_A[7]_i_16_n_0 }));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[2]),
        .I2(output_r_TREADY_int_regslice),
        .I3(input_r_TVALID_int_regslice),
        .I4(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(CEA2),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(CEA2),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(CEA2),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(RSTA));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(CEA2),
        .D(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(CEA2),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD8)) 
    ap_loop_exit_ready_pp0_iter3_reg_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .O(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter3_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter3_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter3_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[2:1]),
        .RSTA(RSTA),
        .\ap_CS_fsm_reg[5] (ap_block_pp0_stage0_11001__0),
        .ap_NS_fsm10_out(ap_NS_fsm10_out),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter3_reg(ap_loop_exit_ready_pp0_iter3_reg),
        .grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14ns_14_4_1 mac_muladd_8s_8s_14ns_14_4_1_U1
       (.A(A),
        .\B_V_data_1_payload_A_reg[13]_i_15 (\B_V_data_1_payload_A_reg[13]_i_15_0 [13:12]),
        .\B_V_data_1_payload_A_reg[13]_i_15_0 (\B_V_data_1_payload_A_reg[13]_i_15_1 [13:12]),
        .C(C),
        .CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P({mac_muladd_8s_8s_14ns_14_4_1_U1_n_0,mac_muladd_8s_8s_14ns_14_4_1_U1_n_1,mac_muladd_8s_8s_14ns_14_4_1_U1_n_2,mac_muladd_8s_8s_14ns_14_4_1_U1_n_3,mac_muladd_8s_8s_14ns_14_4_1_U1_n_4,mac_muladd_8s_8s_14ns_14_4_1_U1_n_5,mac_muladd_8s_8s_14ns_14_4_1_U1_n_6,mac_muladd_8s_8s_14ns_14_4_1_U1_n_7,mac_muladd_8s_8s_14ns_14_4_1_U1_n_8,mac_muladd_8s_8s_14ns_14_4_1_U1_n_9,mac_muladd_8s_8s_14ns_14_4_1_U1_n_10,mac_muladd_8s_8s_14ns_14_4_1_U1_n_11,mac_muladd_8s_8s_14ns_14_4_1_U1_n_12}),
        .Q(Q[0]),
        .S(mac_muladd_8s_8s_14ns_14_4_1_U1_n_13),
        .ap_clk(ap_clk));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[0]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[1]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[2]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[3]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[4]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[5]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[6]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236[7]),
        .Q(tmp_data_V_reg_236_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[0]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[1]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[2]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[3]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[4]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[5]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[6]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(CEA2),
        .D(tmp_data_V_reg_236_pp0_iter1_reg[7]),
        .Q(\tmp_data_V_reg_236_pp0_iter2_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[0]),
        .Q(tmp_data_V_reg_236[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[1]),
        .Q(tmp_data_V_reg_236[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[2]),
        .Q(tmp_data_V_reg_236[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[3]),
        .Q(tmp_data_V_reg_236[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[4]),
        .Q(tmp_data_V_reg_236[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[5]),
        .Q(tmp_data_V_reg_236[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[6]),
        .Q(tmp_data_V_reg_236[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .D(A[7]),
        .Q(tmp_data_V_reg_236[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_flow_control_loop_pipe_sequential_init
   (D,
    ap_NS_fsm10_out,
    RSTA,
    ap_clk,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg,
    \ap_CS_fsm_reg[5] ,
    Q,
    ap_loop_exit_ready_pp0_iter3_reg);
  output [0:0]D;
  output ap_NS_fsm10_out;
  input RSTA;
  input ap_clk;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  input \ap_CS_fsm_reg[5] ;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter3_reg;

  wire [0:0]D;
  wire [1:0]Q;
  wire RSTA;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_loop_exit_ready_pp0_iter3_reg;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFFD000DD00)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[1]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h2F002200)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I2(\ap_CS_fsm_reg[5] ),
        .I3(Q[1]),
        .I4(ap_loop_exit_ready_pp0_iter3_reg),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(ap_loop_exit_ready_pp0_iter3_reg),
        .I2(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(RSTA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14ns_14_4_1
   (P,
    S,
    CEA2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    A,
    C,
    \B_V_data_1_payload_A_reg[13]_i_15 ,
    \B_V_data_1_payload_A_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input CEA2;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [13:0]C;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_15 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;

  wire [7:0]A;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_15 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;
  wire [13:0]C;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [12:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14ns_14_4_1_DSP48_0 fir_stream_mac_muladd_8s_8s_14ns_14_4_1_DSP48_0_U
       (.A(A),
        .\B_V_data_1_payload_A_reg[13]_i_15 (\B_V_data_1_payload_A_reg[13]_i_15 ),
        .\B_V_data_1_payload_A_reg[13]_i_15_0 (\B_V_data_1_payload_A_reg[13]_i_15_0 ),
        .C(C),
        .CEA2(CEA2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14ns_14_4_1_DSP48_0
   (P,
    S,
    CEA2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    A,
    C,
    \B_V_data_1_payload_A_reg[13]_i_15 ,
    \B_V_data_1_payload_A_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input CEA2;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]A;
  input [13:0]C;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_15 ;
  input [1:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;

  wire [7:0]A;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_15 ;
  wire [1:0]\B_V_data_1_payload_A_reg[13]_i_15_0 ;
  wire [13:0]C;
  wire CEA2;
  wire [7:0]DSP_ALU_INST;
  wire [12:0]P;
  wire [0:0]Q;
  wire [0:0]S;
  wire ap_clk;
  wire p_reg_reg_n_92;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \B_V_data_1_payload_A[13]_i_29 
       (.I0(P[12]),
        .I1(\B_V_data_1_payload_A_reg[13]_i_15 [0]),
        .I2(\B_V_data_1_payload_A_reg[13]_i_15_0 [0]),
        .I3(\B_V_data_1_payload_A_reg[13]_i_15 [1]),
        .I4(\B_V_data_1_payload_A_reg[13]_i_15_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(CEA2),
        .CEC(Q),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1
   (\add_ln885_30_reg_3045[13]_i_116 ,
    \add_ln885_30_reg_3045[13]_i_71 ,
    E,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_ALU_INST_1,
    O,
    \add_ln885_30_reg_3045_reg[13]_i_17 ,
    \add_ln885_30_reg_3045_reg[13]_i_17_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_17_1 );
  output [7:0]\add_ln885_30_reg_3045[13]_i_116 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_71 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]Q;
  input [7:0]DSP_ALU_INST_1;
  input [5:0]O;
  input [5:0]\add_ln885_30_reg_3045_reg[13]_i_17 ;
  input [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_0 ;
  input [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [5:0]O;
  wire [0:0]Q;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_116 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_71 ;
  wire [5:0]\add_ln885_30_reg_3045_reg[13]_i_17 ;
  wire [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_0 ;
  wire [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_1 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_59 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .E(E),
        .O(O),
        .Q(Q),
        .\add_ln885_30_reg_3045[13]_i_116_0 (\add_ln885_30_reg_3045[13]_i_116 ),
        .\add_ln885_30_reg_3045[13]_i_71_0 (\add_ln885_30_reg_3045[13]_i_71 ),
        .\add_ln885_30_reg_3045_reg[13]_i_17_0 (\add_ln885_30_reg_3045_reg[13]_i_17 ),
        .\add_ln885_30_reg_3045_reg[13]_i_17_1 (\add_ln885_30_reg_3045_reg[13]_i_17_0 ),
        .\add_ln885_30_reg_3045_reg[13]_i_17_2 (\add_ln885_30_reg_3045_reg[13]_i_17_1 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_0
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_58 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_1
   (P,
    O,
    \add_ln885_30_reg_3045[13]_i_60 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    E,
    RSTA,
    DSP_ALU_INST_1,
    A,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_16 ,
    \add_ln885_30_reg_3045_reg[13]_i_16_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_30_reg_3045[13]_i_60 ;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]E;
  input RSTA;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]A;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;

  wire [7:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]P;
  wire [1:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_60 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_57 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .E(E),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045[13]_i_60_0 (\add_ln885_30_reg_3045[13]_i_60 ),
        .\add_ln885_30_reg_3045_reg[13]_i_16_0 (\add_ln885_30_reg_3045_reg[13]_i_16 ),
        .\add_ln885_30_reg_3045_reg[13]_i_16_1 (\add_ln885_30_reg_3045_reg[13]_i_16_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_10
   (P,
    \add_ln885_30_reg_3045[13]_i_172 ,
    O,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_118 ,
    \add_ln885_30_reg_3045_reg[13]_i_118_0 );
  output [1:0]P;
  output [7:0]\add_ln885_30_reg_3045[13]_i_172 ;
  output [5:0]O;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [5:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_172 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_48 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045[13]_i_172_0 (\add_ln885_30_reg_3045[13]_i_172 ),
        .\add_ln885_30_reg_3045_reg[13]_i_118_0 (\add_ln885_30_reg_3045_reg[13]_i_118 ),
        .\add_ln885_30_reg_3045_reg[13]_i_118_1 (\add_ln885_30_reg_3045_reg[13]_i_118_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_11
   (P,
    \add_ln885_30_reg_3045[13]_i_157 ,
    \add_ln885_30_reg_3045[13]_i_131 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_117 ,
    \add_ln885_30_reg_3045_reg[13]_i_117_0 );
  output [1:0]P;
  output [7:0]\add_ln885_30_reg_3045[13]_i_157 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_131 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_131 ;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_157 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_47 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045[13]_i_131_0 (\add_ln885_30_reg_3045[13]_i_131 ),
        .\add_ln885_30_reg_3045[13]_i_157_0 (\add_ln885_30_reg_3045[13]_i_157 ),
        .\add_ln885_30_reg_3045_reg[13]_i_117_0 (\add_ln885_30_reg_3045_reg[13]_i_117 ),
        .\add_ln885_30_reg_3045_reg[13]_i_117_1 (\add_ln885_30_reg_3045_reg[13]_i_117_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_12
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_117 ,
    \add_ln885_30_reg_3045_reg[13]_i_117_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_46 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045_reg[13]_i_117 (\add_ln885_30_reg_3045_reg[13]_i_117 ),
        .\add_ln885_30_reg_3045_reg[13]_i_117_0 (\add_ln885_30_reg_3045_reg[13]_i_117_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_13
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_45 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_14
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_118 ,
    \add_ln885_30_reg_3045_reg[13]_i_118_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_44 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045_reg[13]_i_118 (\add_ln885_30_reg_3045_reg[13]_i_118 ),
        .\add_ln885_30_reg_3045_reg[13]_i_118_0 (\add_ln885_30_reg_3045_reg[13]_i_118_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_15
   (D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P,
    O,
    \add_ln885_45_reg_3050_reg[13] ,
    \add_ln885_45_reg_3050[13]_i_7 ,
    \add_ln885_45_reg_3050[13]_i_7_0 );
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln885_45_reg_3050_reg[13] ;
  input [5:0]\add_ln885_45_reg_3050[13]_i_7 ;
  input [5:0]\add_ln885_45_reg_3050[13]_i_7_0 ;

  wire [13:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_7 ;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_7_0 ;
  wire [7:0]\add_ln885_45_reg_3050_reg[13] ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_43 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .\add_ln885_45_reg_3050[13]_i_7_0 (\add_ln885_45_reg_3050[13]_i_7 ),
        .\add_ln885_45_reg_3050[13]_i_7_1 (\add_ln885_45_reg_3050[13]_i_7_0 ),
        .\add_ln885_45_reg_3050_reg[13] (\add_ln885_45_reg_3050_reg[13] ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_16
   (P,
    \add_ln885_45_reg_3050[13]_i_76 ,
    \add_ln885_45_reg_3050[13]_i_46 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_45_reg_3050_reg[13]_i_15 ,
    \add_ln885_45_reg_3050_reg[13]_i_15_0 );
  output [1:0]P;
  output [7:0]\add_ln885_45_reg_3050[13]_i_76 ;
  output [5:0]\add_ln885_45_reg_3050[13]_i_46 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_46 ;
  wire [7:0]\add_ln885_45_reg_3050[13]_i_76 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_42 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_45_reg_3050[13]_i_46_0 (\add_ln885_45_reg_3050[13]_i_46 ),
        .\add_ln885_45_reg_3050[13]_i_76_0 (\add_ln885_45_reg_3050[13]_i_76 ),
        .\add_ln885_45_reg_3050_reg[13]_i_15_0 (\add_ln885_45_reg_3050_reg[13]_i_15 ),
        .\add_ln885_45_reg_3050_reg[13]_i_15_1 (\add_ln885_45_reg_3050_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_17
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_41 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_18
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_40 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_19
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_39 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_2
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_15 ,
    \add_ln885_30_reg_3045_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_56 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045_reg[13]_i_15 (\add_ln885_30_reg_3045_reg[13]_i_15 ),
        .\add_ln885_30_reg_3045_reg[13]_i_15_0 (\add_ln885_30_reg_3045_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_20
   (P,
    O,
    \add_ln885_45_reg_3050[13]_i_35 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_45_reg_3050_reg[13]_i_14 ,
    \add_ln885_45_reg_3050_reg[13]_i_14_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_45_reg_3050[13]_i_35 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_35 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_38 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_45_reg_3050[13]_i_35_0 (\add_ln885_45_reg_3050[13]_i_35 ),
        .\add_ln885_45_reg_3050_reg[13]_i_14_0 (\add_ln885_45_reg_3050_reg[13]_i_14 ),
        .\add_ln885_45_reg_3050_reg[13]_i_14_1 (\add_ln885_45_reg_3050_reg[13]_i_14_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_21
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_45_reg_3050_reg[13]_i_15 ,
    \add_ln885_45_reg_3050_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_37 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_45_reg_3050_reg[13]_i_15 (\add_ln885_45_reg_3050_reg[13]_i_15 ),
        .\add_ln885_45_reg_3050_reg[13]_i_15_0 (\add_ln885_45_reg_3050_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_22
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_45_reg_3050_reg[13]_i_14 ,
    \add_ln885_45_reg_3050_reg[13]_i_14_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_36 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_45_reg_3050_reg[13]_i_14 (\add_ln885_45_reg_3050_reg[13]_i_14 ),
        .\add_ln885_45_reg_3050_reg[13]_i_14_0 (\add_ln885_45_reg_3050_reg[13]_i_14_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_23
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055_reg[13] ,
    \add_ln885_52_reg_3055_reg[13]_0 ,
    \add_ln885_52_reg_3055_reg[13]_1 ,
    \add_ln885_52_reg_3055_reg[13]_2 );
  output [13:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln885_52_reg_3055_reg[13] ;
  input \add_ln885_52_reg_3055_reg[13]_0 ;
  input [1:0]\add_ln885_52_reg_3055_reg[13]_1 ;
  input [1:0]\add_ln885_52_reg_3055_reg[13]_2 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [0:0]\add_ln885_52_reg_3055_reg[13] ;
  wire \add_ln885_52_reg_3055_reg[13]_0 ;
  wire [1:0]\add_ln885_52_reg_3055_reg[13]_1 ;
  wire [1:0]\add_ln885_52_reg_3055_reg[13]_2 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_35 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_52_reg_3055_reg[13] (\add_ln885_52_reg_3055_reg[13] ),
        .\add_ln885_52_reg_3055_reg[13]_0 (\add_ln885_52_reg_3055_reg[13]_0 ),
        .\add_ln885_52_reg_3055_reg[13]_1 (\add_ln885_52_reg_3055_reg[13]_1 ),
        .\add_ln885_52_reg_3055_reg[13]_2 (\add_ln885_52_reg_3055_reg[13]_2 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_24
   (P,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055_reg[13] ,
    \add_ln885_52_reg_3055[13]_i_8 ,
    \add_ln885_52_reg_3055[13]_i_8_0 ,
    DI,
    S,
    \add_ln885_52_reg_3055_reg[13]_0 );
  output [4:0]P;
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [12:0]\add_ln885_52_reg_3055_reg[13] ;
  input [11:0]\add_ln885_52_reg_3055[13]_i_8 ;
  input [11:0]\add_ln885_52_reg_3055[13]_i_8_0 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln885_52_reg_3055_reg[13]_0 ;

  wire [13:0]D;
  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [4:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [1:0]S;
  wire [11:0]\add_ln885_52_reg_3055[13]_i_8 ;
  wire [11:0]\add_ln885_52_reg_3055[13]_i_8_0 ;
  wire [12:0]\add_ln885_52_reg_3055_reg[13] ;
  wire [0:0]\add_ln885_52_reg_3055_reg[13]_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_34 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_52_reg_3055[13]_i_8_0 (\add_ln885_52_reg_3055[13]_i_8 ),
        .\add_ln885_52_reg_3055[13]_i_8_1 (\add_ln885_52_reg_3055[13]_i_8_0 ),
        .\add_ln885_52_reg_3055_reg[13] (\add_ln885_52_reg_3055_reg[13] ),
        .\add_ln885_52_reg_3055_reg[13]_0 (\add_ln885_52_reg_3055_reg[13]_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_25
   (P,
    ap_clk_0,
    S,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055[13]_i_7 ,
    \add_ln885_52_reg_3055[13]_i_7_0 ,
    \add_ln885_52_reg_3055[13]_i_7_1 );
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7 ;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7_0 ;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7_1 ;

  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7 ;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7_0 ;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_33 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_52_reg_3055[13]_i_7 (\add_ln885_52_reg_3055[13]_i_7 ),
        .\add_ln885_52_reg_3055[13]_i_7_0 (\add_ln885_52_reg_3055[13]_i_7_0 ),
        .\add_ln885_52_reg_3055[13]_i_7_1 (\add_ln885_52_reg_3055[13]_i_7_1 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_26
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_32 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_27
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_31 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_28
   (add_ln885_55_fu_2286_p2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P);
  output [13:0]add_ln885_55_fu_2286_p2;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [13:0]add_ln885_55_fu_2286_p2;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_30 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .add_ln885_55_fu_2286_p2(add_ln885_55_fu_2286_p2),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_29
   (D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [13:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_3
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_16 ,
    \add_ln885_30_reg_3045_reg[13]_i_16_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_55 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045_reg[13]_i_16 (\add_ln885_30_reg_3045_reg[13]_i_16 ),
        .\add_ln885_30_reg_3045_reg[13]_i_16_0 (\add_ln885_30_reg_3045_reg[13]_i_16_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_4
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_54 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_5
   (P,
    \add_ln885_30_reg_3045[13]_i_86 ,
    \add_ln885_30_reg_3045[13]_i_49 ,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    O,
    \add_ln885_30_reg_3045_reg[13] ,
    \add_ln885_30_reg_3045_reg[13]_0 ,
    \add_ln885_30_reg_3045_reg[13]_1 ,
    \add_ln885_30_reg_3045_reg[13]_2 ,
    S,
    DI,
    \add_ln885_30_reg_3045_reg[7] ,
    \add_ln885_30_reg_3045_reg[13]_3 ,
    \add_ln885_30_reg_3045_reg[13]_4 ,
    \add_ln885_30_reg_3045_reg[13]_i_15 ,
    \add_ln885_30_reg_3045_reg[13]_i_15_0 ,
    \add_ln885_30_reg_3045_reg[13]_5 ,
    \add_ln885_30_reg_3045_reg[13]_6 ,
    \add_ln885_30_reg_3045_reg[13]_7 );
  output [1:0]P;
  output [1:0]\add_ln885_30_reg_3045[13]_i_86 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_49 ;
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [7:0]O;
  input [6:0]\add_ln885_30_reg_3045_reg[13] ;
  input [6:0]\add_ln885_30_reg_3045_reg[13]_0 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_1 ;
  input \add_ln885_30_reg_3045_reg[13]_2 ;
  input [0:0]S;
  input [0:0]DI;
  input [1:0]\add_ln885_30_reg_3045_reg[7] ;
  input [2:0]\add_ln885_30_reg_3045_reg[13]_3 ;
  input [3:0]\add_ln885_30_reg_3045_reg[13]_4 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  input \add_ln885_30_reg_3045_reg[13]_5 ;
  input [0:0]\add_ln885_30_reg_3045_reg[13]_6 ;
  input [0:0]\add_ln885_30_reg_3045_reg[13]_7 ;

  wire [13:0]D;
  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_49 ;
  wire [1:0]\add_ln885_30_reg_3045[13]_i_86 ;
  wire [6:0]\add_ln885_30_reg_3045_reg[13] ;
  wire [6:0]\add_ln885_30_reg_3045_reg[13]_0 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_2 ;
  wire [2:0]\add_ln885_30_reg_3045_reg[13]_3 ;
  wire [3:0]\add_ln885_30_reg_3045_reg[13]_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_5 ;
  wire [0:0]\add_ln885_30_reg_3045_reg[13]_6 ;
  wire [0:0]\add_ln885_30_reg_3045_reg[13]_7 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[7] ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_53 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045[13]_i_49_0 (\add_ln885_30_reg_3045[13]_i_49 ),
        .\add_ln885_30_reg_3045[13]_i_86_0 (\add_ln885_30_reg_3045[13]_i_86 ),
        .\add_ln885_30_reg_3045_reg[13] (\add_ln885_30_reg_3045_reg[13] ),
        .\add_ln885_30_reg_3045_reg[13]_0 (\add_ln885_30_reg_3045_reg[13]_0 ),
        .\add_ln885_30_reg_3045_reg[13]_1 (\add_ln885_30_reg_3045_reg[13]_1 ),
        .\add_ln885_30_reg_3045_reg[13]_2 (\add_ln885_30_reg_3045_reg[13]_2 ),
        .\add_ln885_30_reg_3045_reg[13]_3 (\add_ln885_30_reg_3045_reg[13]_3 ),
        .\add_ln885_30_reg_3045_reg[13]_4 (\add_ln885_30_reg_3045_reg[13]_4 ),
        .\add_ln885_30_reg_3045_reg[13]_5 (\add_ln885_30_reg_3045_reg[13]_5 ),
        .\add_ln885_30_reg_3045_reg[13]_6 (\add_ln885_30_reg_3045_reg[13]_6 ),
        .\add_ln885_30_reg_3045_reg[13]_7 (\add_ln885_30_reg_3045_reg[13]_7 ),
        .\add_ln885_30_reg_3045_reg[13]_i_15_0 (\add_ln885_30_reg_3045_reg[13]_i_15 ),
        .\add_ln885_30_reg_3045_reg[13]_i_15_1 (\add_ln885_30_reg_3045_reg[13]_i_15_0 ),
        .\add_ln885_30_reg_3045_reg[7] (\add_ln885_30_reg_3045_reg[7] ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_6
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_52 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_7
   (P,
    O,
    \add_ln885_30_reg_3045[13]_i_38 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_13 ,
    \add_ln885_30_reg_3045_reg[13]_i_13_0 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_30_reg_3045[13]_i_38 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_38 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_51 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045[13]_i_38_0 (\add_ln885_30_reg_3045[13]_i_38 ),
        .\add_ln885_30_reg_3045_reg[13]_i_13_0 (\add_ln885_30_reg_3045_reg[13]_i_13 ),
        .\add_ln885_30_reg_3045_reg[13]_i_13_1 (\add_ln885_30_reg_3045_reg[13]_i_13_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_8
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_13 ,
    \add_ln885_30_reg_3045_reg[13]_i_13_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_50 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln885_30_reg_3045_reg[13]_i_13 (\add_ln885_30_reg_3045_reg[13]_i_13 ),
        .\add_ln885_30_reg_3045_reg[13]_i_13_0 (\add_ln885_30_reg_3045_reg[13]_i_13_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_9
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_49 fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_U
       (.DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1
   (D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [13:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_30
   (add_ln885_55_fu_2286_p2,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P);
  output [13:0]add_ln885_55_fu_2286_p2;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [13:0]add_ln885_55_fu_2286_p2;
  wire \add_ln885_55_reg_3060[13]_i_2_n_0 ;
  wire \add_ln885_55_reg_3060[13]_i_3_n_0 ;
  wire \add_ln885_55_reg_3060[13]_i_4_n_0 ;
  wire \add_ln885_55_reg_3060[13]_i_5_n_0 ;
  wire \add_ln885_55_reg_3060[13]_i_6_n_0 ;
  wire \add_ln885_55_reg_3060[13]_i_7_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_2_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_3_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_4_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_5_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_6_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_7_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_8_n_0 ;
  wire \add_ln885_55_reg_3060[7]_i_9_n_0 ;
  wire \add_ln885_55_reg_3060_reg[13]_i_1_n_3 ;
  wire \add_ln885_55_reg_3060_reg[13]_i_1_n_4 ;
  wire \add_ln885_55_reg_3060_reg[13]_i_1_n_5 ;
  wire \add_ln885_55_reg_3060_reg[13]_i_1_n_6 ;
  wire \add_ln885_55_reg_3060_reg[13]_i_1_n_7 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_0 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_1 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_2 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_3 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_4 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_5 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_6 ;
  wire \add_ln885_55_reg_3060_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_55_reg_3060_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_55_reg_3060_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(P[13]),
        .O(\add_ln885_55_reg_3060[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(P[12]),
        .O(\add_ln885_55_reg_3060[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_4 
       (.I0(p_reg_reg_n_94),
        .I1(P[11]),
        .O(\add_ln885_55_reg_3060[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_5 
       (.I0(p_reg_reg_n_95),
        .I1(P[10]),
        .O(\add_ln885_55_reg_3060[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(P[9]),
        .O(\add_ln885_55_reg_3060[13]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[13]_i_7 
       (.I0(p_reg_reg_n_97),
        .I1(P[8]),
        .O(\add_ln885_55_reg_3060[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_2 
       (.I0(p_reg_reg_n_98),
        .I1(P[7]),
        .O(\add_ln885_55_reg_3060[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_3 
       (.I0(p_reg_reg_n_99),
        .I1(P[6]),
        .O(\add_ln885_55_reg_3060[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_4 
       (.I0(p_reg_reg_n_100),
        .I1(P[5]),
        .O(\add_ln885_55_reg_3060[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_5 
       (.I0(p_reg_reg_n_101),
        .I1(P[4]),
        .O(\add_ln885_55_reg_3060[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_6 
       (.I0(p_reg_reg_n_102),
        .I1(P[3]),
        .O(\add_ln885_55_reg_3060[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_7 
       (.I0(p_reg_reg_n_103),
        .I1(P[2]),
        .O(\add_ln885_55_reg_3060[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_8 
       (.I0(p_reg_reg_n_104),
        .I1(P[1]),
        .O(\add_ln885_55_reg_3060[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln885_55_reg_3060[7]_i_9 
       (.I0(p_reg_reg_n_105),
        .I1(P[0]),
        .O(\add_ln885_55_reg_3060[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_55_reg_3060_reg[13]_i_1 
       (.CI(\add_ln885_55_reg_3060_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_55_reg_3060_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln885_55_reg_3060_reg[13]_i_1_n_3 ,\add_ln885_55_reg_3060_reg[13]_i_1_n_4 ,\add_ln885_55_reg_3060_reg[13]_i_1_n_5 ,\add_ln885_55_reg_3060_reg[13]_i_1_n_6 ,\add_ln885_55_reg_3060_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97}),
        .O({\NLW_add_ln885_55_reg_3060_reg[13]_i_1_O_UNCONNECTED [7:6],add_ln885_55_fu_2286_p2[13:8]}),
        .S({1'b0,1'b0,\add_ln885_55_reg_3060[13]_i_2_n_0 ,\add_ln885_55_reg_3060[13]_i_3_n_0 ,\add_ln885_55_reg_3060[13]_i_4_n_0 ,\add_ln885_55_reg_3060[13]_i_5_n_0 ,\add_ln885_55_reg_3060[13]_i_6_n_0 ,\add_ln885_55_reg_3060[13]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_55_reg_3060_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_55_reg_3060_reg[7]_i_1_n_0 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_1 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_2 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_3 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_4 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_5 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_6 ,\add_ln885_55_reg_3060_reg[7]_i_1_n_7 }),
        .DI({p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .O(add_ln885_55_fu_2286_p2[7:0]),
        .S({\add_ln885_55_reg_3060[7]_i_2_n_0 ,\add_ln885_55_reg_3060[7]_i_3_n_0 ,\add_ln885_55_reg_3060[7]_i_4_n_0 ,\add_ln885_55_reg_3060[7]_i_5_n_0 ,\add_ln885_55_reg_3060[7]_i_6_n_0 ,\add_ln885_55_reg_3060[7]_i_7_n_0 ,\add_ln885_55_reg_3060[7]_i_8_n_0 ,\add_ln885_55_reg_3060[7]_i_9_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_31
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_32
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_33
   (P,
    ap_clk_0,
    S,
    DI,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055[13]_i_7 ,
    \add_ln885_52_reg_3055[13]_i_7_0 ,
    \add_ln885_52_reg_3055[13]_i_7_1 );
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7 ;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7_0 ;
  input [2:0]\add_ln885_52_reg_3055[13]_i_7_1 ;

  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7 ;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7_0 ;
  wire [2:0]\add_ln885_52_reg_3055[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_52_reg_3055[13]_i_19 
       (.I0(p_reg_reg_n_92),
        .I1(\add_ln885_52_reg_3055[13]_i_7 [2]),
        .I2(\add_ln885_52_reg_3055[13]_i_7_0 [2]),
        .I3(\add_ln885_52_reg_3055[13]_i_7_1 [2]),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln885_52_reg_3055[7]_i_15 
       (.I0(DI),
        .I1(\add_ln885_52_reg_3055[13]_i_7_0 [0]),
        .I2(p_reg_reg_n_105),
        .I3(\add_ln885_52_reg_3055[13]_i_7 [0]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_52_reg_3055[7]_i_16 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_52_reg_3055[13]_i_7 [0]),
        .I2(\add_ln885_52_reg_3055[13]_i_7_0 [0]),
        .I3(\add_ln885_52_reg_3055[13]_i_7_1 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_52_reg_3055[7]_i_8 
       (.I0(P[0]),
        .I1(\add_ln885_52_reg_3055[13]_i_7 [1]),
        .I2(\add_ln885_52_reg_3055[13]_i_7_0 [1]),
        .I3(\add_ln885_52_reg_3055[13]_i_7_1 [1]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_34
   (P,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055_reg[13] ,
    \add_ln885_52_reg_3055[13]_i_8_0 ,
    \add_ln885_52_reg_3055[13]_i_8_1 ,
    DI,
    S,
    \add_ln885_52_reg_3055_reg[13]_0 );
  output [4:0]P;
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [12:0]\add_ln885_52_reg_3055_reg[13] ;
  input [11:0]\add_ln885_52_reg_3055[13]_i_8_0 ;
  input [11:0]\add_ln885_52_reg_3055[13]_i_8_1 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln885_52_reg_3055_reg[13]_0 ;

  wire [13:0]D;
  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [4:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [1:0]S;
  wire \add_ln885_52_reg_3055[13]_i_10_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_11_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_12_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_13_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_14_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_15_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_16_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_17_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_20_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_2_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_3_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_4_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_5_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_6_n_0 ;
  wire [11:0]\add_ln885_52_reg_3055[13]_i_8_0 ;
  wire [11:0]\add_ln885_52_reg_3055[13]_i_8_1 ;
  wire \add_ln885_52_reg_3055[13]_i_8_n_0 ;
  wire \add_ln885_52_reg_3055[13]_i_9_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_10_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_11_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_12_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_13_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_14_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_17_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_18_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_19_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_20_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_21_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_2_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_3_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_4_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_5_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_6_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_7_n_0 ;
  wire \add_ln885_52_reg_3055[7]_i_9_n_0 ;
  wire [12:0]\add_ln885_52_reg_3055_reg[13] ;
  wire [0:0]\add_ln885_52_reg_3055_reg[13]_0 ;
  wire \add_ln885_52_reg_3055_reg[13]_i_1_n_3 ;
  wire \add_ln885_52_reg_3055_reg[13]_i_1_n_4 ;
  wire \add_ln885_52_reg_3055_reg[13]_i_1_n_5 ;
  wire \add_ln885_52_reg_3055_reg[13]_i_1_n_6 ;
  wire \add_ln885_52_reg_3055_reg[13]_i_1_n_7 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_0 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_1 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_2 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_3 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_4 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_5 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_6 ;
  wire \add_ln885_52_reg_3055_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_52_reg_3055_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_52_reg_3055_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[13]_i_10 
       (.I0(\add_ln885_52_reg_3055[13]_i_4_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_14_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [10]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [8]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [8]),
        .I5(p_reg_reg_n_96),
        .O(\add_ln885_52_reg_3055[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[13]_i_11 
       (.I0(\add_ln885_52_reg_3055[13]_i_5_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_15_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [9]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [7]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [7]),
        .I5(p_reg_reg_n_97),
        .O(\add_ln885_52_reg_3055[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[13]_i_12 
       (.I0(\add_ln885_52_reg_3055[13]_i_6_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_16_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [8]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [6]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [6]),
        .I5(p_reg_reg_n_98),
        .O(\add_ln885_52_reg_3055[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_13 
       (.I0(P[2]),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [10]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [10]),
        .O(\add_ln885_52_reg_3055[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_14 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [9]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [9]),
        .O(\add_ln885_52_reg_3055[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_15 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [8]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [8]),
        .O(\add_ln885_52_reg_3055[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_16 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [7]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [7]),
        .O(\add_ln885_52_reg_3055[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_17 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [6]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [6]),
        .O(\add_ln885_52_reg_3055[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[13]_i_2 
       (.I0(\add_ln885_52_reg_3055_reg[13] [11]),
        .I1(\add_ln885_52_reg_3055[13]_i_13_n_0 ),
        .I2(p_reg_reg_n_95),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [9]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [9]),
        .O(\add_ln885_52_reg_3055[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[13]_i_20 
       (.I0(P[3]),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [11]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [11]),
        .O(\add_ln885_52_reg_3055[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[13]_i_3 
       (.I0(\add_ln885_52_reg_3055_reg[13] [10]),
        .I1(\add_ln885_52_reg_3055[13]_i_14_n_0 ),
        .I2(p_reg_reg_n_96),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [8]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [8]),
        .O(\add_ln885_52_reg_3055[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[13]_i_4 
       (.I0(\add_ln885_52_reg_3055_reg[13] [9]),
        .I1(\add_ln885_52_reg_3055[13]_i_15_n_0 ),
        .I2(p_reg_reg_n_97),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [7]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [7]),
        .O(\add_ln885_52_reg_3055[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[13]_i_5 
       (.I0(\add_ln885_52_reg_3055_reg[13] [8]),
        .I1(\add_ln885_52_reg_3055[13]_i_16_n_0 ),
        .I2(p_reg_reg_n_98),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [6]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [6]),
        .O(\add_ln885_52_reg_3055[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[13]_i_6 
       (.I0(\add_ln885_52_reg_3055_reg[13] [7]),
        .I1(\add_ln885_52_reg_3055[13]_i_17_n_0 ),
        .I2(p_reg_reg_n_99),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [5]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [5]),
        .O(\add_ln885_52_reg_3055[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[13]_i_8 
       (.I0(\add_ln885_52_reg_3055[13]_i_2_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_20_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [12]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [10]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [10]),
        .I5(P[2]),
        .O(\add_ln885_52_reg_3055[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[13]_i_9 
       (.I0(\add_ln885_52_reg_3055[13]_i_3_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_13_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [11]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [9]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [9]),
        .I5(p_reg_reg_n_95),
        .O(\add_ln885_52_reg_3055[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[7]_i_10 
       (.I0(\add_ln885_52_reg_3055[7]_i_3_n_0 ),
        .I1(\add_ln885_52_reg_3055[7]_i_17_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [6]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [4]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [4]),
        .I5(p_reg_reg_n_100),
        .O(\add_ln885_52_reg_3055[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[7]_i_11 
       (.I0(\add_ln885_52_reg_3055[7]_i_4_n_0 ),
        .I1(\add_ln885_52_reg_3055[7]_i_18_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [5]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [3]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [3]),
        .I5(p_reg_reg_n_101),
        .O(\add_ln885_52_reg_3055[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[7]_i_12 
       (.I0(\add_ln885_52_reg_3055[7]_i_5_n_0 ),
        .I1(\add_ln885_52_reg_3055[7]_i_19_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [4]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [2]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [2]),
        .I5(p_reg_reg_n_102),
        .O(\add_ln885_52_reg_3055[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[7]_i_13 
       (.I0(\add_ln885_52_reg_3055[7]_i_6_n_0 ),
        .I1(\add_ln885_52_reg_3055[7]_i_20_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [3]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [1]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [1]),
        .I5(p_reg_reg_n_103),
        .O(\add_ln885_52_reg_3055[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln885_52_reg_3055[7]_i_14 
       (.I0(\add_ln885_52_reg_3055[7]_i_21_n_0 ),
        .I1(\add_ln885_52_reg_3055_reg[13] [2]),
        .I2(P[1]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [0]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [0]),
        .I5(\add_ln885_52_reg_3055_reg[13] [1]),
        .O(\add_ln885_52_reg_3055[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[7]_i_17 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [5]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [5]),
        .O(\add_ln885_52_reg_3055[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[7]_i_18 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [4]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [4]),
        .O(\add_ln885_52_reg_3055[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[7]_i_19 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [3]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [3]),
        .O(\add_ln885_52_reg_3055[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[7]_i_2 
       (.I0(\add_ln885_52_reg_3055_reg[13] [6]),
        .I1(\add_ln885_52_reg_3055[7]_i_17_n_0 ),
        .I2(p_reg_reg_n_100),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [4]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [4]),
        .O(\add_ln885_52_reg_3055[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[7]_i_20 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [2]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [2]),
        .O(\add_ln885_52_reg_3055[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_52_reg_3055[7]_i_21 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_52_reg_3055[13]_i_8_1 [1]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_0 [1]),
        .O(\add_ln885_52_reg_3055[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[7]_i_3 
       (.I0(\add_ln885_52_reg_3055_reg[13] [5]),
        .I1(\add_ln885_52_reg_3055[7]_i_18_n_0 ),
        .I2(p_reg_reg_n_101),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [3]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [3]),
        .O(\add_ln885_52_reg_3055[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[7]_i_4 
       (.I0(\add_ln885_52_reg_3055_reg[13] [4]),
        .I1(\add_ln885_52_reg_3055[7]_i_19_n_0 ),
        .I2(p_reg_reg_n_102),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [2]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [2]),
        .O(\add_ln885_52_reg_3055[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[7]_i_5 
       (.I0(\add_ln885_52_reg_3055_reg[13] [3]),
        .I1(\add_ln885_52_reg_3055[7]_i_20_n_0 ),
        .I2(p_reg_reg_n_103),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [1]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [1]),
        .O(\add_ln885_52_reg_3055[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_52_reg_3055[7]_i_6 
       (.I0(\add_ln885_52_reg_3055_reg[13] [2]),
        .I1(\add_ln885_52_reg_3055[7]_i_21_n_0 ),
        .I2(P[1]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_0 [0]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_1 [0]),
        .O(\add_ln885_52_reg_3055[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln885_52_reg_3055[7]_i_7 
       (.I0(P[1]),
        .I1(\add_ln885_52_reg_3055[13]_i_8_0 [0]),
        .I2(\add_ln885_52_reg_3055[13]_i_8_1 [0]),
        .I3(\add_ln885_52_reg_3055_reg[13] [2]),
        .I4(\add_ln885_52_reg_3055[7]_i_21_n_0 ),
        .O(\add_ln885_52_reg_3055[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_52_reg_3055[7]_i_9 
       (.I0(\add_ln885_52_reg_3055[7]_i_2_n_0 ),
        .I1(\add_ln885_52_reg_3055[13]_i_17_n_0 ),
        .I2(\add_ln885_52_reg_3055_reg[13] [7]),
        .I3(\add_ln885_52_reg_3055[13]_i_8_1 [5]),
        .I4(\add_ln885_52_reg_3055[13]_i_8_0 [5]),
        .I5(p_reg_reg_n_99),
        .O(\add_ln885_52_reg_3055[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_52_reg_3055_reg[13]_i_1 
       (.CI(\add_ln885_52_reg_3055_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_52_reg_3055_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln885_52_reg_3055_reg[13]_i_1_n_3 ,\add_ln885_52_reg_3055_reg[13]_i_1_n_4 ,\add_ln885_52_reg_3055_reg[13]_i_1_n_5 ,\add_ln885_52_reg_3055_reg[13]_i_1_n_6 ,\add_ln885_52_reg_3055_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_52_reg_3055[13]_i_2_n_0 ,\add_ln885_52_reg_3055[13]_i_3_n_0 ,\add_ln885_52_reg_3055[13]_i_4_n_0 ,\add_ln885_52_reg_3055[13]_i_5_n_0 ,\add_ln885_52_reg_3055[13]_i_6_n_0 }),
        .O({\NLW_add_ln885_52_reg_3055_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln885_52_reg_3055_reg[13]_0 ,\add_ln885_52_reg_3055[13]_i_8_n_0 ,\add_ln885_52_reg_3055[13]_i_9_n_0 ,\add_ln885_52_reg_3055[13]_i_10_n_0 ,\add_ln885_52_reg_3055[13]_i_11_n_0 ,\add_ln885_52_reg_3055[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_52_reg_3055_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_52_reg_3055_reg[7]_i_1_n_0 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_1 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_2 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_3 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_4 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_5 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_6 ,\add_ln885_52_reg_3055_reg[7]_i_1_n_7 }),
        .DI({\add_ln885_52_reg_3055[7]_i_2_n_0 ,\add_ln885_52_reg_3055[7]_i_3_n_0 ,\add_ln885_52_reg_3055[7]_i_4_n_0 ,\add_ln885_52_reg_3055[7]_i_5_n_0 ,\add_ln885_52_reg_3055[7]_i_6_n_0 ,\add_ln885_52_reg_3055[7]_i_7_n_0 ,DI,\add_ln885_52_reg_3055_reg[13] [0]}),
        .O(D[7:0]),
        .S({\add_ln885_52_reg_3055[7]_i_9_n_0 ,\add_ln885_52_reg_3055[7]_i_10_n_0 ,\add_ln885_52_reg_3055[7]_i_11_n_0 ,\add_ln885_52_reg_3055[7]_i_12_n_0 ,\add_ln885_52_reg_3055[7]_i_13_n_0 ,\add_ln885_52_reg_3055[7]_i_14_n_0 ,S}));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P[4:2],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,P[1:0]}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_35
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_52_reg_3055_reg[13] ,
    \add_ln885_52_reg_3055_reg[13]_0 ,
    \add_ln885_52_reg_3055_reg[13]_1 ,
    \add_ln885_52_reg_3055_reg[13]_2 );
  output [13:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln885_52_reg_3055_reg[13] ;
  input \add_ln885_52_reg_3055_reg[13]_0 ;
  input [1:0]\add_ln885_52_reg_3055_reg[13]_1 ;
  input [1:0]\add_ln885_52_reg_3055_reg[13]_2 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_52_reg_3055[13]_i_18_n_0 ;
  wire [0:0]\add_ln885_52_reg_3055_reg[13] ;
  wire \add_ln885_52_reg_3055_reg[13]_0 ;
  wire [1:0]\add_ln885_52_reg_3055_reg[13]_1 ;
  wire [1:0]\add_ln885_52_reg_3055_reg[13]_2 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_52_reg_3055[13]_i_18 
       (.I0(P[11]),
        .I1(\add_ln885_52_reg_3055_reg[13]_1 [0]),
        .I2(\add_ln885_52_reg_3055_reg[13]_2 [0]),
        .O(\add_ln885_52_reg_3055[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln885_52_reg_3055[13]_i_7 
       (.I0(\add_ln885_52_reg_3055[13]_i_18_n_0 ),
        .I1(\add_ln885_52_reg_3055_reg[13] ),
        .I2(\add_ln885_52_reg_3055_reg[13]_0 ),
        .I3(P[12]),
        .I4(\add_ln885_52_reg_3055_reg[13]_1 [1]),
        .I5(\add_ln885_52_reg_3055_reg[13]_2 [1]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_36
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_45_reg_3050_reg[13]_i_14 ,
    \add_ln885_45_reg_3050_reg[13]_i_14_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_14 ;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_45_reg_3050[13]_i_30 
       (.I0(P[12]),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_0 [0]),
        .I3(\add_ln885_45_reg_3050_reg[13]_i_14 [1]),
        .I4(\add_ln885_45_reg_3050_reg[13]_i_14_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_37
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_45_reg_3050_reg[13]_i_15 ,
    \add_ln885_45_reg_3050_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  input [1:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_15 ;
  wire [1:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_45_reg_3050[13]_i_41 
       (.I0(P[12]),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_0 [0]),
        .I3(\add_ln885_45_reg_3050_reg[13]_i_15 [1]),
        .I4(\add_ln885_45_reg_3050_reg[13]_i_15_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_38
   (P,
    O,
    \add_ln885_45_reg_3050[13]_i_35_0 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_45_reg_3050_reg[13]_i_14_0 ,
    \add_ln885_45_reg_3050_reg[13]_i_14_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_45_reg_3050[13]_i_35_0 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_45_reg_3050[13]_i_25_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_26_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_27_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_28_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_29_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_31_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_32_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_33_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_34_n_0 ;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_35_0 ;
  wire \add_ln885_45_reg_3050[13]_i_35_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_47_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_48_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_49_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_50_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_51_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_52_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_53_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_54_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_55_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_56_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_57_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_58_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_59_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_60_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_61_n_0 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_0 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_14_1 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_14_n_3 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_14_n_4 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_14_n_5 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_14_n_6 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_14_n_7 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_0 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_1 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_2 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_3 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_4 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_5 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_6 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_19_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_45_reg_3050_reg[13]_i_14_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_45_reg_3050_reg[13]_i_14_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_25 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [11]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [11]),
        .O(\add_ln885_45_reg_3050[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_26 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [10]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [10]),
        .O(\add_ln885_45_reg_3050[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_27 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [9]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [9]),
        .O(\add_ln885_45_reg_3050[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_28 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [8]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [8]),
        .O(\add_ln885_45_reg_3050[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_29 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [7]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [7]),
        .O(\add_ln885_45_reg_3050[13]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_31 
       (.I0(\add_ln885_45_reg_3050[13]_i_25_n_0 ),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_45_reg_3050_reg[13]_i_14_1 [12]),
        .O(\add_ln885_45_reg_3050[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_32 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [11]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [11]),
        .I3(\add_ln885_45_reg_3050[13]_i_26_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_33 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [10]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [10]),
        .I3(\add_ln885_45_reg_3050[13]_i_27_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_34 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [9]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [9]),
        .I3(\add_ln885_45_reg_3050[13]_i_28_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_35 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [8]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [8]),
        .I3(\add_ln885_45_reg_3050[13]_i_29_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_47 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [6]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [6]),
        .O(\add_ln885_45_reg_3050[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_48 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [5]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [5]),
        .O(\add_ln885_45_reg_3050[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_49 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [4]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [4]),
        .O(\add_ln885_45_reg_3050[13]_i_49_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_50 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [3]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [3]),
        .O(\add_ln885_45_reg_3050[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_51 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [2]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [2]),
        .O(\add_ln885_45_reg_3050[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_52 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [1]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [1]),
        .O(\add_ln885_45_reg_3050[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_53 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_54 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [7]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [7]),
        .I3(\add_ln885_45_reg_3050[13]_i_47_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_54_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_55 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [6]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [6]),
        .I3(\add_ln885_45_reg_3050[13]_i_48_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_55_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_56 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [5]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [5]),
        .I3(\add_ln885_45_reg_3050[13]_i_49_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_56_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_57 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [4]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [4]),
        .I3(\add_ln885_45_reg_3050[13]_i_50_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_58 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [3]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [3]),
        .I3(\add_ln885_45_reg_3050[13]_i_51_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_59 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [2]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [2]),
        .I3(\add_ln885_45_reg_3050[13]_i_52_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_60 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [1]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [1]),
        .I3(\add_ln885_45_reg_3050[13]_i_53_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_61 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_14_0 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_14_1 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_61_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[13]_i_14 
       (.CI(\add_ln885_45_reg_3050_reg[13]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_45_reg_3050_reg[13]_i_14_CO_UNCONNECTED [7:5],\add_ln885_45_reg_3050_reg[13]_i_14_n_3 ,\add_ln885_45_reg_3050_reg[13]_i_14_n_4 ,\add_ln885_45_reg_3050_reg[13]_i_14_n_5 ,\add_ln885_45_reg_3050_reg[13]_i_14_n_6 ,\add_ln885_45_reg_3050_reg[13]_i_14_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_45_reg_3050[13]_i_25_n_0 ,\add_ln885_45_reg_3050[13]_i_26_n_0 ,\add_ln885_45_reg_3050[13]_i_27_n_0 ,\add_ln885_45_reg_3050[13]_i_28_n_0 ,\add_ln885_45_reg_3050[13]_i_29_n_0 }),
        .O({\NLW_add_ln885_45_reg_3050_reg[13]_i_14_O_UNCONNECTED [7:6],\add_ln885_45_reg_3050[13]_i_35_0 }),
        .S({1'b0,1'b0,S,\add_ln885_45_reg_3050[13]_i_31_n_0 ,\add_ln885_45_reg_3050[13]_i_32_n_0 ,\add_ln885_45_reg_3050[13]_i_33_n_0 ,\add_ln885_45_reg_3050[13]_i_34_n_0 ,\add_ln885_45_reg_3050[13]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[13]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_45_reg_3050_reg[13]_i_19_n_0 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_1 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_2 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_3 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_4 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_5 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_6 ,\add_ln885_45_reg_3050_reg[13]_i_19_n_7 }),
        .DI({\add_ln885_45_reg_3050[13]_i_47_n_0 ,\add_ln885_45_reg_3050[13]_i_48_n_0 ,\add_ln885_45_reg_3050[13]_i_49_n_0 ,\add_ln885_45_reg_3050[13]_i_50_n_0 ,\add_ln885_45_reg_3050[13]_i_51_n_0 ,\add_ln885_45_reg_3050[13]_i_52_n_0 ,\add_ln885_45_reg_3050[13]_i_53_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln885_45_reg_3050[13]_i_54_n_0 ,\add_ln885_45_reg_3050[13]_i_55_n_0 ,\add_ln885_45_reg_3050[13]_i_56_n_0 ,\add_ln885_45_reg_3050[13]_i_57_n_0 ,\add_ln885_45_reg_3050[13]_i_58_n_0 ,\add_ln885_45_reg_3050[13]_i_59_n_0 ,\add_ln885_45_reg_3050[13]_i_60_n_0 ,\add_ln885_45_reg_3050[13]_i_61_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_39
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_40
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_41
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_42
   (P,
    \add_ln885_45_reg_3050[13]_i_76_0 ,
    \add_ln885_45_reg_3050[13]_i_46_0 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_45_reg_3050_reg[13]_i_15_0 ,
    \add_ln885_45_reg_3050_reg[13]_i_15_1 );
  output [1:0]P;
  output [7:0]\add_ln885_45_reg_3050[13]_i_76_0 ;
  output [5:0]\add_ln885_45_reg_3050[13]_i_46_0 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;
  input [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_45_reg_3050[13]_i_36_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_37_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_38_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_39_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_40_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_42_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_43_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_44_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_45_n_0 ;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_46_0 ;
  wire \add_ln885_45_reg_3050[13]_i_46_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_62_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_63_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_64_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_65_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_66_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_67_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_68_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_69_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_70_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_71_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_72_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_73_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_74_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_75_n_0 ;
  wire [7:0]\add_ln885_45_reg_3050[13]_i_76_0 ;
  wire \add_ln885_45_reg_3050[13]_i_76_n_0 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_0 ;
  wire [12:0]\add_ln885_45_reg_3050_reg[13]_i_15_1 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_15_n_3 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_15_n_4 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_15_n_5 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_15_n_6 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_15_n_7 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_0 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_1 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_2 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_3 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_4 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_5 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_6 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_20_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_45_reg_3050_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_45_reg_3050_reg[13]_i_15_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_36 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [11]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [11]),
        .O(\add_ln885_45_reg_3050[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_37 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [10]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [10]),
        .O(\add_ln885_45_reg_3050[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_38 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [9]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [9]),
        .O(\add_ln885_45_reg_3050[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_39 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [8]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [8]),
        .O(\add_ln885_45_reg_3050[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_40 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [7]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [7]),
        .O(\add_ln885_45_reg_3050[13]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_42 
       (.I0(\add_ln885_45_reg_3050[13]_i_36_n_0 ),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_45_reg_3050_reg[13]_i_15_1 [12]),
        .O(\add_ln885_45_reg_3050[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_43 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [11]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [11]),
        .I3(\add_ln885_45_reg_3050[13]_i_37_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_43_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_44 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [10]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [10]),
        .I3(\add_ln885_45_reg_3050[13]_i_38_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_44_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_45 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [9]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [9]),
        .I3(\add_ln885_45_reg_3050[13]_i_39_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_46 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [8]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [8]),
        .I3(\add_ln885_45_reg_3050[13]_i_40_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_62 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [6]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [6]),
        .O(\add_ln885_45_reg_3050[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_63 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [5]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [5]),
        .O(\add_ln885_45_reg_3050[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_64 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [4]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [4]),
        .O(\add_ln885_45_reg_3050[13]_i_64_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_65 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [3]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [3]),
        .O(\add_ln885_45_reg_3050[13]_i_65_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_66 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [2]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [2]),
        .O(\add_ln885_45_reg_3050[13]_i_66_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_67 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [1]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [1]),
        .O(\add_ln885_45_reg_3050[13]_i_67_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_68 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_69 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [7]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [7]),
        .I3(\add_ln885_45_reg_3050[13]_i_62_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_70 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [6]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [6]),
        .I3(\add_ln885_45_reg_3050[13]_i_63_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_71 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [5]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [5]),
        .I3(\add_ln885_45_reg_3050[13]_i_64_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_71_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_72 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [4]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [4]),
        .I3(\add_ln885_45_reg_3050[13]_i_65_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_73 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [3]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [3]),
        .I3(\add_ln885_45_reg_3050[13]_i_66_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_73_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_74 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [2]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [2]),
        .I3(\add_ln885_45_reg_3050[13]_i_67_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_74_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_75 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [1]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [1]),
        .I3(\add_ln885_45_reg_3050[13]_i_68_n_0 ),
        .O(\add_ln885_45_reg_3050[13]_i_75_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_76 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_45_reg_3050_reg[13]_i_15_0 [0]),
        .I2(\add_ln885_45_reg_3050_reg[13]_i_15_1 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_76_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[13]_i_15 
       (.CI(\add_ln885_45_reg_3050_reg[13]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_45_reg_3050_reg[13]_i_15_CO_UNCONNECTED [7:5],\add_ln885_45_reg_3050_reg[13]_i_15_n_3 ,\add_ln885_45_reg_3050_reg[13]_i_15_n_4 ,\add_ln885_45_reg_3050_reg[13]_i_15_n_5 ,\add_ln885_45_reg_3050_reg[13]_i_15_n_6 ,\add_ln885_45_reg_3050_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_45_reg_3050[13]_i_36_n_0 ,\add_ln885_45_reg_3050[13]_i_37_n_0 ,\add_ln885_45_reg_3050[13]_i_38_n_0 ,\add_ln885_45_reg_3050[13]_i_39_n_0 ,\add_ln885_45_reg_3050[13]_i_40_n_0 }),
        .O({\NLW_add_ln885_45_reg_3050_reg[13]_i_15_O_UNCONNECTED [7:6],\add_ln885_45_reg_3050[13]_i_46_0 }),
        .S({1'b0,1'b0,S,\add_ln885_45_reg_3050[13]_i_42_n_0 ,\add_ln885_45_reg_3050[13]_i_43_n_0 ,\add_ln885_45_reg_3050[13]_i_44_n_0 ,\add_ln885_45_reg_3050[13]_i_45_n_0 ,\add_ln885_45_reg_3050[13]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[13]_i_20 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_45_reg_3050_reg[13]_i_20_n_0 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_1 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_2 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_3 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_4 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_5 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_6 ,\add_ln885_45_reg_3050_reg[13]_i_20_n_7 }),
        .DI({\add_ln885_45_reg_3050[13]_i_62_n_0 ,\add_ln885_45_reg_3050[13]_i_63_n_0 ,\add_ln885_45_reg_3050[13]_i_64_n_0 ,\add_ln885_45_reg_3050[13]_i_65_n_0 ,\add_ln885_45_reg_3050[13]_i_66_n_0 ,\add_ln885_45_reg_3050[13]_i_67_n_0 ,\add_ln885_45_reg_3050[13]_i_68_n_0 ,1'b0}),
        .O(\add_ln885_45_reg_3050[13]_i_76_0 ),
        .S({\add_ln885_45_reg_3050[13]_i_69_n_0 ,\add_ln885_45_reg_3050[13]_i_70_n_0 ,\add_ln885_45_reg_3050[13]_i_71_n_0 ,\add_ln885_45_reg_3050[13]_i_72_n_0 ,\add_ln885_45_reg_3050[13]_i_73_n_0 ,\add_ln885_45_reg_3050[13]_i_74_n_0 ,\add_ln885_45_reg_3050[13]_i_75_n_0 ,\add_ln885_45_reg_3050[13]_i_76_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_43
   (D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P,
    O,
    \add_ln885_45_reg_3050_reg[13] ,
    \add_ln885_45_reg_3050[13]_i_7_0 ,
    \add_ln885_45_reg_3050[13]_i_7_1 );
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln885_45_reg_3050_reg[13] ;
  input [5:0]\add_ln885_45_reg_3050[13]_i_7_0 ;
  input [5:0]\add_ln885_45_reg_3050[13]_i_7_1 ;

  wire [13:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire \add_ln885_45_reg_3050[13]_i_10_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_11_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_12_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_13_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_16_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_17_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_18_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_21_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_22_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_23_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_24_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_2_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_3_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_4_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_5_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_6_n_0 ;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_7_0 ;
  wire [5:0]\add_ln885_45_reg_3050[13]_i_7_1 ;
  wire \add_ln885_45_reg_3050[13]_i_7_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_8_n_0 ;
  wire \add_ln885_45_reg_3050[13]_i_9_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_10_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_11_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_12_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_13_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_14_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_15_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_16_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_17_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_18_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_19_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_20_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_21_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_2_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_3_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_4_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_5_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_6_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_7_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_8_n_0 ;
  wire \add_ln885_45_reg_3050[7]_i_9_n_0 ;
  wire [7:0]\add_ln885_45_reg_3050_reg[13] ;
  wire \add_ln885_45_reg_3050_reg[13]_i_1_n_3 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_1_n_4 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_1_n_5 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_1_n_6 ;
  wire \add_ln885_45_reg_3050_reg[13]_i_1_n_7 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_0 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_1 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_2 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_3 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_4 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_5 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_6 ;
  wire \add_ln885_45_reg_3050_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_45_reg_3050_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_45_reg_3050_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[13]_i_10 
       (.I0(\add_ln885_45_reg_3050[13]_i_4_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_16_n_0 ),
        .I2(P[10]),
        .I3(\add_ln885_45_reg_3050[13]_i_7_0 [1]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_1 [1]),
        .I5(p_reg_reg_n_96),
        .O(\add_ln885_45_reg_3050[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[13]_i_11 
       (.I0(\add_ln885_45_reg_3050[13]_i_5_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_17_n_0 ),
        .I2(P[9]),
        .I3(\add_ln885_45_reg_3050[13]_i_7_0 [0]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_1 [0]),
        .I5(p_reg_reg_n_97),
        .O(\add_ln885_45_reg_3050[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[13]_i_12 
       (.I0(\add_ln885_45_reg_3050[13]_i_6_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_18_n_0 ),
        .I2(P[8]),
        .I3(\add_ln885_45_reg_3050_reg[13] [7]),
        .I4(O[7]),
        .I5(p_reg_reg_n_98),
        .O(\add_ln885_45_reg_3050[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_13 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [3]),
        .I2(\add_ln885_45_reg_3050[13]_i_7_1 [3]),
        .O(\add_ln885_45_reg_3050[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_16 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [2]),
        .I2(\add_ln885_45_reg_3050[13]_i_7_1 [2]),
        .O(\add_ln885_45_reg_3050[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_17 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [1]),
        .I2(\add_ln885_45_reg_3050[13]_i_7_1 [1]),
        .O(\add_ln885_45_reg_3050[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_18 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [0]),
        .I2(\add_ln885_45_reg_3050[13]_i_7_1 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[13]_i_2 
       (.I0(P[11]),
        .I1(\add_ln885_45_reg_3050[13]_i_13_n_0 ),
        .I2(p_reg_reg_n_95),
        .I3(\add_ln885_45_reg_3050[13]_i_7_1 [2]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_0 [2]),
        .O(\add_ln885_45_reg_3050[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_21 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_45_reg_3050_reg[13] [7]),
        .I2(O[7]),
        .O(\add_ln885_45_reg_3050[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_45_reg_3050[13]_i_22 
       (.I0(\add_ln885_45_reg_3050[13]_i_7_0 [3]),
        .I1(\add_ln885_45_reg_3050[13]_i_7_1 [3]),
        .I2(p_reg_reg_n_94),
        .O(\add_ln885_45_reg_3050[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[13]_i_23 
       (.I0(\add_ln885_45_reg_3050[13]_i_7_1 [5]),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [5]),
        .I2(p_reg_reg_n_92),
        .I3(P[13]),
        .O(\add_ln885_45_reg_3050[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[13]_i_24 
       (.I0(p_reg_reg_n_93),
        .I1(\add_ln885_45_reg_3050[13]_i_7_0 [4]),
        .I2(\add_ln885_45_reg_3050[13]_i_7_1 [4]),
        .O(\add_ln885_45_reg_3050[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[13]_i_3 
       (.I0(P[10]),
        .I1(\add_ln885_45_reg_3050[13]_i_16_n_0 ),
        .I2(p_reg_reg_n_96),
        .I3(\add_ln885_45_reg_3050[13]_i_7_1 [1]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_0 [1]),
        .O(\add_ln885_45_reg_3050[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[13]_i_4 
       (.I0(P[9]),
        .I1(\add_ln885_45_reg_3050[13]_i_17_n_0 ),
        .I2(p_reg_reg_n_97),
        .I3(\add_ln885_45_reg_3050[13]_i_7_1 [0]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_0 [0]),
        .O(\add_ln885_45_reg_3050[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[13]_i_5 
       (.I0(P[8]),
        .I1(\add_ln885_45_reg_3050[13]_i_18_n_0 ),
        .I2(p_reg_reg_n_98),
        .I3(O[7]),
        .I4(\add_ln885_45_reg_3050_reg[13] [7]),
        .O(\add_ln885_45_reg_3050[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[13]_i_6 
       (.I0(P[7]),
        .I1(\add_ln885_45_reg_3050[13]_i_21_n_0 ),
        .I2(p_reg_reg_n_99),
        .I3(O[6]),
        .I4(\add_ln885_45_reg_3050_reg[13] [6]),
        .O(\add_ln885_45_reg_3050[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln885_45_reg_3050[13]_i_7 
       (.I0(\add_ln885_45_reg_3050[13]_i_22_n_0 ),
        .I1(P[12]),
        .I2(\add_ln885_45_reg_3050[13]_i_23_n_0 ),
        .I3(\add_ln885_45_reg_3050[13]_i_7_0 [4]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_1 [4]),
        .I5(p_reg_reg_n_93),
        .O(\add_ln885_45_reg_3050[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[13]_i_8 
       (.I0(\add_ln885_45_reg_3050[13]_i_2_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_24_n_0 ),
        .I2(P[12]),
        .I3(\add_ln885_45_reg_3050[13]_i_7_0 [3]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_1 [3]),
        .I5(p_reg_reg_n_94),
        .O(\add_ln885_45_reg_3050[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[13]_i_9 
       (.I0(\add_ln885_45_reg_3050[13]_i_3_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_13_n_0 ),
        .I2(P[11]),
        .I3(\add_ln885_45_reg_3050[13]_i_7_0 [2]),
        .I4(\add_ln885_45_reg_3050[13]_i_7_1 [2]),
        .I5(p_reg_reg_n_95),
        .O(\add_ln885_45_reg_3050[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[7]_i_10 
       (.I0(\add_ln885_45_reg_3050[7]_i_3_n_0 ),
        .I1(\add_ln885_45_reg_3050[7]_i_17_n_0 ),
        .I2(P[6]),
        .I3(\add_ln885_45_reg_3050_reg[13] [5]),
        .I4(O[5]),
        .I5(p_reg_reg_n_100),
        .O(\add_ln885_45_reg_3050[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[7]_i_11 
       (.I0(\add_ln885_45_reg_3050[7]_i_4_n_0 ),
        .I1(\add_ln885_45_reg_3050[7]_i_18_n_0 ),
        .I2(P[5]),
        .I3(\add_ln885_45_reg_3050_reg[13] [4]),
        .I4(O[4]),
        .I5(p_reg_reg_n_101),
        .O(\add_ln885_45_reg_3050[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[7]_i_12 
       (.I0(\add_ln885_45_reg_3050[7]_i_5_n_0 ),
        .I1(\add_ln885_45_reg_3050[7]_i_19_n_0 ),
        .I2(P[4]),
        .I3(\add_ln885_45_reg_3050_reg[13] [3]),
        .I4(O[3]),
        .I5(p_reg_reg_n_102),
        .O(\add_ln885_45_reg_3050[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[7]_i_13 
       (.I0(\add_ln885_45_reg_3050[7]_i_6_n_0 ),
        .I1(\add_ln885_45_reg_3050[7]_i_20_n_0 ),
        .I2(P[3]),
        .I3(\add_ln885_45_reg_3050_reg[13] [2]),
        .I4(O[2]),
        .I5(p_reg_reg_n_103),
        .O(\add_ln885_45_reg_3050[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln885_45_reg_3050[7]_i_14 
       (.I0(\add_ln885_45_reg_3050[7]_i_21_n_0 ),
        .I1(P[2]),
        .I2(p_reg_reg_n_104),
        .I3(\add_ln885_45_reg_3050_reg[13] [1]),
        .I4(O[1]),
        .I5(P[1]),
        .O(\add_ln885_45_reg_3050[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln885_45_reg_3050[7]_i_15 
       (.I0(\add_ln885_45_reg_3050[7]_i_8_n_0 ),
        .I1(p_reg_reg_n_105),
        .I2(O[0]),
        .I3(\add_ln885_45_reg_3050_reg[13] [0]),
        .O(\add_ln885_45_reg_3050[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[7]_i_16 
       (.I0(O[0]),
        .I1(\add_ln885_45_reg_3050_reg[13] [0]),
        .I2(p_reg_reg_n_105),
        .I3(P[0]),
        .O(\add_ln885_45_reg_3050[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[7]_i_17 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_45_reg_3050_reg[13] [6]),
        .I2(O[6]),
        .O(\add_ln885_45_reg_3050[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[7]_i_18 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_45_reg_3050_reg[13] [5]),
        .I2(O[5]),
        .O(\add_ln885_45_reg_3050[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[7]_i_19 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_45_reg_3050_reg[13] [4]),
        .I2(O[4]),
        .O(\add_ln885_45_reg_3050[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[7]_i_2 
       (.I0(P[6]),
        .I1(\add_ln885_45_reg_3050[7]_i_17_n_0 ),
        .I2(p_reg_reg_n_100),
        .I3(O[5]),
        .I4(\add_ln885_45_reg_3050_reg[13] [5]),
        .O(\add_ln885_45_reg_3050[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[7]_i_20 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_45_reg_3050_reg[13] [3]),
        .I2(O[3]),
        .O(\add_ln885_45_reg_3050[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_45_reg_3050[7]_i_21 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_45_reg_3050_reg[13] [2]),
        .I2(O[2]),
        .O(\add_ln885_45_reg_3050[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[7]_i_3 
       (.I0(P[5]),
        .I1(\add_ln885_45_reg_3050[7]_i_18_n_0 ),
        .I2(p_reg_reg_n_101),
        .I3(O[4]),
        .I4(\add_ln885_45_reg_3050_reg[13] [4]),
        .O(\add_ln885_45_reg_3050[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[7]_i_4 
       (.I0(P[4]),
        .I1(\add_ln885_45_reg_3050[7]_i_19_n_0 ),
        .I2(p_reg_reg_n_102),
        .I3(O[3]),
        .I4(\add_ln885_45_reg_3050_reg[13] [3]),
        .O(\add_ln885_45_reg_3050[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[7]_i_5 
       (.I0(P[3]),
        .I1(\add_ln885_45_reg_3050[7]_i_20_n_0 ),
        .I2(p_reg_reg_n_103),
        .I3(O[2]),
        .I4(\add_ln885_45_reg_3050_reg[13] [2]),
        .O(\add_ln885_45_reg_3050[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_45_reg_3050[7]_i_6 
       (.I0(P[2]),
        .I1(\add_ln885_45_reg_3050[7]_i_21_n_0 ),
        .I2(p_reg_reg_n_104),
        .I3(O[1]),
        .I4(\add_ln885_45_reg_3050_reg[13] [1]),
        .O(\add_ln885_45_reg_3050[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln885_45_reg_3050[7]_i_7 
       (.I0(p_reg_reg_n_104),
        .I1(O[1]),
        .I2(\add_ln885_45_reg_3050_reg[13] [1]),
        .I3(P[2]),
        .I4(\add_ln885_45_reg_3050[7]_i_21_n_0 ),
        .O(\add_ln885_45_reg_3050[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_45_reg_3050[7]_i_8 
       (.I0(O[1]),
        .I1(\add_ln885_45_reg_3050_reg[13] [1]),
        .I2(p_reg_reg_n_104),
        .I3(P[1]),
        .O(\add_ln885_45_reg_3050[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_45_reg_3050[7]_i_9 
       (.I0(\add_ln885_45_reg_3050[7]_i_2_n_0 ),
        .I1(\add_ln885_45_reg_3050[13]_i_21_n_0 ),
        .I2(P[7]),
        .I3(\add_ln885_45_reg_3050_reg[13] [6]),
        .I4(O[6]),
        .I5(p_reg_reg_n_99),
        .O(\add_ln885_45_reg_3050[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[13]_i_1 
       (.CI(\add_ln885_45_reg_3050_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_45_reg_3050_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln885_45_reg_3050_reg[13]_i_1_n_3 ,\add_ln885_45_reg_3050_reg[13]_i_1_n_4 ,\add_ln885_45_reg_3050_reg[13]_i_1_n_5 ,\add_ln885_45_reg_3050_reg[13]_i_1_n_6 ,\add_ln885_45_reg_3050_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_45_reg_3050[13]_i_2_n_0 ,\add_ln885_45_reg_3050[13]_i_3_n_0 ,\add_ln885_45_reg_3050[13]_i_4_n_0 ,\add_ln885_45_reg_3050[13]_i_5_n_0 ,\add_ln885_45_reg_3050[13]_i_6_n_0 }),
        .O({\NLW_add_ln885_45_reg_3050_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln885_45_reg_3050[13]_i_7_n_0 ,\add_ln885_45_reg_3050[13]_i_8_n_0 ,\add_ln885_45_reg_3050[13]_i_9_n_0 ,\add_ln885_45_reg_3050[13]_i_10_n_0 ,\add_ln885_45_reg_3050[13]_i_11_n_0 ,\add_ln885_45_reg_3050[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_45_reg_3050_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_45_reg_3050_reg[7]_i_1_n_0 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_1 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_2 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_3 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_4 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_5 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_6 ,\add_ln885_45_reg_3050_reg[7]_i_1_n_7 }),
        .DI({\add_ln885_45_reg_3050[7]_i_2_n_0 ,\add_ln885_45_reg_3050[7]_i_3_n_0 ,\add_ln885_45_reg_3050[7]_i_4_n_0 ,\add_ln885_45_reg_3050[7]_i_5_n_0 ,\add_ln885_45_reg_3050[7]_i_6_n_0 ,\add_ln885_45_reg_3050[7]_i_7_n_0 ,\add_ln885_45_reg_3050[7]_i_8_n_0 ,P[0]}),
        .O(D[7:0]),
        .S({\add_ln885_45_reg_3050[7]_i_9_n_0 ,\add_ln885_45_reg_3050[7]_i_10_n_0 ,\add_ln885_45_reg_3050[7]_i_11_n_0 ,\add_ln885_45_reg_3050[7]_i_12_n_0 ,\add_ln885_45_reg_3050[7]_i_13_n_0 ,\add_ln885_45_reg_3050[7]_i_14_n_0 ,\add_ln885_45_reg_3050[7]_i_15_n_0 ,\add_ln885_45_reg_3050[7]_i_16_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_44
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_118 ,
    \add_ln885_30_reg_3045_reg[13]_i_118_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_118 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_137 
       (.I0(P[12]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_0 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_118 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_118_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_45
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_46
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_117 ,
    \add_ln885_30_reg_3045_reg[13]_i_117_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_117 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_126 
       (.I0(P[12]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_0 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_117 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_117_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_47
   (P,
    \add_ln885_30_reg_3045[13]_i_157_0 ,
    \add_ln885_30_reg_3045[13]_i_131_0 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_117_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_117_1 );
  output [1:0]P;
  output [7:0]\add_ln885_30_reg_3045[13]_i_157_0 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_131_0 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_30_reg_3045[13]_i_121_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_122_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_123_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_124_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_125_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_127_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_128_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_129_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_130_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_131_0 ;
  wire \add_ln885_30_reg_3045[13]_i_131_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_143_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_144_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_145_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_146_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_147_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_148_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_149_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_150_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_151_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_152_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_153_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_154_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_155_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_156_n_0 ;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_157_0 ;
  wire \add_ln885_30_reg_3045[13]_i_157_n_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_117_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_117_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_117_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_117_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_117_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_117_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_0 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_119_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_117_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_117_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_121 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [11]),
        .O(\add_ln885_30_reg_3045[13]_i_121_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_122 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [10]),
        .O(\add_ln885_30_reg_3045[13]_i_122_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_123 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [9]),
        .O(\add_ln885_30_reg_3045[13]_i_123_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_124 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [8]),
        .O(\add_ln885_30_reg_3045[13]_i_124_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_125 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [7]),
        .O(\add_ln885_30_reg_3045[13]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_127 
       (.I0(\add_ln885_30_reg_3045[13]_i_121_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_117_1 [12]),
        .O(\add_ln885_30_reg_3045[13]_i_127_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_128 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [11]),
        .I3(\add_ln885_30_reg_3045[13]_i_122_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_128_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_129 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [10]),
        .I3(\add_ln885_30_reg_3045[13]_i_123_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_129_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_130 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [9]),
        .I3(\add_ln885_30_reg_3045[13]_i_124_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_130_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_131 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [8]),
        .I3(\add_ln885_30_reg_3045[13]_i_125_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_131_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_143 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [6]),
        .O(\add_ln885_30_reg_3045[13]_i_143_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_144 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [5]),
        .O(\add_ln885_30_reg_3045[13]_i_144_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_145 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [4]),
        .O(\add_ln885_30_reg_3045[13]_i_145_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_146 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [3]),
        .O(\add_ln885_30_reg_3045[13]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_147 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [2]),
        .O(\add_ln885_30_reg_3045[13]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_148 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [1]),
        .O(\add_ln885_30_reg_3045[13]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_149 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_149_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_150 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [7]),
        .I3(\add_ln885_30_reg_3045[13]_i_143_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_150_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_151 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [6]),
        .I3(\add_ln885_30_reg_3045[13]_i_144_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_151_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_152 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [5]),
        .I3(\add_ln885_30_reg_3045[13]_i_145_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_152_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_153 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [4]),
        .I3(\add_ln885_30_reg_3045[13]_i_146_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_153_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_154 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [3]),
        .I3(\add_ln885_30_reg_3045[13]_i_147_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_154_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_155 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [2]),
        .I3(\add_ln885_30_reg_3045[13]_i_148_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_155_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_156 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [1]),
        .I3(\add_ln885_30_reg_3045[13]_i_149_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_157 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_117_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_117_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_157_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_117 
       (.CI(\add_ln885_30_reg_3045_reg[13]_i_119_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_117_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_117_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_117_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_117_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_117_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_117_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_121_n_0 ,\add_ln885_30_reg_3045[13]_i_122_n_0 ,\add_ln885_30_reg_3045[13]_i_123_n_0 ,\add_ln885_30_reg_3045[13]_i_124_n_0 ,\add_ln885_30_reg_3045[13]_i_125_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_117_O_UNCONNECTED [7:6],\add_ln885_30_reg_3045[13]_i_131_0 }),
        .S({1'b0,1'b0,S,\add_ln885_30_reg_3045[13]_i_127_n_0 ,\add_ln885_30_reg_3045[13]_i_128_n_0 ,\add_ln885_30_reg_3045[13]_i_129_n_0 ,\add_ln885_30_reg_3045[13]_i_130_n_0 ,\add_ln885_30_reg_3045[13]_i_131_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_119 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[13]_i_119_n_0 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_1 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_2 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_119_n_7 }),
        .DI({\add_ln885_30_reg_3045[13]_i_143_n_0 ,\add_ln885_30_reg_3045[13]_i_144_n_0 ,\add_ln885_30_reg_3045[13]_i_145_n_0 ,\add_ln885_30_reg_3045[13]_i_146_n_0 ,\add_ln885_30_reg_3045[13]_i_147_n_0 ,\add_ln885_30_reg_3045[13]_i_148_n_0 ,\add_ln885_30_reg_3045[13]_i_149_n_0 ,1'b0}),
        .O(\add_ln885_30_reg_3045[13]_i_157_0 ),
        .S({\add_ln885_30_reg_3045[13]_i_150_n_0 ,\add_ln885_30_reg_3045[13]_i_151_n_0 ,\add_ln885_30_reg_3045[13]_i_152_n_0 ,\add_ln885_30_reg_3045[13]_i_153_n_0 ,\add_ln885_30_reg_3045[13]_i_154_n_0 ,\add_ln885_30_reg_3045[13]_i_155_n_0 ,\add_ln885_30_reg_3045[13]_i_156_n_0 ,\add_ln885_30_reg_3045[13]_i_157_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_48
   (P,
    \add_ln885_30_reg_3045[13]_i_172_0 ,
    O,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_118_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_118_1 );
  output [1:0]P;
  output [7:0]\add_ln885_30_reg_3045[13]_i_172_0 ;
  output [5:0]O;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [5:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_30_reg_3045[13]_i_132_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_133_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_134_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_135_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_136_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_138_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_139_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_140_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_141_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_142_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_158_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_159_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_160_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_161_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_162_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_163_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_164_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_165_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_166_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_167_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_168_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_169_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_170_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_171_n_0 ;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_172_0 ;
  wire \add_ln885_30_reg_3045[13]_i_172_n_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_118_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_118_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_118_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_118_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_118_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_118_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_0 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_120_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_118_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_118_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_132 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [11]),
        .O(\add_ln885_30_reg_3045[13]_i_132_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_133 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [10]),
        .O(\add_ln885_30_reg_3045[13]_i_133_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_134 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [9]),
        .O(\add_ln885_30_reg_3045[13]_i_134_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_135 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [8]),
        .O(\add_ln885_30_reg_3045[13]_i_135_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_136 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [7]),
        .O(\add_ln885_30_reg_3045[13]_i_136_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_138 
       (.I0(\add_ln885_30_reg_3045[13]_i_132_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_118_1 [12]),
        .O(\add_ln885_30_reg_3045[13]_i_138_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_139 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [11]),
        .I3(\add_ln885_30_reg_3045[13]_i_133_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_139_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_140 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [10]),
        .I3(\add_ln885_30_reg_3045[13]_i_134_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_140_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_141 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [9]),
        .I3(\add_ln885_30_reg_3045[13]_i_135_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_141_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_142 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [8]),
        .I3(\add_ln885_30_reg_3045[13]_i_136_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_142_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_158 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [6]),
        .O(\add_ln885_30_reg_3045[13]_i_158_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_159 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [5]),
        .O(\add_ln885_30_reg_3045[13]_i_159_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_160 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [4]),
        .O(\add_ln885_30_reg_3045[13]_i_160_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_161 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [3]),
        .O(\add_ln885_30_reg_3045[13]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_162 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [2]),
        .O(\add_ln885_30_reg_3045[13]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_163 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [1]),
        .O(\add_ln885_30_reg_3045[13]_i_163_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_164 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_164_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_165 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [7]),
        .I3(\add_ln885_30_reg_3045[13]_i_158_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_165_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_166 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [6]),
        .I3(\add_ln885_30_reg_3045[13]_i_159_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_166_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_167 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [5]),
        .I3(\add_ln885_30_reg_3045[13]_i_160_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_167_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_168 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [4]),
        .I3(\add_ln885_30_reg_3045[13]_i_161_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_168_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_169 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [3]),
        .I3(\add_ln885_30_reg_3045[13]_i_162_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_170 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [2]),
        .I3(\add_ln885_30_reg_3045[13]_i_163_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_171 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [1]),
        .I3(\add_ln885_30_reg_3045[13]_i_164_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_172 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_118_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_118_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_172_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_118 
       (.CI(\add_ln885_30_reg_3045_reg[13]_i_120_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_118_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_118_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_118_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_118_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_118_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_118_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_132_n_0 ,\add_ln885_30_reg_3045[13]_i_133_n_0 ,\add_ln885_30_reg_3045[13]_i_134_n_0 ,\add_ln885_30_reg_3045[13]_i_135_n_0 ,\add_ln885_30_reg_3045[13]_i_136_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_118_O_UNCONNECTED [7:6],O}),
        .S({1'b0,1'b0,S,\add_ln885_30_reg_3045[13]_i_138_n_0 ,\add_ln885_30_reg_3045[13]_i_139_n_0 ,\add_ln885_30_reg_3045[13]_i_140_n_0 ,\add_ln885_30_reg_3045[13]_i_141_n_0 ,\add_ln885_30_reg_3045[13]_i_142_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_120 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[13]_i_120_n_0 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_1 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_2 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_120_n_7 }),
        .DI({\add_ln885_30_reg_3045[13]_i_158_n_0 ,\add_ln885_30_reg_3045[13]_i_159_n_0 ,\add_ln885_30_reg_3045[13]_i_160_n_0 ,\add_ln885_30_reg_3045[13]_i_161_n_0 ,\add_ln885_30_reg_3045[13]_i_162_n_0 ,\add_ln885_30_reg_3045[13]_i_163_n_0 ,\add_ln885_30_reg_3045[13]_i_164_n_0 ,1'b0}),
        .O(\add_ln885_30_reg_3045[13]_i_172_0 ),
        .S({\add_ln885_30_reg_3045[13]_i_165_n_0 ,\add_ln885_30_reg_3045[13]_i_166_n_0 ,\add_ln885_30_reg_3045[13]_i_167_n_0 ,\add_ln885_30_reg_3045[13]_i_168_n_0 ,\add_ln885_30_reg_3045[13]_i_169_n_0 ,\add_ln885_30_reg_3045[13]_i_170_n_0 ,\add_ln885_30_reg_3045[13]_i_171_n_0 ,\add_ln885_30_reg_3045[13]_i_172_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_49
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_50
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_13 ,
    \add_ln885_30_reg_3045_reg[13]_i_13_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_13 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_33 
       (.I0(P[12]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_0 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_13 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_13_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_51
   (P,
    O,
    \add_ln885_30_reg_3045[13]_i_38_0 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_13_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_13_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_30_reg_3045[13]_i_38_0 ;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_1 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_30_reg_3045[13]_i_28_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_29_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_30_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_31_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_32_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_34_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_35_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_36_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_37_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_38_0 ;
  wire \add_ln885_30_reg_3045[13]_i_38_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_23_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_24_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_25_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_26_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_27_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_28_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_29_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_30_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_31_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_32_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_33_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_34_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_35_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_36_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_37_n_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_13_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_13_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_13_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_13_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_13_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_13_n_7 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_0 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_1 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_2 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_3 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_4 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_5 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_6 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_9_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_13_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_13_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_28 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [11]),
        .O(\add_ln885_30_reg_3045[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_29 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [10]),
        .O(\add_ln885_30_reg_3045[13]_i_29_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_30 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [9]),
        .O(\add_ln885_30_reg_3045[13]_i_30_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_31 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [8]),
        .O(\add_ln885_30_reg_3045[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_32 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [7]),
        .O(\add_ln885_30_reg_3045[13]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_34 
       (.I0(\add_ln885_30_reg_3045[13]_i_28_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_13_1 [12]),
        .O(\add_ln885_30_reg_3045[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_35 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [11]),
        .I3(\add_ln885_30_reg_3045[13]_i_29_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_36 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [10]),
        .I3(\add_ln885_30_reg_3045[13]_i_30_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_37 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [9]),
        .I3(\add_ln885_30_reg_3045[13]_i_31_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_38 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [8]),
        .I3(\add_ln885_30_reg_3045[13]_i_32_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_23 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [6]),
        .O(\add_ln885_30_reg_3045[7]_i_23_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_24 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [5]),
        .O(\add_ln885_30_reg_3045[7]_i_24_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_25 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [4]),
        .O(\add_ln885_30_reg_3045[7]_i_25_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_26 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [3]),
        .O(\add_ln885_30_reg_3045[7]_i_26_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_27 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [2]),
        .O(\add_ln885_30_reg_3045[7]_i_27_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_28 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [1]),
        .O(\add_ln885_30_reg_3045[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[7]_i_29 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [0]),
        .O(\add_ln885_30_reg_3045[7]_i_29_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_30 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [7]),
        .I3(\add_ln885_30_reg_3045[7]_i_23_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_30_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_31 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [6]),
        .I3(\add_ln885_30_reg_3045[7]_i_24_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_31_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_32 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [5]),
        .I3(\add_ln885_30_reg_3045[7]_i_25_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_32_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_33 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [4]),
        .I3(\add_ln885_30_reg_3045[7]_i_26_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_33_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_34 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [3]),
        .I3(\add_ln885_30_reg_3045[7]_i_27_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_34_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_35 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [2]),
        .I3(\add_ln885_30_reg_3045[7]_i_28_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_35_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[7]_i_36 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [1]),
        .I3(\add_ln885_30_reg_3045[7]_i_29_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_36_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_37 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_13_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_13_1 [0]),
        .O(\add_ln885_30_reg_3045[7]_i_37_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_13 
       (.CI(\add_ln885_30_reg_3045_reg[7]_i_9_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_13_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_13_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_13_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_13_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_13_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_13_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_28_n_0 ,\add_ln885_30_reg_3045[13]_i_29_n_0 ,\add_ln885_30_reg_3045[13]_i_30_n_0 ,\add_ln885_30_reg_3045[13]_i_31_n_0 ,\add_ln885_30_reg_3045[13]_i_32_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_13_O_UNCONNECTED [7:6],\add_ln885_30_reg_3045[13]_i_38_0 }),
        .S({1'b0,1'b0,S,\add_ln885_30_reg_3045[13]_i_34_n_0 ,\add_ln885_30_reg_3045[13]_i_35_n_0 ,\add_ln885_30_reg_3045[13]_i_36_n_0 ,\add_ln885_30_reg_3045[13]_i_37_n_0 ,\add_ln885_30_reg_3045[13]_i_38_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[7]_i_9 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[7]_i_9_n_0 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_1 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_2 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_3 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_4 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_5 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_6 ,\add_ln885_30_reg_3045_reg[7]_i_9_n_7 }),
        .DI({\add_ln885_30_reg_3045[7]_i_23_n_0 ,\add_ln885_30_reg_3045[7]_i_24_n_0 ,\add_ln885_30_reg_3045[7]_i_25_n_0 ,\add_ln885_30_reg_3045[7]_i_26_n_0 ,\add_ln885_30_reg_3045[7]_i_27_n_0 ,\add_ln885_30_reg_3045[7]_i_28_n_0 ,\add_ln885_30_reg_3045[7]_i_29_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln885_30_reg_3045[7]_i_30_n_0 ,\add_ln885_30_reg_3045[7]_i_31_n_0 ,\add_ln885_30_reg_3045[7]_i_32_n_0 ,\add_ln885_30_reg_3045[7]_i_33_n_0 ,\add_ln885_30_reg_3045[7]_i_34_n_0 ,\add_ln885_30_reg_3045[7]_i_35_n_0 ,\add_ln885_30_reg_3045[7]_i_36_n_0 ,\add_ln885_30_reg_3045[7]_i_37_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_52
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_53
   (P,
    \add_ln885_30_reg_3045[13]_i_86_0 ,
    \add_ln885_30_reg_3045[13]_i_49_0 ,
    D,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    O,
    \add_ln885_30_reg_3045_reg[13] ,
    \add_ln885_30_reg_3045_reg[13]_0 ,
    \add_ln885_30_reg_3045_reg[13]_1 ,
    \add_ln885_30_reg_3045_reg[13]_2 ,
    S,
    DI,
    \add_ln885_30_reg_3045_reg[7] ,
    \add_ln885_30_reg_3045_reg[13]_3 ,
    \add_ln885_30_reg_3045_reg[13]_4 ,
    \add_ln885_30_reg_3045_reg[13]_i_15_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_15_1 ,
    \add_ln885_30_reg_3045_reg[13]_5 ,
    \add_ln885_30_reg_3045_reg[13]_6 ,
    \add_ln885_30_reg_3045_reg[13]_7 );
  output [1:0]P;
  output [1:0]\add_ln885_30_reg_3045[13]_i_86_0 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_49_0 ;
  output [13:0]D;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [7:0]O;
  input [6:0]\add_ln885_30_reg_3045_reg[13] ;
  input [6:0]\add_ln885_30_reg_3045_reg[13]_0 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_1 ;
  input \add_ln885_30_reg_3045_reg[13]_2 ;
  input [0:0]S;
  input [0:0]DI;
  input [1:0]\add_ln885_30_reg_3045_reg[7] ;
  input [2:0]\add_ln885_30_reg_3045_reg[13]_3 ;
  input [3:0]\add_ln885_30_reg_3045_reg[13]_4 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_1 ;
  input \add_ln885_30_reg_3045_reg[13]_5 ;
  input [0:0]\add_ln885_30_reg_3045_reg[13]_6 ;
  input [0:0]\add_ln885_30_reg_3045_reg[13]_7 ;

  wire [13:0]D;
  wire [0:0]DI;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [1:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_30_reg_3045[13]_i_11_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_12_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_24_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_39_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_40_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_41_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_42_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_43_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_45_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_46_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_47_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_48_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_49_0 ;
  wire \add_ln885_30_reg_3045[13]_i_49_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_5_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_6_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_72_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_73_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_74_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_75_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_76_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_77_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_78_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_79_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_80_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_81_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_82_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_83_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_84_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_85_n_0 ;
  wire [1:0]\add_ln885_30_reg_3045[13]_i_86_0 ;
  wire \add_ln885_30_reg_3045[13]_i_86_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_10_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_11_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_12_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_13_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_14_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_15_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_18_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_19_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_20_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_21_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_22_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_2_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_3_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_4_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_5_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_6_n_0 ;
  wire \add_ln885_30_reg_3045[7]_i_7_n_0 ;
  wire [6:0]\add_ln885_30_reg_3045_reg[13] ;
  wire [6:0]\add_ln885_30_reg_3045_reg[13]_0 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_2 ;
  wire [2:0]\add_ln885_30_reg_3045_reg[13]_3 ;
  wire [3:0]\add_ln885_30_reg_3045_reg[13]_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_5 ;
  wire [0:0]\add_ln885_30_reg_3045_reg[13]_6 ;
  wire [0:0]\add_ln885_30_reg_3045_reg[13]_7 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_15_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_15_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_15_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_15_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_15_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_15_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_1_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_1_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_1_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_1_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_1_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_0 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_10 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_11 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_12 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_13 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_8 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_21_n_9 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[7] ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_0 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_1 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_2 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_3 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_4 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_5 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_6 ;
  wire \add_ln885_30_reg_3045_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_15_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[13]_i_11 
       (.I0(\add_ln885_30_reg_3045[13]_i_5_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_5 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_1 [1]),
        .I3(\add_ln885_30_reg_3045_reg[13]_6 ),
        .I4(\add_ln885_30_reg_3045_reg[13]_7 ),
        .I5(\add_ln885_30_reg_3045[13]_i_49_0 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[13]_i_12 
       (.I0(\add_ln885_30_reg_3045[13]_i_6_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_2 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_1 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [6]),
        .I4(\add_ln885_30_reg_3045_reg[13] [6]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_8 ),
        .O(\add_ln885_30_reg_3045[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_24 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_8 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13] [6]),
        .O(\add_ln885_30_reg_3045[13]_i_24_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_39 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [11]),
        .O(\add_ln885_30_reg_3045[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_40 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [10]),
        .O(\add_ln885_30_reg_3045[13]_i_40_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_41 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [9]),
        .O(\add_ln885_30_reg_3045[13]_i_41_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_42 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [8]),
        .O(\add_ln885_30_reg_3045[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_43 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [7]),
        .O(\add_ln885_30_reg_3045[13]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_45 
       (.I0(\add_ln885_30_reg_3045[13]_i_39_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_15_1 [12]),
        .O(\add_ln885_30_reg_3045[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_46 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [11]),
        .I3(\add_ln885_30_reg_3045[13]_i_40_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_47 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [10]),
        .I3(\add_ln885_30_reg_3045[13]_i_41_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_48 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [9]),
        .I3(\add_ln885_30_reg_3045[13]_i_42_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_49 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [8]),
        .I3(\add_ln885_30_reg_3045[13]_i_43_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[13]_i_5 
       (.I0(\add_ln885_30_reg_3045_reg[13]_1 [0]),
        .I1(\add_ln885_30_reg_3045_reg[13]_2 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_8 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [6]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [6]),
        .O(\add_ln885_30_reg_3045[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[13]_i_6 
       (.I0(O[7]),
        .I1(\add_ln885_30_reg_3045[13]_i_24_n_0 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_9 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [5]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [5]),
        .O(\add_ln885_30_reg_3045[13]_i_6_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_72 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [6]),
        .O(\add_ln885_30_reg_3045[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_73 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [5]),
        .O(\add_ln885_30_reg_3045[13]_i_73_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_74 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [4]),
        .O(\add_ln885_30_reg_3045[13]_i_74_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_75 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [3]),
        .O(\add_ln885_30_reg_3045[13]_i_75_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_76 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [2]),
        .O(\add_ln885_30_reg_3045[13]_i_76_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_77 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [1]),
        .O(\add_ln885_30_reg_3045[13]_i_77_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_78 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_78_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_79 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [7]),
        .I3(\add_ln885_30_reg_3045[13]_i_72_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_79_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_80 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [6]),
        .I3(\add_ln885_30_reg_3045[13]_i_73_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_80_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_81 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [5]),
        .I3(\add_ln885_30_reg_3045[13]_i_74_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_81_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_82 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [4]),
        .I3(\add_ln885_30_reg_3045[13]_i_75_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_82_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_83 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [3]),
        .I3(\add_ln885_30_reg_3045[13]_i_76_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_83_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_84 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [2]),
        .I3(\add_ln885_30_reg_3045[13]_i_77_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_84_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_85 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [1]),
        .I3(\add_ln885_30_reg_3045[13]_i_78_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_85_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_86 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[7]_i_10 
       (.I0(\add_ln885_30_reg_3045[7]_i_2_n_0 ),
        .I1(\add_ln885_30_reg_3045[13]_i_24_n_0 ),
        .I2(O[7]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [5]),
        .I4(\add_ln885_30_reg_3045_reg[13] [5]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_9 ),
        .O(\add_ln885_30_reg_3045[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[7]_i_11 
       (.I0(\add_ln885_30_reg_3045[7]_i_3_n_0 ),
        .I1(\add_ln885_30_reg_3045[7]_i_18_n_0 ),
        .I2(O[6]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [4]),
        .I4(\add_ln885_30_reg_3045_reg[13] [4]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_10 ),
        .O(\add_ln885_30_reg_3045[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[7]_i_12 
       (.I0(\add_ln885_30_reg_3045[7]_i_4_n_0 ),
        .I1(\add_ln885_30_reg_3045[7]_i_19_n_0 ),
        .I2(O[5]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [3]),
        .I4(\add_ln885_30_reg_3045_reg[13] [3]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_11 ),
        .O(\add_ln885_30_reg_3045[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[7]_i_13 
       (.I0(\add_ln885_30_reg_3045[7]_i_5_n_0 ),
        .I1(\add_ln885_30_reg_3045[7]_i_20_n_0 ),
        .I2(O[4]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [2]),
        .I4(\add_ln885_30_reg_3045_reg[13] [2]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_12 ),
        .O(\add_ln885_30_reg_3045[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln885_30_reg_3045[7]_i_14 
       (.I0(\add_ln885_30_reg_3045[7]_i_6_n_0 ),
        .I1(\add_ln885_30_reg_3045[7]_i_21_n_0 ),
        .I2(O[3]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13] [1]),
        .I5(\add_ln885_30_reg_3045_reg[13]_i_21_n_13 ),
        .O(\add_ln885_30_reg_3045[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln885_30_reg_3045[7]_i_15 
       (.I0(\add_ln885_30_reg_3045[7]_i_22_n_0 ),
        .I1(O[2]),
        .I2(\add_ln885_30_reg_3045[13]_i_86_0 [1]),
        .I3(\add_ln885_30_reg_3045_reg[13]_0 [0]),
        .I4(\add_ln885_30_reg_3045_reg[13] [0]),
        .I5(O[1]),
        .O(\add_ln885_30_reg_3045[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_18 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_9 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13] [5]),
        .O(\add_ln885_30_reg_3045[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_19 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_10 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13] [4]),
        .O(\add_ln885_30_reg_3045[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[7]_i_2 
       (.I0(O[6]),
        .I1(\add_ln885_30_reg_3045[7]_i_18_n_0 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_10 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [4]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [4]),
        .O(\add_ln885_30_reg_3045[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_20 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_11 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13] [3]),
        .O(\add_ln885_30_reg_3045[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_21 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_12 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13] [2]),
        .O(\add_ln885_30_reg_3045[7]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[7]_i_22 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_21_n_13 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13] [1]),
        .O(\add_ln885_30_reg_3045[7]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[7]_i_3 
       (.I0(O[5]),
        .I1(\add_ln885_30_reg_3045[7]_i_19_n_0 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_11 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [3]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [3]),
        .O(\add_ln885_30_reg_3045[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[7]_i_4 
       (.I0(O[4]),
        .I1(\add_ln885_30_reg_3045[7]_i_20_n_0 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_12 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [2]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [2]),
        .O(\add_ln885_30_reg_3045[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[7]_i_5 
       (.I0(O[3]),
        .I1(\add_ln885_30_reg_3045[7]_i_21_n_0 ),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_21_n_13 ),
        .I3(\add_ln885_30_reg_3045_reg[13] [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [1]),
        .O(\add_ln885_30_reg_3045[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln885_30_reg_3045[7]_i_6 
       (.I0(O[2]),
        .I1(\add_ln885_30_reg_3045[7]_i_22_n_0 ),
        .I2(\add_ln885_30_reg_3045[13]_i_86_0 [1]),
        .I3(\add_ln885_30_reg_3045_reg[13] [0]),
        .I4(\add_ln885_30_reg_3045_reg[13]_0 [0]),
        .O(\add_ln885_30_reg_3045[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln885_30_reg_3045[7]_i_7 
       (.I0(\add_ln885_30_reg_3045[13]_i_86_0 [1]),
        .I1(\add_ln885_30_reg_3045_reg[13] [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_0 [0]),
        .I3(O[2]),
        .I4(\add_ln885_30_reg_3045[7]_i_22_n_0 ),
        .O(\add_ln885_30_reg_3045[7]_i_7_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_1 
       (.CI(\add_ln885_30_reg_3045_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_1_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_1_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_1_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_1_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045_reg[13]_3 ,\add_ln885_30_reg_3045[13]_i_5_n_0 ,\add_ln885_30_reg_3045[13]_i_6_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln885_30_reg_3045_reg[13]_4 ,\add_ln885_30_reg_3045[13]_i_11_n_0 ,\add_ln885_30_reg_3045[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_15 
       (.CI(\add_ln885_30_reg_3045_reg[13]_i_21_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_15_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_15_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_15_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_15_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_15_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_39_n_0 ,\add_ln885_30_reg_3045[13]_i_40_n_0 ,\add_ln885_30_reg_3045[13]_i_41_n_0 ,\add_ln885_30_reg_3045[13]_i_42_n_0 ,\add_ln885_30_reg_3045[13]_i_43_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_15_O_UNCONNECTED [7:6],\add_ln885_30_reg_3045[13]_i_49_0 }),
        .S({1'b0,1'b0,S,\add_ln885_30_reg_3045[13]_i_45_n_0 ,\add_ln885_30_reg_3045[13]_i_46_n_0 ,\add_ln885_30_reg_3045[13]_i_47_n_0 ,\add_ln885_30_reg_3045[13]_i_48_n_0 ,\add_ln885_30_reg_3045[13]_i_49_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_21 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[13]_i_21_n_0 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_1 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_2 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_7 }),
        .DI({\add_ln885_30_reg_3045[13]_i_72_n_0 ,\add_ln885_30_reg_3045[13]_i_73_n_0 ,\add_ln885_30_reg_3045[13]_i_74_n_0 ,\add_ln885_30_reg_3045[13]_i_75_n_0 ,\add_ln885_30_reg_3045[13]_i_76_n_0 ,\add_ln885_30_reg_3045[13]_i_77_n_0 ,\add_ln885_30_reg_3045[13]_i_78_n_0 ,1'b0}),
        .O({\add_ln885_30_reg_3045_reg[13]_i_21_n_8 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_9 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_10 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_11 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_12 ,\add_ln885_30_reg_3045_reg[13]_i_21_n_13 ,\add_ln885_30_reg_3045[13]_i_86_0 }),
        .S({\add_ln885_30_reg_3045[13]_i_79_n_0 ,\add_ln885_30_reg_3045[13]_i_80_n_0 ,\add_ln885_30_reg_3045[13]_i_81_n_0 ,\add_ln885_30_reg_3045[13]_i_82_n_0 ,\add_ln885_30_reg_3045[13]_i_83_n_0 ,\add_ln885_30_reg_3045[13]_i_84_n_0 ,\add_ln885_30_reg_3045[13]_i_85_n_0 ,\add_ln885_30_reg_3045[13]_i_86_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[7]_i_1_n_0 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_1 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_2 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_3 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_4 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_5 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_6 ,\add_ln885_30_reg_3045_reg[7]_i_1_n_7 }),
        .DI({\add_ln885_30_reg_3045[7]_i_2_n_0 ,\add_ln885_30_reg_3045[7]_i_3_n_0 ,\add_ln885_30_reg_3045[7]_i_4_n_0 ,\add_ln885_30_reg_3045[7]_i_5_n_0 ,\add_ln885_30_reg_3045[7]_i_6_n_0 ,\add_ln885_30_reg_3045[7]_i_7_n_0 ,DI,O[0]}),
        .O(D[7:0]),
        .S({\add_ln885_30_reg_3045[7]_i_10_n_0 ,\add_ln885_30_reg_3045[7]_i_11_n_0 ,\add_ln885_30_reg_3045[7]_i_12_n_0 ,\add_ln885_30_reg_3045[7]_i_13_n_0 ,\add_ln885_30_reg_3045[7]_i_14_n_0 ,\add_ln885_30_reg_3045[7]_i_15_n_0 ,\add_ln885_30_reg_3045_reg[7] }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_54
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_55
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_16 ,
    \add_ln885_30_reg_3045_reg[13]_i_16_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_16 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_55 
       (.I0(P[12]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_0 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_16 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_16_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_56
   (P,
    S,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    RSTA,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln885_30_reg_3045_reg[13]_i_15 ,
    \add_ln885_30_reg_3045_reg[13]_i_15_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input RSTA;
  input [7:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  input [1:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_15 ;
  wire [1:0]\add_ln885_30_reg_3045_reg[13]_i_15_0 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_92;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_44 
       (.I0(P[12]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_15 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_15_0 [0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_15 [1]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_15_0 [1]),
        .I5(p_reg_reg_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_57
   (P,
    O,
    \add_ln885_30_reg_3045[13]_i_60_0 ,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    E,
    RSTA,
    DSP_ALU_INST_1,
    A,
    S,
    \add_ln885_30_reg_3045_reg[13]_i_16_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_16_1 );
  output [1:0]P;
  output [7:0]O;
  output [5:0]\add_ln885_30_reg_3045[13]_i_60_0 ;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]E;
  input RSTA;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]A;
  input [0:0]S;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;
  input [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_1 ;

  wire [7:0]A;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]P;
  wire [1:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln885_30_reg_3045[13]_i_100_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_101_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_50_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_51_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_52_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_53_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_54_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_56_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_57_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_58_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_59_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_60_0 ;
  wire \add_ln885_30_reg_3045[13]_i_60_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_87_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_88_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_89_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_90_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_91_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_92_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_93_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_94_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_95_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_96_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_97_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_98_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_99_n_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_0 ;
  wire [12:0]\add_ln885_30_reg_3045_reg[13]_i_16_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_16_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_16_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_16_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_16_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_16_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_0 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_22_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_16_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_16_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_100 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [1]),
        .I3(\add_ln885_30_reg_3045[13]_i_93_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_100_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_101 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_101_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_50 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [11]),
        .O(\add_ln885_30_reg_3045[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_51 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [10]),
        .O(\add_ln885_30_reg_3045[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_52 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [9]),
        .O(\add_ln885_30_reg_3045[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_53 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [8]),
        .O(\add_ln885_30_reg_3045[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_54 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [7]),
        .O(\add_ln885_30_reg_3045[13]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_56 
       (.I0(\add_ln885_30_reg_3045[13]_i_50_n_0 ),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [12]),
        .I2(P[0]),
        .I3(\add_ln885_30_reg_3045_reg[13]_i_16_1 [12]),
        .O(\add_ln885_30_reg_3045[13]_i_56_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_57 
       (.I0(p_reg_reg_n_94),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [11]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [11]),
        .I3(\add_ln885_30_reg_3045[13]_i_51_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_58 
       (.I0(p_reg_reg_n_95),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [10]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [10]),
        .I3(\add_ln885_30_reg_3045[13]_i_52_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_59 
       (.I0(p_reg_reg_n_96),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [9]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [9]),
        .I3(\add_ln885_30_reg_3045[13]_i_53_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_60 
       (.I0(p_reg_reg_n_97),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [8]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [8]),
        .I3(\add_ln885_30_reg_3045[13]_i_54_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_87 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [6]),
        .O(\add_ln885_30_reg_3045[13]_i_87_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_88 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [5]),
        .O(\add_ln885_30_reg_3045[13]_i_88_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_89 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [4]),
        .O(\add_ln885_30_reg_3045[13]_i_89_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_90 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [3]),
        .O(\add_ln885_30_reg_3045[13]_i_90_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_91 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [2]),
        .O(\add_ln885_30_reg_3045[13]_i_91_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_92 
       (.I0(p_reg_reg_n_104),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [1]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [1]),
        .O(\add_ln885_30_reg_3045[13]_i_92_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_93 
       (.I0(p_reg_reg_n_105),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [0]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [0]),
        .O(\add_ln885_30_reg_3045[13]_i_93_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_94 
       (.I0(p_reg_reg_n_98),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [7]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [7]),
        .I3(\add_ln885_30_reg_3045[13]_i_87_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_94_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_95 
       (.I0(p_reg_reg_n_99),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [6]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [6]),
        .I3(\add_ln885_30_reg_3045[13]_i_88_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_95_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_96 
       (.I0(p_reg_reg_n_100),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [5]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [5]),
        .I3(\add_ln885_30_reg_3045[13]_i_89_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_96_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_97 
       (.I0(p_reg_reg_n_101),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [4]),
        .I3(\add_ln885_30_reg_3045[13]_i_90_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_97_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_98 
       (.I0(p_reg_reg_n_102),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [3]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [3]),
        .I3(\add_ln885_30_reg_3045[13]_i_91_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_98_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_99 
       (.I0(p_reg_reg_n_103),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_16_0 [2]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_16_1 [2]),
        .I3(\add_ln885_30_reg_3045[13]_i_92_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_99_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_16 
       (.CI(\add_ln885_30_reg_3045_reg[13]_i_22_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_16_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_16_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_16_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_16_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_16_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_16_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_50_n_0 ,\add_ln885_30_reg_3045[13]_i_51_n_0 ,\add_ln885_30_reg_3045[13]_i_52_n_0 ,\add_ln885_30_reg_3045[13]_i_53_n_0 ,\add_ln885_30_reg_3045[13]_i_54_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_16_O_UNCONNECTED [7:6],\add_ln885_30_reg_3045[13]_i_60_0 }),
        .S({1'b0,1'b0,S,\add_ln885_30_reg_3045[13]_i_56_n_0 ,\add_ln885_30_reg_3045[13]_i_57_n_0 ,\add_ln885_30_reg_3045[13]_i_58_n_0 ,\add_ln885_30_reg_3045[13]_i_59_n_0 ,\add_ln885_30_reg_3045[13]_i_60_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_22 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[13]_i_22_n_0 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_1 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_2 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_22_n_7 }),
        .DI({\add_ln885_30_reg_3045[13]_i_87_n_0 ,\add_ln885_30_reg_3045[13]_i_88_n_0 ,\add_ln885_30_reg_3045[13]_i_89_n_0 ,\add_ln885_30_reg_3045[13]_i_90_n_0 ,\add_ln885_30_reg_3045[13]_i_91_n_0 ,\add_ln885_30_reg_3045[13]_i_92_n_0 ,\add_ln885_30_reg_3045[13]_i_93_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln885_30_reg_3045[13]_i_94_n_0 ,\add_ln885_30_reg_3045[13]_i_95_n_0 ,\add_ln885_30_reg_3045[13]_i_96_n_0 ,\add_ln885_30_reg_3045[13]_i_97_n_0 ,\add_ln885_30_reg_3045[13]_i_98_n_0 ,\add_ln885_30_reg_3045[13]_i_99_n_0 ,\add_ln885_30_reg_3045[13]_i_100_n_0 ,\add_ln885_30_reg_3045[13]_i_101_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[0]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(Q[0]),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_58
   (P,
    Q,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  input [1:0]Q;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire [1:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[0]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_muladd_8s_8s_14s_14_4_1_DSP48_1_59
   (\add_ln885_30_reg_3045[13]_i_116_0 ,
    \add_ln885_30_reg_3045[13]_i_71_0 ,
    E,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_ALU_INST_1,
    O,
    \add_ln885_30_reg_3045_reg[13]_i_17_0 ,
    \add_ln885_30_reg_3045_reg[13]_i_17_1 ,
    \add_ln885_30_reg_3045_reg[13]_i_17_2 );
  output [7:0]\add_ln885_30_reg_3045[13]_i_116_0 ;
  output [5:0]\add_ln885_30_reg_3045[13]_i_71_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]Q;
  input [7:0]DSP_ALU_INST_1;
  input [5:0]O;
  input [5:0]\add_ln885_30_reg_3045_reg[13]_i_17_0 ;
  input [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_1 ;
  input [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_2 ;

  wire [7:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [5:0]O;
  wire [0:0]Q;
  wire \add_ln885_30_reg_3045[13]_i_102_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_103_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_104_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_105_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_106_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_107_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_108_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_109_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_110_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_111_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_112_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_113_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_114_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_115_n_0 ;
  wire [7:0]\add_ln885_30_reg_3045[13]_i_116_0 ;
  wire \add_ln885_30_reg_3045[13]_i_116_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_61_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_62_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_63_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_64_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_65_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_66_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_67_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_68_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_69_n_0 ;
  wire \add_ln885_30_reg_3045[13]_i_70_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045[13]_i_71_0 ;
  wire \add_ln885_30_reg_3045[13]_i_71_n_0 ;
  wire [5:0]\add_ln885_30_reg_3045_reg[13]_i_17_0 ;
  wire [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_1 ;
  wire [7:0]\add_ln885_30_reg_3045_reg[13]_i_17_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_17_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_17_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_17_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_17_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_17_n_7 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_0 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_1 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_2 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_3 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_4 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_5 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_6 ;
  wire \add_ln885_30_reg_3045_reg[13]_i_23_n_7 ;
  wire ap_clk;
  wire m_reg_reg_n_10;
  wire m_reg_reg_n_106;
  wire m_reg_reg_n_107;
  wire m_reg_reg_n_108;
  wire m_reg_reg_n_109;
  wire m_reg_reg_n_11;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_12;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_13;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_14;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_15;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_16;
  wire m_reg_reg_n_17;
  wire m_reg_reg_n_18;
  wire m_reg_reg_n_19;
  wire m_reg_reg_n_20;
  wire m_reg_reg_n_21;
  wire m_reg_reg_n_22;
  wire m_reg_reg_n_23;
  wire m_reg_reg_n_6;
  wire m_reg_reg_n_7;
  wire m_reg_reg_n_8;
  wire m_reg_reg_n_9;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:5]\NLW_add_ln885_30_reg_3045_reg[13]_i_17_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln885_30_reg_3045_reg[13]_i_17_O_UNCONNECTED ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_102 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [6]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [6]),
        .I2(p_reg_reg_n_99),
        .O(\add_ln885_30_reg_3045[13]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_103 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [5]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [5]),
        .I2(p_reg_reg_n_100),
        .O(\add_ln885_30_reg_3045[13]_i_103_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_104 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [4]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [4]),
        .I2(p_reg_reg_n_101),
        .O(\add_ln885_30_reg_3045[13]_i_104_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_105 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [3]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [3]),
        .I2(p_reg_reg_n_102),
        .O(\add_ln885_30_reg_3045[13]_i_105_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_106 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [2]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [2]),
        .I2(p_reg_reg_n_103),
        .O(\add_ln885_30_reg_3045[13]_i_106_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_107 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [1]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [1]),
        .I2(p_reg_reg_n_104),
        .O(\add_ln885_30_reg_3045[13]_i_107_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_108 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [0]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [0]),
        .I2(p_reg_reg_n_105),
        .O(\add_ln885_30_reg_3045[13]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_109 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [7]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [7]),
        .I2(p_reg_reg_n_98),
        .I3(\add_ln885_30_reg_3045[13]_i_102_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_110 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [6]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [6]),
        .I2(p_reg_reg_n_99),
        .I3(\add_ln885_30_reg_3045[13]_i_103_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_111 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [5]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [5]),
        .I2(p_reg_reg_n_100),
        .I3(\add_ln885_30_reg_3045[13]_i_104_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_112 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [4]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [4]),
        .I2(p_reg_reg_n_101),
        .I3(\add_ln885_30_reg_3045[13]_i_105_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_113 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [3]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [3]),
        .I2(p_reg_reg_n_102),
        .I3(\add_ln885_30_reg_3045[13]_i_106_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_113_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_114 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [2]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [2]),
        .I2(p_reg_reg_n_103),
        .I3(\add_ln885_30_reg_3045[13]_i_107_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_114_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_115 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [1]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [1]),
        .I2(p_reg_reg_n_104),
        .I3(\add_ln885_30_reg_3045[13]_i_108_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_115_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln885_30_reg_3045[13]_i_116 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [0]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [0]),
        .I2(p_reg_reg_n_105),
        .O(\add_ln885_30_reg_3045[13]_i_116_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_61 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [3]),
        .I1(O[3]),
        .I2(p_reg_reg_n_94),
        .O(\add_ln885_30_reg_3045[13]_i_61_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_62 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [2]),
        .I1(O[2]),
        .I2(p_reg_reg_n_95),
        .O(\add_ln885_30_reg_3045[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_63 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [1]),
        .I1(O[1]),
        .I2(p_reg_reg_n_96),
        .O(\add_ln885_30_reg_3045[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_64 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [0]),
        .I1(O[0]),
        .I2(p_reg_reg_n_97),
        .O(\add_ln885_30_reg_3045[13]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln885_30_reg_3045[13]_i_65 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_1 [7]),
        .I1(\add_ln885_30_reg_3045_reg[13]_i_17_2 [7]),
        .I2(p_reg_reg_n_98),
        .O(\add_ln885_30_reg_3045[13]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln885_30_reg_3045[13]_i_66 
       (.I0(p_reg_reg_n_93),
        .I1(O[4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_17_0 [4]),
        .I3(O[5]),
        .I4(\add_ln885_30_reg_3045_reg[13]_i_17_0 [5]),
        .I5(p_reg_reg_n_92),
        .O(\add_ln885_30_reg_3045[13]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_67 
       (.I0(\add_ln885_30_reg_3045[13]_i_61_n_0 ),
        .I1(O[4]),
        .I2(\add_ln885_30_reg_3045_reg[13]_i_17_0 [4]),
        .I3(p_reg_reg_n_93),
        .O(\add_ln885_30_reg_3045[13]_i_67_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_68 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [3]),
        .I1(O[3]),
        .I2(p_reg_reg_n_94),
        .I3(\add_ln885_30_reg_3045[13]_i_62_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_69 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [2]),
        .I1(O[2]),
        .I2(p_reg_reg_n_95),
        .I3(\add_ln885_30_reg_3045[13]_i_63_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_70 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [1]),
        .I1(O[1]),
        .I2(p_reg_reg_n_96),
        .I3(\add_ln885_30_reg_3045[13]_i_64_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln885_30_reg_3045[13]_i_71 
       (.I0(\add_ln885_30_reg_3045_reg[13]_i_17_0 [0]),
        .I1(O[0]),
        .I2(p_reg_reg_n_97),
        .I3(\add_ln885_30_reg_3045[13]_i_65_n_0 ),
        .O(\add_ln885_30_reg_3045[13]_i_71_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_17 
       (.CI(\add_ln885_30_reg_3045_reg[13]_i_23_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln885_30_reg_3045_reg[13]_i_17_CO_UNCONNECTED [7:5],\add_ln885_30_reg_3045_reg[13]_i_17_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_17_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_17_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_17_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_17_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_61_n_0 ,\add_ln885_30_reg_3045[13]_i_62_n_0 ,\add_ln885_30_reg_3045[13]_i_63_n_0 ,\add_ln885_30_reg_3045[13]_i_64_n_0 ,\add_ln885_30_reg_3045[13]_i_65_n_0 }),
        .O({\NLW_add_ln885_30_reg_3045_reg[13]_i_17_O_UNCONNECTED [7:6],\add_ln885_30_reg_3045[13]_i_71_0 }),
        .S({1'b0,1'b0,\add_ln885_30_reg_3045[13]_i_66_n_0 ,\add_ln885_30_reg_3045[13]_i_67_n_0 ,\add_ln885_30_reg_3045[13]_i_68_n_0 ,\add_ln885_30_reg_3045[13]_i_69_n_0 ,\add_ln885_30_reg_3045[13]_i_70_n_0 ,\add_ln885_30_reg_3045[13]_i_71_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln885_30_reg_3045_reg[13]_i_23 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln885_30_reg_3045_reg[13]_i_23_n_0 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_1 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_2 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_3 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_4 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_5 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_6 ,\add_ln885_30_reg_3045_reg[13]_i_23_n_7 }),
        .DI({\add_ln885_30_reg_3045[13]_i_102_n_0 ,\add_ln885_30_reg_3045[13]_i_103_n_0 ,\add_ln885_30_reg_3045[13]_i_104_n_0 ,\add_ln885_30_reg_3045[13]_i_105_n_0 ,\add_ln885_30_reg_3045[13]_i_106_n_0 ,\add_ln885_30_reg_3045[13]_i_107_n_0 ,\add_ln885_30_reg_3045[13]_i_108_n_0 ,1'b0}),
        .O(\add_ln885_30_reg_3045[13]_i_116_0 ),
        .S({\add_ln885_30_reg_3045[13]_i_109_n_0 ,\add_ln885_30_reg_3045[13]_i_110_n_0 ,\add_ln885_30_reg_3045[13]_i_111_n_0 ,\add_ln885_30_reg_3045[13]_i_112_n_0 ,\add_ln885_30_reg_3045[13]_i_113_n_0 ,\add_ln885_30_reg_3045[13]_i_114_n_0 ,\add_ln885_30_reg_3045[13]_i_115_n_0 ,\add_ln885_30_reg_3045[13]_i_116_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({m_reg_reg_n_6,m_reg_reg_n_7,m_reg_reg_n_8,m_reg_reg_n_9,m_reg_reg_n_10,m_reg_reg_n_11,m_reg_reg_n_12,m_reg_reg_n_13,m_reg_reg_n_14,m_reg_reg_n_15,m_reg_reg_n_16,m_reg_reg_n_17,m_reg_reg_n_18,m_reg_reg_n_19,m_reg_reg_n_20,m_reg_reg_n_21,m_reg_reg_n_22,m_reg_reg_n_23}),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({m_reg_reg_n_6,m_reg_reg_n_7,m_reg_reg_n_8,m_reg_reg_n_9,m_reg_reg_n_10,m_reg_reg_n_11,m_reg_reg_n_12,m_reg_reg_n_13,m_reg_reg_n_14,m_reg_reg_n_15,m_reg_reg_n_16,m_reg_reg_n_17,m_reg_reg_n_18,m_reg_reg_n_19,m_reg_reg_n_20,m_reg_reg_n_21,m_reg_reg_n_22,m_reg_reg_n_23}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:14],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_106,m_reg_reg_n_107,m_reg_reg_n_108,m_reg_reg_n_109,m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mul_8s_8s_14_1_1
   (C,
    DI,
    S,
    dout__80_carry_i_12_0,
    dout__80_carry_i_12_1,
    dout__80_carry_i_16_0,
    dout__80_carry_i_16_1,
    dout__80_carry_i_9_0,
    dout__80_carry_i_9_1,
    dout__80_carry_i_14_0,
    dout__80_carry_i_14_1);
  output [13:0]C;
  input [6:0]DI;
  input [7:0]S;
  input [1:0]dout__80_carry_i_12_0;
  input [1:0]dout__80_carry_i_12_1;
  input [6:0]dout__80_carry_i_16_0;
  input [7:0]dout__80_carry_i_16_1;
  input [1:0]dout__80_carry_i_9_0;
  input [1:0]dout__80_carry_i_9_1;
  input [5:0]dout__80_carry_i_14_0;
  input [7:0]dout__80_carry_i_14_1;

  wire [13:0]C;
  wire [6:0]DI;
  wire [7:0]S;
  wire dout__0_carry__0_n_14;
  wire dout__0_carry__0_n_15;
  wire dout__0_carry__0_n_5;
  wire dout__0_carry__0_n_7;
  wire dout__0_carry_n_0;
  wire dout__0_carry_n_1;
  wire dout__0_carry_n_10;
  wire dout__0_carry_n_11;
  wire dout__0_carry_n_12;
  wire dout__0_carry_n_2;
  wire dout__0_carry_n_3;
  wire dout__0_carry_n_4;
  wire dout__0_carry_n_5;
  wire dout__0_carry_n_6;
  wire dout__0_carry_n_7;
  wire dout__0_carry_n_8;
  wire dout__0_carry_n_9;
  wire dout__30_carry__0_n_14;
  wire dout__30_carry__0_n_15;
  wire dout__30_carry__0_n_5;
  wire dout__30_carry__0_n_7;
  wire dout__30_carry_n_0;
  wire dout__30_carry_n_1;
  wire dout__30_carry_n_10;
  wire dout__30_carry_n_11;
  wire dout__30_carry_n_12;
  wire dout__30_carry_n_13;
  wire dout__30_carry_n_14;
  wire dout__30_carry_n_15;
  wire dout__30_carry_n_2;
  wire dout__30_carry_n_3;
  wire dout__30_carry_n_4;
  wire dout__30_carry_n_5;
  wire dout__30_carry_n_6;
  wire dout__30_carry_n_7;
  wire dout__30_carry_n_8;
  wire dout__30_carry_n_9;
  wire dout__59_carry_n_1;
  wire dout__59_carry_n_10;
  wire dout__59_carry_n_11;
  wire dout__59_carry_n_12;
  wire dout__59_carry_n_13;
  wire dout__59_carry_n_14;
  wire dout__59_carry_n_15;
  wire dout__59_carry_n_2;
  wire dout__59_carry_n_3;
  wire dout__59_carry_n_4;
  wire dout__59_carry_n_5;
  wire dout__59_carry_n_6;
  wire dout__59_carry_n_7;
  wire dout__59_carry_n_8;
  wire dout__59_carry_n_9;
  wire dout__80_carry__0_i_1_n_0;
  wire dout__80_carry__0_i_2_n_0;
  wire dout__80_carry__0_i_3_n_0;
  wire dout__80_carry__0_n_7;
  wire dout__80_carry_i_10_n_0;
  wire dout__80_carry_i_11_n_0;
  wire [1:0]dout__80_carry_i_12_0;
  wire [1:0]dout__80_carry_i_12_1;
  wire dout__80_carry_i_12_n_0;
  wire dout__80_carry_i_13_n_0;
  wire [5:0]dout__80_carry_i_14_0;
  wire [7:0]dout__80_carry_i_14_1;
  wire dout__80_carry_i_14_n_0;
  wire dout__80_carry_i_15_n_0;
  wire [6:0]dout__80_carry_i_16_0;
  wire [7:0]dout__80_carry_i_16_1;
  wire dout__80_carry_i_16_n_0;
  wire dout__80_carry_i_1_n_0;
  wire dout__80_carry_i_2_n_0;
  wire dout__80_carry_i_3_n_0;
  wire dout__80_carry_i_4_n_0;
  wire dout__80_carry_i_5_n_0;
  wire dout__80_carry_i_6_n_0;
  wire dout__80_carry_i_7_n_0;
  wire dout__80_carry_i_8_n_0;
  wire [1:0]dout__80_carry_i_9_0;
  wire [1:0]dout__80_carry_i_9_1;
  wire dout__80_carry_i_9_n_0;
  wire dout__80_carry_n_0;
  wire dout__80_carry_n_1;
  wire dout__80_carry_n_2;
  wire dout__80_carry_n_3;
  wire dout__80_carry_n_4;
  wire dout__80_carry_n_5;
  wire dout__80_carry_n_6;
  wire dout__80_carry_n_7;
  wire [7:1]NLW_dout__0_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_dout__0_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_dout__30_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_dout__30_carry__0_O_UNCONNECTED;
  wire [7:7]NLW_dout__59_carry_CO_UNCONNECTED;
  wire [7:1]NLW_dout__80_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_dout__80_carry__0_O_UNCONNECTED;

  CARRY8 dout__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({dout__0_carry_n_0,dout__0_carry_n_1,dout__0_carry_n_2,dout__0_carry_n_3,dout__0_carry_n_4,dout__0_carry_n_5,dout__0_carry_n_6,dout__0_carry_n_7}),
        .DI({DI,1'b0}),
        .O({dout__0_carry_n_8,dout__0_carry_n_9,dout__0_carry_n_10,dout__0_carry_n_11,dout__0_carry_n_12,C[2:0]}),
        .S(S));
  CARRY8 dout__0_carry__0
       (.CI(dout__0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_dout__0_carry__0_CO_UNCONNECTED[7:3],dout__0_carry__0_n_5,NLW_dout__0_carry__0_CO_UNCONNECTED[1],dout__0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__80_carry_i_12_0}),
        .O({NLW_dout__0_carry__0_O_UNCONNECTED[7:2],dout__0_carry__0_n_14,dout__0_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,dout__80_carry_i_12_1}));
  CARRY8 dout__30_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({dout__30_carry_n_0,dout__30_carry_n_1,dout__30_carry_n_2,dout__30_carry_n_3,dout__30_carry_n_4,dout__30_carry_n_5,dout__30_carry_n_6,dout__30_carry_n_7}),
        .DI({dout__80_carry_i_16_0,1'b0}),
        .O({dout__30_carry_n_8,dout__30_carry_n_9,dout__30_carry_n_10,dout__30_carry_n_11,dout__30_carry_n_12,dout__30_carry_n_13,dout__30_carry_n_14,dout__30_carry_n_15}),
        .S(dout__80_carry_i_16_1));
  CARRY8 dout__30_carry__0
       (.CI(dout__30_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_dout__30_carry__0_CO_UNCONNECTED[7:3],dout__30_carry__0_n_5,NLW_dout__30_carry__0_CO_UNCONNECTED[1],dout__30_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__80_carry_i_9_0}),
        .O({NLW_dout__30_carry__0_O_UNCONNECTED[7:2],dout__30_carry__0_n_14,dout__30_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,dout__80_carry_i_9_1}));
  CARRY8 dout__59_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_dout__59_carry_CO_UNCONNECTED[7],dout__59_carry_n_1,dout__59_carry_n_2,dout__59_carry_n_3,dout__59_carry_n_4,dout__59_carry_n_5,dout__59_carry_n_6,dout__59_carry_n_7}),
        .DI({1'b0,dout__80_carry_i_14_0,1'b0}),
        .O({dout__59_carry_n_8,dout__59_carry_n_9,dout__59_carry_n_10,dout__59_carry_n_11,dout__59_carry_n_12,dout__59_carry_n_13,dout__59_carry_n_14,dout__59_carry_n_15}),
        .S(dout__80_carry_i_14_1));
  CARRY8 dout__80_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({dout__80_carry_n_0,dout__80_carry_n_1,dout__80_carry_n_2,dout__80_carry_n_3,dout__80_carry_n_4,dout__80_carry_n_5,dout__80_carry_n_6,dout__80_carry_n_7}),
        .DI({dout__80_carry_i_1_n_0,dout__80_carry_i_2_n_0,dout__80_carry_i_3_n_0,dout__80_carry_i_4_n_0,dout__80_carry_i_5_n_0,dout__80_carry_i_6_n_0,dout__80_carry_i_7_n_0,dout__80_carry_i_8_n_0}),
        .O(C[11:4]),
        .S({dout__80_carry_i_9_n_0,dout__80_carry_i_10_n_0,dout__80_carry_i_11_n_0,dout__80_carry_i_12_n_0,dout__80_carry_i_13_n_0,dout__80_carry_i_14_n_0,dout__80_carry_i_15_n_0,dout__80_carry_i_16_n_0}));
  CARRY8 dout__80_carry__0
       (.CI(dout__80_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_dout__80_carry__0_CO_UNCONNECTED[7:1],dout__80_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__80_carry__0_i_1_n_0}),
        .O({NLW_dout__80_carry__0_O_UNCONNECTED[7:2],C[13:12]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dout__80_carry__0_i_2_n_0,dout__80_carry__0_i_3_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__80_carry__0_i_1
       (.I0(dout__30_carry__0_n_15),
        .I1(dout__59_carry_n_10),
        .O(dout__80_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__80_carry__0_i_2
       (.I0(dout__30_carry__0_n_14),
        .I1(dout__59_carry_n_9),
        .I2(dout__59_carry_n_8),
        .I3(dout__30_carry__0_n_5),
        .O(dout__80_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__80_carry__0_i_3
       (.I0(dout__59_carry_n_10),
        .I1(dout__30_carry__0_n_15),
        .I2(dout__30_carry__0_n_14),
        .I3(dout__59_carry_n_9),
        .O(dout__80_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__80_carry_i_1
       (.I0(dout__0_carry__0_n_5),
        .I1(dout__30_carry_n_8),
        .I2(dout__59_carry_n_11),
        .O(dout__80_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__80_carry_i_10
       (.I0(dout__59_carry_n_12),
        .I1(dout__30_carry_n_9),
        .I2(dout__0_carry__0_n_14),
        .I3(dout__0_carry__0_n_5),
        .I4(dout__30_carry_n_8),
        .I5(dout__59_carry_n_11),
        .O(dout__80_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__80_carry_i_11
       (.I0(dout__59_carry_n_13),
        .I1(dout__30_carry_n_10),
        .I2(dout__0_carry__0_n_15),
        .I3(dout__0_carry__0_n_14),
        .I4(dout__30_carry_n_9),
        .I5(dout__59_carry_n_12),
        .O(dout__80_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__80_carry_i_12
       (.I0(dout__59_carry_n_14),
        .I1(dout__30_carry_n_11),
        .I2(dout__0_carry_n_8),
        .I3(dout__0_carry__0_n_15),
        .I4(dout__30_carry_n_10),
        .I5(dout__59_carry_n_13),
        .O(dout__80_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__80_carry_i_13
       (.I0(dout__59_carry_n_15),
        .I1(dout__30_carry_n_12),
        .I2(dout__0_carry_n_9),
        .I3(dout__0_carry_n_8),
        .I4(dout__30_carry_n_11),
        .I5(dout__59_carry_n_14),
        .O(dout__80_carry_i_13_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    dout__80_carry_i_14
       (.I0(dout__0_carry_n_10),
        .I1(dout__30_carry_n_13),
        .I2(dout__0_carry_n_9),
        .I3(dout__30_carry_n_12),
        .I4(dout__59_carry_n_15),
        .O(dout__80_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__80_carry_i_15
       (.I0(dout__0_carry_n_11),
        .I1(dout__30_carry_n_14),
        .I2(dout__30_carry_n_13),
        .I3(dout__0_carry_n_10),
        .O(dout__80_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__80_carry_i_16
       (.I0(dout__0_carry_n_12),
        .I1(dout__30_carry_n_15),
        .I2(dout__30_carry_n_14),
        .I3(dout__0_carry_n_11),
        .O(dout__80_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__80_carry_i_2
       (.I0(dout__0_carry__0_n_14),
        .I1(dout__30_carry_n_9),
        .I2(dout__59_carry_n_12),
        .O(dout__80_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__80_carry_i_3
       (.I0(dout__0_carry__0_n_15),
        .I1(dout__30_carry_n_10),
        .I2(dout__59_carry_n_13),
        .O(dout__80_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__80_carry_i_4
       (.I0(dout__0_carry_n_8),
        .I1(dout__30_carry_n_11),
        .I2(dout__59_carry_n_14),
        .O(dout__80_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__80_carry_i_5
       (.I0(dout__0_carry_n_9),
        .I1(dout__30_carry_n_12),
        .I2(dout__59_carry_n_15),
        .O(dout__80_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__80_carry_i_6
       (.I0(dout__30_carry_n_13),
        .I1(dout__0_carry_n_10),
        .O(dout__80_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__80_carry_i_7
       (.I0(dout__30_carry_n_14),
        .I1(dout__0_carry_n_11),
        .O(dout__80_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__80_carry_i_8
       (.I0(dout__30_carry_n_15),
        .I1(dout__0_carry_n_12),
        .O(dout__80_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    dout__80_carry_i_9
       (.I0(dout__59_carry_n_11),
        .I1(dout__30_carry_n_8),
        .I2(dout__0_carry__0_n_5),
        .I3(dout__30_carry__0_n_15),
        .I4(dout__59_carry_n_10),
        .O(dout__80_carry_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(dout__0_carry_n_12),
        .I1(dout__30_carry_n_15),
        .O(C[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    input_r_TVALID_int_regslice,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY,
    CEA2,
    A,
    RSTA,
    ap_clk,
    Q,
    input_r_TVALID,
    ap_rst_n,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg,
    output_r_TREADY_int_regslice,
    ap_enable_reg_pp0_iter3,
    input_r_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output input_r_TVALID_int_regslice;
  output grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  output CEA2;
  output [7:0]A;
  input RSTA;
  input ap_clk;
  input [0:0]Q;
  input input_r_TVALID;
  input ap_rst_n;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  input output_r_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter3;
  input [7:0]input_r_TDATA;

  wire [7:0]A;
  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [7:0]B_V_data_1_payload_A;
  wire [7:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire CEA2;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  wire [7:0]input_r_TDATA;
  wire input_r_TVALID;
  wire input_r_TVALID_int_regslice;
  wire output_r_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[7]_i_1 
       (.I0(input_r_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_r_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2FFFFFFFD0000000)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(output_r_TREADY_int_regslice),
        .I2(input_r_TVALID_int_regslice),
        .I3(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I4(Q),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTA));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTA));
  LUT6 #(
    .INIT(64'hA8A8A8A820A0A0A0)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(input_r_TVALID_int_regslice),
        .I3(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I4(Q),
        .I5(input_r_TVALID),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q),
        .I1(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I2(input_r_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(input_r_TVALID),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(input_r_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hD000DDDD)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I1(input_r_TVALID_int_regslice),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter3),
        .O(CEA2));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(A[6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h80008888)) 
    \tmp_data_V_reg_236[7]_i_1 
       (.I0(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I1(input_r_TVALID_int_regslice),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter3),
        .O(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY));
endmodule

(* ORIG_REF_NAME = "fir_stream_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized0
   (grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready,
    \B_V_data_1_payload_B_reg[0]_0 ,
    RSTA,
    ap_clk,
    input_r_TVALID,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY,
    Q,
    ap_rst_n,
    input_r_TLAST,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg);
  output grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  input RSTA;
  input ap_clk;
  input input_r_TVALID;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  input [1:0]Q;
  input ap_rst_n;
  input [0:0]input_r_TLAST;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [1:0]Q;
  wire RSTA;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY;
  wire [0:0]input_r_TLAST;
  wire input_r_TVALID;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(input_r_TLAST),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTA));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(input_r_TVALID),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTA));
  LUT6 #(
    .INIT(64'hA2AAAAAA80808080)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(input_r_TVALID),
        .I3(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I4(Q[1]),
        .I5(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF5D5D5D)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_0_[0] ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(input_r_TVALID),
        .I3(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I4(Q[1]),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(RSTA));
  LUT4 #(
    .INIT(16'hA808)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I1(B_V_data_1_payload_A),
        .I2(B_V_data_1_sel),
        .I3(B_V_data_1_payload_B),
        .O(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF47FFFFFF0000)) 
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg_i_1
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_input_r_TREADY),
        .I4(Q[0]),
        .I5(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "fir_stream_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_regslice_both__parameterized1
   (output_r_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    output_r_TDATA,
    RSTA,
    ap_clk,
    output_r_TREADY,
    Q,
    ap_NS_fsm10_out,
    ap_block_pp0_stage0_11001__0,
    ap_enable_reg_pp0_iter3,
    ap_rst_n,
    grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg,
    input_r_TVALID_int_regslice,
    \B_V_data_1_payload_A_reg[13]_0 );
  output output_r_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [1:0]D;
  output [13:0]output_r_TDATA;
  input RSTA;
  input ap_clk;
  input output_r_TREADY;
  input [1:0]Q;
  input ap_NS_fsm10_out;
  input ap_block_pp0_stage0_11001__0;
  input ap_enable_reg_pp0_iter3;
  input ap_rst_n;
  input grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  input input_r_TVALID_int_regslice;
  input [13:0]\B_V_data_1_payload_A_reg[13]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [13:0]B_V_data_1_payload_A;
  wire [13:0]\B_V_data_1_payload_A_reg[13]_0 ;
  wire [13:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [1:0]D;
  wire [1:0]Q;
  wire RSTA;
  wire ap_NS_fsm10_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_rst_n;
  wire grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg;
  wire input_r_TVALID_int_regslice;
  wire [13:0]output_r_TDATA;
  wire output_r_TREADY;
  wire output_r_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[13]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[13]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_r_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[13]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(output_r_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(RSTA));
  LUT6 #(
    .INIT(64'h2FFFFFFFD0000000)) 
    B_V_data_1_sel_wr_i_1
       (.I0(grp_fir_stream_Pipeline_VITIS_LOOP_12_1_fu_820_ap_start_reg),
        .I1(input_r_TVALID_int_regslice),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(RSTA));
  LUT6 #(
    .INIT(64'h2A002A00AA882A00)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(output_r_TREADY_int_regslice),
        .I2(output_r_TREADY),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(output_r_TREADY_int_regslice),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .I4(output_r_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(output_r_TREADY_int_regslice),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_r_TREADY),
        .I2(output_r_TREADY_int_regslice),
        .I3(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(output_r_TREADY_int_regslice),
        .I1(output_r_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ap_NS_fsm10_out),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_r_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(output_r_TDATA[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
