{"Source Block": ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@70:80@HdlIdDef", "//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_gpreg/axi_gpreg.v@125:135", "  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@124:134", "\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@80:90", "\n  reg                           up_wack = 'd0;\n  reg     [31:0]                up_scratch = 'd0;\n  reg                           up_resetn = 'd0;\n  reg     [31:0]                up_status = 'd0;\n  reg     [31:0]                up_pll_locked = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@78:88", "\n  // internal registers\n\n  reg                           up_wack = 'd0;\n  reg     [31:0]                up_scratch = 'd0;\n  reg                           up_resetn = 'd0;\n  reg     [31:0]                up_status = 'd0;\n  reg     [31:0]                up_pll_locked = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@126:136", "  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@69:79", "\n//------------------------------------------------------------------------------\n//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\n"], ["hdl/library/axi_intr_monitor/axi_intr_monitor.v@71:81", "//----------- Registers Declarations -------------------------------------------\n//------------------------------------------------------------------------------\n\nreg     [31:0]  up_rdata                    = 'd0;\nreg             up_wack                     = 'd0;\nreg             up_rack                     = 'd0;\nreg             pwm_gen_clk                 = 'd0;\nreg     [31:0]  scratch                     = 'd0;\nreg     [31:0]  control                     = 'd0;\nreg             interrupt                   = 'd0;\nreg     [31:0]  counter_to_interrupt        = 'd0;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@123:133", "  // internal registers\n\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@79:89", "  // internal registers\n\n  reg                           up_wack = 'd0;\n  reg     [31:0]                up_scratch = 'd0;\n  reg                           up_resetn = 'd0;\n  reg     [31:0]                up_status = 'd0;\n  reg     [31:0]                up_pll_locked = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@122:132", "\n  // internal registers\n\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n"], ["hdl/library/xilinx/axi_xcvrlb/axi_xcvrlb.v@81:91", "  reg                           up_wack = 'd0;\n  reg     [31:0]                up_scratch = 'd0;\n  reg                           up_resetn = 'd0;\n  reg     [31:0]                up_status = 'd0;\n  reg     [31:0]                up_pll_locked = 'd0;\n  reg                           up_rack = 'd0;\n  reg     [31:0]                up_rdata = 'd0;\n\n  // internal signals\n\n  wire                          up_rstn;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@121:131", "    BUF_ENABLE_3, BUF_ENABLE_2, BUF_ENABLE_1, BUF_ENABLE_0};\n\n  // internal registers\n\n  reg               up_wack_d = 'd0;\n  reg               up_rack_d = 'd0;\n  reg     [ 31:0]   up_rdata_d = 'd0;\n  reg               up_wack = 'd0;\n  reg     [ 31:0]   up_scratch = 'd0;\n  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n"]], "Diff Content": {"Delete": [[75, "reg             up_wack                     = 'd0;\n"]], "Add": []}}