// Seed: 1322178609
macromodule module_0;
endmodule
module module_1 (
    input logic id_0,
    input tri1 id_1,
    input supply1 id_2,
    output logic id_3
);
  assign id_3 = 1;
  wire id_5, id_6;
  initial
    if ("") begin
      id_3 <= id_0;
    end
  module_0();
  tri0 id_7 = id_1, id_8;
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    output tri0 id_14,
    input supply0 id_15,
    output wire id_16
);
  always #1 begin
    #1;
  end
  xor (id_14, id_15, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0();
endmodule
