<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='29' type='0'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1028' u='r' c='_ZNK4llvm12MachineInstr5isPHIEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1114' c='_ZNK4llvm12MachineInstr11isTransientEv'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='27'>/// Every instruction defined here must also appear in Target.td.
///</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='143' c='_ZL14lowersToCopiesRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='238' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='340' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2479' u='r' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2596' u='r' c='_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026'/>
<use f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='189' u='r' c='_ZN4llvm17MachineSSAUpdater23GetValueInMiddleOfBlockEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='306' u='r' c='_ZN4llvm16SSAUpdaterTraitsINS_17MachineSSAUpdaterEE14CreateEmptyPHIEPNS_17MachineBasicBlockEjPS1_'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='767' u='r' c='_ZL9insertPHIRN4llvm19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_15SmallVectorImplINS2_13RegSubRegPairEEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp' l='286' u='r' c='_ZN4llvm20FunctionLoweringInfo3setERKNS_8FunctionERNS_15MachineFunctionEPNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SwiftErrorValueTracking.cpp' l='245' u='r' c='_ZN4llvm23SwiftErrorValueTracking14propagateVRegsEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1055' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='510' u='r' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2329' c='_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonNewValueJump.cpp' l='221' u='r' c='_ZL34commonChecksToProhibitNewValueJumpbN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='173' c='_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs12isFixedInstrEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='319' c='_ZNK12_GLOBAL__N_122HexagonSplitDoubleRegs6profitEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='1003' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs10splitInstrEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='417' u='r' c='_ZL12LowerFPToIntRN4llvm12MachineInstrENS_8DebugLocEPNS_17MachineBasicBlockERKNS_15TargetInstrInfoEbbbj'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='608' u='a' c='_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='609' u='r' c='_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv'/>
