
STM_Licenta.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a6d0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  0800a870  0800a870  0000b870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9a8  0800a9a8  0000c074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a9a8  0800a9a8  0000b9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9b0  0800a9b0  0000c074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9b0  0800a9b0  0000b9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a9b4  0800a9b4  0000b9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800a9b8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002000  20000074  0800aa2c  0000c074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002074  0800aa2c  0000c074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f779  00000000  00000000  0000c0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fca  00000000  00000000  0002b81d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000133f  00000000  00000000  00031098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d4d  00000000  00000000  000323d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b96c  00000000  00000000  00036124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5919  00000000  00000000  00051a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001373a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c3c  00000000  00000000  001373ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  0013e028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a858 	.word	0x0800a858

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	0800a858 	.word	0x0800a858

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <__aeabi_dmul>:
 80001f0:	b570      	push	{r4, r5, r6, lr}
 80001f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001fe:	bf1d      	ittte	ne
 8000200:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000204:	ea94 0f0c 	teqne	r4, ip
 8000208:	ea95 0f0c 	teqne	r5, ip
 800020c:	f000 f8de 	bleq	80003cc <__aeabi_dmul+0x1dc>
 8000210:	442c      	add	r4, r5
 8000212:	ea81 0603 	eor.w	r6, r1, r3
 8000216:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800021a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800021e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000222:	bf18      	it	ne
 8000224:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000228:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800022c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000230:	d038      	beq.n	80002a4 <__aeabi_dmul+0xb4>
 8000232:	fba0 ce02 	umull	ip, lr, r0, r2
 8000236:	f04f 0500 	mov.w	r5, #0
 800023a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800023e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000242:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000246:	f04f 0600 	mov.w	r6, #0
 800024a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800024e:	f09c 0f00 	teq	ip, #0
 8000252:	bf18      	it	ne
 8000254:	f04e 0e01 	orrne.w	lr, lr, #1
 8000258:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800025c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000260:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000264:	d204      	bcs.n	8000270 <__aeabi_dmul+0x80>
 8000266:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800026a:	416d      	adcs	r5, r5
 800026c:	eb46 0606 	adc.w	r6, r6, r6
 8000270:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000274:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000278:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800027c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000280:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000284:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000288:	bf88      	it	hi
 800028a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800028e:	d81e      	bhi.n	80002ce <__aeabi_dmul+0xde>
 8000290:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000294:	bf08      	it	eq
 8000296:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800029a:	f150 0000 	adcs.w	r0, r0, #0
 800029e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002a8:	ea46 0101 	orr.w	r1, r6, r1
 80002ac:	ea40 0002 	orr.w	r0, r0, r2
 80002b0:	ea81 0103 	eor.w	r1, r1, r3
 80002b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002b8:	bfc2      	ittt	gt
 80002ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002c2:	bd70      	popgt	{r4, r5, r6, pc}
 80002c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002c8:	f04f 0e00 	mov.w	lr, #0
 80002cc:	3c01      	subs	r4, #1
 80002ce:	f300 80ab 	bgt.w	8000428 <__aeabi_dmul+0x238>
 80002d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002d6:	bfde      	ittt	le
 80002d8:	2000      	movle	r0, #0
 80002da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002de:	bd70      	pople	{r4, r5, r6, pc}
 80002e0:	f1c4 0400 	rsb	r4, r4, #0
 80002e4:	3c20      	subs	r4, #32
 80002e6:	da35      	bge.n	8000354 <__aeabi_dmul+0x164>
 80002e8:	340c      	adds	r4, #12
 80002ea:	dc1b      	bgt.n	8000324 <__aeabi_dmul+0x134>
 80002ec:	f104 0414 	add.w	r4, r4, #20
 80002f0:	f1c4 0520 	rsb	r5, r4, #32
 80002f4:	fa00 f305 	lsl.w	r3, r0, r5
 80002f8:	fa20 f004 	lsr.w	r0, r0, r4
 80002fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000300:	ea40 0002 	orr.w	r0, r0, r2
 8000304:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000308:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800030c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000310:	fa21 f604 	lsr.w	r6, r1, r4
 8000314:	eb42 0106 	adc.w	r1, r2, r6
 8000318:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800031c:	bf08      	it	eq
 800031e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f1c4 040c 	rsb	r4, r4, #12
 8000328:	f1c4 0520 	rsb	r5, r4, #32
 800032c:	fa00 f304 	lsl.w	r3, r0, r4
 8000330:	fa20 f005 	lsr.w	r0, r0, r5
 8000334:	fa01 f204 	lsl.w	r2, r1, r4
 8000338:	ea40 0002 	orr.w	r0, r0, r2
 800033c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000340:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000344:	f141 0100 	adc.w	r1, r1, #0
 8000348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800034c:	bf08      	it	eq
 800034e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f1c4 0520 	rsb	r5, r4, #32
 8000358:	fa00 f205 	lsl.w	r2, r0, r5
 800035c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000360:	fa20 f304 	lsr.w	r3, r0, r4
 8000364:	fa01 f205 	lsl.w	r2, r1, r5
 8000368:	ea43 0302 	orr.w	r3, r3, r2
 800036c:	fa21 f004 	lsr.w	r0, r1, r4
 8000370:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000374:	fa21 f204 	lsr.w	r2, r1, r4
 8000378:	ea20 0002 	bic.w	r0, r0, r2
 800037c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000380:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000384:	bf08      	it	eq
 8000386:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f094 0f00 	teq	r4, #0
 8000390:	d10f      	bne.n	80003b2 <__aeabi_dmul+0x1c2>
 8000392:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000396:	0040      	lsls	r0, r0, #1
 8000398:	eb41 0101 	adc.w	r1, r1, r1
 800039c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003a0:	bf08      	it	eq
 80003a2:	3c01      	subeq	r4, #1
 80003a4:	d0f7      	beq.n	8000396 <__aeabi_dmul+0x1a6>
 80003a6:	ea41 0106 	orr.w	r1, r1, r6
 80003aa:	f095 0f00 	teq	r5, #0
 80003ae:	bf18      	it	ne
 80003b0:	4770      	bxne	lr
 80003b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003b6:	0052      	lsls	r2, r2, #1
 80003b8:	eb43 0303 	adc.w	r3, r3, r3
 80003bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003c0:	bf08      	it	eq
 80003c2:	3d01      	subeq	r5, #1
 80003c4:	d0f7      	beq.n	80003b6 <__aeabi_dmul+0x1c6>
 80003c6:	ea43 0306 	orr.w	r3, r3, r6
 80003ca:	4770      	bx	lr
 80003cc:	ea94 0f0c 	teq	r4, ip
 80003d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003d4:	bf18      	it	ne
 80003d6:	ea95 0f0c 	teqne	r5, ip
 80003da:	d00c      	beq.n	80003f6 <__aeabi_dmul+0x206>
 80003dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e0:	bf18      	it	ne
 80003e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e6:	d1d1      	bne.n	800038c <__aeabi_dmul+0x19c>
 80003e8:	ea81 0103 	eor.w	r1, r1, r3
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f0:	f04f 0000 	mov.w	r0, #0
 80003f4:	bd70      	pop	{r4, r5, r6, pc}
 80003f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003fa:	bf06      	itte	eq
 80003fc:	4610      	moveq	r0, r2
 80003fe:	4619      	moveq	r1, r3
 8000400:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000404:	d019      	beq.n	800043a <__aeabi_dmul+0x24a>
 8000406:	ea94 0f0c 	teq	r4, ip
 800040a:	d102      	bne.n	8000412 <__aeabi_dmul+0x222>
 800040c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000410:	d113      	bne.n	800043a <__aeabi_dmul+0x24a>
 8000412:	ea95 0f0c 	teq	r5, ip
 8000416:	d105      	bne.n	8000424 <__aeabi_dmul+0x234>
 8000418:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800041c:	bf1c      	itt	ne
 800041e:	4610      	movne	r0, r2
 8000420:	4619      	movne	r1, r3
 8000422:	d10a      	bne.n	800043a <__aeabi_dmul+0x24a>
 8000424:	ea81 0103 	eor.w	r1, r1, r3
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd70      	pop	{r4, r5, r6, pc}
 800043a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800043e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000442:	bd70      	pop	{r4, r5, r6, pc}

08000444 <__aeabi_drsub>:
 8000444:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000448:	e002      	b.n	8000450 <__adddf3>
 800044a:	bf00      	nop

0800044c <__aeabi_dsub>:
 800044c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000450 <__adddf3>:
 8000450:	b530      	push	{r4, r5, lr}
 8000452:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000456:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	bf1f      	itttt	ne
 8000466:	ea54 0c00 	orrsne.w	ip, r4, r0
 800046a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800046e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000472:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000476:	f000 80e2 	beq.w	800063e <__adddf3+0x1ee>
 800047a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800047e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000482:	bfb8      	it	lt
 8000484:	426d      	neglt	r5, r5
 8000486:	dd0c      	ble.n	80004a2 <__adddf3+0x52>
 8000488:	442c      	add	r4, r5
 800048a:	ea80 0202 	eor.w	r2, r0, r2
 800048e:	ea81 0303 	eor.w	r3, r1, r3
 8000492:	ea82 0000 	eor.w	r0, r2, r0
 8000496:	ea83 0101 	eor.w	r1, r3, r1
 800049a:	ea80 0202 	eor.w	r2, r0, r2
 800049e:	ea81 0303 	eor.w	r3, r1, r3
 80004a2:	2d36      	cmp	r5, #54	@ 0x36
 80004a4:	bf88      	it	hi
 80004a6:	bd30      	pophi	{r4, r5, pc}
 80004a8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004b0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004b8:	d002      	beq.n	80004c0 <__adddf3+0x70>
 80004ba:	4240      	negs	r0, r0
 80004bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004cc:	d002      	beq.n	80004d4 <__adddf3+0x84>
 80004ce:	4252      	negs	r2, r2
 80004d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004d4:	ea94 0f05 	teq	r4, r5
 80004d8:	f000 80a7 	beq.w	800062a <__adddf3+0x1da>
 80004dc:	f1a4 0401 	sub.w	r4, r4, #1
 80004e0:	f1d5 0e20 	rsbs	lr, r5, #32
 80004e4:	db0d      	blt.n	8000502 <__adddf3+0xb2>
 80004e6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004ea:	fa22 f205 	lsr.w	r2, r2, r5
 80004ee:	1880      	adds	r0, r0, r2
 80004f0:	f141 0100 	adc.w	r1, r1, #0
 80004f4:	fa03 f20e 	lsl.w	r2, r3, lr
 80004f8:	1880      	adds	r0, r0, r2
 80004fa:	fa43 f305 	asr.w	r3, r3, r5
 80004fe:	4159      	adcs	r1, r3
 8000500:	e00e      	b.n	8000520 <__adddf3+0xd0>
 8000502:	f1a5 0520 	sub.w	r5, r5, #32
 8000506:	f10e 0e20 	add.w	lr, lr, #32
 800050a:	2a01      	cmp	r2, #1
 800050c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000510:	bf28      	it	cs
 8000512:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000516:	fa43 f305 	asr.w	r3, r3, r5
 800051a:	18c0      	adds	r0, r0, r3
 800051c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	d507      	bpl.n	8000536 <__adddf3+0xe6>
 8000526:	f04f 0e00 	mov.w	lr, #0
 800052a:	f1dc 0c00 	rsbs	ip, ip, #0
 800052e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000532:	eb6e 0101 	sbc.w	r1, lr, r1
 8000536:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800053a:	d31b      	bcc.n	8000574 <__adddf3+0x124>
 800053c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000540:	d30c      	bcc.n	800055c <__adddf3+0x10c>
 8000542:	0849      	lsrs	r1, r1, #1
 8000544:	ea5f 0030 	movs.w	r0, r0, rrx
 8000548:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800054c:	f104 0401 	add.w	r4, r4, #1
 8000550:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000554:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000558:	f080 809a 	bcs.w	8000690 <__adddf3+0x240>
 800055c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000560:	bf08      	it	eq
 8000562:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000566:	f150 0000 	adcs.w	r0, r0, #0
 800056a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800056e:	ea41 0105 	orr.w	r1, r1, r5
 8000572:	bd30      	pop	{r4, r5, pc}
 8000574:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000578:	4140      	adcs	r0, r0
 800057a:	eb41 0101 	adc.w	r1, r1, r1
 800057e:	3c01      	subs	r4, #1
 8000580:	bf28      	it	cs
 8000582:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000586:	d2e9      	bcs.n	800055c <__adddf3+0x10c>
 8000588:	f091 0f00 	teq	r1, #0
 800058c:	bf04      	itt	eq
 800058e:	4601      	moveq	r1, r0
 8000590:	2000      	moveq	r0, #0
 8000592:	fab1 f381 	clz	r3, r1
 8000596:	bf08      	it	eq
 8000598:	3320      	addeq	r3, #32
 800059a:	f1a3 030b 	sub.w	r3, r3, #11
 800059e:	f1b3 0220 	subs.w	r2, r3, #32
 80005a2:	da0c      	bge.n	80005be <__adddf3+0x16e>
 80005a4:	320c      	adds	r2, #12
 80005a6:	dd08      	ble.n	80005ba <__adddf3+0x16a>
 80005a8:	f102 0c14 	add.w	ip, r2, #20
 80005ac:	f1c2 020c 	rsb	r2, r2, #12
 80005b0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005b4:	fa21 f102 	lsr.w	r1, r1, r2
 80005b8:	e00c      	b.n	80005d4 <__adddf3+0x184>
 80005ba:	f102 0214 	add.w	r2, r2, #20
 80005be:	bfd8      	it	le
 80005c0:	f1c2 0c20 	rsble	ip, r2, #32
 80005c4:	fa01 f102 	lsl.w	r1, r1, r2
 80005c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005cc:	bfdc      	itt	le
 80005ce:	ea41 010c 	orrle.w	r1, r1, ip
 80005d2:	4090      	lslle	r0, r2
 80005d4:	1ae4      	subs	r4, r4, r3
 80005d6:	bfa2      	ittt	ge
 80005d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005dc:	4329      	orrge	r1, r5
 80005de:	bd30      	popge	{r4, r5, pc}
 80005e0:	ea6f 0404 	mvn.w	r4, r4
 80005e4:	3c1f      	subs	r4, #31
 80005e6:	da1c      	bge.n	8000622 <__adddf3+0x1d2>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc0e      	bgt.n	800060a <__adddf3+0x1ba>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0220 	rsb	r2, r4, #32
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f302 	lsl.w	r3, r1, r2
 80005fc:	ea40 0003 	orr.w	r0, r0, r3
 8000600:	fa21 f304 	lsr.w	r3, r1, r4
 8000604:	ea45 0103 	orr.w	r1, r5, r3
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	f1c4 040c 	rsb	r4, r4, #12
 800060e:	f1c4 0220 	rsb	r2, r4, #32
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 f304 	lsl.w	r3, r1, r4
 800061a:	ea40 0003 	orr.w	r0, r0, r3
 800061e:	4629      	mov	r1, r5
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	fa21 f004 	lsr.w	r0, r1, r4
 8000626:	4629      	mov	r1, r5
 8000628:	bd30      	pop	{r4, r5, pc}
 800062a:	f094 0f00 	teq	r4, #0
 800062e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000632:	bf06      	itte	eq
 8000634:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000638:	3401      	addeq	r4, #1
 800063a:	3d01      	subne	r5, #1
 800063c:	e74e      	b.n	80004dc <__adddf3+0x8c>
 800063e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000642:	bf18      	it	ne
 8000644:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000648:	d029      	beq.n	800069e <__adddf3+0x24e>
 800064a:	ea94 0f05 	teq	r4, r5
 800064e:	bf08      	it	eq
 8000650:	ea90 0f02 	teqeq	r0, r2
 8000654:	d005      	beq.n	8000662 <__adddf3+0x212>
 8000656:	ea54 0c00 	orrs.w	ip, r4, r0
 800065a:	bf04      	itt	eq
 800065c:	4619      	moveq	r1, r3
 800065e:	4610      	moveq	r0, r2
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	ea91 0f03 	teq	r1, r3
 8000666:	bf1e      	ittt	ne
 8000668:	2100      	movne	r1, #0
 800066a:	2000      	movne	r0, #0
 800066c:	bd30      	popne	{r4, r5, pc}
 800066e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000672:	d105      	bne.n	8000680 <__adddf3+0x230>
 8000674:	0040      	lsls	r0, r0, #1
 8000676:	4149      	adcs	r1, r1
 8000678:	bf28      	it	cs
 800067a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd30      	pop	{r4, r5, pc}
 8000680:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000684:	bf3c      	itt	cc
 8000686:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800068a:	bd30      	popcc	{r4, r5, pc}
 800068c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000690:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000694:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000698:	f04f 0000 	mov.w	r0, #0
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006a2:	bf1a      	itte	ne
 80006a4:	4619      	movne	r1, r3
 80006a6:	4610      	movne	r0, r2
 80006a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ac:	bf1c      	itt	ne
 80006ae:	460b      	movne	r3, r1
 80006b0:	4602      	movne	r2, r0
 80006b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006b6:	bf06      	itte	eq
 80006b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006bc:	ea91 0f03 	teqeq	r1, r3
 80006c0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	bf00      	nop

080006c8 <__aeabi_ui2d>:
 80006c8:	f090 0f00 	teq	r0, #0
 80006cc:	bf04      	itt	eq
 80006ce:	2100      	moveq	r1, #0
 80006d0:	4770      	bxeq	lr
 80006d2:	b530      	push	{r4, r5, lr}
 80006d4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006dc:	f04f 0500 	mov.w	r5, #0
 80006e0:	f04f 0100 	mov.w	r1, #0
 80006e4:	e750      	b.n	8000588 <__adddf3+0x138>
 80006e6:	bf00      	nop

080006e8 <__aeabi_i2d>:
 80006e8:	f090 0f00 	teq	r0, #0
 80006ec:	bf04      	itt	eq
 80006ee:	2100      	moveq	r1, #0
 80006f0:	4770      	bxeq	lr
 80006f2:	b530      	push	{r4, r5, lr}
 80006f4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000700:	bf48      	it	mi
 8000702:	4240      	negmi	r0, r0
 8000704:	f04f 0100 	mov.w	r1, #0
 8000708:	e73e      	b.n	8000588 <__adddf3+0x138>
 800070a:	bf00      	nop

0800070c <__aeabi_f2d>:
 800070c:	0042      	lsls	r2, r0, #1
 800070e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000712:	ea4f 0131 	mov.w	r1, r1, rrx
 8000716:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800071a:	bf1f      	itttt	ne
 800071c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000720:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000724:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000728:	4770      	bxne	lr
 800072a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800072e:	bf08      	it	eq
 8000730:	4770      	bxeq	lr
 8000732:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000736:	bf04      	itt	eq
 8000738:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800073c:	4770      	bxeq	lr
 800073e:	b530      	push	{r4, r5, lr}
 8000740:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000744:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	e71c      	b.n	8000588 <__adddf3+0x138>
 800074e:	bf00      	nop

08000750 <__aeabi_ul2d>:
 8000750:	ea50 0201 	orrs.w	r2, r0, r1
 8000754:	bf08      	it	eq
 8000756:	4770      	bxeq	lr
 8000758:	b530      	push	{r4, r5, lr}
 800075a:	f04f 0500 	mov.w	r5, #0
 800075e:	e00a      	b.n	8000776 <__aeabi_l2d+0x16>

08000760 <__aeabi_l2d>:
 8000760:	ea50 0201 	orrs.w	r2, r0, r1
 8000764:	bf08      	it	eq
 8000766:	4770      	bxeq	lr
 8000768:	b530      	push	{r4, r5, lr}
 800076a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800076e:	d502      	bpl.n	8000776 <__aeabi_l2d+0x16>
 8000770:	4240      	negs	r0, r0
 8000772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000776:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800077a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000782:	f43f aed8 	beq.w	8000536 <__adddf3+0xe6>
 8000786:	f04f 0203 	mov.w	r2, #3
 800078a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800078e:	bf18      	it	ne
 8000790:	3203      	addne	r2, #3
 8000792:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000796:	bf18      	it	ne
 8000798:	3203      	addne	r2, #3
 800079a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800079e:	f1c2 0320 	rsb	r3, r2, #32
 80007a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007a6:	fa20 f002 	lsr.w	r0, r0, r2
 80007aa:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ae:	ea40 000e 	orr.w	r0, r0, lr
 80007b2:	fa21 f102 	lsr.w	r1, r1, r2
 80007b6:	4414      	add	r4, r2
 80007b8:	e6bd      	b.n	8000536 <__adddf3+0xe6>
 80007ba:	bf00      	nop

080007bc <__aeabi_d2f>:
 80007bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007c0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007c4:	bf24      	itt	cs
 80007c6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007ca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007ce:	d90d      	bls.n	80007ec <__aeabi_d2f+0x30>
 80007d0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80007d4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80007d8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80007dc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80007e0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80007e4:	bf08      	it	eq
 80007e6:	f020 0001 	biceq.w	r0, r0, #1
 80007ea:	4770      	bx	lr
 80007ec:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80007f0:	d121      	bne.n	8000836 <__aeabi_d2f+0x7a>
 80007f2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80007f6:	bfbc      	itt	lt
 80007f8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80007fc:	4770      	bxlt	lr
 80007fe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000802:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000806:	f1c2 0218 	rsb	r2, r2, #24
 800080a:	f1c2 0c20 	rsb	ip, r2, #32
 800080e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000812:	fa20 f002 	lsr.w	r0, r0, r2
 8000816:	bf18      	it	ne
 8000818:	f040 0001 	orrne.w	r0, r0, #1
 800081c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000820:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000824:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000828:	ea40 000c 	orr.w	r0, r0, ip
 800082c:	fa23 f302 	lsr.w	r3, r3, r2
 8000830:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000834:	e7cc      	b.n	80007d0 <__aeabi_d2f+0x14>
 8000836:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800083a:	d107      	bne.n	800084c <__aeabi_d2f+0x90>
 800083c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000840:	bf1e      	ittt	ne
 8000842:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000846:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800084a:	4770      	bxne	lr
 800084c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000850:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000854:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop

0800085c <__aeabi_uldivmod>:
 800085c:	b953      	cbnz	r3, 8000874 <__aeabi_uldivmod+0x18>
 800085e:	b94a      	cbnz	r2, 8000874 <__aeabi_uldivmod+0x18>
 8000860:	2900      	cmp	r1, #0
 8000862:	bf08      	it	eq
 8000864:	2800      	cmpeq	r0, #0
 8000866:	bf1c      	itt	ne
 8000868:	f04f 31ff 	movne.w	r1, #4294967295
 800086c:	f04f 30ff 	movne.w	r0, #4294967295
 8000870:	f000 b988 	b.w	8000b84 <__aeabi_idiv0>
 8000874:	f1ad 0c08 	sub.w	ip, sp, #8
 8000878:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800087c:	f000 f806 	bl	800088c <__udivmoddi4>
 8000880:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000884:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000888:	b004      	add	sp, #16
 800088a:	4770      	bx	lr

0800088c <__udivmoddi4>:
 800088c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000890:	9d08      	ldr	r5, [sp, #32]
 8000892:	468e      	mov	lr, r1
 8000894:	4604      	mov	r4, r0
 8000896:	4688      	mov	r8, r1
 8000898:	2b00      	cmp	r3, #0
 800089a:	d14a      	bne.n	8000932 <__udivmoddi4+0xa6>
 800089c:	428a      	cmp	r2, r1
 800089e:	4617      	mov	r7, r2
 80008a0:	d962      	bls.n	8000968 <__udivmoddi4+0xdc>
 80008a2:	fab2 f682 	clz	r6, r2
 80008a6:	b14e      	cbz	r6, 80008bc <__udivmoddi4+0x30>
 80008a8:	f1c6 0320 	rsb	r3, r6, #32
 80008ac:	fa01 f806 	lsl.w	r8, r1, r6
 80008b0:	fa20 f303 	lsr.w	r3, r0, r3
 80008b4:	40b7      	lsls	r7, r6
 80008b6:	ea43 0808 	orr.w	r8, r3, r8
 80008ba:	40b4      	lsls	r4, r6
 80008bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c0:	fa1f fc87 	uxth.w	ip, r7
 80008c4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008c8:	0c23      	lsrs	r3, r4, #16
 80008ca:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ce:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008d2:	fb01 f20c 	mul.w	r2, r1, ip
 80008d6:	429a      	cmp	r2, r3
 80008d8:	d909      	bls.n	80008ee <__udivmoddi4+0x62>
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	f101 30ff 	add.w	r0, r1, #4294967295
 80008e0:	f080 80ea 	bcs.w	8000ab8 <__udivmoddi4+0x22c>
 80008e4:	429a      	cmp	r2, r3
 80008e6:	f240 80e7 	bls.w	8000ab8 <__udivmoddi4+0x22c>
 80008ea:	3902      	subs	r1, #2
 80008ec:	443b      	add	r3, r7
 80008ee:	1a9a      	subs	r2, r3, r2
 80008f0:	b2a3      	uxth	r3, r4
 80008f2:	fbb2 f0fe 	udiv	r0, r2, lr
 80008f6:	fb0e 2210 	mls	r2, lr, r0, r2
 80008fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008fe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000902:	459c      	cmp	ip, r3
 8000904:	d909      	bls.n	800091a <__udivmoddi4+0x8e>
 8000906:	18fb      	adds	r3, r7, r3
 8000908:	f100 32ff 	add.w	r2, r0, #4294967295
 800090c:	f080 80d6 	bcs.w	8000abc <__udivmoddi4+0x230>
 8000910:	459c      	cmp	ip, r3
 8000912:	f240 80d3 	bls.w	8000abc <__udivmoddi4+0x230>
 8000916:	443b      	add	r3, r7
 8000918:	3802      	subs	r0, #2
 800091a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800091e:	eba3 030c 	sub.w	r3, r3, ip
 8000922:	2100      	movs	r1, #0
 8000924:	b11d      	cbz	r5, 800092e <__udivmoddi4+0xa2>
 8000926:	40f3      	lsrs	r3, r6
 8000928:	2200      	movs	r2, #0
 800092a:	e9c5 3200 	strd	r3, r2, [r5]
 800092e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000932:	428b      	cmp	r3, r1
 8000934:	d905      	bls.n	8000942 <__udivmoddi4+0xb6>
 8000936:	b10d      	cbz	r5, 800093c <__udivmoddi4+0xb0>
 8000938:	e9c5 0100 	strd	r0, r1, [r5]
 800093c:	2100      	movs	r1, #0
 800093e:	4608      	mov	r0, r1
 8000940:	e7f5      	b.n	800092e <__udivmoddi4+0xa2>
 8000942:	fab3 f183 	clz	r1, r3
 8000946:	2900      	cmp	r1, #0
 8000948:	d146      	bne.n	80009d8 <__udivmoddi4+0x14c>
 800094a:	4573      	cmp	r3, lr
 800094c:	d302      	bcc.n	8000954 <__udivmoddi4+0xc8>
 800094e:	4282      	cmp	r2, r0
 8000950:	f200 8105 	bhi.w	8000b5e <__udivmoddi4+0x2d2>
 8000954:	1a84      	subs	r4, r0, r2
 8000956:	eb6e 0203 	sbc.w	r2, lr, r3
 800095a:	2001      	movs	r0, #1
 800095c:	4690      	mov	r8, r2
 800095e:	2d00      	cmp	r5, #0
 8000960:	d0e5      	beq.n	800092e <__udivmoddi4+0xa2>
 8000962:	e9c5 4800 	strd	r4, r8, [r5]
 8000966:	e7e2      	b.n	800092e <__udivmoddi4+0xa2>
 8000968:	2a00      	cmp	r2, #0
 800096a:	f000 8090 	beq.w	8000a8e <__udivmoddi4+0x202>
 800096e:	fab2 f682 	clz	r6, r2
 8000972:	2e00      	cmp	r6, #0
 8000974:	f040 80a4 	bne.w	8000ac0 <__udivmoddi4+0x234>
 8000978:	1a8a      	subs	r2, r1, r2
 800097a:	0c03      	lsrs	r3, r0, #16
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	b280      	uxth	r0, r0
 8000982:	b2bc      	uxth	r4, r7
 8000984:	2101      	movs	r1, #1
 8000986:	fbb2 fcfe 	udiv	ip, r2, lr
 800098a:	fb0e 221c 	mls	r2, lr, ip, r2
 800098e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000992:	fb04 f20c 	mul.w	r2, r4, ip
 8000996:	429a      	cmp	r2, r3
 8000998:	d907      	bls.n	80009aa <__udivmoddi4+0x11e>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009a0:	d202      	bcs.n	80009a8 <__udivmoddi4+0x11c>
 80009a2:	429a      	cmp	r2, r3
 80009a4:	f200 80e0 	bhi.w	8000b68 <__udivmoddi4+0x2dc>
 80009a8:	46c4      	mov	ip, r8
 80009aa:	1a9b      	subs	r3, r3, r2
 80009ac:	fbb3 f2fe 	udiv	r2, r3, lr
 80009b0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009b4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009b8:	fb02 f404 	mul.w	r4, r2, r4
 80009bc:	429c      	cmp	r4, r3
 80009be:	d907      	bls.n	80009d0 <__udivmoddi4+0x144>
 80009c0:	18fb      	adds	r3, r7, r3
 80009c2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009c6:	d202      	bcs.n	80009ce <__udivmoddi4+0x142>
 80009c8:	429c      	cmp	r4, r3
 80009ca:	f200 80ca 	bhi.w	8000b62 <__udivmoddi4+0x2d6>
 80009ce:	4602      	mov	r2, r0
 80009d0:	1b1b      	subs	r3, r3, r4
 80009d2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009d6:	e7a5      	b.n	8000924 <__udivmoddi4+0x98>
 80009d8:	f1c1 0620 	rsb	r6, r1, #32
 80009dc:	408b      	lsls	r3, r1
 80009de:	fa22 f706 	lsr.w	r7, r2, r6
 80009e2:	431f      	orrs	r7, r3
 80009e4:	fa0e f401 	lsl.w	r4, lr, r1
 80009e8:	fa20 f306 	lsr.w	r3, r0, r6
 80009ec:	fa2e fe06 	lsr.w	lr, lr, r6
 80009f0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80009f4:	4323      	orrs	r3, r4
 80009f6:	fa00 f801 	lsl.w	r8, r0, r1
 80009fa:	fa1f fc87 	uxth.w	ip, r7
 80009fe:	fbbe f0f9 	udiv	r0, lr, r9
 8000a02:	0c1c      	lsrs	r4, r3, #16
 8000a04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a10:	45a6      	cmp	lr, r4
 8000a12:	fa02 f201 	lsl.w	r2, r2, r1
 8000a16:	d909      	bls.n	8000a2c <__udivmoddi4+0x1a0>
 8000a18:	193c      	adds	r4, r7, r4
 8000a1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a1e:	f080 809c 	bcs.w	8000b5a <__udivmoddi4+0x2ce>
 8000a22:	45a6      	cmp	lr, r4
 8000a24:	f240 8099 	bls.w	8000b5a <__udivmoddi4+0x2ce>
 8000a28:	3802      	subs	r0, #2
 8000a2a:	443c      	add	r4, r7
 8000a2c:	eba4 040e 	sub.w	r4, r4, lr
 8000a30:	fa1f fe83 	uxth.w	lr, r3
 8000a34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a38:	fb09 4413 	mls	r4, r9, r3, r4
 8000a3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a44:	45a4      	cmp	ip, r4
 8000a46:	d908      	bls.n	8000a5a <__udivmoddi4+0x1ce>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a4e:	f080 8082 	bcs.w	8000b56 <__udivmoddi4+0x2ca>
 8000a52:	45a4      	cmp	ip, r4
 8000a54:	d97f      	bls.n	8000b56 <__udivmoddi4+0x2ca>
 8000a56:	3b02      	subs	r3, #2
 8000a58:	443c      	add	r4, r7
 8000a5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a5e:	eba4 040c 	sub.w	r4, r4, ip
 8000a62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a66:	4564      	cmp	r4, ip
 8000a68:	4673      	mov	r3, lr
 8000a6a:	46e1      	mov	r9, ip
 8000a6c:	d362      	bcc.n	8000b34 <__udivmoddi4+0x2a8>
 8000a6e:	d05f      	beq.n	8000b30 <__udivmoddi4+0x2a4>
 8000a70:	b15d      	cbz	r5, 8000a8a <__udivmoddi4+0x1fe>
 8000a72:	ebb8 0203 	subs.w	r2, r8, r3
 8000a76:	eb64 0409 	sbc.w	r4, r4, r9
 8000a7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000a82:	431e      	orrs	r6, r3
 8000a84:	40cc      	lsrs	r4, r1
 8000a86:	e9c5 6400 	strd	r6, r4, [r5]
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	e74f      	b.n	800092e <__udivmoddi4+0xa2>
 8000a8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000a92:	0c01      	lsrs	r1, r0, #16
 8000a94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000a98:	b280      	uxth	r0, r0
 8000a9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000a9e:	463b      	mov	r3, r7
 8000aa0:	4638      	mov	r0, r7
 8000aa2:	463c      	mov	r4, r7
 8000aa4:	46b8      	mov	r8, r7
 8000aa6:	46be      	mov	lr, r7
 8000aa8:	2620      	movs	r6, #32
 8000aaa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000aae:	eba2 0208 	sub.w	r2, r2, r8
 8000ab2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ab6:	e766      	b.n	8000986 <__udivmoddi4+0xfa>
 8000ab8:	4601      	mov	r1, r0
 8000aba:	e718      	b.n	80008ee <__udivmoddi4+0x62>
 8000abc:	4610      	mov	r0, r2
 8000abe:	e72c      	b.n	800091a <__udivmoddi4+0x8e>
 8000ac0:	f1c6 0220 	rsb	r2, r6, #32
 8000ac4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ac8:	40b7      	lsls	r7, r6
 8000aca:	40b1      	lsls	r1, r6
 8000acc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ad0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ada:	b2bc      	uxth	r4, r7
 8000adc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ae0:	0c11      	lsrs	r1, r2, #16
 8000ae2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ae6:	fb08 f904 	mul.w	r9, r8, r4
 8000aea:	40b0      	lsls	r0, r6
 8000aec:	4589      	cmp	r9, r1
 8000aee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000af2:	b280      	uxth	r0, r0
 8000af4:	d93e      	bls.n	8000b74 <__udivmoddi4+0x2e8>
 8000af6:	1879      	adds	r1, r7, r1
 8000af8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000afc:	d201      	bcs.n	8000b02 <__udivmoddi4+0x276>
 8000afe:	4589      	cmp	r9, r1
 8000b00:	d81f      	bhi.n	8000b42 <__udivmoddi4+0x2b6>
 8000b02:	eba1 0109 	sub.w	r1, r1, r9
 8000b06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b0a:	fb09 f804 	mul.w	r8, r9, r4
 8000b0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b12:	b292      	uxth	r2, r2
 8000b14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b18:	4542      	cmp	r2, r8
 8000b1a:	d229      	bcs.n	8000b70 <__udivmoddi4+0x2e4>
 8000b1c:	18ba      	adds	r2, r7, r2
 8000b1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b22:	d2c4      	bcs.n	8000aae <__udivmoddi4+0x222>
 8000b24:	4542      	cmp	r2, r8
 8000b26:	d2c2      	bcs.n	8000aae <__udivmoddi4+0x222>
 8000b28:	f1a9 0102 	sub.w	r1, r9, #2
 8000b2c:	443a      	add	r2, r7
 8000b2e:	e7be      	b.n	8000aae <__udivmoddi4+0x222>
 8000b30:	45f0      	cmp	r8, lr
 8000b32:	d29d      	bcs.n	8000a70 <__udivmoddi4+0x1e4>
 8000b34:	ebbe 0302 	subs.w	r3, lr, r2
 8000b38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b3c:	3801      	subs	r0, #1
 8000b3e:	46e1      	mov	r9, ip
 8000b40:	e796      	b.n	8000a70 <__udivmoddi4+0x1e4>
 8000b42:	eba7 0909 	sub.w	r9, r7, r9
 8000b46:	4449      	add	r1, r9
 8000b48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b50:	fb09 f804 	mul.w	r8, r9, r4
 8000b54:	e7db      	b.n	8000b0e <__udivmoddi4+0x282>
 8000b56:	4673      	mov	r3, lr
 8000b58:	e77f      	b.n	8000a5a <__udivmoddi4+0x1ce>
 8000b5a:	4650      	mov	r0, sl
 8000b5c:	e766      	b.n	8000a2c <__udivmoddi4+0x1a0>
 8000b5e:	4608      	mov	r0, r1
 8000b60:	e6fd      	b.n	800095e <__udivmoddi4+0xd2>
 8000b62:	443b      	add	r3, r7
 8000b64:	3a02      	subs	r2, #2
 8000b66:	e733      	b.n	80009d0 <__udivmoddi4+0x144>
 8000b68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b6c:	443b      	add	r3, r7
 8000b6e:	e71c      	b.n	80009aa <__udivmoddi4+0x11e>
 8000b70:	4649      	mov	r1, r9
 8000b72:	e79c      	b.n	8000aae <__udivmoddi4+0x222>
 8000b74:	eba1 0109 	sub.w	r1, r1, r9
 8000b78:	46c4      	mov	ip, r8
 8000b7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b7e:	fb09 f804 	mul.w	r8, r9, r4
 8000b82:	e7c4      	b.n	8000b0e <__udivmoddi4+0x282>

08000b84 <__aeabi_idiv0>:
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b8e:	f001 fa43 	bl	8002018 <HAL_Init>

  /* USER CODE BEGIN Init */

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000b92:	4b35      	ldr	r3, [pc, #212]	@ (8000c68 <main+0xe0>)
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	4a34      	ldr	r2, [pc, #208]	@ (8000c68 <main+0xe0>)
 8000b98:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b9c:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 8000b9e:	4b33      	ldr	r3, [pc, #204]	@ (8000c6c <main+0xe4>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000ba4:	4b31      	ldr	r3, [pc, #196]	@ (8000c6c <main+0xe4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a30      	ldr	r2, [pc, #192]	@ (8000c6c <main+0xe4>)
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb0:	f000 f87c 	bl	8000cac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bb4:	f000 fa98 	bl	80010e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bb8:	f000 fa66 	bl	8001088 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000bbc:	f000 f8c8 	bl	8000d50 <MX_TIM1_Init>
  MX_UART4_Init();
 8000bc0:	f000 fa32 	bl	8001028 <MX_UART4_Init>
  MX_TIM2_Init();
 8000bc4:	f000 f994 	bl	8000ef0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bc8:	f000 f9e0 	bl	8000f8c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000bcc:	4b28      	ldr	r3, [pc, #160]	@ (8000c70 <main+0xe8>)
 8000bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bd0:	4a27      	ldr	r2, [pc, #156]	@ (8000c70 <main+0xe8>)
 8000bd2:	f043 0301 	orr.w	r3, r3, #1
 8000bd6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bd8:	4b25      	ldr	r3, [pc, #148]	@ (8000c70 <main+0xe8>)
 8000bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]

  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000be4:	4b20      	ldr	r3, [pc, #128]	@ (8000c68 <main+0xe0>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	4a1f      	ldr	r2, [pc, #124]	@ (8000c68 <main+0xe0>)
 8000bea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000bee:	60d3      	str	r3, [r2, #12]
  ITM->LAR = 0xC5ACCE55;
 8000bf0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8000c74 <main+0xec>)
 8000bf6:	f8c3 2fb0 	str.w	r2, [r3, #4016]	@ 0xfb0
  ITM->TCR = ITM_TCR_ITMENA_Msk | ITM_TCR_TSENA_Msk;
 8000bfa:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bfe:	2203      	movs	r2, #3
 8000c00:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
  ITM->TER = 1;
 8000c04:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c0e:	f005 ff5d 	bl	8006acc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartFree */
  uartFreeHandle = osSemaphoreNew(1, 1, &uartFree_attributes);
 8000c12:	4a19      	ldr	r2, [pc, #100]	@ (8000c78 <main+0xf0>)
 8000c14:	2101      	movs	r1, #1
 8000c16:	2001      	movs	r0, #1
 8000c18:	f006 f922 	bl	8006e60 <osSemaphoreNew>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4a17      	ldr	r2, [pc, #92]	@ (8000c7c <main+0xf4>)
 8000c20:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c22:	4a17      	ldr	r2, [pc, #92]	@ (8000c80 <main+0xf8>)
 8000c24:	2100      	movs	r1, #0
 8000c26:	4817      	ldr	r0, [pc, #92]	@ (8000c84 <main+0xfc>)
 8000c28:	f005 ff9a 	bl	8006b60 <osThreadNew>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4a16      	ldr	r2, [pc, #88]	@ (8000c88 <main+0x100>)
 8000c30:	6013      	str	r3, [r2, #0]

  /* creation of transmitTask */
  transmitTaskHandle = osThreadNew(TransmitTask, NULL, &transmitTask_attributes);
 8000c32:	4a16      	ldr	r2, [pc, #88]	@ (8000c8c <main+0x104>)
 8000c34:	2100      	movs	r1, #0
 8000c36:	4816      	ldr	r0, [pc, #88]	@ (8000c90 <main+0x108>)
 8000c38:	f005 ff92 	bl	8006b60 <osThreadNew>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	4a15      	ldr	r2, [pc, #84]	@ (8000c94 <main+0x10c>)
 8000c40:	6013      	str	r3, [r2, #0]

  /* creation of readDistanceTas */
  readDistanceTasHandle = osThreadNew(ReadDistanceTask, NULL, &readDistanceTas_attributes);
 8000c42:	4a15      	ldr	r2, [pc, #84]	@ (8000c98 <main+0x110>)
 8000c44:	2100      	movs	r1, #0
 8000c46:	4815      	ldr	r0, [pc, #84]	@ (8000c9c <main+0x114>)
 8000c48:	f005 ff8a 	bl	8006b60 <osThreadNew>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	4a14      	ldr	r2, [pc, #80]	@ (8000ca0 <main+0x118>)
 8000c50:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of distanceFlag */
  distanceFlagHandle = osEventFlagsNew(&distanceFlag_attributes);
 8000c52:	4814      	ldr	r0, [pc, #80]	@ (8000ca4 <main+0x11c>)
 8000c54:	f006 f831 	bl	8006cba <osEventFlagsNew>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	4a13      	ldr	r2, [pc, #76]	@ (8000ca8 <main+0x120>)
 8000c5c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c5e:	f005 ff59 	bl	8006b14 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000c62:	bf00      	nop
 8000c64:	e7fd      	b.n	8000c62 <main+0xda>
 8000c66:	bf00      	nop
 8000c68:	e000edf0 	.word	0xe000edf0
 8000c6c:	e0001000 	.word	0xe0001000
 8000c70:	40021000 	.word	0x40021000
 8000c74:	c5acce55 	.word	0xc5acce55
 8000c78:	0800a940 	.word	0x0800a940
 8000c7c:	20000440 	.word	0x20000440
 8000c80:	0800a8d4 	.word	0x0800a8d4
 8000c84:	080017d9 	.word	0x080017d9
 8000c88:	20000434 	.word	0x20000434
 8000c8c:	0800a8f8 	.word	0x0800a8f8
 8000c90:	0800186d 	.word	0x0800186d
 8000c94:	20000438 	.word	0x20000438
 8000c98:	0800a91c 	.word	0x0800a91c
 8000c9c:	080019d1 	.word	0x080019d1
 8000ca0:	2000043c 	.word	0x2000043c
 8000ca4:	0800a950 	.word	0x0800a950
 8000ca8:	20000444 	.word	0x20000444

08000cac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b096      	sub	sp, #88	@ 0x58
 8000cb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cb2:	f107 0314 	add.w	r3, r7, #20
 8000cb6:	2244      	movs	r2, #68	@ 0x44
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f009 fcdc 	bl	800a678 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000cce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000cd2:	f001 fd2f 	bl	8002734 <HAL_PWREx_ControlVoltageScaling>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d001      	beq.n	8000ce0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000cdc:	f000 ff34 	bl	8001b48 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000cea:	2340      	movs	r3, #64	@ 0x40
 8000cec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cee:	2302      	movs	r3, #2
 8000cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000cfa:	230a      	movs	r3, #10
 8000cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000cfe:	2307      	movs	r3, #7
 8000d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d02:	2302      	movs	r3, #2
 8000d04:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d06:	2302      	movs	r3, #2
 8000d08:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 fd66 	bl	80027e0 <HAL_RCC_OscConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000d1a:	f000 ff15 	bl	8001b48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	230f      	movs	r3, #15
 8000d20:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d22:	2303      	movs	r3, #3
 8000d24:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d32:	463b      	mov	r3, r7
 8000d34:	2104      	movs	r1, #4
 8000d36:	4618      	mov	r0, r3
 8000d38:	f002 f966 	bl	8003008 <HAL_RCC_ClockConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000d42:	f000 ff01 	bl	8001b48 <Error_Handler>
  }
}
 8000d46:	bf00      	nop
 8000d48:	3758      	adds	r7, #88	@ 0x58
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
	...

08000d50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b09a      	sub	sp, #104	@ 0x68
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d56:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	601a      	str	r2, [r3, #0]
 8000d5e:	605a      	str	r2, [r3, #4]
 8000d60:	609a      	str	r2, [r3, #8]
 8000d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d64:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
 8000d80:	615a      	str	r2, [r3, #20]
 8000d82:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	222c      	movs	r2, #44	@ 0x2c
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f009 fc74 	bl	800a678 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d90:	4b55      	ldr	r3, [pc, #340]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000d92:	4a56      	ldr	r2, [pc, #344]	@ (8000eec <MX_TIM1_Init+0x19c>)
 8000d94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000d96:	4b54      	ldr	r3, [pc, #336]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d9c:	4b52      	ldr	r3, [pc, #328]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000da2:	4b51      	ldr	r3, [pc, #324]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000da4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000da8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000daa:	4b4f      	ldr	r3, [pc, #316]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000db0:	4b4d      	ldr	r3, [pc, #308]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000db6:	4b4c      	ldr	r3, [pc, #304]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000db8:	2280      	movs	r2, #128	@ 0x80
 8000dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000dbc:	484a      	ldr	r0, [pc, #296]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000dbe:	f002 fed7 	bl	8003b70 <HAL_TIM_Base_Init>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000dc8:	f000 febe 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000dd2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4843      	ldr	r0, [pc, #268]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000dda:	f003 fb6f 	bl	80044bc <HAL_TIM_ConfigClockSource>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000de4:	f000 feb0 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000de8:	483f      	ldr	r0, [pc, #252]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000dea:	f002 ffd5 	bl	8003d98 <HAL_TIM_PWM_Init>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000df4:	f000 fea8 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e00:	2300      	movs	r3, #0
 8000e02:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e04:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e08:	4619      	mov	r1, r3
 8000e0a:	4837      	ldr	r0, [pc, #220]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000e0c:	f004 f8b4 	bl	8004f78 <HAL_TIMEx_MasterConfigSynchronization>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000e16:	f000 fe97 	bl	8001b48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e1a:	2360      	movs	r3, #96	@ 0x60
 8000e1c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e22:	2300      	movs	r3, #0
 8000e24:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e26:	2300      	movs	r3, #0
 8000e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	482a      	ldr	r0, [pc, #168]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000e40:	f003 fa28 	bl	8004294 <HAL_TIM_PWM_ConfigChannel>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000e4a:	f000 fe7d 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e52:	2204      	movs	r2, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	4824      	ldr	r0, [pc, #144]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000e58:	f003 fa1c 	bl	8004294 <HAL_TIM_PWM_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000e62:	f000 fe71 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e66:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e6a:	2208      	movs	r2, #8
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	481e      	ldr	r0, [pc, #120]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000e70:	f003 fa10 	bl	8004294 <HAL_TIM_PWM_ConfigChannel>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000e7a:	f000 fe65 	bl	8001b48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e7e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e82:	220c      	movs	r2, #12
 8000e84:	4619      	mov	r1, r3
 8000e86:	4818      	ldr	r0, [pc, #96]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000e88:	f003 fa04 	bl	8004294 <HAL_TIM_PWM_ConfigChannel>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000e92:	f000 fe59 	bl	8001b48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000eaa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000eb8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ebc:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4807      	ldr	r0, [pc, #28]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000ecc:	f004 f8c2 	bl	8005054 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8000ed6:	f000 fe37 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000eda:	4803      	ldr	r0, [pc, #12]	@ (8000ee8 <MX_TIM1_Init+0x198>)
 8000edc:	f000 feae 	bl	8001c3c <HAL_TIM_MspPostInit>

}
 8000ee0:	bf00      	nop
 8000ee2:	3768      	adds	r7, #104	@ 0x68
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	20000090 	.word	0x20000090
 8000eec:	40012c00 	.word	0x40012c00

08000ef0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]
 8000f00:	609a      	str	r2, [r3, #8]
 8000f02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f10:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f14:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 8000f16:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f18:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000f1c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1001-1;
 8000f24:	4b18      	ldr	r3, [pc, #96]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f26:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000f2a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f2c:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f38:	4813      	ldr	r0, [pc, #76]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f3a:	f002 fe19 	bl	8003b70 <HAL_TIM_Base_Init>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000f44:	f000 fe00 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f4e:	f107 0310 	add.w	r3, r7, #16
 8000f52:	4619      	mov	r1, r3
 8000f54:	480c      	ldr	r0, [pc, #48]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f56:	f003 fab1 	bl	80044bc <HAL_TIM_ConfigClockSource>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000f60:	f000 fdf2 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f64:	2300      	movs	r3, #0
 8000f66:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f6c:	1d3b      	adds	r3, r7, #4
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4805      	ldr	r0, [pc, #20]	@ (8000f88 <MX_TIM2_Init+0x98>)
 8000f72:	f004 f801 	bl	8004f78 <HAL_TIMEx_MasterConfigSynchronization>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000f7c:	f000 fde4 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	3720      	adds	r7, #32
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	2000014c 	.word	0x2000014c

08000f8c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa0:	1d3b      	adds	r3, r7, #4
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000faa:	4b1d      	ldr	r3, [pc, #116]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fac:	4a1d      	ldr	r2, [pc, #116]	@ (8001024 <MX_TIM3_Init+0x98>)
 8000fae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fbc:	4b18      	ldr	r3, [pc, #96]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fc2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc4:	4b16      	ldr	r3, [pc, #88]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fca:	4b15      	ldr	r3, [pc, #84]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fd0:	4813      	ldr	r0, [pc, #76]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fd2:	f002 fdcd 	bl	8003b70 <HAL_TIM_Base_Init>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000fdc:	f000 fdb4 	bl	8001b48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fe6:	f107 0310 	add.w	r3, r7, #16
 8000fea:	4619      	mov	r1, r3
 8000fec:	480c      	ldr	r0, [pc, #48]	@ (8001020 <MX_TIM3_Init+0x94>)
 8000fee:	f003 fa65 	bl	80044bc <HAL_TIM_ConfigClockSource>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000ff8:	f000 fda6 	bl	8001b48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001000:	2300      	movs	r3, #0
 8001002:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001004:	1d3b      	adds	r3, r7, #4
 8001006:	4619      	mov	r1, r3
 8001008:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_TIM3_Init+0x94>)
 800100a:	f003 ffb5 	bl	8004f78 <HAL_TIMEx_MasterConfigSynchronization>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001014:	f000 fd98 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	3720      	adds	r7, #32
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000208 	.word	0x20000208
 8001024:	40000400 	.word	0x40000400

08001028 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800102c:	4b14      	ldr	r3, [pc, #80]	@ (8001080 <MX_UART4_Init+0x58>)
 800102e:	4a15      	ldr	r2, [pc, #84]	@ (8001084 <MX_UART4_Init+0x5c>)
 8001030:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001032:	4b13      	ldr	r3, [pc, #76]	@ (8001080 <MX_UART4_Init+0x58>)
 8001034:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001038:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800103a:	4b11      	ldr	r3, [pc, #68]	@ (8001080 <MX_UART4_Init+0x58>)
 800103c:	2200      	movs	r2, #0
 800103e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001040:	4b0f      	ldr	r3, [pc, #60]	@ (8001080 <MX_UART4_Init+0x58>)
 8001042:	2200      	movs	r2, #0
 8001044:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001046:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <MX_UART4_Init+0x58>)
 8001048:	2200      	movs	r2, #0
 800104a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <MX_UART4_Init+0x58>)
 800104e:	220c      	movs	r2, #12
 8001050:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001052:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <MX_UART4_Init+0x58>)
 8001054:	2200      	movs	r2, #0
 8001056:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001058:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <MX_UART4_Init+0x58>)
 800105a:	2200      	movs	r2, #0
 800105c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800105e:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <MX_UART4_Init+0x58>)
 8001060:	2200      	movs	r2, #0
 8001062:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001064:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <MX_UART4_Init+0x58>)
 8001066:	2200      	movs	r2, #0
 8001068:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800106a:	4805      	ldr	r0, [pc, #20]	@ (8001080 <MX_UART4_Init+0x58>)
 800106c:	f004 f892 	bl	8005194 <HAL_UART_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001076:	f000 fd67 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200002c4 	.word	0x200002c4
 8001084:	40004c00 	.word	0x40004c00

08001088 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800108c:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 800108e:	4a15      	ldr	r2, [pc, #84]	@ (80010e4 <MX_USART2_UART_Init+0x5c>)
 8001090:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001092:	4b13      	ldr	r3, [pc, #76]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 8001094:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001098:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010ae:	220c      	movs	r2, #12
 80010b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b8:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010be:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <MX_USART2_UART_Init+0x58>)
 80010cc:	f004 f862 	bl	8005194 <HAL_UART_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010d6:	f000 fd37 	bl	8001b48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	2000037c 	.word	0x2000037c
 80010e4:	40004400 	.word	0x40004400

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08a      	sub	sp, #40	@ 0x28
 80010ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 0314 	add.w	r3, r7, #20
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fe:	4b60      	ldr	r3, [pc, #384]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4a5f      	ldr	r2, [pc, #380]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001104:	f043 0304 	orr.w	r3, r3, #4
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4b5d      	ldr	r3, [pc, #372]	@ (8001280 <MX_GPIO_Init+0x198>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0304 	and.w	r3, r3, #4
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001116:	4b5a      	ldr	r3, [pc, #360]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4a59      	ldr	r2, [pc, #356]	@ (8001280 <MX_GPIO_Init+0x198>)
 800111c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b57      	ldr	r3, [pc, #348]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	4b54      	ldr	r3, [pc, #336]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a53      	ldr	r2, [pc, #332]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b51      	ldr	r3, [pc, #324]	@ (8001280 <MX_GPIO_Init+0x198>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	60bb      	str	r3, [r7, #8]
 8001144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	4b4e      	ldr	r3, [pc, #312]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a4d      	ldr	r2, [pc, #308]	@ (8001280 <MX_GPIO_Init+0x198>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b4b      	ldr	r3, [pc, #300]	@ (8001280 <MX_GPIO_Init+0x198>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	607b      	str	r3, [r7, #4]
 800115c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 800115e:	2200      	movs	r2, #0
 8001160:	f240 31cf 	movw	r1, #975	@ 0x3cf
 8001164:	4847      	ldr	r0, [pc, #284]	@ (8001284 <MX_GPIO_Init+0x19c>)
 8001166:	f001 fa8d 	bl	8002684 <HAL_GPIO_WritePin>
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin, GPIO_PIN_RESET);
 800116a:	2200      	movs	r2, #0
 800116c:	21b0      	movs	r1, #176	@ 0xb0
 800116e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001172:	f001 fa87 	bl	8002684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD4_Pin|HC_Trig_Pin, GPIO_PIN_RESET);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 5108 	mov.w	r1, #8704	@ 0x2200
 800117c:	4842      	ldr	r0, [pc, #264]	@ (8001288 <MX_GPIO_Init+0x1a0>)
 800117e:	f001 fa81 	bl	8002684 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001182:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001188:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800118c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001192:	f107 0314 	add.w	r3, r7, #20
 8001196:	4619      	mov	r1, r3
 8001198:	483a      	ldr	r0, [pc, #232]	@ (8001284 <MX_GPIO_Init+0x19c>)
 800119a:	f001 f8e1 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN1_Pin M3_IN2_Pin M4_IN3_Pin M4_IN4_Pin
                           M2_IN4_Pin M2_IN3_Pin M1_IN2_Pin M1_IN1_Pin */
  GPIO_InitStruct.Pin = M3_IN1_Pin|M3_IN2_Pin|M4_IN3_Pin|M4_IN4_Pin
 800119e:	f240 33cf 	movw	r3, #975	@ 0x3cf
 80011a2:	617b      	str	r3, [r7, #20]
                          |M2_IN4_Pin|M2_IN3_Pin|M1_IN2_Pin|M1_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ac:	2300      	movs	r3, #0
 80011ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	4833      	ldr	r0, [pc, #204]	@ (8001284 <MX_GPIO_Init+0x19c>)
 80011b8:	f001 f8d2 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin SMPS_SW_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin;
 80011bc:	23b0      	movs	r3, #176	@ 0xb0
 80011be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	4619      	mov	r1, r3
 80011d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011d6:	f001 f8c3 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pin : SMPS_PG_Pin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 80011da:	2340      	movs	r3, #64	@ 0x40
 80011dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011e2:	2301      	movs	r3, #1
 80011e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	4619      	mov	r1, r3
 80011ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f0:	f001 f8b6 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_ENC_Pin M2_ENC_Pin M3_ENC_Pin M4_ENC_Pin */
  GPIO_InitStruct.Pin = M1_ENC_Pin|M2_ENC_Pin|M3_ENC_Pin|M4_ENC_Pin;
 80011f4:	f640 4306 	movw	r3, #3078	@ 0xc06
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011fa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	4619      	mov	r1, r3
 800120a:	481f      	ldr	r0, [pc, #124]	@ (8001288 <MX_GPIO_Init+0x1a0>)
 800120c:	f001 f8a8 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin HC_Trig_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|HC_Trig_Pin;
 8001210:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	4619      	mov	r1, r3
 8001228:	4817      	ldr	r0, [pc, #92]	@ (8001288 <MX_GPIO_Init+0x1a0>)
 800122a:	f001 f899 	bl	8002360 <HAL_GPIO_Init>

  /*Configure GPIO pin : HC_Echo_Pin */
  GPIO_InitStruct.Pin = HC_Echo_Pin;
 800122e:	2310      	movs	r3, #16
 8001230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001232:	2300      	movs	r3, #0
 8001234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(HC_Echo_GPIO_Port, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	4811      	ldr	r0, [pc, #68]	@ (8001288 <MX_GPIO_Init+0x1a0>)
 8001242:	f001 f88d 	bl	8002360 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 6, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2106      	movs	r1, #6
 800124a:	2007      	movs	r0, #7
 800124c:	f000 ffdc 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001250:	2007      	movs	r0, #7
 8001252:	f000 fff5 	bl	8002240 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 6, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2106      	movs	r1, #6
 800125a:	2008      	movs	r0, #8
 800125c:	f000 ffd4 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001260:	2008      	movs	r0, #8
 8001262:	f000 ffed 	bl	8002240 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2106      	movs	r1, #6
 800126a:	2028      	movs	r0, #40	@ 0x28
 800126c:	f000 ffcc 	bl	8002208 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001270:	2028      	movs	r0, #40	@ 0x28
 8001272:	f000 ffe5 	bl	8002240 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	@ 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40021000 	.word	0x40021000
 8001284:	48000800 	.word	0x48000800
 8001288:	48000400 	.word	0x48000400

0800128c <InitializeMotorAtts>:
} MOTOR;

MOTOR M1, M2, M3, M4;

void InitializeMotorAtts()
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	M1.MOTOR_PIN1 = M1_IN1_Pin;
 8001290:	4b38      	ldr	r3, [pc, #224]	@ (8001374 <InitializeMotorAtts+0xe8>)
 8001292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001296:	801a      	strh	r2, [r3, #0]
	M1.MOTOR_PIN2 = M1_IN2_Pin;
 8001298:	4b36      	ldr	r3, [pc, #216]	@ (8001374 <InitializeMotorAtts+0xe8>)
 800129a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800129e:	805a      	strh	r2, [r3, #2]
	M1.MOTOR_PIN_PORT = M1_IN1_GPIO_Port;
 80012a0:	4b34      	ldr	r3, [pc, #208]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012a2:	4a35      	ldr	r2, [pc, #212]	@ (8001378 <InitializeMotorAtts+0xec>)
 80012a4:	605a      	str	r2, [r3, #4]
	M1.MOTOR_PIN_ENC = M1_ENC_Pin;
 80012a6:	4b33      	ldr	r3, [pc, #204]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012a8:	2202      	movs	r2, #2
 80012aa:	811a      	strh	r2, [r3, #8]
	M1.MOTOR_PIN_ENC_PORT = M1_ENC_GPIO_Port;
 80012ac:	4b31      	ldr	r3, [pc, #196]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012ae:	4a33      	ldr	r2, [pc, #204]	@ (800137c <InitializeMotorAtts+0xf0>)
 80012b0:	60da      	str	r2, [r3, #12]
	M1.MOTOR_PIN_PWM = M1_PWM_GEN_Pin;
 80012b2:	4b30      	ldr	r3, [pc, #192]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012b8:	821a      	strh	r2, [r3, #16]
	M1.MOTOR_PIN_PWM_PORT = M1_PWM_GEN_GPIO_Port;
 80012ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012bc:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012c0:	615a      	str	r2, [r3, #20]
	M1.MOTOR_ROTATIONS = 0;
 80012c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001374 <InitializeMotorAtts+0xe8>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	831a      	strh	r2, [r3, #24]

	M2.MOTOR_PIN1 = M2_IN3_Pin;
 80012c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012ca:	2280      	movs	r2, #128	@ 0x80
 80012cc:	801a      	strh	r2, [r3, #0]
	M2.MOTOR_PIN2 = M2_IN4_Pin;
 80012ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012d0:	2240      	movs	r2, #64	@ 0x40
 80012d2:	805a      	strh	r2, [r3, #2]
	M2.MOTOR_PIN_PORT = M2_IN3_GPIO_Port;
 80012d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012d6:	4a28      	ldr	r2, [pc, #160]	@ (8001378 <InitializeMotorAtts+0xec>)
 80012d8:	605a      	str	r2, [r3, #4]
	M2.MOTOR_PIN_ENC = M2_ENC_Pin;
 80012da:	4b29      	ldr	r3, [pc, #164]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012dc:	2204      	movs	r2, #4
 80012de:	811a      	strh	r2, [r3, #8]
	M2.MOTOR_PIN_ENC_PORT = M2_ENC_GPIO_Port;
 80012e0:	4b27      	ldr	r3, [pc, #156]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012e2:	4a26      	ldr	r2, [pc, #152]	@ (800137c <InitializeMotorAtts+0xf0>)
 80012e4:	60da      	str	r2, [r3, #12]
	M2.MOTOR_PIN_PWM = M2_PWM_GEN_Pin;
 80012e6:	4b26      	ldr	r3, [pc, #152]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ec:	821a      	strh	r2, [r3, #16]
	M2.MOTOR_PIN_PWM_PORT = M2_PWM_GEN_GPIO_Port;
 80012ee:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012f0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80012f4:	615a      	str	r2, [r3, #20]
	M2.MOTOR_ROTATIONS = 0;
 80012f6:	4b22      	ldr	r3, [pc, #136]	@ (8001380 <InitializeMotorAtts+0xf4>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	831a      	strh	r2, [r3, #24]

	M3.MOTOR_PIN1 = M3_IN1_Pin;
 80012fc:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <InitializeMotorAtts+0xf8>)
 80012fe:	2201      	movs	r2, #1
 8001300:	801a      	strh	r2, [r3, #0]
	M3.MOTOR_PIN2 = M3_IN2_Pin;
 8001302:	4b20      	ldr	r3, [pc, #128]	@ (8001384 <InitializeMotorAtts+0xf8>)
 8001304:	2202      	movs	r2, #2
 8001306:	805a      	strh	r2, [r3, #2]
	M3.MOTOR_PIN_PORT = M3_IN1_GPIO_Port;
 8001308:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <InitializeMotorAtts+0xf8>)
 800130a:	4a1b      	ldr	r2, [pc, #108]	@ (8001378 <InitializeMotorAtts+0xec>)
 800130c:	605a      	str	r2, [r3, #4]
	M3.MOTOR_PIN_ENC = M3_ENC_Pin;
 800130e:	4b1d      	ldr	r3, [pc, #116]	@ (8001384 <InitializeMotorAtts+0xf8>)
 8001310:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001314:	811a      	strh	r2, [r3, #8]
	M3.MOTOR_PIN_ENC_PORT = M3_ENC_GPIO_Port;
 8001316:	4b1b      	ldr	r3, [pc, #108]	@ (8001384 <InitializeMotorAtts+0xf8>)
 8001318:	4a18      	ldr	r2, [pc, #96]	@ (800137c <InitializeMotorAtts+0xf0>)
 800131a:	60da      	str	r2, [r3, #12]
	M3.MOTOR_PIN_PWM = M3_PWM_GEN_Pin;
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <InitializeMotorAtts+0xf8>)
 800131e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001322:	821a      	strh	r2, [r3, #16]
	M3.MOTOR_PIN_PWM_PORT = M3_PWM_GEN_GPIO_Port;
 8001324:	4b17      	ldr	r3, [pc, #92]	@ (8001384 <InitializeMotorAtts+0xf8>)
 8001326:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800132a:	615a      	str	r2, [r3, #20]
	M3.MOTOR_ROTATIONS = 0;
 800132c:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <InitializeMotorAtts+0xf8>)
 800132e:	2200      	movs	r2, #0
 8001330:	831a      	strh	r2, [r3, #24]

	M4.MOTOR_PIN1 = M4_IN3_Pin;
 8001332:	4b15      	ldr	r3, [pc, #84]	@ (8001388 <InitializeMotorAtts+0xfc>)
 8001334:	2204      	movs	r2, #4
 8001336:	801a      	strh	r2, [r3, #0]
	M4.MOTOR_PIN2 = M4_IN4_Pin;
 8001338:	4b13      	ldr	r3, [pc, #76]	@ (8001388 <InitializeMotorAtts+0xfc>)
 800133a:	2208      	movs	r2, #8
 800133c:	805a      	strh	r2, [r3, #2]
	M4.MOTOR_PIN_PORT = M4_IN3_GPIO_Port;
 800133e:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <InitializeMotorAtts+0xfc>)
 8001340:	4a0d      	ldr	r2, [pc, #52]	@ (8001378 <InitializeMotorAtts+0xec>)
 8001342:	605a      	str	r2, [r3, #4]
	M4.MOTOR_PIN_ENC = M4_ENC_Pin;
 8001344:	4b10      	ldr	r3, [pc, #64]	@ (8001388 <InitializeMotorAtts+0xfc>)
 8001346:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800134a:	811a      	strh	r2, [r3, #8]
	M4.MOTOR_PIN_ENC_PORT = M4_ENC_GPIO_Port;
 800134c:	4b0e      	ldr	r3, [pc, #56]	@ (8001388 <InitializeMotorAtts+0xfc>)
 800134e:	4a0b      	ldr	r2, [pc, #44]	@ (800137c <InitializeMotorAtts+0xf0>)
 8001350:	60da      	str	r2, [r3, #12]
	M4.MOTOR_PIN_PWM = M4_PWM_GEN_Pin;
 8001352:	4b0d      	ldr	r3, [pc, #52]	@ (8001388 <InitializeMotorAtts+0xfc>)
 8001354:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001358:	821a      	strh	r2, [r3, #16]
	M4.MOTOR_PIN_PWM_PORT = M4_PWM_GEN_GPIO_Port;
 800135a:	4b0b      	ldr	r3, [pc, #44]	@ (8001388 <InitializeMotorAtts+0xfc>)
 800135c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001360:	615a      	str	r2, [r3, #20]
	M4.MOTOR_ROTATIONS = 0;
 8001362:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <InitializeMotorAtts+0xfc>)
 8001364:	2200      	movs	r2, #0
 8001366:	831a      	strh	r2, [r3, #24]
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000454 	.word	0x20000454
 8001378:	48000800 	.word	0x48000800
 800137c:	48000400 	.word	0x48000400
 8001380:	20000470 	.word	0x20000470
 8001384:	2000048c 	.word	0x2000048c
 8001388:	200004a8 	.word	0x200004a8

0800138c <HAL_GPIO_EXTI_Callback>:
static uint32_t lastTickM2 = 0;
static uint32_t lastTickM3 = 0;
static uint32_t lastTickM4 = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	80fb      	strh	r3, [r7, #6]
	uint32_t now = HAL_GetTick();
 8001396:	f000 fe73 	bl	8002080 <HAL_GetTick>
 800139a:	60f8      	str	r0, [r7, #12]

	if(GPIO_Pin == M1.MOTOR_PIN_ENC && (now - lastTickM1) > 20)
 800139c:	4b2d      	ldr	r3, [pc, #180]	@ (8001454 <HAL_GPIO_EXTI_Callback+0xc8>)
 800139e:	891b      	ldrh	r3, [r3, #8]
 80013a0:	88fa      	ldrh	r2, [r7, #6]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	d110      	bne.n	80013c8 <HAL_GPIO_EXTI_Callback+0x3c>
 80013a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001458 <HAL_GPIO_EXTI_Callback+0xcc>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b14      	cmp	r3, #20
 80013b0:	d90a      	bls.n	80013c8 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		M1.MOTOR_ROTATIONS ++;
 80013b2:	4b28      	ldr	r3, [pc, #160]	@ (8001454 <HAL_GPIO_EXTI_Callback+0xc8>)
 80013b4:	8b1b      	ldrh	r3, [r3, #24]
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	3301      	adds	r3, #1
 80013ba:	b29a      	uxth	r2, r3
 80013bc:	4b25      	ldr	r3, [pc, #148]	@ (8001454 <HAL_GPIO_EXTI_Callback+0xc8>)
 80013be:	831a      	strh	r2, [r3, #24]
		lastTickM1 = now;
 80013c0:	4a25      	ldr	r2, [pc, #148]	@ (8001458 <HAL_GPIO_EXTI_Callback+0xcc>)
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	e041      	b.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
	}
	else if(GPIO_Pin == M2.MOTOR_PIN_ENC && (now - lastTickM2) > 20)
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <HAL_GPIO_EXTI_Callback+0xd0>)
 80013ca:	891b      	ldrh	r3, [r3, #8]
 80013cc:	88fa      	ldrh	r2, [r7, #6]
 80013ce:	429a      	cmp	r2, r3
 80013d0:	d110      	bne.n	80013f4 <HAL_GPIO_EXTI_Callback+0x68>
 80013d2:	4b23      	ldr	r3, [pc, #140]	@ (8001460 <HAL_GPIO_EXTI_Callback+0xd4>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b14      	cmp	r3, #20
 80013dc:	d90a      	bls.n	80013f4 <HAL_GPIO_EXTI_Callback+0x68>
	{
		M2.MOTOR_ROTATIONS ++;
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <HAL_GPIO_EXTI_Callback+0xd0>)
 80013e0:	8b1b      	ldrh	r3, [r3, #24]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	3301      	adds	r3, #1
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <HAL_GPIO_EXTI_Callback+0xd0>)
 80013ea:	831a      	strh	r2, [r3, #24]
		lastTickM2 = now;
 80013ec:	4a1c      	ldr	r2, [pc, #112]	@ (8001460 <HAL_GPIO_EXTI_Callback+0xd4>)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e02b      	b.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
	}
	else if(GPIO_Pin == M3.MOTOR_PIN_ENC && (now - lastTickM3) > 20)
 80013f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <HAL_GPIO_EXTI_Callback+0xd8>)
 80013f6:	891b      	ldrh	r3, [r3, #8]
 80013f8:	88fa      	ldrh	r2, [r7, #6]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d110      	bne.n	8001420 <HAL_GPIO_EXTI_Callback+0x94>
 80013fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	68fa      	ldr	r2, [r7, #12]
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b14      	cmp	r3, #20
 8001408:	d90a      	bls.n	8001420 <HAL_GPIO_EXTI_Callback+0x94>
	{
		M3.MOTOR_ROTATIONS ++;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <HAL_GPIO_EXTI_Callback+0xd8>)
 800140c:	8b1b      	ldrh	r3, [r3, #24]
 800140e:	b29b      	uxth	r3, r3
 8001410:	3301      	adds	r3, #1
 8001412:	b29a      	uxth	r2, r3
 8001414:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001416:	831a      	strh	r2, [r3, #24]
		lastTickM3 = now;
 8001418:	4a13      	ldr	r2, [pc, #76]	@ (8001468 <HAL_GPIO_EXTI_Callback+0xdc>)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6013      	str	r3, [r2, #0]
 800141e:	e015      	b.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
	}
	else if(GPIO_Pin == M4.MOTOR_PIN_ENC && (now - lastTickM4) > 20)
 8001420:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001422:	891b      	ldrh	r3, [r3, #8]
 8001424:	88fa      	ldrh	r2, [r7, #6]
 8001426:	429a      	cmp	r2, r3
 8001428:	d110      	bne.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
 800142a:	4b11      	ldr	r3, [pc, #68]	@ (8001470 <HAL_GPIO_EXTI_Callback+0xe4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b14      	cmp	r3, #20
 8001434:	d90a      	bls.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
	{
		M4.MOTOR_ROTATIONS ++;
 8001436:	4b0d      	ldr	r3, [pc, #52]	@ (800146c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001438:	8b1b      	ldrh	r3, [r3, #24]
 800143a:	b29b      	uxth	r3, r3
 800143c:	3301      	adds	r3, #1
 800143e:	b29a      	uxth	r2, r3
 8001440:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_GPIO_EXTI_Callback+0xe0>)
 8001442:	831a      	strh	r2, [r3, #24]
		lastTickM4 = now;
 8001444:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	6013      	str	r3, [r2, #0]
	}
}
 800144a:	e7ff      	b.n	800144c <HAL_GPIO_EXTI_Callback+0xc0>
 800144c:	bf00      	nop
 800144e:	3710      	adds	r7, #16
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20000454 	.word	0x20000454
 8001458:	200004c4 	.word	0x200004c4
 800145c:	20000470 	.word	0x20000470
 8001460:	200004c8 	.word	0x200004c8
 8001464:	2000048c 	.word	0x2000048c
 8001468:	200004cc 	.word	0x200004cc
 800146c:	200004a8 	.word	0x200004a8
 8001470:	200004d0 	.word	0x200004d0

08001474 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == UART4)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a9e      	ldr	r2, [pc, #632]	@ (80016fc <HAL_UART_RxCpltCallback+0x288>)
 8001482:	4293      	cmp	r3, r2
 8001484:	f040 819b 	bne.w	80017be <HAL_UART_RxCpltCallback+0x34a>
  {
	osSemaphoreAcquire(uartFreeHandle, 1);
 8001488:	4b9d      	ldr	r3, [pc, #628]	@ (8001700 <HAL_UART_RxCpltCallback+0x28c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2101      	movs	r1, #1
 800148e:	4618      	mov	r0, r3
 8001490:	f005 fd70 	bl	8006f74 <osSemaphoreAcquire>
    HAL_UART_Receive_IT(&huart4, &message, 1);
 8001494:	2201      	movs	r2, #1
 8001496:	499b      	ldr	r1, [pc, #620]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 8001498:	489b      	ldr	r0, [pc, #620]	@ (8001708 <HAL_UART_RxCpltCallback+0x294>)
 800149a:	f003 ff6d 	bl	8005378 <HAL_UART_Receive_IT>
    HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800149e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014a2:	489a      	ldr	r0, [pc, #616]	@ (800170c <HAL_UART_RxCpltCallback+0x298>)
 80014a4:	f001 f906 	bl	80026b4 <HAL_GPIO_TogglePin>

    uint8_t PWM_DC_VAL = 0 |
    		(message & (1 << 1)) |
			(message & (1 << 2)) |
 80014a8:	4b96      	ldr	r3, [pc, #600]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
    uint8_t PWM_DC_VAL = 0 |
 80014ac:	f003 030e 	and.w	r3, r3, #14
 80014b0:	73fb      	strb	r3, [r7, #15]
			(message & (1 << 3));
    PWM_DC_VAL = PWM_DC_VAL >> 1;
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	085b      	lsrs	r3, r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
    switch(PWM_DC_VAL) {
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	2b04      	cmp	r3, #4
 80014bc:	d871      	bhi.n	80015a2 <HAL_UART_RxCpltCallback+0x12e>
 80014be:	a201      	add	r2, pc, #4	@ (adr r2, 80014c4 <HAL_UART_RxCpltCallback+0x50>)
 80014c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c4:	080014d9 	.word	0x080014d9
 80014c8:	080014fb 	.word	0x080014fb
 80014cc:	08001525 	.word	0x08001525
 80014d0:	0800154f 	.word	0x0800154f
 80014d4:	08001579 	.word	0x08001579
		case 0:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80014d8:	4b8d      	ldr	r3, [pc, #564]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2200      	movs	r2, #0
 80014de:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80014e0:	4b8b      	ldr	r3, [pc, #556]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2200      	movs	r2, #0
 80014e6:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80014e8:	4b89      	ldr	r3, [pc, #548]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2200      	movs	r2, #0
 80014ee:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80014f0:	4b87      	ldr	r3, [pc, #540]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2200      	movs	r2, #0
 80014f6:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80014f8:	e054      	b.n	80015a4 <HAL_UART_RxCpltCallback+0x130>
    	case 1:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.4);
 80014fa:	4b85      	ldr	r3, [pc, #532]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f246 6266 	movw	r2, #26214	@ 0x6666
 8001502:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.4);
 8001504:	4b82      	ldr	r3, [pc, #520]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f246 6266 	movw	r2, #26214	@ 0x6666
 800150c:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.4);
 800150e:	4b80      	ldr	r3, [pc, #512]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f246 6266 	movw	r2, #26214	@ 0x6666
 8001516:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.4);
 8001518:	4b7d      	ldr	r3, [pc, #500]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f246 6266 	movw	r2, #26214	@ 0x6666
 8001520:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8001522:	e03f      	b.n	80015a4 <HAL_UART_RxCpltCallback+0x130>
    	case 2:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.6);
 8001524:	4b7a      	ldr	r3, [pc, #488]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f649 1299 	movw	r2, #39321	@ 0x9999
 800152c:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.6);
 800152e:	4b78      	ldr	r3, [pc, #480]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f649 1299 	movw	r2, #39321	@ 0x9999
 8001536:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.6);
 8001538:	4b75      	ldr	r3, [pc, #468]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f649 1299 	movw	r2, #39321	@ 0x9999
 8001540:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.6);
 8001542:	4b73      	ldr	r3, [pc, #460]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f649 1299 	movw	r2, #39321	@ 0x9999
 800154a:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 800154c:	e02a      	b.n	80015a4 <HAL_UART_RxCpltCallback+0x130>
    	case 3:
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, (uint16_t) 65535 * 0.8);
 800154e:	4b70      	ldr	r3, [pc, #448]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001556:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, (uint16_t) 65535 * 0.8);
 8001558:	4b6d      	ldr	r3, [pc, #436]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001560:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, (uint16_t) 65535 * 0.8);
 8001562:	4b6b      	ldr	r3, [pc, #428]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800156a:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, (uint16_t) 65535 * 0.8);
 800156c:	4b68      	ldr	r3, [pc, #416]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8001574:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 8001576:	e015      	b.n	80015a4 <HAL_UART_RxCpltCallback+0x130>
    	case 4:
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 65535);
 8001578:	4b65      	ldr	r3, [pc, #404]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001580:	635a      	str	r2, [r3, #52]	@ 0x34
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 65535);
 8001582:	4b63      	ldr	r3, [pc, #396]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800158a:	639a      	str	r2, [r3, #56]	@ 0x38
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 65535);
 800158c:	4b60      	ldr	r3, [pc, #384]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001594:	63da      	str	r2, [r3, #60]	@ 0x3c
    		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 65535);
 8001596:	4b5e      	ldr	r3, [pc, #376]	@ (8001710 <HAL_UART_RxCpltCallback+0x29c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800159e:	641a      	str	r2, [r3, #64]	@ 0x40
    		break;
 80015a0:	e000      	b.n	80015a4 <HAL_UART_RxCpltCallback+0x130>
    	default: break;
 80015a2:	bf00      	nop
    }

    uint8_t MOVE_FORWARD = !(message & (1 << 0));
 80015a4:	4b57      	ldr	r3, [pc, #348]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	bf0c      	ite	eq
 80015b0:	2301      	moveq	r3, #1
 80015b2:	2300      	movne	r3, #0
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	73bb      	strb	r3, [r7, #14]

    if (message & (1 << 4)) {
 80015b8:	4b52      	ldr	r3, [pc, #328]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	f003 0310 	and.w	r3, r3, #16
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d024      	beq.n	800160e <HAL_UART_RxCpltCallback+0x19a>
    	if (MOVE_FORWARD) {
 80015c4:	7bbb      	ldrb	r3, [r7, #14]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d010      	beq.n	80015ec <HAL_UART_RxCpltCallback+0x178>
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 80015ca:	4b52      	ldr	r3, [pc, #328]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	4a51      	ldr	r2, [pc, #324]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015d0:	8811      	ldrh	r1, [r2, #0]
 80015d2:	2200      	movs	r2, #0
 80015d4:	4618      	mov	r0, r3
 80015d6:	f001 f855 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_SET);
 80015da:	4b4e      	ldr	r3, [pc, #312]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	4a4d      	ldr	r2, [pc, #308]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015e0:	8851      	ldrh	r1, [r2, #2]
 80015e2:	2201      	movs	r2, #1
 80015e4:	4618      	mov	r0, r3
 80015e6:	f001 f84d 	bl	8002684 <HAL_GPIO_WritePin>
 80015ea:	e020      	b.n	800162e <HAL_UART_RxCpltCallback+0x1ba>
    	}
    	else {
    		HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_SET);
 80015ec:	4b49      	ldr	r3, [pc, #292]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4a48      	ldr	r2, [pc, #288]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015f2:	8811      	ldrh	r1, [r2, #0]
 80015f4:	2201      	movs	r2, #1
 80015f6:	4618      	mov	r0, r3
 80015f8:	f001 f844 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 80015fc:	4b45      	ldr	r3, [pc, #276]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	4a44      	ldr	r2, [pc, #272]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 8001602:	8851      	ldrh	r1, [r2, #2]
 8001604:	2200      	movs	r2, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f001 f83c 	bl	8002684 <HAL_GPIO_WritePin>
 800160c:	e00f      	b.n	800162e <HAL_UART_RxCpltCallback+0x1ba>
    	}
    }
    else {
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN1, GPIO_PIN_RESET);
 800160e:	4b41      	ldr	r3, [pc, #260]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	4a40      	ldr	r2, [pc, #256]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 8001614:	8811      	ldrh	r1, [r2, #0]
 8001616:	2200      	movs	r2, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f001 f833 	bl	8002684 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(M1.MOTOR_PIN_PORT, M1.MOTOR_PIN2, GPIO_PIN_RESET);
 800161e:	4b3d      	ldr	r3, [pc, #244]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	4a3c      	ldr	r2, [pc, #240]	@ (8001714 <HAL_UART_RxCpltCallback+0x2a0>)
 8001624:	8851      	ldrh	r1, [r2, #2]
 8001626:	2200      	movs	r2, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f001 f82b 	bl	8002684 <HAL_GPIO_WritePin>
    }

    if (message & (1 << 5)) {
 800162e:	4b35      	ldr	r3, [pc, #212]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	f003 0320 	and.w	r3, r3, #32
 8001636:	2b00      	cmp	r3, #0
 8001638:	d024      	beq.n	8001684 <HAL_UART_RxCpltCallback+0x210>
		if (MOVE_FORWARD) {
 800163a:	7bbb      	ldrb	r3, [r7, #14]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d010      	beq.n	8001662 <HAL_UART_RxCpltCallback+0x1ee>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8001640:	4b35      	ldr	r3, [pc, #212]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	4a34      	ldr	r2, [pc, #208]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001646:	8811      	ldrh	r1, [r2, #0]
 8001648:	2200      	movs	r2, #0
 800164a:	4618      	mov	r0, r3
 800164c:	f001 f81a 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_SET);
 8001650:	4b31      	ldr	r3, [pc, #196]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	4a30      	ldr	r2, [pc, #192]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001656:	8851      	ldrh	r1, [r2, #2]
 8001658:	2201      	movs	r2, #1
 800165a:	4618      	mov	r0, r3
 800165c:	f001 f812 	bl	8002684 <HAL_GPIO_WritePin>
 8001660:	e020      	b.n	80016a4 <HAL_UART_RxCpltCallback+0x230>
		}
		else {
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_SET);
 8001662:	4b2d      	ldr	r3, [pc, #180]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	4a2c      	ldr	r2, [pc, #176]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001668:	8811      	ldrh	r1, [r2, #0]
 800166a:	2201      	movs	r2, #1
 800166c:	4618      	mov	r0, r3
 800166e:	f001 f809 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8001672:	4b29      	ldr	r3, [pc, #164]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	4a28      	ldr	r2, [pc, #160]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001678:	8851      	ldrh	r1, [r2, #2]
 800167a:	2200      	movs	r2, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f001 f801 	bl	8002684 <HAL_GPIO_WritePin>
 8001682:	e00f      	b.n	80016a4 <HAL_UART_RxCpltCallback+0x230>
		}
	}
	else {
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN1, GPIO_PIN_RESET);
 8001684:	4b24      	ldr	r3, [pc, #144]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	4a23      	ldr	r2, [pc, #140]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 800168a:	8811      	ldrh	r1, [r2, #0]
 800168c:	2200      	movs	r2, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f000 fff8 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M2.MOTOR_PIN_PORT, M2.MOTOR_PIN2, GPIO_PIN_RESET);
 8001694:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	4a1f      	ldr	r2, [pc, #124]	@ (8001718 <HAL_UART_RxCpltCallback+0x2a4>)
 800169a:	8851      	ldrh	r1, [r2, #2]
 800169c:	2200      	movs	r2, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fff0 	bl	8002684 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 6)) {
 80016a4:	4b17      	ldr	r3, [pc, #92]	@ (8001704 <HAL_UART_RxCpltCallback+0x290>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d037      	beq.n	8001720 <HAL_UART_RxCpltCallback+0x2ac>
		if (MOVE_FORWARD) {
 80016b0:	7bbb      	ldrb	r3, [r7, #14]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d010      	beq.n	80016d8 <HAL_UART_RxCpltCallback+0x264>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 80016b6:	4b19      	ldr	r3, [pc, #100]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016b8:	685b      	ldr	r3, [r3, #4]
 80016ba:	4a18      	ldr	r2, [pc, #96]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016bc:	8811      	ldrh	r1, [r2, #0]
 80016be:	2200      	movs	r2, #0
 80016c0:	4618      	mov	r0, r3
 80016c2:	f000 ffdf 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_SET);
 80016c6:	4b15      	ldr	r3, [pc, #84]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	4a14      	ldr	r2, [pc, #80]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016cc:	8851      	ldrh	r1, [r2, #2]
 80016ce:	2201      	movs	r2, #1
 80016d0:	4618      	mov	r0, r3
 80016d2:	f000 ffd7 	bl	8002684 <HAL_GPIO_WritePin>
 80016d6:	e033      	b.n	8001740 <HAL_UART_RxCpltCallback+0x2cc>
		}
		else {
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_SET);
 80016d8:	4b10      	ldr	r3, [pc, #64]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	4a0f      	ldr	r2, [pc, #60]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016de:	8811      	ldrh	r1, [r2, #0]
 80016e0:	2201      	movs	r2, #1
 80016e2:	4618      	mov	r0, r3
 80016e4:	f000 ffce 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 80016e8:	4b0c      	ldr	r3, [pc, #48]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	4a0b      	ldr	r2, [pc, #44]	@ (800171c <HAL_UART_RxCpltCallback+0x2a8>)
 80016ee:	8851      	ldrh	r1, [r2, #2]
 80016f0:	2200      	movs	r2, #0
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 ffc6 	bl	8002684 <HAL_GPIO_WritePin>
 80016f8:	e022      	b.n	8001740 <HAL_UART_RxCpltCallback+0x2cc>
 80016fa:	bf00      	nop
 80016fc:	40004c00 	.word	0x40004c00
 8001700:	20000440 	.word	0x20000440
 8001704:	20000448 	.word	0x20000448
 8001708:	200002c4 	.word	0x200002c4
 800170c:	48000400 	.word	0x48000400
 8001710:	20000090 	.word	0x20000090
 8001714:	20000454 	.word	0x20000454
 8001718:	20000470 	.word	0x20000470
 800171c:	2000048c 	.word	0x2000048c
		}
	}
	else {
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN1, GPIO_PIN_RESET);
 8001720:	4b29      	ldr	r3, [pc, #164]	@ (80017c8 <HAL_UART_RxCpltCallback+0x354>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	4a28      	ldr	r2, [pc, #160]	@ (80017c8 <HAL_UART_RxCpltCallback+0x354>)
 8001726:	8811      	ldrh	r1, [r2, #0]
 8001728:	2200      	movs	r2, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f000 ffaa 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M3.MOTOR_PIN_PORT, M3.MOTOR_PIN2, GPIO_PIN_RESET);
 8001730:	4b25      	ldr	r3, [pc, #148]	@ (80017c8 <HAL_UART_RxCpltCallback+0x354>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4a24      	ldr	r2, [pc, #144]	@ (80017c8 <HAL_UART_RxCpltCallback+0x354>)
 8001736:	8851      	ldrh	r1, [r2, #2]
 8001738:	2200      	movs	r2, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f000 ffa2 	bl	8002684 <HAL_GPIO_WritePin>
	}

	if (message & (1 << 7)) {
 8001740:	4b22      	ldr	r3, [pc, #136]	@ (80017cc <HAL_UART_RxCpltCallback+0x358>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	b25b      	sxtb	r3, r3
 8001746:	2b00      	cmp	r3, #0
 8001748:	da24      	bge.n	8001794 <HAL_UART_RxCpltCallback+0x320>
		if (MOVE_FORWARD) {
 800174a:	7bbb      	ldrb	r3, [r7, #14]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d010      	beq.n	8001772 <HAL_UART_RxCpltCallback+0x2fe>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4a1e      	ldr	r2, [pc, #120]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001756:	8811      	ldrh	r1, [r2, #0]
 8001758:	2200      	movs	r2, #0
 800175a:	4618      	mov	r0, r3
 800175c:	f000 ff92 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_SET);
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	4a1a      	ldr	r2, [pc, #104]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001766:	8851      	ldrh	r1, [r2, #2]
 8001768:	2201      	movs	r2, #1
 800176a:	4618      	mov	r0, r3
 800176c:	f000 ff8a 	bl	8002684 <HAL_GPIO_WritePin>
 8001770:	e020      	b.n	80017b4 <HAL_UART_RxCpltCallback+0x340>
		}
		else {
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_SET);
 8001772:	4b17      	ldr	r3, [pc, #92]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4a16      	ldr	r2, [pc, #88]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001778:	8811      	ldrh	r1, [r2, #0]
 800177a:	2201      	movs	r2, #1
 800177c:	4618      	mov	r0, r3
 800177e:	f000 ff81 	bl	8002684 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 8001782:	4b13      	ldr	r3, [pc, #76]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	4a12      	ldr	r2, [pc, #72]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001788:	8851      	ldrh	r1, [r2, #2]
 800178a:	2200      	movs	r2, #0
 800178c:	4618      	mov	r0, r3
 800178e:	f000 ff79 	bl	8002684 <HAL_GPIO_WritePin>
 8001792:	e00f      	b.n	80017b4 <HAL_UART_RxCpltCallback+0x340>
		}
	}
	else {
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN1, GPIO_PIN_RESET);
 8001794:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	4a0d      	ldr	r2, [pc, #52]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 800179a:	8811      	ldrh	r1, [r2, #0]
 800179c:	2200      	movs	r2, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f000 ff70 	bl	8002684 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M4.MOTOR_PIN_PORT, M4.MOTOR_PIN2, GPIO_PIN_RESET);
 80017a4:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	4a09      	ldr	r2, [pc, #36]	@ (80017d0 <HAL_UART_RxCpltCallback+0x35c>)
 80017aa:	8851      	ldrh	r1, [r2, #2]
 80017ac:	2200      	movs	r2, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 ff68 	bl	8002684 <HAL_GPIO_WritePin>
	}

	osSemaphoreRelease(uartFreeHandle);
 80017b4:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <HAL_UART_RxCpltCallback+0x360>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f005 fc2d 	bl	8007018 <osSemaphoreRelease>

}
}
 80017be:	bf00      	nop
 80017c0:	3710      	adds	r7, #16
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}
 80017c6:	bf00      	nop
 80017c8:	2000048c 	.word	0x2000048c
 80017cc:	20000448 	.word	0x20000448
 80017d0:	200004a8 	.word	0x200004a8
 80017d4:	20000440 	.word	0x20000440

080017d8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	HAL_UART_Receive_IT(&huart4, &message, 1);
 80017e0:	2201      	movs	r2, #1
 80017e2:	491c      	ldr	r1, [pc, #112]	@ (8001854 <StartDefaultTask+0x7c>)
 80017e4:	481c      	ldr	r0, [pc, #112]	@ (8001858 <StartDefaultTask+0x80>)
 80017e6:	f003 fdc7 	bl	8005378 <HAL_UART_Receive_IT>
  	__HAL_RCC_TIM2_CLK_ENABLE();
 80017ea:	4b1c      	ldr	r3, [pc, #112]	@ (800185c <StartDefaultTask+0x84>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ee:	4a1b      	ldr	r2, [pc, #108]	@ (800185c <StartDefaultTask+0x84>)
 80017f0:	f043 0301 	orr.w	r3, r3, #1
 80017f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017f6:	4b19      	ldr	r3, [pc, #100]	@ (800185c <StartDefaultTask+0x84>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	68bb      	ldr	r3, [r7, #8]
  	HAL_TIM_Base_Start(&htim2);
 8001802:	4817      	ldr	r0, [pc, #92]	@ (8001860 <StartDefaultTask+0x88>)
 8001804:	f002 fa18 	bl	8003c38 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001808:	2100      	movs	r1, #0
 800180a:	4816      	ldr	r0, [pc, #88]	@ (8001864 <StartDefaultTask+0x8c>)
 800180c:	f002 fb32 	bl	8003e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001810:	2104      	movs	r1, #4
 8001812:	4814      	ldr	r0, [pc, #80]	@ (8001864 <StartDefaultTask+0x8c>)
 8001814:	f002 fb2e 	bl	8003e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001818:	2108      	movs	r1, #8
 800181a:	4812      	ldr	r0, [pc, #72]	@ (8001864 <StartDefaultTask+0x8c>)
 800181c:	f002 fb2a 	bl	8003e74 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001820:	210c      	movs	r1, #12
 8001822:	4810      	ldr	r0, [pc, #64]	@ (8001864 <StartDefaultTask+0x8c>)
 8001824:	f002 fb26 	bl	8003e74 <HAL_TIM_PWM_Start>
	InitializeMotorAtts();
 8001828:	f7ff fd30 	bl	800128c <InitializeMotorAtts>
	uint32_t cnt;

  /* Infinite loop */
	  for(;;)
	  {
		  cnt = __HAL_TIM_GET_COUNTER(&htim2);
 800182c:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <StartDefaultTask+0x88>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001832:	60fb      	str	r3, [r7, #12]

		  if(cnt >= 999)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f240 32e6 	movw	r2, #998	@ 0x3e6
 800183a:	4293      	cmp	r3, r2
 800183c:	d906      	bls.n	800184c <StartDefaultTask+0x74>
		  {
			  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800183e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001842:	4809      	ldr	r0, [pc, #36]	@ (8001868 <StartDefaultTask+0x90>)
 8001844:	f000 ff36 	bl	80026b4 <HAL_GPIO_TogglePin>
//			  M1.MOTOR_ROTATIONS = 0;
//			  M2.MOTOR_ROTATIONS = 0;
//			  M3.MOTOR_ROTATIONS = 0;
//			  M4.MOTOR_ROTATIONS = 0;
			  cnt = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
		  }

		  osDelay(1);
 800184c:	2001      	movs	r0, #1
 800184e:	f005 fa19 	bl	8006c84 <osDelay>
		  cnt = __HAL_TIM_GET_COUNTER(&htim2);
 8001852:	e7eb      	b.n	800182c <StartDefaultTask+0x54>
 8001854:	20000448 	.word	0x20000448
 8001858:	200002c4 	.word	0x200002c4
 800185c:	40021000 	.word	0x40021000
 8001860:	2000014c 	.word	0x2000014c
 8001864:	20000090 	.word	0x20000090
 8001868:	48000400 	.word	0x48000400

0800186c <TransmitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TransmitTask */
void TransmitTask(void *argument)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b0a0      	sub	sp, #128	@ 0x80
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TransmitTask */
  /* Infinite loop */
	for(;;)
	{
		osSemaphoreAcquire(uartFreeHandle, 10);
 8001874:	4b48      	ldr	r3, [pc, #288]	@ (8001998 <TransmitTask+0x12c>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	210a      	movs	r1, #10
 800187a:	4618      	mov	r0, r3
 800187c:	f005 fb7a 	bl	8006f74 <osSemaphoreAcquire>

		rotationsM1 = M1.MOTOR_ROTATIONS;
 8001880:	4b46      	ldr	r3, [pc, #280]	@ (800199c <TransmitTask+0x130>)
 8001882:	8b1b      	ldrh	r3, [r3, #24]
 8001884:	b29a      	uxth	r2, r3
 8001886:	4b46      	ldr	r3, [pc, #280]	@ (80019a0 <TransmitTask+0x134>)
 8001888:	801a      	strh	r2, [r3, #0]
		rotationsM2 = M2.MOTOR_ROTATIONS;
 800188a:	4b46      	ldr	r3, [pc, #280]	@ (80019a4 <TransmitTask+0x138>)
 800188c:	8b1b      	ldrh	r3, [r3, #24]
 800188e:	b29a      	uxth	r2, r3
 8001890:	4b45      	ldr	r3, [pc, #276]	@ (80019a8 <TransmitTask+0x13c>)
 8001892:	801a      	strh	r2, [r3, #0]
		rotationsM3 = M3.MOTOR_ROTATIONS;
 8001894:	4b45      	ldr	r3, [pc, #276]	@ (80019ac <TransmitTask+0x140>)
 8001896:	8b1b      	ldrh	r3, [r3, #24]
 8001898:	b29a      	uxth	r2, r3
 800189a:	4b45      	ldr	r3, [pc, #276]	@ (80019b0 <TransmitTask+0x144>)
 800189c:	801a      	strh	r2, [r3, #0]
		rotationsM4 = M4.MOTOR_ROTATIONS;
 800189e:	4b45      	ldr	r3, [pc, #276]	@ (80019b4 <TransmitTask+0x148>)
 80018a0:	8b1b      	ldrh	r3, [r3, #24]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	4b44      	ldr	r3, [pc, #272]	@ (80019b8 <TransmitTask+0x14c>)
 80018a6:	801a      	strh	r2, [r3, #0]

		uint32_t flags = osEventFlagsGet(distanceFlagHandle);
 80018a8:	4b44      	ldr	r3, [pc, #272]	@ (80019bc <TransmitTask+0x150>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f005 fab6 	bl	8006e1e <osEventFlagsGet>
 80018b2:	67f8      	str	r0, [r7, #124]	@ 0x7c
		char msg[100];

		if(flags & DISTANCE_TOO_CLOSE)
 80018b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d01b      	beq.n	80018f6 <TransmitTask+0x8a>
		{
			strcpy(msg, "tc");
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	4a3f      	ldr	r2, [pc, #252]	@ (80019c0 <TransmitTask+0x154>)
 80018c4:	6812      	ldr	r2, [r2, #0]
 80018c6:	4611      	mov	r1, r2
 80018c8:	8019      	strh	r1, [r3, #0]
 80018ca:	3302      	adds	r3, #2
 80018cc:	0c12      	lsrs	r2, r2, #16
 80018ce:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart4, msg, strlen(msg), 10);
 80018d0:	f107 030c 	add.w	r3, r7, #12
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fc83 	bl	80001e0 <strlen>
 80018da:	4603      	mov	r3, r0
 80018dc:	b29a      	uxth	r2, r3
 80018de:	f107 010c 	add.w	r1, r7, #12
 80018e2:	230a      	movs	r3, #10
 80018e4:	4837      	ldr	r0, [pc, #220]	@ (80019c4 <TransmitTask+0x158>)
 80018e6:	f003 fcb3 	bl	8005250 <HAL_UART_Transmit>
			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 80018ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018ee:	4836      	ldr	r0, [pc, #216]	@ (80019c8 <TransmitTask+0x15c>)
 80018f0:	f000 fee0 	bl	80026b4 <HAL_GPIO_TogglePin>
 80018f4:	e047      	b.n	8001986 <TransmitTask+0x11a>
		}
		else {
			uint8_t tx[12];
			tx[0] = 0xAA;
 80018f6:	23aa      	movs	r3, #170	@ 0xaa
 80018f8:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
			tx[1] = rotationsM1 & 0xFF;
 80018fc:	4b28      	ldr	r3, [pc, #160]	@ (80019a0 <TransmitTask+0x134>)
 80018fe:	881b      	ldrh	r3, [r3, #0]
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
			tx[2] = (rotationsM1 >> 8) & 0xFF;
 8001906:	4b26      	ldr	r3, [pc, #152]	@ (80019a0 <TransmitTask+0x134>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	0a1b      	lsrs	r3, r3, #8
 800190c:	b29b      	uxth	r3, r3
 800190e:	b2db      	uxtb	r3, r3
 8001910:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
			tx[3] = 0xAA;
 8001914:	23aa      	movs	r3, #170	@ 0xaa
 8001916:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
			tx[4] = rotationsM2 & 0xFF;
 800191a:	4b23      	ldr	r3, [pc, #140]	@ (80019a8 <TransmitTask+0x13c>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	b2db      	uxtb	r3, r3
 8001920:	f887 3074 	strb.w	r3, [r7, #116]	@ 0x74
			tx[5] = (rotationsM2 >> 8) & 0xFF;
 8001924:	4b20      	ldr	r3, [pc, #128]	@ (80019a8 <TransmitTask+0x13c>)
 8001926:	881b      	ldrh	r3, [r3, #0]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	b29b      	uxth	r3, r3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	f887 3075 	strb.w	r3, [r7, #117]	@ 0x75
			tx[6] = 0xAA;
 8001932:	23aa      	movs	r3, #170	@ 0xaa
 8001934:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
			tx[7] = rotationsM3 & 0xFF;
 8001938:	4b1d      	ldr	r3, [pc, #116]	@ (80019b0 <TransmitTask+0x144>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			tx[8] = (rotationsM3 >> 8) & 0xFF;
 8001942:	4b1b      	ldr	r3, [pc, #108]	@ (80019b0 <TransmitTask+0x144>)
 8001944:	881b      	ldrh	r3, [r3, #0]
 8001946:	0a1b      	lsrs	r3, r3, #8
 8001948:	b29b      	uxth	r3, r3
 800194a:	b2db      	uxtb	r3, r3
 800194c:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
			tx[9] = 0xAA;
 8001950:	23aa      	movs	r3, #170	@ 0xaa
 8001952:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
			tx[10] = rotationsM3 & 0xFF;
 8001956:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <TransmitTask+0x144>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
			tx[11] = (rotationsM3 >> 8) & 0xFF;
 8001960:	4b13      	ldr	r3, [pc, #76]	@ (80019b0 <TransmitTask+0x144>)
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	0a1b      	lsrs	r3, r3, #8
 8001966:	b29b      	uxth	r3, r3
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
			HAL_UART_Transmit(&huart4, tx, 12, 10);
 800196e:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 8001972:	230a      	movs	r3, #10
 8001974:	220c      	movs	r2, #12
 8001976:	4813      	ldr	r0, [pc, #76]	@ (80019c4 <TransmitTask+0x158>)
 8001978:	f003 fc6a 	bl	8005250 <HAL_UART_Transmit>

			HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 800197c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001980:	4811      	ldr	r0, [pc, #68]	@ (80019c8 <TransmitTask+0x15c>)
 8001982:	f000 fe97 	bl	80026b4 <HAL_GPIO_TogglePin>
		}

		osDelay(100);
 8001986:	2064      	movs	r0, #100	@ 0x64
 8001988:	f005 f97c 	bl	8006c84 <osDelay>
		osSemaphoreRelease(uartFreeHandle);
 800198c:	4b02      	ldr	r3, [pc, #8]	@ (8001998 <TransmitTask+0x12c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f005 fb41 	bl	8007018 <osSemaphoreRelease>
	{
 8001996:	e76d      	b.n	8001874 <TransmitTask+0x8>
 8001998:	20000440 	.word	0x20000440
 800199c:	20000454 	.word	0x20000454
 80019a0:	2000044a 	.word	0x2000044a
 80019a4:	20000470 	.word	0x20000470
 80019a8:	2000044c 	.word	0x2000044c
 80019ac:	2000048c 	.word	0x2000048c
 80019b0:	2000044e 	.word	0x2000044e
 80019b4:	200004a8 	.word	0x200004a8
 80019b8:	20000450 	.word	0x20000450
 80019bc:	20000444 	.word	0x20000444
 80019c0:	0800a8b8 	.word	0x0800a8b8
 80019c4:	200002c4 	.word	0x200002c4
 80019c8:	48000400 	.word	0x48000400
 80019cc:	00000000 	.word	0x00000000

080019d0 <ReadDistanceTask>:

HC_04 sensor = {HC_Echo_Pin, HC_Echo_GPIO_Port, HC_Trig_Pin, HC_Trig_GPIO_Port, 0};

/* USER CODE END Header_ReadDistanceTask */
void ReadDistanceTask(void *argument)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b086      	sub	sp, #24
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadDistanceTask */
	uint32_t cnt;
	__HAL_RCC_TIM3_CLK_ENABLE();
 80019d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001b10 <ReadDistanceTask+0x140>)
 80019da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019dc:	4a4c      	ldr	r2, [pc, #304]	@ (8001b10 <ReadDistanceTask+0x140>)
 80019de:	f043 0302 	orr.w	r3, r3, #2
 80019e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80019e4:	4b4a      	ldr	r3, [pc, #296]	@ (8001b10 <ReadDistanceTask+0x140>)
 80019e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
	HAL_TIM_Base_Start(&htim3);
 80019f0:	4848      	ldr	r0, [pc, #288]	@ (8001b14 <ReadDistanceTask+0x144>)
 80019f2:	f002 f921 	bl	8003c38 <HAL_TIM_Base_Start>
  /* Infinite loop */
	for(;;)
	{
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 80019f6:	4b48      	ldr	r3, [pc, #288]	@ (8001b18 <ReadDistanceTask+0x148>)
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	4a47      	ldr	r2, [pc, #284]	@ (8001b18 <ReadDistanceTask+0x148>)
 80019fc:	8911      	ldrh	r1, [r2, #8]
 80019fe:	2200      	movs	r2, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 fe3f 	bl	8002684 <HAL_GPIO_WritePin>
		osDelay(2);
 8001a06:	2002      	movs	r0, #2
 8001a08:	f005 f93c 	bl	8006c84 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_SET);
 8001a0c:	4b42      	ldr	r3, [pc, #264]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	4a41      	ldr	r2, [pc, #260]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a12:	8911      	ldrh	r1, [r2, #8]
 8001a14:	2201      	movs	r2, #1
 8001a16:	4618      	mov	r0, r3
 8001a18:	f000 fe34 	bl	8002684 <HAL_GPIO_WritePin>
		osDelay(10);
 8001a1c:	200a      	movs	r0, #10
 8001a1e:	f005 f931 	bl	8006c84 <osDelay>
		HAL_GPIO_WritePin(sensor.Trig_Pin_PORT, sensor.Trig_Pin, GPIO_PIN_RESET);
 8001a22:	4b3d      	ldr	r3, [pc, #244]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	4a3c      	ldr	r2, [pc, #240]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a28:	8911      	ldrh	r1, [r2, #8]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fe29 	bl	8002684 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001a32:	4b38      	ldr	r3, [pc, #224]	@ (8001b14 <ReadDistanceTask+0x144>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	@ 0x24

		uint32_t t0 = __HAL_TIM_GET_COUNTER(&htim3);
 8001a3a:	4b36      	ldr	r3, [pc, #216]	@ (8001b14 <ReadDistanceTask+0x144>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a40:	617b      	str	r3, [r7, #20]
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001a42:	e008      	b.n	8001a56 <ReadDistanceTask+0x86>
		{
			if((__HAL_TIM_GET_COUNTER(&htim3) - t0) > 30000)
 8001a44:	4b33      	ldr	r3, [pc, #204]	@ (8001b14 <ReadDistanceTask+0x144>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d852      	bhi.n	8001afc <ReadDistanceTask+0x12c>
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_RESET)
 8001a56:	4b30      	ldr	r3, [pc, #192]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4a2f      	ldr	r2, [pc, #188]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a5c:	8812      	ldrh	r2, [r2, #0]
 8001a5e:	4611      	mov	r1, r2
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 fdf7 	bl	8002654 <HAL_GPIO_ReadPin>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0eb      	beq.n	8001a44 <ReadDistanceTask+0x74>
				goto end;
		}

		__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001a6c:	4b29      	ldr	r3, [pc, #164]	@ (8001b14 <ReadDistanceTask+0x144>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2200      	movs	r2, #0
 8001a72:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(sensor.Echo_Pin_PORT, sensor.Echo_Pin) == GPIO_PIN_SET);
 8001a74:	bf00      	nop
 8001a76:	4b28      	ldr	r3, [pc, #160]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	4a27      	ldr	r2, [pc, #156]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001a7c:	8812      	ldrh	r2, [r2, #0]
 8001a7e:	4611      	mov	r1, r2
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 fde7 	bl	8002654 <HAL_GPIO_ReadPin>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d0f4      	beq.n	8001a76 <ReadDistanceTask+0xa6>

		cnt = __HAL_TIM_GET_COUNTER(&htim3);
 8001a8c:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <ReadDistanceTask+0x144>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a92:	613b      	str	r3, [r7, #16]
		sensor.LAST_DISTANCE_MEASURED = CONVERT_TO_DISTANCE(cnt);
 8001a94:	6938      	ldr	r0, [r7, #16]
 8001a96:	f7fe fe17 	bl	80006c8 <__aeabi_ui2d>
 8001a9a:	a31b      	add	r3, pc, #108	@ (adr r3, 8001b08 <ReadDistanceTask+0x138>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	f7fe fba6 	bl	80001f0 <__aeabi_dmul>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7fe fe86 	bl	80007bc <__aeabi_d2f>
 8001ab0:	ee06 0a90 	vmov	s13, r0
 8001ab4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001ab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001abc:	4b16      	ldr	r3, [pc, #88]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001abe:	edc3 7a04 	vstr	s15, [r3, #16]

		if(sensor.LAST_DISTANCE_MEASURED < 20)
 8001ac2:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <ReadDistanceTask+0x148>)
 8001ac4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ac8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001acc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad4:	d506      	bpl.n	8001ae4 <ReadDistanceTask+0x114>
		{
			osEventFlagsSet(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001ad6:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <ReadDistanceTask+0x14c>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2101      	movs	r1, #1
 8001adc:	4618      	mov	r0, r3
 8001ade:	f005 f92b 	bl	8006d38 <osEventFlagsSet>
 8001ae2:	e005      	b.n	8001af0 <ReadDistanceTask+0x120>
		}
		else
		{
			osEventFlagsClear(distanceFlagHandle, DISTANCE_TOO_CLOSE);
 8001ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <ReadDistanceTask+0x14c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2101      	movs	r1, #1
 8001aea:	4618      	mov	r0, r3
 8001aec:	f005 f966 	bl	8006dbc <osEventFlagsClear>
		}

		HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8001af0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001af4:	480a      	ldr	r0, [pc, #40]	@ (8001b20 <ReadDistanceTask+0x150>)
 8001af6:	f000 fddd 	bl	80026b4 <HAL_GPIO_TogglePin>
 8001afa:	e000      	b.n	8001afe <ReadDistanceTask+0x12e>
				goto end;
 8001afc:	bf00      	nop

		end:
			osDelay(60);
 8001afe:	203c      	movs	r0, #60	@ 0x3c
 8001b00:	f005 f8c0 	bl	8006c84 <osDelay>
	{
 8001b04:	e777      	b.n	80019f6 <ReadDistanceTask+0x26>
 8001b06:	bf00      	nop
 8001b08:	04816f00 	.word	0x04816f00
 8001b0c:	3fa18fc5 	.word	0x3fa18fc5
 8001b10:	40021000 	.word	0x40021000
 8001b14:	20000208 	.word	0x20000208
 8001b18:	20000000 	.word	0x20000000
 8001b1c:	20000444 	.word	0x20000444
 8001b20:	48000400 	.word	0x48000400

08001b24 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a04      	ldr	r2, [pc, #16]	@ (8001b44 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b36:	f000 fa8f 	bl	8002058 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40001000 	.word	0x40001000

08001b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b4c:	b672      	cpsid	i
}
 8001b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b50:	bf00      	nop
 8001b52:	e7fd      	b.n	8001b50 <Error_Handler+0x8>

08001b54 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b5e:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	607b      	str	r3, [r7, #4]
 8001b70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <HAL_MspInit+0x4c>)
 8001b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b86:	603b      	str	r3, [r7, #0]
 8001b88:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	210f      	movs	r1, #15
 8001b8e:	f06f 0001 	mvn.w	r0, #1
 8001b92:	f000 fb39 	bl	8002208 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000

08001ba4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b086      	sub	sp, #24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c30 <HAL_TIM_Base_MspInit+0x8c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d114      	bne.n	8001be0 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bba:	4a1e      	ldr	r2, [pc, #120]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bbc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bc0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2105      	movs	r1, #5
 8001bd2:	201b      	movs	r0, #27
 8001bd4:	f000 fb18 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001bd8:	201b      	movs	r0, #27
 8001bda:	f000 fb31 	bl	8002240 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001bde:	e022      	b.n	8001c26 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001be8:	d10c      	bne.n	8001c04 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bea:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bee:	4a11      	ldr	r2, [pc, #68]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001bf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
}
 8001c02:	e010      	b.n	8001c26 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0b      	ldr	r2, [pc, #44]	@ (8001c38 <HAL_TIM_Base_MspInit+0x94>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d10b      	bne.n	8001c26 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c12:	4a08      	ldr	r2, [pc, #32]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001c14:	f043 0302 	orr.w	r3, r3, #2
 8001c18:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <HAL_TIM_Base_MspInit+0x90>)
 8001c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
}
 8001c26:	bf00      	nop
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40012c00 	.word	0x40012c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40000400 	.word	0x40000400

08001c3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a12      	ldr	r2, [pc, #72]	@ (8001ca4 <HAL_TIM_MspPostInit+0x68>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d11d      	bne.n	8001c9a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c62:	4a11      	ldr	r2, [pc, #68]	@ (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <HAL_TIM_MspPostInit+0x6c>)
 8001c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = M4_PWM_GEN_Pin|M3_PWM_GEN_Pin|M2_PWM_GEN_Pin|M1_PWM_GEN_Pin;
 8001c76:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001c7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	f107 030c 	add.w	r3, r7, #12
 8001c90:	4619      	mov	r1, r3
 8001c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c96:	f000 fb63 	bl	8002360 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3720      	adds	r7, #32
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40012c00 	.word	0x40012c00
 8001ca8:	40021000 	.word	0x40021000

08001cac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b0a6      	sub	sp, #152	@ 0x98
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb4:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	2268      	movs	r2, #104	@ 0x68
 8001cca:	2100      	movs	r1, #0
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f008 fcd3 	bl	800a678 <memset>
  if(huart->Instance==UART4)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a46      	ldr	r2, [pc, #280]	@ (8001df0 <HAL_UART_MspInit+0x144>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d144      	bne.n	8001d66 <HAL_UART_MspInit+0xba>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001cdc:	2308      	movs	r3, #8
 8001cde:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ce4:	f107 031c 	add.w	r3, r7, #28
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f001 fbe3 	bl	80034b4 <HAL_RCCEx_PeriphCLKConfig>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001cf4:	f7ff ff28 	bl	8001b48 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfc:	4a3d      	ldr	r2, [pc, #244]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001cfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001d02:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d04:	4b3b      	ldr	r3, [pc, #236]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d0c:	61bb      	str	r3, [r7, #24]
 8001d0e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b38      	ldr	r3, [pc, #224]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d14:	4a37      	ldr	r2, [pc, #220]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d16:	f043 0301 	orr.w	r3, r3, #1
 8001d1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d1c:	4b35      	ldr	r3, [pc, #212]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001d40:	2308      	movs	r3, #8
 8001d42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d50:	f000 fb06 	bl	8002360 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 8, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2108      	movs	r1, #8
 8001d58:	2034      	movs	r0, #52	@ 0x34
 8001d5a:	f000 fa55 	bl	8002208 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001d5e:	2034      	movs	r0, #52	@ 0x34
 8001d60:	f000 fa6e 	bl	8002240 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d64:	e040      	b.n	8001de8 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART2)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a23      	ldr	r2, [pc, #140]	@ (8001df8 <HAL_UART_MspInit+0x14c>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d13b      	bne.n	8001de8 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d70:	2302      	movs	r3, #2
 8001d72:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d74:	2300      	movs	r3, #0
 8001d76:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d78:	f107 031c 	add.w	r3, r7, #28
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f001 fb99 	bl	80034b4 <HAL_RCCEx_PeriphCLKConfig>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_UART_MspInit+0xe0>
      Error_Handler();
 8001d88:	f7ff fede 	bl	8001b48 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d90:	4a18      	ldr	r2, [pc, #96]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d96:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d98:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da4:	4b13      	ldr	r3, [pc, #76]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001da6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001da8:	4a12      	ldr	r2, [pc, #72]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001daa:	f043 0301 	orr.w	r3, r3, #1
 8001dae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001db0:	4b10      	ldr	r3, [pc, #64]	@ (8001df4 <HAL_UART_MspInit+0x148>)
 8001db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dbc:	230c      	movs	r3, #12
 8001dbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dd4:	2307      	movs	r3, #7
 8001dd6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dda:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8001dde:	4619      	mov	r1, r3
 8001de0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001de4:	f000 fabc 	bl	8002360 <HAL_GPIO_Init>
}
 8001de8:	bf00      	nop
 8001dea:	3798      	adds	r7, #152	@ 0x98
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40004c00 	.word	0x40004c00
 8001df4:	40021000 	.word	0x40021000
 8001df8:	40004400 	.word	0x40004400

08001dfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08e      	sub	sp, #56	@ 0x38
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001e04:	2300      	movs	r3, #0
 8001e06:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001e0a:	4b34      	ldr	r3, [pc, #208]	@ (8001edc <HAL_InitTick+0xe0>)
 8001e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e0e:	4a33      	ldr	r2, [pc, #204]	@ (8001edc <HAL_InitTick+0xe0>)
 8001e10:	f043 0310 	orr.w	r3, r3, #16
 8001e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e16:	4b31      	ldr	r3, [pc, #196]	@ (8001edc <HAL_InitTick+0xe0>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	f003 0310 	and.w	r3, r3, #16
 8001e1e:	60fb      	str	r3, [r7, #12]
 8001e20:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e22:	f107 0210 	add.w	r2, r7, #16
 8001e26:	f107 0314 	add.w	r3, r7, #20
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f001 faaf 	bl	8003390 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e32:	6a3b      	ldr	r3, [r7, #32]
 8001e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d103      	bne.n	8001e44 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e3c:	f001 fa7c 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8001e40:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e42:	e004      	b.n	8001e4e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e44:	f001 fa78 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e50:	4a23      	ldr	r2, [pc, #140]	@ (8001ee0 <HAL_InitTick+0xe4>)
 8001e52:	fba2 2303 	umull	r2, r3, r2, r3
 8001e56:	0c9b      	lsrs	r3, r3, #18
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e5e:	4a22      	ldr	r2, [pc, #136]	@ (8001ee8 <HAL_InitTick+0xec>)
 8001e60:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e62:	4b20      	ldr	r3, [pc, #128]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e64:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e68:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e6e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e70:	4b1c      	ldr	r3, [pc, #112]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b1b      	ldr	r3, [pc, #108]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e82:	4818      	ldr	r0, [pc, #96]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e84:	f001 fe74 	bl	8003b70 <HAL_TIM_Base_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e8e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d11b      	bne.n	8001ece <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e96:	4813      	ldr	r0, [pc, #76]	@ (8001ee4 <HAL_InitTick+0xe8>)
 8001e98:	f001 ff22 	bl	8003ce0 <HAL_TIM_Base_Start_IT>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001ea2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d111      	bne.n	8001ece <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001eaa:	2036      	movs	r0, #54	@ 0x36
 8001eac:	f000 f9c8 	bl	8002240 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b0f      	cmp	r3, #15
 8001eb4:	d808      	bhi.n	8001ec8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	2036      	movs	r0, #54	@ 0x36
 8001ebc:	f000 f9a4 	bl	8002208 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_InitTick+0xf0>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	e002      	b.n	8001ece <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ece:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3738      	adds	r7, #56	@ 0x38
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	bf00      	nop
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	431bde83 	.word	0x431bde83
 8001ee4:	200004d4 	.word	0x200004d4
 8001ee8:	40001000 	.word	0x40001000
 8001eec:	20000018 	.word	0x20000018

08001ef0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <NMI_Handler+0x4>

08001ef8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <HardFault_Handler+0x4>

08001f00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <MemManage_Handler+0x4>

08001f08 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f0c:	bf00      	nop
 8001f0e:	e7fd      	b.n	8001f0c <BusFault_Handler+0x4>

08001f10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f14:	bf00      	nop
 8001f16:	e7fd      	b.n	8001f14 <UsageFault_Handler+0x4>

08001f18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f26:	b580      	push	{r7, lr}
 8001f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_ENC_Pin);
 8001f2a:	2002      	movs	r0, #2
 8001f2c:	f000 fbdc 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_ENC_Pin);
 8001f38:	2004      	movs	r0, #4
 8001f3a:	f000 fbd5 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f48:	4802      	ldr	r0, [pc, #8]	@ (8001f54 <TIM1_CC_IRQHandler+0x10>)
 8001f4a:	f002 f879 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	20000090 	.word	0x20000090

08001f58 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M3_ENC_Pin);
 8001f5c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f60:	f000 fbc2 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M4_ENC_Pin);
 8001f64:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001f68:	f000 fbbe 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001f6c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f70:	f000 fbba 	bl	80026e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001f7c:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <UART4_IRQHandler+0x10>)
 8001f7e:	f003 fa47 	bl	8005410 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	200002c4 	.word	0x200002c4

08001f8c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 underrun error interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f90:	4802      	ldr	r0, [pc, #8]	@ (8001f9c <TIM6_DAC_IRQHandler+0x10>)
 8001f92:	f002 f855 	bl	8004040 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	200004d4 	.word	0x200004d4

08001fa0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <SystemInit+0x20>)
 8001fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001faa:	4a05      	ldr	r2, [pc, #20]	@ (8001fc0 <SystemInit+0x20>)
 8001fac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fb4:	bf00      	nop
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	e000ed00 	.word	0xe000ed00

08001fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ffc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fc8:	f7ff ffea 	bl	8001fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fcc:	480c      	ldr	r0, [pc, #48]	@ (8002000 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fce:	490d      	ldr	r1, [pc, #52]	@ (8002004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002008 <LoopForever+0xe>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd4:	e002      	b.n	8001fdc <LoopCopyDataInit>

08001fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fda:	3304      	adds	r3, #4

08001fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe0:	d3f9      	bcc.n	8001fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800200c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fe4:	4c0a      	ldr	r4, [pc, #40]	@ (8002010 <LoopForever+0x16>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe8:	e001      	b.n	8001fee <LoopFillZerobss>

08001fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fec:	3204      	adds	r2, #4

08001fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff0:	d3fb      	bcc.n	8001fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ff2:	f008 fba7 	bl	800a744 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ff6:	f7fe fdc7 	bl	8000b88 <main>

08001ffa <LoopForever>:

LoopForever:
    b LoopForever
 8001ffa:	e7fe      	b.n	8001ffa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ffc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002004:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002008:	0800a9b8 	.word	0x0800a9b8
  ldr r2, =_sbss
 800200c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002010:	20002074 	.word	0x20002074

08002014 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002014:	e7fe      	b.n	8002014 <ADC1_IRQHandler>
	...

08002018 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800201e:	2300      	movs	r3, #0
 8002020:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002022:	4b0c      	ldr	r3, [pc, #48]	@ (8002054 <HAL_Init+0x3c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a0b      	ldr	r2, [pc, #44]	@ (8002054 <HAL_Init+0x3c>)
 8002028:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800202c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202e:	2003      	movs	r0, #3
 8002030:	f000 f8df 	bl	80021f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002034:	200f      	movs	r0, #15
 8002036:	f7ff fee1 	bl	8001dfc <HAL_InitTick>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d002      	beq.n	8002046 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	71fb      	strb	r3, [r7, #7]
 8002044:	e001      	b.n	800204a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002046:	f7ff fd85 	bl	8001b54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800204a:	79fb      	ldrb	r3, [r7, #7]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40022000 	.word	0x40022000

08002058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <HAL_IncTick+0x20>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_IncTick+0x24>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4413      	add	r3, r2
 8002068:	4a04      	ldr	r2, [pc, #16]	@ (800207c <HAL_IncTick+0x24>)
 800206a:	6013      	str	r3, [r2, #0]
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	2000001c 	.word	0x2000001c
 800207c:	20000590 	.word	0x20000590

08002080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  return uwTick;
 8002084:	4b03      	ldr	r3, [pc, #12]	@ (8002094 <HAL_GetTick+0x14>)
 8002086:	681b      	ldr	r3, [r3, #0]
}
 8002088:	4618      	mov	r0, r3
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	20000590 	.word	0x20000590

08002098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f003 0307 	and.w	r3, r3, #7
 80020a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020b4:	4013      	ands	r3, r2
 80020b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ca:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <__NVIC_SetPriorityGrouping+0x44>)
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	60d3      	str	r3, [r2, #12]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020e4:	4b04      	ldr	r3, [pc, #16]	@ (80020f8 <__NVIC_GetPriorityGrouping+0x18>)
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	0a1b      	lsrs	r3, r3, #8
 80020ea:	f003 0307 	and.w	r3, r3, #7
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fc:	b480      	push	{r7}
 80020fe:	b083      	sub	sp, #12
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	2b00      	cmp	r3, #0
 800210c:	db0b      	blt.n	8002126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	f003 021f 	and.w	r2, r3, #31
 8002114:	4907      	ldr	r1, [pc, #28]	@ (8002134 <__NVIC_EnableIRQ+0x38>)
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	095b      	lsrs	r3, r3, #5
 800211c:	2001      	movs	r0, #1
 800211e:	fa00 f202 	lsl.w	r2, r0, r2
 8002122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000e100 	.word	0xe000e100

08002138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	6039      	str	r1, [r7, #0]
 8002142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002148:	2b00      	cmp	r3, #0
 800214a:	db0a      	blt.n	8002162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	b2da      	uxtb	r2, r3
 8002150:	490c      	ldr	r1, [pc, #48]	@ (8002184 <__NVIC_SetPriority+0x4c>)
 8002152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002156:	0112      	lsls	r2, r2, #4
 8002158:	b2d2      	uxtb	r2, r2
 800215a:	440b      	add	r3, r1
 800215c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002160:	e00a      	b.n	8002178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	4908      	ldr	r1, [pc, #32]	@ (8002188 <__NVIC_SetPriority+0x50>)
 8002168:	79fb      	ldrb	r3, [r7, #7]
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	3b04      	subs	r3, #4
 8002170:	0112      	lsls	r2, r2, #4
 8002172:	b2d2      	uxtb	r2, r2
 8002174:	440b      	add	r3, r1
 8002176:	761a      	strb	r2, [r3, #24]
}
 8002178:	bf00      	nop
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	e000e100 	.word	0xe000e100
 8002188:	e000ed00 	.word	0xe000ed00

0800218c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800218c:	b480      	push	{r7}
 800218e:	b089      	sub	sp, #36	@ 0x24
 8002190:	af00      	add	r7, sp, #0
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	f1c3 0307 	rsb	r3, r3, #7
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	bf28      	it	cs
 80021aa:	2304      	movcs	r3, #4
 80021ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	3304      	adds	r3, #4
 80021b2:	2b06      	cmp	r3, #6
 80021b4:	d902      	bls.n	80021bc <NVIC_EncodePriority+0x30>
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3b03      	subs	r3, #3
 80021ba:	e000      	b.n	80021be <NVIC_EncodePriority+0x32>
 80021bc:	2300      	movs	r3, #0
 80021be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	f04f 32ff 	mov.w	r2, #4294967295
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43da      	mvns	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	401a      	ands	r2, r3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021d4:	f04f 31ff 	mov.w	r1, #4294967295
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	fa01 f303 	lsl.w	r3, r1, r3
 80021de:	43d9      	mvns	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	4313      	orrs	r3, r2
         );
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3724      	adds	r7, #36	@ 0x24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f7ff ff4c 	bl	8002098 <__NVIC_SetPriorityGrouping>
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	4603      	mov	r3, r0
 8002210:	60b9      	str	r1, [r7, #8]
 8002212:	607a      	str	r2, [r7, #4]
 8002214:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002216:	2300      	movs	r3, #0
 8002218:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800221a:	f7ff ff61 	bl	80020e0 <__NVIC_GetPriorityGrouping>
 800221e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	6978      	ldr	r0, [r7, #20]
 8002226:	f7ff ffb1 	bl	800218c <NVIC_EncodePriority>
 800222a:	4602      	mov	r2, r0
 800222c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002230:	4611      	mov	r1, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff80 	bl	8002138 <__NVIC_SetPriority>
}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}

08002240 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	4618      	mov	r0, r3
 8002250:	f7ff ff54 	bl	80020fc <__NVIC_EnableIRQ>
}
 8002254:	bf00      	nop
 8002256:	3708      	adds	r7, #8
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e031      	b.n	80022d2 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d008      	beq.n	800228c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2204      	movs	r2, #4
 800227e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e022      	b.n	80022d2 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f022 0201 	bic.w	r2, r2, #1
 800229a:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	681a      	ldr	r2, [r3, #0]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f022 020e 	bic.w	r2, r2, #14
 80022aa:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022b0:	f003 021c 	and.w	r2, r3, #28
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	2101      	movs	r1, #1
 80022ba:	fa01 f202 	lsl.w	r2, r1, r2
 80022be:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b084      	sub	sp, #16
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d005      	beq.n	8002302 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2204      	movs	r2, #4
 80022fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	73fb      	strb	r3, [r7, #15]
 8002300:	e029      	b.n	8002356 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f022 0201 	bic.w	r2, r2, #1
 8002310:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f022 020e 	bic.w	r2, r2, #14
 8002320:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002326:	f003 021c 	and.w	r2, r3, #28
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	2101      	movs	r1, #1
 8002330:	fa01 f202 	lsl.w	r2, r1, r2
 8002334:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	4798      	blx	r3
    }
  }
  return status;
 8002356:	7bfb      	ldrb	r3, [r7, #15]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3710      	adds	r7, #16
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002360:	b480      	push	{r7}
 8002362:	b087      	sub	sp, #28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800236e:	e154      	b.n	800261a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	2101      	movs	r1, #1
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	fa01 f303 	lsl.w	r3, r1, r3
 800237c:	4013      	ands	r3, r2
 800237e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 8146 	beq.w	8002614 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	f003 0303 	and.w	r3, r3, #3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d005      	beq.n	80023a0 <HAL_GPIO_Init+0x40>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d130      	bne.n	8002402 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	2203      	movs	r2, #3
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	68da      	ldr	r2, [r3, #12]
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023d6:	2201      	movs	r2, #1
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43db      	mvns	r3, r3
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4013      	ands	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	091b      	lsrs	r3, r3, #4
 80023ec:	f003 0201 	and.w	r2, r3, #1
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	2b03      	cmp	r3, #3
 800240c:	d017      	beq.n	800243e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	2203      	movs	r2, #3
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	689a      	ldr	r2, [r3, #8]
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d123      	bne.n	8002492 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	08da      	lsrs	r2, r3, #3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	3208      	adds	r2, #8
 8002452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002456:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f003 0307 	and.w	r3, r3, #7
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	220f      	movs	r2, #15
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43db      	mvns	r3, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	08da      	lsrs	r2, r3, #3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3208      	adds	r2, #8
 800248c:	6939      	ldr	r1, [r7, #16]
 800248e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	2203      	movs	r2, #3
 800249e:	fa02 f303 	lsl.w	r3, r2, r3
 80024a2:	43db      	mvns	r3, r3
 80024a4:	693a      	ldr	r2, [r7, #16]
 80024a6:	4013      	ands	r3, r2
 80024a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f003 0203 	and.w	r2, r3, #3
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	693a      	ldr	r2, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 80a0 	beq.w	8002614 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024d4:	4b58      	ldr	r3, [pc, #352]	@ (8002638 <HAL_GPIO_Init+0x2d8>)
 80024d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d8:	4a57      	ldr	r2, [pc, #348]	@ (8002638 <HAL_GPIO_Init+0x2d8>)
 80024da:	f043 0301 	orr.w	r3, r3, #1
 80024de:	6613      	str	r3, [r2, #96]	@ 0x60
 80024e0:	4b55      	ldr	r3, [pc, #340]	@ (8002638 <HAL_GPIO_Init+0x2d8>)
 80024e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	60bb      	str	r3, [r7, #8]
 80024ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024ec:	4a53      	ldr	r2, [pc, #332]	@ (800263c <HAL_GPIO_Init+0x2dc>)
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	089b      	lsrs	r3, r3, #2
 80024f2:	3302      	adds	r3, #2
 80024f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	f003 0303 	and.w	r3, r3, #3
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	220f      	movs	r2, #15
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	43db      	mvns	r3, r3
 800250a:	693a      	ldr	r2, [r7, #16]
 800250c:	4013      	ands	r3, r2
 800250e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002516:	d019      	beq.n	800254c <HAL_GPIO_Init+0x1ec>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	4a49      	ldr	r2, [pc, #292]	@ (8002640 <HAL_GPIO_Init+0x2e0>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d013      	beq.n	8002548 <HAL_GPIO_Init+0x1e8>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a48      	ldr	r2, [pc, #288]	@ (8002644 <HAL_GPIO_Init+0x2e4>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d00d      	beq.n	8002544 <HAL_GPIO_Init+0x1e4>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a47      	ldr	r2, [pc, #284]	@ (8002648 <HAL_GPIO_Init+0x2e8>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d007      	beq.n	8002540 <HAL_GPIO_Init+0x1e0>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a46      	ldr	r2, [pc, #280]	@ (800264c <HAL_GPIO_Init+0x2ec>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d101      	bne.n	800253c <HAL_GPIO_Init+0x1dc>
 8002538:	2304      	movs	r3, #4
 800253a:	e008      	b.n	800254e <HAL_GPIO_Init+0x1ee>
 800253c:	2307      	movs	r3, #7
 800253e:	e006      	b.n	800254e <HAL_GPIO_Init+0x1ee>
 8002540:	2303      	movs	r3, #3
 8002542:	e004      	b.n	800254e <HAL_GPIO_Init+0x1ee>
 8002544:	2302      	movs	r3, #2
 8002546:	e002      	b.n	800254e <HAL_GPIO_Init+0x1ee>
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <HAL_GPIO_Init+0x1ee>
 800254c:	2300      	movs	r3, #0
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	f002 0203 	and.w	r2, r2, #3
 8002554:	0092      	lsls	r2, r2, #2
 8002556:	4093      	lsls	r3, r2
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	4313      	orrs	r3, r2
 800255c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800255e:	4937      	ldr	r1, [pc, #220]	@ (800263c <HAL_GPIO_Init+0x2dc>)
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	089b      	lsrs	r3, r3, #2
 8002564:	3302      	adds	r3, #2
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800256c:	4b38      	ldr	r3, [pc, #224]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	43db      	mvns	r3, r3
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	4013      	ands	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d003      	beq.n	8002590 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8002588:	693a      	ldr	r2, [r7, #16]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4313      	orrs	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002590:	4a2f      	ldr	r2, [pc, #188]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002596:	4b2e      	ldr	r3, [pc, #184]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	43db      	mvns	r3, r3
 80025a0:	693a      	ldr	r2, [r7, #16]
 80025a2:	4013      	ands	r3, r2
 80025a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025ba:	4a25      	ldr	r2, [pc, #148]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025c0:	4b23      	ldr	r3, [pc, #140]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	43db      	mvns	r3, r3
 80025ca:	693a      	ldr	r2, [r7, #16]
 80025cc:	4013      	ands	r3, r2
 80025ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d003      	beq.n	80025e4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025e4:	4a1a      	ldr	r2, [pc, #104]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025ea:	4b19      	ldr	r3, [pc, #100]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	43db      	mvns	r3, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4013      	ands	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d003      	beq.n	800260e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4313      	orrs	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800260e:	4a10      	ldr	r2, [pc, #64]	@ (8002650 <HAL_GPIO_Init+0x2f0>)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	fa22 f303 	lsr.w	r3, r2, r3
 8002624:	2b00      	cmp	r3, #0
 8002626:	f47f aea3 	bne.w	8002370 <HAL_GPIO_Init+0x10>
  }
}
 800262a:	bf00      	nop
 800262c:	bf00      	nop
 800262e:	371c      	adds	r7, #28
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	40021000 	.word	0x40021000
 800263c:	40010000 	.word	0x40010000
 8002640:	48000400 	.word	0x48000400
 8002644:	48000800 	.word	0x48000800
 8002648:	48000c00 	.word	0x48000c00
 800264c:	48001000 	.word	0x48001000
 8002650:	40010400 	.word	0x40010400

08002654 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	887b      	ldrh	r3, [r7, #2]
 8002666:	4013      	ands	r3, r2
 8002668:	2b00      	cmp	r3, #0
 800266a:	d002      	beq.n	8002672 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800266c:	2301      	movs	r3, #1
 800266e:	73fb      	strb	r3, [r7, #15]
 8002670:	e001      	b.n	8002676 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002676:	7bfb      	ldrb	r3, [r7, #15]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	807b      	strh	r3, [r7, #2]
 8002690:	4613      	mov	r3, r2
 8002692:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002694:	787b      	ldrb	r3, [r7, #1]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800269a:	887a      	ldrh	r2, [r7, #2]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80026a0:	e002      	b.n	80026a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80026a2:	887a      	ldrh	r2, [r7, #2]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026c6:	887a      	ldrh	r2, [r7, #2]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4013      	ands	r3, r2
 80026cc:	041a      	lsls	r2, r3, #16
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	43d9      	mvns	r1, r3
 80026d2:	887b      	ldrh	r3, [r7, #2]
 80026d4:	400b      	ands	r3, r1
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	619a      	str	r2, [r3, #24]
}
 80026dc:	bf00      	nop
 80026de:	3714      	adds	r7, #20
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026f2:	4b08      	ldr	r3, [pc, #32]	@ (8002714 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026f4:	695a      	ldr	r2, [r3, #20]
 80026f6:	88fb      	ldrh	r3, [r7, #6]
 80026f8:	4013      	ands	r3, r2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d006      	beq.n	800270c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026fe:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002704:	88fb      	ldrh	r3, [r7, #6]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fe fe40 	bl	800138c <HAL_GPIO_EXTI_Callback>
  }
}
 800270c:	bf00      	nop
 800270e:	3708      	adds	r7, #8
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	40010400 	.word	0x40010400

08002718 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800271c:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <HAL_PWREx_GetVoltageRange+0x18>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002724:	4618      	mov	r0, r3
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40007000 	.word	0x40007000

08002734 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002734:	b480      	push	{r7}
 8002736:	b085      	sub	sp, #20
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002742:	d130      	bne.n	80027a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002744:	4b23      	ldr	r3, [pc, #140]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800274c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002750:	d038      	beq.n	80027c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002752:	4b20      	ldr	r3, [pc, #128]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800275a:	4a1e      	ldr	r2, [pc, #120]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800275c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002760:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002762:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2232      	movs	r2, #50	@ 0x32
 8002768:	fb02 f303 	mul.w	r3, r2, r3
 800276c:	4a1b      	ldr	r2, [pc, #108]	@ (80027dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800276e:	fba2 2303 	umull	r2, r3, r2, r3
 8002772:	0c9b      	lsrs	r3, r3, #18
 8002774:	3301      	adds	r3, #1
 8002776:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002778:	e002      	b.n	8002780 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	3b01      	subs	r3, #1
 800277e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002780:	4b14      	ldr	r3, [pc, #80]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002788:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800278c:	d102      	bne.n	8002794 <HAL_PWREx_ControlVoltageScaling+0x60>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d1f2      	bne.n	800277a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002794:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800279c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027a0:	d110      	bne.n	80027c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e00f      	b.n	80027c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027a6:	4b0b      	ldr	r3, [pc, #44]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027b2:	d007      	beq.n	80027c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027b4:	4b07      	ldr	r3, [pc, #28]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027bc:	4a05      	ldr	r2, [pc, #20]	@ (80027d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3714      	adds	r7, #20
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
 80027d2:	bf00      	nop
 80027d4:	40007000 	.word	0x40007000
 80027d8:	20000014 	.word	0x20000014
 80027dc:	431bde83 	.word	0x431bde83

080027e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d102      	bne.n	80027f4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	f000 bc02 	b.w	8002ff8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027f4:	4b96      	ldr	r3, [pc, #600]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027fe:	4b94      	ldr	r3, [pc, #592]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f003 0310 	and.w	r3, r3, #16
 8002810:	2b00      	cmp	r3, #0
 8002812:	f000 80e4 	beq.w	80029de <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d007      	beq.n	800282c <HAL_RCC_OscConfig+0x4c>
 800281c:	69bb      	ldr	r3, [r7, #24]
 800281e:	2b0c      	cmp	r3, #12
 8002820:	f040 808b 	bne.w	800293a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	2b01      	cmp	r3, #1
 8002828:	f040 8087 	bne.w	800293a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800282c:	4b88      	ldr	r3, [pc, #544]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d005      	beq.n	8002844 <HAL_RCC_OscConfig+0x64>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	e3d9      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a1a      	ldr	r2, [r3, #32]
 8002848:	4b81      	ldr	r3, [pc, #516]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d004      	beq.n	800285e <HAL_RCC_OscConfig+0x7e>
 8002854:	4b7e      	ldr	r3, [pc, #504]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800285c:	e005      	b.n	800286a <HAL_RCC_OscConfig+0x8a>
 800285e:	4b7c      	ldr	r3, [pc, #496]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002860:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002864:	091b      	lsrs	r3, r3, #4
 8002866:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800286a:	4293      	cmp	r3, r2
 800286c:	d223      	bcs.n	80028b6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a1b      	ldr	r3, [r3, #32]
 8002872:	4618      	mov	r0, r3
 8002874:	f000 fdbe 	bl	80033f4 <RCC_SetFlashLatencyFromMSIRange>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e3ba      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002882:	4b73      	ldr	r3, [pc, #460]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a72      	ldr	r2, [pc, #456]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002888:	f043 0308 	orr.w	r3, r3, #8
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	4b70      	ldr	r3, [pc, #448]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	496d      	ldr	r1, [pc, #436]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800289c:	4313      	orrs	r3, r2
 800289e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028a0:	4b6b      	ldr	r3, [pc, #428]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	69db      	ldr	r3, [r3, #28]
 80028ac:	021b      	lsls	r3, r3, #8
 80028ae:	4968      	ldr	r1, [pc, #416]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	604b      	str	r3, [r1, #4]
 80028b4:	e025      	b.n	8002902 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b6:	4b66      	ldr	r3, [pc, #408]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a65      	ldr	r2, [pc, #404]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028bc:	f043 0308 	orr.w	r3, r3, #8
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	4b63      	ldr	r3, [pc, #396]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	4960      	ldr	r1, [pc, #384]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d4:	4b5e      	ldr	r3, [pc, #376]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	495b      	ldr	r1, [pc, #364]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80028e4:	4313      	orrs	r3, r2
 80028e6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a1b      	ldr	r3, [r3, #32]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f000 fd7e 	bl	80033f4 <RCC_SetFlashLatencyFromMSIRange>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e37a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002902:	f000 fc81 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8002906:	4602      	mov	r2, r0
 8002908:	4b51      	ldr	r3, [pc, #324]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	091b      	lsrs	r3, r3, #4
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	4950      	ldr	r1, [pc, #320]	@ (8002a54 <HAL_RCC_OscConfig+0x274>)
 8002914:	5ccb      	ldrb	r3, [r1, r3]
 8002916:	f003 031f 	and.w	r3, r3, #31
 800291a:	fa22 f303 	lsr.w	r3, r2, r3
 800291e:	4a4e      	ldr	r2, [pc, #312]	@ (8002a58 <HAL_RCC_OscConfig+0x278>)
 8002920:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002922:	4b4e      	ldr	r3, [pc, #312]	@ (8002a5c <HAL_RCC_OscConfig+0x27c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff fa68 	bl	8001dfc <HAL_InitTick>
 800292c:	4603      	mov	r3, r0
 800292e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d052      	beq.n	80029dc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002936:	7bfb      	ldrb	r3, [r7, #15]
 8002938:	e35e      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d032      	beq.n	80029a8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002942:	4b43      	ldr	r3, [pc, #268]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a42      	ldr	r2, [pc, #264]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800294e:	f7ff fb97 	bl	8002080 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002956:	f7ff fb93 	bl	8002080 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e347      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002968:	4b39      	ldr	r3, [pc, #228]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002974:	4b36      	ldr	r3, [pc, #216]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a35      	ldr	r2, [pc, #212]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800297a:	f043 0308 	orr.w	r3, r3, #8
 800297e:	6013      	str	r3, [r2, #0]
 8002980:	4b33      	ldr	r3, [pc, #204]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	4930      	ldr	r1, [pc, #192]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 800298e:	4313      	orrs	r3, r2
 8002990:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002992:	4b2f      	ldr	r3, [pc, #188]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	492b      	ldr	r1, [pc, #172]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029a2:	4313      	orrs	r3, r2
 80029a4:	604b      	str	r3, [r1, #4]
 80029a6:	e01a      	b.n	80029de <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029a8:	4b29      	ldr	r3, [pc, #164]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a28      	ldr	r2, [pc, #160]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029ae:	f023 0301 	bic.w	r3, r3, #1
 80029b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029b4:	f7ff fb64 	bl	8002080 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029bc:	f7ff fb60 	bl	8002080 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e314      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029ce:	4b20      	ldr	r3, [pc, #128]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x1dc>
 80029da:	e000      	b.n	80029de <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029dc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d073      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	2b08      	cmp	r3, #8
 80029ee:	d005      	beq.n	80029fc <HAL_RCC_OscConfig+0x21c>
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	2b0c      	cmp	r3, #12
 80029f4:	d10e      	bne.n	8002a14 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	2b03      	cmp	r3, #3
 80029fa:	d10b      	bne.n	8002a14 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029fc:	4b14      	ldr	r3, [pc, #80]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d063      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x2f0>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d15f      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e2f1      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a1c:	d106      	bne.n	8002a2c <HAL_RCC_OscConfig+0x24c>
 8002a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a0b      	ldr	r2, [pc, #44]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e025      	b.n	8002a78 <HAL_RCC_OscConfig+0x298>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a34:	d114      	bne.n	8002a60 <HAL_RCC_OscConfig+0x280>
 8002a36:	4b06      	ldr	r3, [pc, #24]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	4b03      	ldr	r3, [pc, #12]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a02      	ldr	r2, [pc, #8]	@ (8002a50 <HAL_RCC_OscConfig+0x270>)
 8002a48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	e013      	b.n	8002a78 <HAL_RCC_OscConfig+0x298>
 8002a50:	40021000 	.word	0x40021000
 8002a54:	0800a960 	.word	0x0800a960
 8002a58:	20000014 	.word	0x20000014
 8002a5c:	20000018 	.word	0x20000018
 8002a60:	4ba0      	ldr	r3, [pc, #640]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a9f      	ldr	r2, [pc, #636]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002a66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a6a:	6013      	str	r3, [r2, #0]
 8002a6c:	4b9d      	ldr	r3, [pc, #628]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a9c      	ldr	r2, [pc, #624]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002a72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d013      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7ff fafe 	bl	8002080 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a88:	f7ff fafa 	bl	8002080 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b64      	cmp	r3, #100	@ 0x64
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e2ae      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a9a:	4b92      	ldr	r3, [pc, #584]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d0f0      	beq.n	8002a88 <HAL_RCC_OscConfig+0x2a8>
 8002aa6:	e014      	b.n	8002ad2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aa8:	f7ff faea 	bl	8002080 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab0:	f7ff fae6 	bl	8002080 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b64      	cmp	r3, #100	@ 0x64
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e29a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ac2:	4b88      	ldr	r3, [pc, #544]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x2d0>
 8002ace:	e000      	b.n	8002ad2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d060      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	2b04      	cmp	r3, #4
 8002ae2:	d005      	beq.n	8002af0 <HAL_RCC_OscConfig+0x310>
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	2b0c      	cmp	r3, #12
 8002ae8:	d119      	bne.n	8002b1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d116      	bne.n	8002b1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002af0:	4b7c      	ldr	r3, [pc, #496]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_RCC_OscConfig+0x328>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e277      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b08:	4b76      	ldr	r3, [pc, #472]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	061b      	lsls	r3, r3, #24
 8002b16:	4973      	ldr	r1, [pc, #460]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b1c:	e040      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d023      	beq.n	8002b6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b26:	4b6f      	ldr	r3, [pc, #444]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b32:	f7ff faa5 	bl	8002080 <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b38:	e008      	b.n	8002b4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3a:	f7ff faa1 	bl	8002080 <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d901      	bls.n	8002b4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e255      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b4c:	4b65      	ldr	r3, [pc, #404]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d0f0      	beq.n	8002b3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b58:	4b62      	ldr	r3, [pc, #392]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	061b      	lsls	r3, r3, #24
 8002b66:	495f      	ldr	r1, [pc, #380]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	604b      	str	r3, [r1, #4]
 8002b6c:	e018      	b.n	8002ba0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b6e:	4b5d      	ldr	r3, [pc, #372]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a5c      	ldr	r2, [pc, #368]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b7a:	f7ff fa81 	bl	8002080 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b82:	f7ff fa7d 	bl	8002080 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e231      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b94:	4b53      	ldr	r3, [pc, #332]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1f0      	bne.n	8002b82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0308 	and.w	r3, r3, #8
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d03c      	beq.n	8002c26 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d01c      	beq.n	8002bee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bb4:	4b4b      	ldr	r3, [pc, #300]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bba:	4a4a      	ldr	r2, [pc, #296]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc4:	f7ff fa5c 	bl	8002080 <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bcc:	f7ff fa58 	bl	8002080 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e20c      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bde:	4b41      	ldr	r3, [pc, #260]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002be0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0ef      	beq.n	8002bcc <HAL_RCC_OscConfig+0x3ec>
 8002bec:	e01b      	b.n	8002c26 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bf4:	4a3b      	ldr	r2, [pc, #236]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	f023 0301 	bic.w	r3, r3, #1
 8002bfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bfe:	f7ff fa3f 	bl	8002080 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c06:	f7ff fa3b 	bl	8002080 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e1ef      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c18:	4b32      	ldr	r3, [pc, #200]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1ef      	bne.n	8002c06 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 80a6 	beq.w	8002d80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c34:	2300      	movs	r3, #0
 8002c36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c38:	4b2a      	ldr	r3, [pc, #168]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10d      	bne.n	8002c60 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c44:	4b27      	ldr	r3, [pc, #156]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c48:	4a26      	ldr	r2, [pc, #152]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002c4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c50:	4b24      	ldr	r3, [pc, #144]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002c52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c58:	60bb      	str	r3, [r7, #8]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c60:	4b21      	ldr	r3, [pc, #132]	@ (8002ce8 <HAL_RCC_OscConfig+0x508>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d118      	bne.n	8002c9e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c6c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce8 <HAL_RCC_OscConfig+0x508>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce8 <HAL_RCC_OscConfig+0x508>)
 8002c72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c76:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c78:	f7ff fa02 	bl	8002080 <HAL_GetTick>
 8002c7c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c80:	f7ff f9fe 	bl	8002080 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e1b2      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c92:	4b15      	ldr	r3, [pc, #84]	@ (8002ce8 <HAL_RCC_OscConfig+0x508>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0f0      	beq.n	8002c80 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d108      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x4d8>
 8002ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cac:	4a0d      	ldr	r2, [pc, #52]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002cae:	f043 0301 	orr.w	r3, r3, #1
 8002cb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cb6:	e029      	b.n	8002d0c <HAL_RCC_OscConfig+0x52c>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b05      	cmp	r3, #5
 8002cbe:	d115      	bne.n	8002cec <HAL_RCC_OscConfig+0x50c>
 8002cc0:	4b08      	ldr	r3, [pc, #32]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc6:	4a07      	ldr	r2, [pc, #28]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002cc8:	f043 0304 	orr.w	r3, r3, #4
 8002ccc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cd0:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd6:	4a03      	ldr	r2, [pc, #12]	@ (8002ce4 <HAL_RCC_OscConfig+0x504>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ce0:	e014      	b.n	8002d0c <HAL_RCC_OscConfig+0x52c>
 8002ce2:	bf00      	nop
 8002ce4:	40021000 	.word	0x40021000
 8002ce8:	40007000 	.word	0x40007000
 8002cec:	4b9a      	ldr	r3, [pc, #616]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf2:	4a99      	ldr	r2, [pc, #612]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cfc:	4b96      	ldr	r3, [pc, #600]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d02:	4a95      	ldr	r2, [pc, #596]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d04:	f023 0304 	bic.w	r3, r3, #4
 8002d08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d016      	beq.n	8002d42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d14:	f7ff f9b4 	bl	8002080 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d1a:	e00a      	b.n	8002d32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1c:	f7ff f9b0 	bl	8002080 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e162      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d32:	4b89      	ldr	r3, [pc, #548]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0ed      	beq.n	8002d1c <HAL_RCC_OscConfig+0x53c>
 8002d40:	e015      	b.n	8002d6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d42:	f7ff f99d 	bl	8002080 <HAL_GetTick>
 8002d46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7ff f999 	bl	8002080 <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e14b      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d60:	4b7d      	ldr	r3, [pc, #500]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d1ed      	bne.n	8002d4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d6e:	7ffb      	ldrb	r3, [r7, #31]
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d105      	bne.n	8002d80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d74:	4b78      	ldr	r3, [pc, #480]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d78:	4a77      	ldr	r2, [pc, #476]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0320 	and.w	r3, r3, #32
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d03c      	beq.n	8002e06 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d01c      	beq.n	8002dce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d94:	4b70      	ldr	r3, [pc, #448]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d9a:	4a6f      	ldr	r2, [pc, #444]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da4:	f7ff f96c 	bl	8002080 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dac:	f7ff f968 	bl	8002080 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e11c      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002dbe:	4b66      	ldr	r3, [pc, #408]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002dc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dc4:	f003 0302 	and.w	r3, r3, #2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0ef      	beq.n	8002dac <HAL_RCC_OscConfig+0x5cc>
 8002dcc:	e01b      	b.n	8002e06 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dce:	4b62      	ldr	r3, [pc, #392]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002dd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dd4:	4a60      	ldr	r2, [pc, #384]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dde:	f7ff f94f 	bl	8002080 <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002de6:	f7ff f94b 	bl	8002080 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e0ff      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002df8:	4b57      	ldr	r3, [pc, #348]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002dfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d1ef      	bne.n	8002de6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	f000 80f3 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	f040 80c9 	bne.w	8002fac <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e1a:	4b4f      	ldr	r3, [pc, #316]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f003 0203 	and.w	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d12c      	bne.n	8002e88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	3b01      	subs	r3, #1
 8002e3a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d123      	bne.n	8002e88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e4a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d11b      	bne.n	8002e88 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d113      	bne.n	8002e88 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e6a:	085b      	lsrs	r3, r3, #1
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d109      	bne.n	8002e88 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e7e:	085b      	lsrs	r3, r3, #1
 8002e80:	3b01      	subs	r3, #1
 8002e82:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d06b      	beq.n	8002f60 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b0c      	cmp	r3, #12
 8002e8c:	d062      	beq.n	8002f54 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e8e:	4b32      	ldr	r3, [pc, #200]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e0ac      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002ea4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ea8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002eaa:	f7ff f8e9 	bl	8002080 <HAL_GetTick>
 8002eae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eb0:	e008      	b.n	8002ec4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb2:	f7ff f8e5 	bl	8002080 <HAL_GetTick>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	1ad3      	subs	r3, r2, r3
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d901      	bls.n	8002ec4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e099      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec4:	4b24      	ldr	r3, [pc, #144]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1f0      	bne.n	8002eb2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ed0:	4b21      	ldr	r3, [pc, #132]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	4b21      	ldr	r3, [pc, #132]	@ (8002f5c <HAL_RCC_OscConfig+0x77c>)
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ee0:	3a01      	subs	r2, #1
 8002ee2:	0112      	lsls	r2, r2, #4
 8002ee4:	4311      	orrs	r1, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002eea:	0212      	lsls	r2, r2, #8
 8002eec:	4311      	orrs	r1, r2
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ef2:	0852      	lsrs	r2, r2, #1
 8002ef4:	3a01      	subs	r2, #1
 8002ef6:	0552      	lsls	r2, r2, #21
 8002ef8:	4311      	orrs	r1, r2
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002efe:	0852      	lsrs	r2, r2, #1
 8002f00:	3a01      	subs	r2, #1
 8002f02:	0652      	lsls	r2, r2, #25
 8002f04:	4311      	orrs	r1, r2
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f0a:	06d2      	lsls	r2, r2, #27
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	4912      	ldr	r1, [pc, #72]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f14:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a0f      	ldr	r2, [pc, #60]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f20:	4b0d      	ldr	r3, [pc, #52]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4a0c      	ldr	r2, [pc, #48]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f2c:	f7ff f8a8 	bl	8002080 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7ff f8a4 	bl	8002080 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e058      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f46:	4b04      	ldr	r3, [pc, #16]	@ (8002f58 <HAL_RCC_OscConfig+0x778>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f52:	e050      	b.n	8002ff6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e04f      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f60:	4b27      	ldr	r3, [pc, #156]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d144      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f6c:	4b24      	ldr	r3, [pc, #144]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a23      	ldr	r2, [pc, #140]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002f72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f78:	4b21      	ldr	r3, [pc, #132]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	4a20      	ldr	r2, [pc, #128]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002f7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f84:	f7ff f87c 	bl	8002080 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8c:	f7ff f878 	bl	8002080 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e02c      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f9e:	4b18      	ldr	r3, [pc, #96]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d0f0      	beq.n	8002f8c <HAL_RCC_OscConfig+0x7ac>
 8002faa:	e024      	b.n	8002ff6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	2b0c      	cmp	r3, #12
 8002fb0:	d01f      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a12      	ldr	r2, [pc, #72]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fbe:	f7ff f85f 	bl	8002080 <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fc6:	f7ff f85b 	bl	8002080 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e00f      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd8:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1f0      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8002fe4:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fe6:	68da      	ldr	r2, [r3, #12]
 8002fe8:	4905      	ldr	r1, [pc, #20]	@ (8003000 <HAL_RCC_OscConfig+0x820>)
 8002fea:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <HAL_RCC_OscConfig+0x824>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	60cb      	str	r3, [r1, #12]
 8002ff0:	e001      	b.n	8002ff6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3720      	adds	r7, #32
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000
 8003004:	feeefffc 	.word	0xfeeefffc

08003008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0e7      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b75      	ldr	r3, [pc, #468]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b72      	ldr	r3, [pc, #456]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 0207 	bic.w	r2, r3, #7
 8003032:	4970      	ldr	r1, [pc, #448]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b6e      	ldr	r3, [pc, #440]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0cf      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d010      	beq.n	800307a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	4b66      	ldr	r3, [pc, #408]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003064:	429a      	cmp	r2, r3
 8003066:	d908      	bls.n	800307a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003068:	4b63      	ldr	r3, [pc, #396]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	4960      	ldr	r1, [pc, #384]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003076:	4313      	orrs	r3, r2
 8003078:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d04c      	beq.n	8003120 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b03      	cmp	r3, #3
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800308e:	4b5a      	ldr	r3, [pc, #360]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d121      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e0a6      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d107      	bne.n	80030b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030a6:	4b54      	ldr	r3, [pc, #336]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d115      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e09a      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d107      	bne.n	80030ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030be:	4b4e      	ldr	r3, [pc, #312]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d109      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e08e      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030ce:	4b4a      	ldr	r3, [pc, #296]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e086      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030de:	4b46      	ldr	r3, [pc, #280]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f023 0203 	bic.w	r2, r3, #3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4943      	ldr	r1, [pc, #268]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f0:	f7fe ffc6 	bl	8002080 <HAL_GetTick>
 80030f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f6:	e00a      	b.n	800310e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f8:	f7fe ffc2 	bl	8002080 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e06e      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310e:	4b3a      	ldr	r3, [pc, #232]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 020c 	and.w	r2, r3, #12
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	429a      	cmp	r2, r3
 800311e:	d1eb      	bne.n	80030f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d010      	beq.n	800314e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	4b31      	ldr	r3, [pc, #196]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003138:	429a      	cmp	r2, r3
 800313a:	d208      	bcs.n	800314e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800313c:	4b2e      	ldr	r3, [pc, #184]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	492b      	ldr	r1, [pc, #172]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800314a:	4313      	orrs	r3, r2
 800314c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800314e:	4b29      	ldr	r3, [pc, #164]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	429a      	cmp	r2, r3
 800315a:	d210      	bcs.n	800317e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315c:	4b25      	ldr	r3, [pc, #148]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f023 0207 	bic.w	r2, r3, #7
 8003164:	4923      	ldr	r1, [pc, #140]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	4313      	orrs	r3, r2
 800316a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d001      	beq.n	800317e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e036      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d008      	beq.n	800319c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800318a:	4b1b      	ldr	r3, [pc, #108]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	4918      	ldr	r1, [pc, #96]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003198:	4313      	orrs	r3, r2
 800319a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d009      	beq.n	80031bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031a8:	4b13      	ldr	r3, [pc, #76]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	4910      	ldr	r1, [pc, #64]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031bc:	f000 f824 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 80031c0:	4602      	mov	r2, r0
 80031c2:	4b0d      	ldr	r3, [pc, #52]	@ (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	091b      	lsrs	r3, r3, #4
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	490b      	ldr	r1, [pc, #44]	@ (80031fc <HAL_RCC_ClockConfig+0x1f4>)
 80031ce:	5ccb      	ldrb	r3, [r1, r3]
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	fa22 f303 	lsr.w	r3, r2, r3
 80031d8:	4a09      	ldr	r2, [pc, #36]	@ (8003200 <HAL_RCC_ClockConfig+0x1f8>)
 80031da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <HAL_RCC_ClockConfig+0x1fc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe fe0b 	bl	8001dfc <HAL_InitTick>
 80031e6:	4603      	mov	r3, r0
 80031e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80031ea:	7afb      	ldrb	r3, [r7, #11]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40022000 	.word	0x40022000
 80031f8:	40021000 	.word	0x40021000
 80031fc:	0800a960 	.word	0x0800a960
 8003200:	20000014 	.word	0x20000014
 8003204:	20000018 	.word	0x20000018

08003208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	@ 0x24
 800320c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	2300      	movs	r3, #0
 8003214:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003216:	4b3e      	ldr	r3, [pc, #248]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003220:	4b3b      	ldr	r3, [pc, #236]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x34>
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	2b0c      	cmp	r3, #12
 8003234:	d121      	bne.n	800327a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d11e      	bne.n	800327a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800323c:	4b34      	ldr	r3, [pc, #208]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d107      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003248:	4b31      	ldr	r3, [pc, #196]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800324a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800324e:	0a1b      	lsrs	r3, r3, #8
 8003250:	f003 030f 	and.w	r3, r3, #15
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e005      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003258:	4b2d      	ldr	r3, [pc, #180]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	091b      	lsrs	r3, r3, #4
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003264:	4a2b      	ldr	r2, [pc, #172]	@ (8003314 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10d      	bne.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003278:	e00a      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b04      	cmp	r3, #4
 800327e:	d102      	bne.n	8003286 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x110>)
 8003282:	61bb      	str	r3, [r7, #24]
 8003284:	e004      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	2b08      	cmp	r3, #8
 800328a:	d101      	bne.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800328c:	4b23      	ldr	r3, [pc, #140]	@ (800331c <HAL_RCC_GetSysClockFreq+0x114>)
 800328e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d134      	bne.n	8003300 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003296:	4b1e      	ldr	r3, [pc, #120]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d003      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0xa6>
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d003      	beq.n	80032b4 <HAL_RCC_GetSysClockFreq+0xac>
 80032ac:	e005      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003318 <HAL_RCC_GetSysClockFreq+0x110>)
 80032b0:	617b      	str	r3, [r7, #20]
      break;
 80032b2:	e005      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032b4:	4b19      	ldr	r3, [pc, #100]	@ (800331c <HAL_RCC_GetSysClockFreq+0x114>)
 80032b6:	617b      	str	r3, [r7, #20]
      break;
 80032b8:	e002      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	617b      	str	r3, [r7, #20]
      break;
 80032be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032c0:	4b13      	ldr	r3, [pc, #76]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	3301      	adds	r3, #1
 80032cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032ce:	4b10      	ldr	r3, [pc, #64]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	0a1b      	lsrs	r3, r3, #8
 80032d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	fb03 f202 	mul.w	r2, r3, r2
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	0e5b      	lsrs	r3, r3, #25
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	3301      	adds	r3, #1
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003300:	69bb      	ldr	r3, [r7, #24]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3724      	adds	r7, #36	@ 0x24
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40021000 	.word	0x40021000
 8003314:	0800a978 	.word	0x0800a978
 8003318:	00f42400 	.word	0x00f42400
 800331c:	007a1200 	.word	0x007a1200

08003320 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <HAL_RCC_GetHCLKFreq+0x14>)
 8003326:	681b      	ldr	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	20000014 	.word	0x20000014

08003338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800333c:	f7ff fff0 	bl	8003320 <HAL_RCC_GetHCLKFreq>
 8003340:	4602      	mov	r2, r0
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	0a1b      	lsrs	r3, r3, #8
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	4904      	ldr	r1, [pc, #16]	@ (8003360 <HAL_RCC_GetPCLK1Freq+0x28>)
 800334e:	5ccb      	ldrb	r3, [r1, r3]
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	0800a970 	.word	0x0800a970

08003364 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003368:	f7ff ffda 	bl	8003320 <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b06      	ldr	r3, [pc, #24]	@ (8003388 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0adb      	lsrs	r3, r3, #11
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4904      	ldr	r1, [pc, #16]	@ (800338c <HAL_RCC_GetPCLK2Freq+0x28>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40021000 	.word	0x40021000
 800338c:	0800a970 	.word	0x0800a970

08003390 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003390:	b480      	push	{r7}
 8003392:	b083      	sub	sp, #12
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	220f      	movs	r2, #15
 800339e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80033a0:	4b12      	ldr	r3, [pc, #72]	@ (80033ec <HAL_RCC_GetClockConfig+0x5c>)
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0203 	and.w	r2, r3, #3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80033ac:	4b0f      	ldr	r3, [pc, #60]	@ (80033ec <HAL_RCC_GetClockConfig+0x5c>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80033b8:	4b0c      	ldr	r3, [pc, #48]	@ (80033ec <HAL_RCC_GetClockConfig+0x5c>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80033c4:	4b09      	ldr	r3, [pc, #36]	@ (80033ec <HAL_RCC_GetClockConfig+0x5c>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	08db      	lsrs	r3, r3, #3
 80033ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80033d2:	4b07      	ldr	r3, [pc, #28]	@ (80033f0 <HAL_RCC_GetClockConfig+0x60>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f003 0207 	and.w	r2, r3, #7
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	601a      	str	r2, [r3, #0]
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40022000 	.word	0x40022000

080033f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033fc:	2300      	movs	r3, #0
 80033fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003400:	4b2a      	ldr	r3, [pc, #168]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d003      	beq.n	8003414 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800340c:	f7ff f984 	bl	8002718 <HAL_PWREx_GetVoltageRange>
 8003410:	6178      	str	r0, [r7, #20]
 8003412:	e014      	b.n	800343e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003414:	4b25      	ldr	r3, [pc, #148]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	4a24      	ldr	r2, [pc, #144]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800341a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800341e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003420:	4b22      	ldr	r3, [pc, #136]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003428:	60fb      	str	r3, [r7, #12]
 800342a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800342c:	f7ff f974 	bl	8002718 <HAL_PWREx_GetVoltageRange>
 8003430:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003432:	4b1e      	ldr	r3, [pc, #120]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003436:	4a1d      	ldr	r2, [pc, #116]	@ (80034ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800343c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003444:	d10b      	bne.n	800345e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b80      	cmp	r3, #128	@ 0x80
 800344a:	d919      	bls.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003450:	d902      	bls.n	8003458 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003452:	2302      	movs	r3, #2
 8003454:	613b      	str	r3, [r7, #16]
 8003456:	e013      	b.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003458:	2301      	movs	r3, #1
 800345a:	613b      	str	r3, [r7, #16]
 800345c:	e010      	b.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b80      	cmp	r3, #128	@ 0x80
 8003462:	d902      	bls.n	800346a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003464:	2303      	movs	r3, #3
 8003466:	613b      	str	r3, [r7, #16]
 8003468:	e00a      	b.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2b80      	cmp	r3, #128	@ 0x80
 800346e:	d102      	bne.n	8003476 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003470:	2302      	movs	r3, #2
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	e004      	b.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2b70      	cmp	r3, #112	@ 0x70
 800347a:	d101      	bne.n	8003480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800347c:	2301      	movs	r3, #1
 800347e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003480:	4b0b      	ldr	r3, [pc, #44]	@ (80034b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f023 0207 	bic.w	r2, r3, #7
 8003488:	4909      	ldr	r1, [pc, #36]	@ (80034b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003490:	4b07      	ldr	r3, [pc, #28]	@ (80034b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	429a      	cmp	r2, r3
 800349c:	d001      	beq.n	80034a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3718      	adds	r7, #24
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}
 80034ac:	40021000 	.word	0x40021000
 80034b0:	40022000 	.word	0x40022000

080034b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b086      	sub	sp, #24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034bc:	2300      	movs	r3, #0
 80034be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034c0:	2300      	movs	r3, #0
 80034c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d031      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034d4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034d8:	d01a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80034da:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034de:	d814      	bhi.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x56>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d009      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034e8:	d10f      	bne.n	800350a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80034ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	4a5c      	ldr	r2, [pc, #368]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80034f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034f6:	e00c      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	3304      	adds	r3, #4
 80034fc:	2100      	movs	r1, #0
 80034fe:	4618      	mov	r0, r3
 8003500:	f000 fa44 	bl	800398c <RCCEx_PLLSAI1_Config>
 8003504:	4603      	mov	r3, r0
 8003506:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003508:	e003      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	74fb      	strb	r3, [r7, #19]
      break;
 800350e:	e000      	b.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003510:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003512:	7cfb      	ldrb	r3, [r7, #19]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10b      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003518:	4b51      	ldr	r3, [pc, #324]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003526:	494e      	ldr	r1, [pc, #312]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800352e:	e001      	b.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003530:	7cfb      	ldrb	r3, [r7, #19]
 8003532:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 809e 	beq.w	800367e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003542:	2300      	movs	r3, #0
 8003544:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003546:	4b46      	ldr	r3, [pc, #280]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d101      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003556:	2300      	movs	r3, #0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00d      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800355c:	4b40      	ldr	r3, [pc, #256]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800355e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003560:	4a3f      	ldr	r2, [pc, #252]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003566:	6593      	str	r3, [r2, #88]	@ 0x58
 8003568:	4b3d      	ldr	r3, [pc, #244]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800356a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003574:	2301      	movs	r3, #1
 8003576:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003578:	4b3a      	ldr	r3, [pc, #232]	@ (8003664 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a39      	ldr	r2, [pc, #228]	@ (8003664 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800357e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003582:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003584:	f7fe fd7c 	bl	8002080 <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800358a:	e009      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800358c:	f7fe fd78 	bl	8002080 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d902      	bls.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	74fb      	strb	r3, [r7, #19]
        break;
 800359e:	e005      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035a0:	4b30      	ldr	r3, [pc, #192]	@ (8003664 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d0ef      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80035ac:	7cfb      	ldrb	r3, [r7, #19]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d15a      	bne.n	8003668 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035b2:	4b2b      	ldr	r3, [pc, #172]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01e      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d019      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035ce:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035da:	4b21      	ldr	r3, [pc, #132]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f0:	4a1b      	ldr	r2, [pc, #108]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035fa:	4a19      	ldr	r2, [pc, #100]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	2b00      	cmp	r3, #0
 800360a:	d016      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360c:	f7fe fd38 	bl	8002080 <HAL_GetTick>
 8003610:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003612:	e00b      	b.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003614:	f7fe fd34 	bl	8002080 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003622:	4293      	cmp	r3, r2
 8003624:	d902      	bls.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	74fb      	strb	r3, [r7, #19]
            break;
 800362a:	e006      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362c:	4b0c      	ldr	r3, [pc, #48]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d0ec      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800363a:	7cfb      	ldrb	r3, [r7, #19]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10b      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003640:	4b07      	ldr	r3, [pc, #28]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003646:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800364e:	4904      	ldr	r1, [pc, #16]	@ (8003660 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003650:	4313      	orrs	r3, r2
 8003652:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003656:	e009      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003658:	7cfb      	ldrb	r3, [r7, #19]
 800365a:	74bb      	strb	r3, [r7, #18]
 800365c:	e006      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800365e:	bf00      	nop
 8003660:	40021000 	.word	0x40021000
 8003664:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003668:	7cfb      	ldrb	r3, [r7, #19]
 800366a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800366c:	7c7b      	ldrb	r3, [r7, #17]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d105      	bne.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003672:	4b9e      	ldr	r3, [pc, #632]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003676:	4a9d      	ldr	r2, [pc, #628]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003678:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800367c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	2b00      	cmp	r3, #0
 8003688:	d00a      	beq.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800368a:	4b98      	ldr	r3, [pc, #608]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800368c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003690:	f023 0203 	bic.w	r2, r3, #3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a1b      	ldr	r3, [r3, #32]
 8003698:	4994      	ldr	r1, [pc, #592]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800369a:	4313      	orrs	r3, r2
 800369c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00a      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036ac:	4b8f      	ldr	r3, [pc, #572]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b2:	f023 020c 	bic.w	r2, r3, #12
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	498c      	ldr	r1, [pc, #560]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0304 	and.w	r3, r3, #4
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00a      	beq.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036ce:	4b87      	ldr	r3, [pc, #540]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036dc:	4983      	ldr	r1, [pc, #524]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0308 	and.w	r3, r3, #8
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00a      	beq.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036f0:	4b7e      	ldr	r3, [pc, #504]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80036f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036fe:	497b      	ldr	r1, [pc, #492]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003700:	4313      	orrs	r3, r2
 8003702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d00a      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003712:	4b76      	ldr	r3, [pc, #472]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003714:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003718:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003720:	4972      	ldr	r1, [pc, #456]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003722:	4313      	orrs	r3, r2
 8003724:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00a      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003734:	4b6d      	ldr	r3, [pc, #436]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373a:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	496a      	ldr	r1, [pc, #424]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003756:	4b65      	ldr	r3, [pc, #404]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003764:	4961      	ldr	r1, [pc, #388]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003766:	4313      	orrs	r3, r2
 8003768:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d00a      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003778:	4b5c      	ldr	r3, [pc, #368]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800377a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003786:	4959      	ldr	r1, [pc, #356]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003788:	4313      	orrs	r3, r2
 800378a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00a      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800379a:	4b54      	ldr	r3, [pc, #336]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800379c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a8:	4950      	ldr	r1, [pc, #320]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d00a      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037bc:	4b4b      	ldr	r3, [pc, #300]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037c2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ca:	4948      	ldr	r1, [pc, #288]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d00a      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80037de:	4b43      	ldr	r3, [pc, #268]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037e4:	f023 0203 	bic.w	r2, r3, #3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ec:	493f      	ldr	r1, [pc, #252]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d028      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003800:	4b3a      	ldr	r3, [pc, #232]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003806:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800380e:	4937      	ldr	r1, [pc, #220]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003810:	4313      	orrs	r3, r2
 8003812:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800381a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800381e:	d106      	bne.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003820:	4b32      	ldr	r3, [pc, #200]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4a31      	ldr	r2, [pc, #196]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003826:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800382a:	60d3      	str	r3, [r2, #12]
 800382c:	e011      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003832:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003836:	d10c      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	3304      	adds	r3, #4
 800383c:	2101      	movs	r1, #1
 800383e:	4618      	mov	r0, r3
 8003840:	f000 f8a4 	bl	800398c <RCCEx_PLLSAI1_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003848:	7cfb      	ldrb	r3, [r7, #19]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x39e>
        {
          /* set overall return value */
          status = ret;
 800384e:	7cfb      	ldrb	r3, [r7, #19]
 8003850:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d028      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800385e:	4b23      	ldr	r3, [pc, #140]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003860:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003864:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800386c:	491f      	ldr	r1, [pc, #124]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003878:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800387c:	d106      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800387e:	4b1b      	ldr	r3, [pc, #108]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	4a1a      	ldr	r2, [pc, #104]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003884:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003888:	60d3      	str	r3, [r2, #12]
 800388a:	e011      	b.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003890:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003894:	d10c      	bne.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	3304      	adds	r3, #4
 800389a:	2101      	movs	r1, #1
 800389c:	4618      	mov	r0, r3
 800389e:	f000 f875 	bl	800398c <RCCEx_PLLSAI1_Config>
 80038a2:	4603      	mov	r3, r0
 80038a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038a6:	7cfb      	ldrb	r3, [r7, #19]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 80038ac:	7cfb      	ldrb	r3, [r7, #19]
 80038ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d02b      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038bc:	4b0b      	ldr	r3, [pc, #44]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ca:	4908      	ldr	r1, [pc, #32]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038da:	d109      	bne.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038dc:	4b03      	ldr	r3, [pc, #12]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	4a02      	ldr	r2, [pc, #8]	@ (80038ec <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038e6:	60d3      	str	r3, [r2, #12]
 80038e8:	e014      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x460>
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038f8:	d10c      	bne.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	3304      	adds	r3, #4
 80038fe:	2101      	movs	r1, #1
 8003900:	4618      	mov	r0, r3
 8003902:	f000 f843 	bl	800398c <RCCEx_PLLSAI1_Config>
 8003906:	4603      	mov	r3, r0
 8003908:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800390a:	7cfb      	ldrb	r3, [r7, #19]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* set overall return value */
        status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d01c      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003920:	4b19      	ldr	r3, [pc, #100]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003926:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800392e:	4916      	ldr	r1, [pc, #88]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003930:	4313      	orrs	r3, r2
 8003932:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800393e:	d10c      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3304      	adds	r3, #4
 8003944:	2102      	movs	r1, #2
 8003946:	4618      	mov	r0, r3
 8003948:	f000 f820 	bl	800398c <RCCEx_PLLSAI1_Config>
 800394c:	4603      	mov	r3, r0
 800394e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      {
        /* set overall return value */
        status = ret;
 8003956:	7cfb      	ldrb	r3, [r7, #19]
 8003958:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00a      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003966:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800396c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003974:	4904      	ldr	r1, [pc, #16]	@ (8003988 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
 8003976:	4313      	orrs	r3, r2
 8003978:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800397c:	7cbb      	ldrb	r3, [r7, #18]
}
 800397e:	4618      	mov	r0, r3
 8003980:	3718      	adds	r7, #24
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	40021000 	.word	0x40021000

0800398c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800399a:	4b74      	ldr	r3, [pc, #464]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f003 0303 	and.w	r3, r3, #3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d018      	beq.n	80039d8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039a6:	4b71      	ldr	r3, [pc, #452]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	f003 0203 	and.w	r2, r3, #3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	429a      	cmp	r2, r3
 80039b4:	d10d      	bne.n	80039d2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
       ||
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d009      	beq.n	80039d2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039be:	4b6b      	ldr	r3, [pc, #428]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	091b      	lsrs	r3, r3, #4
 80039c4:	f003 0307 	and.w	r3, r3, #7
 80039c8:	1c5a      	adds	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
       ||
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d047      	beq.n	8003a62 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	e044      	b.n	8003a62 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d018      	beq.n	8003a12 <RCCEx_PLLSAI1_Config+0x86>
 80039e0:	2b03      	cmp	r3, #3
 80039e2:	d825      	bhi.n	8003a30 <RCCEx_PLLSAI1_Config+0xa4>
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d002      	beq.n	80039ee <RCCEx_PLLSAI1_Config+0x62>
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d009      	beq.n	8003a00 <RCCEx_PLLSAI1_Config+0x74>
 80039ec:	e020      	b.n	8003a30 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ee:	4b5f      	ldr	r3, [pc, #380]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d11d      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fe:	e01a      	b.n	8003a36 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a00:	4b5a      	ldr	r3, [pc, #360]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d116      	bne.n	8003a3a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a10:	e013      	b.n	8003a3a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a12:	4b56      	ldr	r3, [pc, #344]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10f      	bne.n	8003a3e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a1e:	4b53      	ldr	r3, [pc, #332]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d109      	bne.n	8003a3e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a2e:	e006      	b.n	8003a3e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	73fb      	strb	r3, [r7, #15]
      break;
 8003a34:	e004      	b.n	8003a40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a36:	bf00      	nop
 8003a38:	e002      	b.n	8003a40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a3a:	bf00      	nop
 8003a3c:	e000      	b.n	8003a40 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a3e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d10d      	bne.n	8003a62 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a46:	4b49      	ldr	r3, [pc, #292]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6819      	ldr	r1, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	3b01      	subs	r3, #1
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	430b      	orrs	r3, r1
 8003a5c:	4943      	ldr	r1, [pc, #268]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a62:	7bfb      	ldrb	r3, [r7, #15]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d17c      	bne.n	8003b62 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a68:	4b40      	ldr	r3, [pc, #256]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a3f      	ldr	r2, [pc, #252]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a74:	f7fe fb04 	bl	8002080 <HAL_GetTick>
 8003a78:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a7a:	e009      	b.n	8003a90 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a7c:	f7fe fb00 	bl	8002080 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d902      	bls.n	8003a90 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	73fb      	strb	r3, [r7, #15]
        break;
 8003a8e:	e005      	b.n	8003a9c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a90:	4b36      	ldr	r3, [pc, #216]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1ef      	bne.n	8003a7c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a9c:	7bfb      	ldrb	r3, [r7, #15]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d15f      	bne.n	8003b62 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d110      	bne.n	8003aca <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aa8:	4b30      	ldr	r3, [pc, #192]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003ab0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6892      	ldr	r2, [r2, #8]
 8003ab8:	0211      	lsls	r1, r2, #8
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68d2      	ldr	r2, [r2, #12]
 8003abe:	06d2      	lsls	r2, r2, #27
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	492a      	ldr	r1, [pc, #168]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	610b      	str	r3, [r1, #16]
 8003ac8:	e027      	b.n	8003b1a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d112      	bne.n	8003af6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ad0:	4b26      	ldr	r3, [pc, #152]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ad2:	691b      	ldr	r3, [r3, #16]
 8003ad4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ad8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6892      	ldr	r2, [r2, #8]
 8003ae0:	0211      	lsls	r1, r2, #8
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6912      	ldr	r2, [r2, #16]
 8003ae6:	0852      	lsrs	r2, r2, #1
 8003ae8:	3a01      	subs	r2, #1
 8003aea:	0552      	lsls	r2, r2, #21
 8003aec:	430a      	orrs	r2, r1
 8003aee:	491f      	ldr	r1, [pc, #124]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	610b      	str	r3, [r1, #16]
 8003af4:	e011      	b.n	8003b1a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003af6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003af8:	691b      	ldr	r3, [r3, #16]
 8003afa:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003afe:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	6892      	ldr	r2, [r2, #8]
 8003b06:	0211      	lsls	r1, r2, #8
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6952      	ldr	r2, [r2, #20]
 8003b0c:	0852      	lsrs	r2, r2, #1
 8003b0e:	3a01      	subs	r2, #1
 8003b10:	0652      	lsls	r2, r2, #25
 8003b12:	430a      	orrs	r2, r1
 8003b14:	4915      	ldr	r1, [pc, #84]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b1a:	4b14      	ldr	r3, [pc, #80]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a13      	ldr	r2, [pc, #76]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b26:	f7fe faab 	bl	8002080 <HAL_GetTick>
 8003b2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b2c:	e009      	b.n	8003b42 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b2e:	f7fe faa7 	bl	8002080 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d902      	bls.n	8003b42 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	73fb      	strb	r3, [r7, #15]
          break;
 8003b40:	e005      	b.n	8003b4e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b42:	4b0a      	ldr	r3, [pc, #40]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d0ef      	beq.n	8003b2e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003b4e:	7bfb      	ldrb	r3, [r7, #15]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d106      	bne.n	8003b62 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b54:	4b05      	ldr	r3, [pc, #20]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	4903      	ldr	r1, [pc, #12]	@ (8003b6c <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b64:	4618      	mov	r0, r3
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40021000 	.word	0x40021000

08003b70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e054      	b.n	8003c2c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d111      	bne.n	8003bb2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f001 f990 	bl	8004ebc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d102      	bne.n	8003baa <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a23      	ldr	r2, [pc, #140]	@ (8003c34 <HAL_TIM_Base_Init+0xc4>)
 8003ba8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2202      	movs	r2, #2
 8003bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	4610      	mov	r0, r2
 8003bc6:	f000 fd9d 	bl	8004704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2201      	movs	r2, #1
 8003be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2201      	movs	r2, #1
 8003c16:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2201      	movs	r2, #1
 8003c1e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2201      	movs	r2, #1
 8003c26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3708      	adds	r7, #8
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	08001ba5 	.word	0x08001ba5

08003c38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d001      	beq.n	8003c50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e038      	b.n	8003cc2 <HAL_TIM_Base_Start+0x8a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2202      	movs	r2, #2
 8003c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1c      	ldr	r2, [pc, #112]	@ (8003cd0 <HAL_TIM_Base_Start+0x98>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00e      	beq.n	8003c80 <HAL_TIM_Base_Start+0x48>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c6a:	d009      	beq.n	8003c80 <HAL_TIM_Base_Start+0x48>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a18      	ldr	r2, [pc, #96]	@ (8003cd4 <HAL_TIM_Base_Start+0x9c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d004      	beq.n	8003c80 <HAL_TIM_Base_Start+0x48>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a17      	ldr	r2, [pc, #92]	@ (8003cd8 <HAL_TIM_Base_Start+0xa0>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d115      	bne.n	8003cac <HAL_TIM_Base_Start+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	4b15      	ldr	r3, [pc, #84]	@ (8003cdc <HAL_TIM_Base_Start+0xa4>)
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b06      	cmp	r3, #6
 8003c90:	d015      	beq.n	8003cbe <HAL_TIM_Base_Start+0x86>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c98:	d011      	beq.n	8003cbe <HAL_TIM_Base_Start+0x86>
    {
      __HAL_TIM_ENABLE(htim);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f042 0201 	orr.w	r2, r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003caa:	e008      	b.n	8003cbe <HAL_TIM_Base_Start+0x86>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f042 0201 	orr.w	r2, r2, #1
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	e000      	b.n	8003cc0 <HAL_TIM_Base_Start+0x88>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cbe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	40012c00 	.word	0x40012c00
 8003cd4:	40000400 	.word	0x40000400
 8003cd8:	40014000 	.word	0x40014000
 8003cdc:	00010007 	.word	0x00010007

08003ce0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b085      	sub	sp, #20
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d001      	beq.n	8003cf8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e040      	b.n	8003d7a <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68da      	ldr	r2, [r3, #12]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0201 	orr.w	r2, r2, #1
 8003d0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a1c      	ldr	r2, [pc, #112]	@ (8003d88 <HAL_TIM_Base_Start_IT+0xa8>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00e      	beq.n	8003d38 <HAL_TIM_Base_Start_IT+0x58>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d22:	d009      	beq.n	8003d38 <HAL_TIM_Base_Start_IT+0x58>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a18      	ldr	r2, [pc, #96]	@ (8003d8c <HAL_TIM_Base_Start_IT+0xac>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d004      	beq.n	8003d38 <HAL_TIM_Base_Start_IT+0x58>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a17      	ldr	r2, [pc, #92]	@ (8003d90 <HAL_TIM_Base_Start_IT+0xb0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d115      	bne.n	8003d64 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	4b15      	ldr	r3, [pc, #84]	@ (8003d94 <HAL_TIM_Base_Start_IT+0xb4>)
 8003d40:	4013      	ands	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2b06      	cmp	r3, #6
 8003d48:	d015      	beq.n	8003d76 <HAL_TIM_Base_Start_IT+0x96>
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d50:	d011      	beq.n	8003d76 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f042 0201 	orr.w	r2, r2, #1
 8003d60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d62:	e008      	b.n	8003d76 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f042 0201 	orr.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	e000      	b.n	8003d78 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40012c00 	.word	0x40012c00
 8003d8c:	40000400 	.word	0x40000400
 8003d90:	40014000 	.word	0x40014000
 8003d94:	00010007 	.word	0x00010007

08003d98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d101      	bne.n	8003daa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e054      	b.n	8003e54 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d111      	bne.n	8003dda <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f001 f87c 	bl	8004ebc <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d102      	bne.n	8003dd2 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a23      	ldr	r2, [pc, #140]	@ (8003e5c <HAL_TIM_PWM_Init+0xc4>)
 8003dd0:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2202      	movs	r2, #2
 8003dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3304      	adds	r3, #4
 8003dea:	4619      	mov	r1, r3
 8003dec:	4610      	mov	r0, r2
 8003dee:	f000 fc89 	bl	8004704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3708      	adds	r7, #8
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	08003e61 	.word	0x08003e61

08003e60 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b083      	sub	sp, #12
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e68:	bf00      	nop
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d109      	bne.n	8003e98 <HAL_TIM_PWM_Start+0x24>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	bf14      	ite	ne
 8003e90:	2301      	movne	r3, #1
 8003e92:	2300      	moveq	r3, #0
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	e03c      	b.n	8003f12 <HAL_TIM_PWM_Start+0x9e>
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2b04      	cmp	r3, #4
 8003e9c:	d109      	bne.n	8003eb2 <HAL_TIM_PWM_Start+0x3e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	bf14      	ite	ne
 8003eaa:	2301      	movne	r3, #1
 8003eac:	2300      	moveq	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	e02f      	b.n	8003f12 <HAL_TIM_PWM_Start+0x9e>
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	2b08      	cmp	r3, #8
 8003eb6:	d109      	bne.n	8003ecc <HAL_TIM_PWM_Start+0x58>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	bf14      	ite	ne
 8003ec4:	2301      	movne	r3, #1
 8003ec6:	2300      	moveq	r3, #0
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	e022      	b.n	8003f12 <HAL_TIM_PWM_Start+0x9e>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b0c      	cmp	r3, #12
 8003ed0:	d109      	bne.n	8003ee6 <HAL_TIM_PWM_Start+0x72>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	bf14      	ite	ne
 8003ede:	2301      	movne	r3, #1
 8003ee0:	2300      	moveq	r3, #0
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	e015      	b.n	8003f12 <HAL_TIM_PWM_Start+0x9e>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b10      	cmp	r3, #16
 8003eea:	d109      	bne.n	8003f00 <HAL_TIM_PWM_Start+0x8c>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	bf14      	ite	ne
 8003ef8:	2301      	movne	r3, #1
 8003efa:	2300      	moveq	r3, #0
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	e008      	b.n	8003f12 <HAL_TIM_PWM_Start+0x9e>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	bf14      	ite	ne
 8003f0c:	2301      	movne	r3, #1
 8003f0e:	2300      	moveq	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e083      	b.n	8004022 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d104      	bne.n	8003f2a <HAL_TIM_PWM_Start+0xb6>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f28:	e023      	b.n	8003f72 <HAL_TIM_PWM_Start+0xfe>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b04      	cmp	r3, #4
 8003f2e:	d104      	bne.n	8003f3a <HAL_TIM_PWM_Start+0xc6>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f38:	e01b      	b.n	8003f72 <HAL_TIM_PWM_Start+0xfe>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b08      	cmp	r3, #8
 8003f3e:	d104      	bne.n	8003f4a <HAL_TIM_PWM_Start+0xd6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f48:	e013      	b.n	8003f72 <HAL_TIM_PWM_Start+0xfe>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b0c      	cmp	r3, #12
 8003f4e:	d104      	bne.n	8003f5a <HAL_TIM_PWM_Start+0xe6>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f58:	e00b      	b.n	8003f72 <HAL_TIM_PWM_Start+0xfe>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b10      	cmp	r3, #16
 8003f5e:	d104      	bne.n	8003f6a <HAL_TIM_PWM_Start+0xf6>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003f68:	e003      	b.n	8003f72 <HAL_TIM_PWM_Start+0xfe>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2201      	movs	r2, #1
 8003f78:	6839      	ldr	r1, [r7, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 ff79 	bl	8004e72 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a29      	ldr	r2, [pc, #164]	@ (800402c <HAL_TIM_PWM_Start+0x1b8>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d009      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x12a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a28      	ldr	r2, [pc, #160]	@ (8004030 <HAL_TIM_PWM_Start+0x1bc>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d004      	beq.n	8003f9e <HAL_TIM_PWM_Start+0x12a>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a26      	ldr	r2, [pc, #152]	@ (8004034 <HAL_TIM_PWM_Start+0x1c0>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d101      	bne.n	8003fa2 <HAL_TIM_PWM_Start+0x12e>
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e000      	b.n	8003fa4 <HAL_TIM_PWM_Start+0x130>
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d007      	beq.n	8003fb8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003fb6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a1b      	ldr	r2, [pc, #108]	@ (800402c <HAL_TIM_PWM_Start+0x1b8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00e      	beq.n	8003fe0 <HAL_TIM_PWM_Start+0x16c>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fca:	d009      	beq.n	8003fe0 <HAL_TIM_PWM_Start+0x16c>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a19      	ldr	r2, [pc, #100]	@ (8004038 <HAL_TIM_PWM_Start+0x1c4>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d004      	beq.n	8003fe0 <HAL_TIM_PWM_Start+0x16c>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a15      	ldr	r2, [pc, #84]	@ (8004030 <HAL_TIM_PWM_Start+0x1bc>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d115      	bne.n	800400c <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689a      	ldr	r2, [r3, #8]
 8003fe6:	4b15      	ldr	r3, [pc, #84]	@ (800403c <HAL_TIM_PWM_Start+0x1c8>)
 8003fe8:	4013      	ands	r3, r2
 8003fea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2b06      	cmp	r3, #6
 8003ff0:	d015      	beq.n	800401e <HAL_TIM_PWM_Start+0x1aa>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff8:	d011      	beq.n	800401e <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f042 0201 	orr.w	r2, r2, #1
 8004008:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800400a:	e008      	b.n	800401e <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0201 	orr.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]
 800401c:	e000      	b.n	8004020 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800401e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40012c00 	.word	0x40012c00
 8004030:	40014000 	.word	0x40014000
 8004034:	40014400 	.word	0x40014400
 8004038:	40000400 	.word	0x40000400
 800403c:	00010007 	.word	0x00010007

08004040 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	f003 0302 	and.w	r3, r3, #2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d026      	beq.n	80040b0 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d021      	beq.n	80040b0 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0202 	mvn.w	r2, #2
 8004074:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2201      	movs	r2, #1
 800407a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d005      	beq.n	8004096 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	4798      	blx	r3
 8004094:	e009      	b.n	80040aa <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800409c:	6878      	ldr	r0, [r7, #4]
 800409e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80040b0:	68bb      	ldr	r3, [r7, #8]
 80040b2:	f003 0304 	and.w	r3, r3, #4
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d026      	beq.n	8004108 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f003 0304 	and.w	r3, r3, #4
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d021      	beq.n	8004108 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f06f 0204 	mvn.w	r2, #4
 80040cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2202      	movs	r2, #2
 80040d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d005      	beq.n	80040ee <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	4798      	blx	r3
 80040ec:	e009      	b.n	8004102 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040f4:	6878      	ldr	r0, [r7, #4]
 80040f6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d026      	beq.n	8004160 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f003 0308 	and.w	r3, r3, #8
 8004118:	2b00      	cmp	r3, #0
 800411a:	d021      	beq.n	8004160 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f06f 0208 	mvn.w	r2, #8
 8004124:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2204      	movs	r2, #4
 800412a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d005      	beq.n	8004146 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	4798      	blx	r3
 8004144:	e009      	b.n	800415a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0310 	and.w	r3, r3, #16
 8004166:	2b00      	cmp	r3, #0
 8004168:	d026      	beq.n	80041b8 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f003 0310 	and.w	r3, r3, #16
 8004170:	2b00      	cmp	r3, #0
 8004172:	d021      	beq.n	80041b8 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f06f 0210 	mvn.w	r2, #16
 800417c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2208      	movs	r2, #8
 8004182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	69db      	ldr	r3, [r3, #28]
 800418a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
 800419c:	e009      	b.n	80041b2 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d00e      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f003 0301 	and.w	r3, r3, #1
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d009      	beq.n	80041e0 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f06f 0201 	mvn.w	r2, #1
 80041d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d104      	bne.n	80041f4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d00e      	beq.n	8004212 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d009      	beq.n	8004212 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00e      	beq.n	800423a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004222:	2b00      	cmp	r3, #0
 8004224:	d009      	beq.n	800423a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800422e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004240:	2b00      	cmp	r3, #0
 8004242:	d00e      	beq.n	8004262 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	f003 0320 	and.w	r3, r3, #32
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00e      	beq.n	800428a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 0320 	and.w	r3, r3, #32
 8004272:	2b00      	cmp	r3, #0
 8004274:	d009      	beq.n	800428a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f06f 0220 	mvn.w	r2, #32
 800427e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d101      	bne.n	80042b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042ae:	2302      	movs	r3, #2
 80042b0:	e0ff      	b.n	80044b2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2b14      	cmp	r3, #20
 80042be:	f200 80f0 	bhi.w	80044a2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80042c2:	a201      	add	r2, pc, #4	@ (adr r2, 80042c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c8:	0800431d 	.word	0x0800431d
 80042cc:	080044a3 	.word	0x080044a3
 80042d0:	080044a3 	.word	0x080044a3
 80042d4:	080044a3 	.word	0x080044a3
 80042d8:	0800435d 	.word	0x0800435d
 80042dc:	080044a3 	.word	0x080044a3
 80042e0:	080044a3 	.word	0x080044a3
 80042e4:	080044a3 	.word	0x080044a3
 80042e8:	0800439f 	.word	0x0800439f
 80042ec:	080044a3 	.word	0x080044a3
 80042f0:	080044a3 	.word	0x080044a3
 80042f4:	080044a3 	.word	0x080044a3
 80042f8:	080043df 	.word	0x080043df
 80042fc:	080044a3 	.word	0x080044a3
 8004300:	080044a3 	.word	0x080044a3
 8004304:	080044a3 	.word	0x080044a3
 8004308:	08004421 	.word	0x08004421
 800430c:	080044a3 	.word	0x080044a3
 8004310:	080044a3 	.word	0x080044a3
 8004314:	080044a3 	.word	0x080044a3
 8004318:	08004461 	.word	0x08004461
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	68b9      	ldr	r1, [r7, #8]
 8004322:	4618      	mov	r0, r3
 8004324:	f000 fa62 	bl	80047ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0208 	orr.w	r2, r2, #8
 8004336:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699a      	ldr	r2, [r3, #24]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f022 0204 	bic.w	r2, r2, #4
 8004346:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6999      	ldr	r1, [r3, #24]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	691a      	ldr	r2, [r3, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	619a      	str	r2, [r3, #24]
      break;
 800435a:	e0a5      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	4618      	mov	r0, r3
 8004364:	f000 fac0 	bl	80048e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	699a      	ldr	r2, [r3, #24]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699a      	ldr	r2, [r3, #24]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	6999      	ldr	r1, [r3, #24]
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	021a      	lsls	r2, r3, #8
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	619a      	str	r2, [r3, #24]
      break;
 800439c:	e084      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68b9      	ldr	r1, [r7, #8]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 fb1b 	bl	80049e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69da      	ldr	r2, [r3, #28]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f042 0208 	orr.w	r2, r2, #8
 80043b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69da      	ldr	r2, [r3, #28]
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0204 	bic.w	r2, r2, #4
 80043c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	69d9      	ldr	r1, [r3, #28]
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	61da      	str	r2, [r3, #28]
      break;
 80043dc:	e064      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68b9      	ldr	r1, [r7, #8]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f000 fb75 	bl	8004ad4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	69da      	ldr	r2, [r3, #28]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	69da      	ldr	r2, [r3, #28]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	69d9      	ldr	r1, [r3, #28]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	021a      	lsls	r2, r3, #8
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	430a      	orrs	r2, r1
 800441c:	61da      	str	r2, [r3, #28]
      break;
 800441e:	e043      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68b9      	ldr	r1, [r7, #8]
 8004426:	4618      	mov	r0, r3
 8004428:	f000 fbb2 	bl	8004b90 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0208 	orr.w	r2, r2, #8
 800443a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0204 	bic.w	r2, r2, #4
 800444a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	691a      	ldr	r2, [r3, #16]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	430a      	orrs	r2, r1
 800445c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800445e:	e023      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	68b9      	ldr	r1, [r7, #8]
 8004466:	4618      	mov	r0, r3
 8004468:	f000 fbea 	bl	8004c40 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800447a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800448a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	691b      	ldr	r3, [r3, #16]
 8004496:	021a      	lsls	r2, r3, #8
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	430a      	orrs	r2, r1
 800449e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80044a0:	e002      	b.n	80044a8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	75fb      	strb	r3, [r7, #23]
      break;
 80044a6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80044b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3718      	adds	r7, #24
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop

080044bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d101      	bne.n	80044d8 <HAL_TIM_ConfigClockSource+0x1c>
 80044d4:	2302      	movs	r3, #2
 80044d6:	e0b6      	b.n	8004646 <HAL_TIM_ConfigClockSource+0x18a>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2202      	movs	r2, #2
 80044e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80044fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004502:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004514:	d03e      	beq.n	8004594 <HAL_TIM_ConfigClockSource+0xd8>
 8004516:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800451a:	f200 8087 	bhi.w	800462c <HAL_TIM_ConfigClockSource+0x170>
 800451e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004522:	f000 8086 	beq.w	8004632 <HAL_TIM_ConfigClockSource+0x176>
 8004526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800452a:	d87f      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 800452c:	2b70      	cmp	r3, #112	@ 0x70
 800452e:	d01a      	beq.n	8004566 <HAL_TIM_ConfigClockSource+0xaa>
 8004530:	2b70      	cmp	r3, #112	@ 0x70
 8004532:	d87b      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 8004534:	2b60      	cmp	r3, #96	@ 0x60
 8004536:	d050      	beq.n	80045da <HAL_TIM_ConfigClockSource+0x11e>
 8004538:	2b60      	cmp	r3, #96	@ 0x60
 800453a:	d877      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 800453c:	2b50      	cmp	r3, #80	@ 0x50
 800453e:	d03c      	beq.n	80045ba <HAL_TIM_ConfigClockSource+0xfe>
 8004540:	2b50      	cmp	r3, #80	@ 0x50
 8004542:	d873      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 8004544:	2b40      	cmp	r3, #64	@ 0x40
 8004546:	d058      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x13e>
 8004548:	2b40      	cmp	r3, #64	@ 0x40
 800454a:	d86f      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 800454c:	2b30      	cmp	r3, #48	@ 0x30
 800454e:	d064      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x15e>
 8004550:	2b30      	cmp	r3, #48	@ 0x30
 8004552:	d86b      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 8004554:	2b20      	cmp	r3, #32
 8004556:	d060      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x15e>
 8004558:	2b20      	cmp	r3, #32
 800455a:	d867      	bhi.n	800462c <HAL_TIM_ConfigClockSource+0x170>
 800455c:	2b00      	cmp	r3, #0
 800455e:	d05c      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x15e>
 8004560:	2b10      	cmp	r3, #16
 8004562:	d05a      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x15e>
 8004564:	e062      	b.n	800462c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004576:	f000 fc5c 	bl	8004e32 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004588:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	609a      	str	r2, [r3, #8]
      break;
 8004592:	e04f      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045a4:	f000 fc45 	bl	8004e32 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80045b6:	609a      	str	r2, [r3, #8]
      break;
 80045b8:	e03c      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c6:	461a      	mov	r2, r3
 80045c8:	f000 fb94 	bl	8004cf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2150      	movs	r1, #80	@ 0x50
 80045d2:	4618      	mov	r0, r3
 80045d4:	f000 fc12 	bl	8004dfc <TIM_ITRx_SetConfig>
      break;
 80045d8:	e02c      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045e6:	461a      	mov	r2, r3
 80045e8:	f000 fbcc 	bl	8004d84 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2160      	movs	r1, #96	@ 0x60
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fc02 	bl	8004dfc <TIM_ITRx_SetConfig>
      break;
 80045f8:	e01c      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004606:	461a      	mov	r2, r3
 8004608:	f000 fb74 	bl	8004cf4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2140      	movs	r1, #64	@ 0x40
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fbf2 	bl	8004dfc <TIM_ITRx_SetConfig>
      break;
 8004618:	e00c      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4619      	mov	r1, r3
 8004624:	4610      	mov	r0, r2
 8004626:	f000 fbe9 	bl	8004dfc <TIM_ITRx_SetConfig>
      break;
 800462a:	e003      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
      break;
 8004630:	e000      	b.n	8004634 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004632:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2200      	movs	r2, #0
 8004640:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004644:	7bfb      	ldrb	r3, [r7, #15]
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800464e:	b480      	push	{r7}
 8004650:	b083      	sub	sp, #12
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8004656:	bf00      	nop
 8004658:	370c      	adds	r7, #12
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr

08004662 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004662:	b480      	push	{r7}
 8004664:	b083      	sub	sp, #12
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800466a:	bf00      	nop
 800466c:	370c      	adds	r7, #12
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr

08004676 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800467e:	bf00      	nop
 8004680:	370c      	adds	r7, #12
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr

0800468a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b083      	sub	sp, #12
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80046da:	b480      	push	{r7}
 80046dc:	b083      	sub	sp, #12
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80046e2:	bf00      	nop
 80046e4:	370c      	adds	r7, #12
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr

080046ee <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80046ee:	b480      	push	{r7}
 80046f0:	b083      	sub	sp, #12
 80046f2:	af00      	add	r7, sp, #0
 80046f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80046f6:	bf00      	nop
 80046f8:	370c      	adds	r7, #12
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
	...

08004704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a31      	ldr	r2, [pc, #196]	@ (80047dc <TIM_Base_SetConfig+0xd8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d007      	beq.n	800472c <TIM_Base_SetConfig+0x28>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004722:	d003      	beq.n	800472c <TIM_Base_SetConfig+0x28>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a2e      	ldr	r2, [pc, #184]	@ (80047e0 <TIM_Base_SetConfig+0xdc>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d108      	bne.n	800473e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004732:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	4313      	orrs	r3, r2
 800473c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a26      	ldr	r2, [pc, #152]	@ (80047dc <TIM_Base_SetConfig+0xd8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00f      	beq.n	8004766 <TIM_Base_SetConfig+0x62>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800474c:	d00b      	beq.n	8004766 <TIM_Base_SetConfig+0x62>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a23      	ldr	r2, [pc, #140]	@ (80047e0 <TIM_Base_SetConfig+0xdc>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <TIM_Base_SetConfig+0x62>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a22      	ldr	r2, [pc, #136]	@ (80047e4 <TIM_Base_SetConfig+0xe0>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d003      	beq.n	8004766 <TIM_Base_SetConfig+0x62>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a21      	ldr	r2, [pc, #132]	@ (80047e8 <TIM_Base_SetConfig+0xe4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d108      	bne.n	8004778 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800476c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	4313      	orrs	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689a      	ldr	r2, [r3, #8]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a10      	ldr	r2, [pc, #64]	@ (80047dc <TIM_Base_SetConfig+0xd8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d007      	beq.n	80047ae <TIM_Base_SetConfig+0xaa>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a10      	ldr	r2, [pc, #64]	@ (80047e4 <TIM_Base_SetConfig+0xe0>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d003      	beq.n	80047ae <TIM_Base_SetConfig+0xaa>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a0f      	ldr	r2, [pc, #60]	@ (80047e8 <TIM_Base_SetConfig+0xe4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d103      	bne.n	80047b6 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f043 0204 	orr.w	r2, r3, #4
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	601a      	str	r2, [r3, #0]
}
 80047ce:	bf00      	nop
 80047d0:	3714      	adds	r7, #20
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr
 80047da:	bf00      	nop
 80047dc:	40012c00 	.word	0x40012c00
 80047e0:	40000400 	.word	0x40000400
 80047e4:	40014000 	.word	0x40014000
 80047e8:	40014400 	.word	0x40014400

080047ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a1b      	ldr	r3, [r3, #32]
 8004800:	f023 0201 	bic.w	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800481a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0303 	bic.w	r3, r3, #3
 8004826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	4313      	orrs	r3, r2
 8004830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f023 0302 	bic.w	r3, r3, #2
 8004838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	4313      	orrs	r3, r2
 8004842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a25      	ldr	r2, [pc, #148]	@ (80048dc <TIM_OC1_SetConfig+0xf0>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d007      	beq.n	800485c <TIM_OC1_SetConfig+0x70>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	4a24      	ldr	r2, [pc, #144]	@ (80048e0 <TIM_OC1_SetConfig+0xf4>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d003      	beq.n	800485c <TIM_OC1_SetConfig+0x70>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	4a23      	ldr	r2, [pc, #140]	@ (80048e4 <TIM_OC1_SetConfig+0xf8>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d10e      	bne.n	800487a <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	f023 0204 	bic.w	r2, r3, #4
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f023 0308 	bic.w	r3, r3, #8
 800486e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a17      	ldr	r2, [pc, #92]	@ (80048dc <TIM_OC1_SetConfig+0xf0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_OC1_SetConfig+0xa6>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a16      	ldr	r2, [pc, #88]	@ (80048e0 <TIM_OC1_SetConfig+0xf4>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_OC1_SetConfig+0xa6>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a15      	ldr	r2, [pc, #84]	@ (80048e4 <TIM_OC1_SetConfig+0xf8>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d111      	bne.n	80048b6 <TIM_OC1_SetConfig+0xca>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	621a      	str	r2, [r3, #32]
}
 80048d0:	bf00      	nop
 80048d2:	371c      	adds	r7, #28
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	40014000 	.word	0x40014000
 80048e4:	40014400 	.word	0x40014400

080048e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a1b      	ldr	r3, [r3, #32]
 80048fc:	f023 0210 	bic.w	r2, r3, #16
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004916:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800491a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004922:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	021b      	lsls	r3, r3, #8
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	4313      	orrs	r3, r2
 800492e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	f023 0320 	bic.w	r3, r3, #32
 8004936:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	4313      	orrs	r3, r2
 8004942:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a23      	ldr	r2, [pc, #140]	@ (80049d4 <TIM_OC2_SetConfig+0xec>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d10f      	bne.n	800496c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800495e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	68db      	ldr	r3, [r3, #12]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	4313      	orrs	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a19      	ldr	r2, [pc, #100]	@ (80049d4 <TIM_OC2_SetConfig+0xec>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d007      	beq.n	8004984 <TIM_OC2_SetConfig+0x9c>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a18      	ldr	r2, [pc, #96]	@ (80049d8 <TIM_OC2_SetConfig+0xf0>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d003      	beq.n	8004984 <TIM_OC2_SetConfig+0x9c>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a17      	ldr	r2, [pc, #92]	@ (80049dc <TIM_OC2_SetConfig+0xf4>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d113      	bne.n	80049ac <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800498a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004992:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	4313      	orrs	r3, r2
 800499e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	697a      	ldr	r2, [r7, #20]
 80049c4:	621a      	str	r2, [r3, #32]
}
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40014000 	.word	0x40014000
 80049dc:	40014400 	.word	0x40014400

080049e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f023 0303 	bic.w	r3, r3, #3
 8004a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	021b      	lsls	r3, r3, #8
 8004a34:	697a      	ldr	r2, [r7, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a22      	ldr	r2, [pc, #136]	@ (8004ac8 <TIM_OC3_SetConfig+0xe8>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d10f      	bne.n	8004a62 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	021b      	lsls	r3, r3, #8
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <TIM_OC3_SetConfig+0xe8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d007      	beq.n	8004a7a <TIM_OC3_SetConfig+0x9a>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a17      	ldr	r2, [pc, #92]	@ (8004acc <TIM_OC3_SetConfig+0xec>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d003      	beq.n	8004a7a <TIM_OC3_SetConfig+0x9a>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	4a16      	ldr	r2, [pc, #88]	@ (8004ad0 <TIM_OC3_SetConfig+0xf0>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d113      	bne.n	8004aa2 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	011b      	lsls	r3, r3, #4
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	621a      	str	r2, [r3, #32]
}
 8004abc:	bf00      	nop
 8004abe:	371c      	adds	r7, #28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr
 8004ac8:	40012c00 	.word	0x40012c00
 8004acc:	40014000 	.word	0x40014000
 8004ad0:	40014400 	.word	0x40014400

08004ad4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
 8004adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a1b      	ldr	r3, [r3, #32]
 8004ae8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	021b      	lsls	r3, r3, #8
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	031b      	lsls	r3, r3, #12
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a14      	ldr	r2, [pc, #80]	@ (8004b84 <TIM_OC4_SetConfig+0xb0>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d007      	beq.n	8004b48 <TIM_OC4_SetConfig+0x74>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a13      	ldr	r2, [pc, #76]	@ (8004b88 <TIM_OC4_SetConfig+0xb4>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d003      	beq.n	8004b48 <TIM_OC4_SetConfig+0x74>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a12      	ldr	r2, [pc, #72]	@ (8004b8c <TIM_OC4_SetConfig+0xb8>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d109      	bne.n	8004b5c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	695b      	ldr	r3, [r3, #20]
 8004b54:	019b      	lsls	r3, r3, #6
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	621a      	str	r2, [r3, #32]
}
 8004b76:	bf00      	nop
 8004b78:	371c      	adds	r7, #28
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40012c00 	.word	0x40012c00
 8004b88:	40014000 	.word	0x40014000
 8004b8c:	40014400 	.word	0x40014400

08004b90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004bd4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	041b      	lsls	r3, r3, #16
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a13      	ldr	r2, [pc, #76]	@ (8004c34 <TIM_OC5_SetConfig+0xa4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d007      	beq.n	8004bfa <TIM_OC5_SetConfig+0x6a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a12      	ldr	r2, [pc, #72]	@ (8004c38 <TIM_OC5_SetConfig+0xa8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d003      	beq.n	8004bfa <TIM_OC5_SetConfig+0x6a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a11      	ldr	r2, [pc, #68]	@ (8004c3c <TIM_OC5_SetConfig+0xac>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d109      	bne.n	8004c0e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	693a      	ldr	r2, [r7, #16]
 8004c26:	621a      	str	r2, [r3, #32]
}
 8004c28:	bf00      	nop
 8004c2a:	371c      	adds	r7, #28
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	40012c00 	.word	0x40012c00
 8004c38:	40014000 	.word	0x40014000
 8004c3c:	40014400 	.word	0x40014400

08004c40 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b087      	sub	sp, #28
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6a1b      	ldr	r3, [r3, #32]
 8004c54:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004c86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	051b      	lsls	r3, r3, #20
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a14      	ldr	r2, [pc, #80]	@ (8004ce8 <TIM_OC6_SetConfig+0xa8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d007      	beq.n	8004cac <TIM_OC6_SetConfig+0x6c>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a13      	ldr	r2, [pc, #76]	@ (8004cec <TIM_OC6_SetConfig+0xac>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d003      	beq.n	8004cac <TIM_OC6_SetConfig+0x6c>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a12      	ldr	r2, [pc, #72]	@ (8004cf0 <TIM_OC6_SetConfig+0xb0>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d109      	bne.n	8004cc0 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	695b      	ldr	r3, [r3, #20]
 8004cb8:	029b      	lsls	r3, r3, #10
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68fa      	ldr	r2, [r7, #12]
 8004cca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	621a      	str	r2, [r3, #32]
}
 8004cda:	bf00      	nop
 8004cdc:	371c      	adds	r7, #28
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr
 8004ce6:	bf00      	nop
 8004ce8:	40012c00 	.word	0x40012c00
 8004cec:	40014000 	.word	0x40014000
 8004cf0:	40014400 	.word	0x40014400

08004cf4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6a1b      	ldr	r3, [r3, #32]
 8004d04:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	6a1b      	ldr	r3, [r3, #32]
 8004d0a:	f023 0201 	bic.w	r2, r3, #1
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	4a18      	ldr	r2, [pc, #96]	@ (8004d78 <TIM_TI1_ConfigInputStage+0x84>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d007      	beq.n	8004d2a <TIM_TI1_ConfigInputStage+0x36>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4a17      	ldr	r2, [pc, #92]	@ (8004d7c <TIM_TI1_ConfigInputStage+0x88>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d003      	beq.n	8004d2a <TIM_TI1_ConfigInputStage+0x36>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a16      	ldr	r2, [pc, #88]	@ (8004d80 <TIM_TI1_ConfigInputStage+0x8c>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d105      	bne.n	8004d36 <TIM_TI1_ConfigInputStage+0x42>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	f023 0204 	bic.w	r2, r3, #4
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 030a 	bic.w	r3, r3, #10
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	621a      	str	r2, [r3, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	40012c00 	.word	0x40012c00
 8004d7c:	40014000 	.word	0x40014000
 8004d80:	40014400 	.word	0x40014400

08004d84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a1b      	ldr	r3, [r3, #32]
 8004d94:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	f023 0210 	bic.w	r2, r3, #16
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	4a14      	ldr	r2, [pc, #80]	@ (8004df8 <TIM_TI2_ConfigInputStage+0x74>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d105      	bne.n	8004db6 <TIM_TI2_ConfigInputStage+0x32>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	699b      	ldr	r3, [r3, #24]
 8004dba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004dc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	031b      	lsls	r3, r3, #12
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	011b      	lsls	r3, r3, #4
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	693a      	ldr	r2, [r7, #16]
 8004de4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	621a      	str	r2, [r3, #32]
}
 8004dec:	bf00      	nop
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	40012c00 	.word	0x40012c00

08004dfc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	f043 0307 	orr.w	r3, r3, #7
 8004e1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	609a      	str	r2, [r3, #8]
}
 8004e26:	bf00      	nop
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b087      	sub	sp, #28
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	60f8      	str	r0, [r7, #12]
 8004e3a:	60b9      	str	r1, [r7, #8]
 8004e3c:	607a      	str	r2, [r7, #4]
 8004e3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e4c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	021a      	lsls	r2, r3, #8
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	431a      	orrs	r2, r3
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	609a      	str	r2, [r3, #8]
}
 8004e66:	bf00      	nop
 8004e68:	371c      	adds	r7, #28
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b087      	sub	sp, #28
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	60f8      	str	r0, [r7, #12]
 8004e7a:	60b9      	str	r1, [r7, #8]
 8004e7c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f003 031f 	and.w	r3, r3, #31
 8004e84:	2201      	movs	r2, #1
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6a1a      	ldr	r2, [r3, #32]
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	43db      	mvns	r3, r3
 8004e94:	401a      	ands	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6a1a      	ldr	r2, [r3, #32]
 8004e9e:	68bb      	ldr	r3, [r7, #8]
 8004ea0:	f003 031f 	and.w	r3, r3, #31
 8004ea4:	6879      	ldr	r1, [r7, #4]
 8004ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	621a      	str	r2, [r3, #32]
}
 8004eb0:	bf00      	nop
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a1e      	ldr	r2, [pc, #120]	@ (8004f40 <TIM_ResetCallback+0x84>)
 8004ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a1d      	ldr	r2, [pc, #116]	@ (8004f44 <TIM_ResetCallback+0x88>)
 8004ed0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a1c      	ldr	r2, [pc, #112]	@ (8004f48 <TIM_ResetCallback+0x8c>)
 8004ed8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a1b      	ldr	r2, [pc, #108]	@ (8004f4c <TIM_ResetCallback+0x90>)
 8004ee0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8004f50 <TIM_ResetCallback+0x94>)
 8004ee8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a19      	ldr	r2, [pc, #100]	@ (8004f54 <TIM_ResetCallback+0x98>)
 8004ef0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	4a18      	ldr	r2, [pc, #96]	@ (8004f58 <TIM_ResetCallback+0x9c>)
 8004ef8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a17      	ldr	r2, [pc, #92]	@ (8004f5c <TIM_ResetCallback+0xa0>)
 8004f00:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a16      	ldr	r2, [pc, #88]	@ (8004f60 <TIM_ResetCallback+0xa4>)
 8004f08:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a15      	ldr	r2, [pc, #84]	@ (8004f64 <TIM_ResetCallback+0xa8>)
 8004f10:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a14      	ldr	r2, [pc, #80]	@ (8004f68 <TIM_ResetCallback+0xac>)
 8004f18:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a13      	ldr	r2, [pc, #76]	@ (8004f6c <TIM_ResetCallback+0xb0>)
 8004f20:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a12      	ldr	r2, [pc, #72]	@ (8004f70 <TIM_ResetCallback+0xb4>)
 8004f28:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a11      	ldr	r2, [pc, #68]	@ (8004f74 <TIM_ResetCallback+0xb8>)
 8004f30:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	08001b25 	.word	0x08001b25
 8004f44:	0800464f 	.word	0x0800464f
 8004f48:	080046c7 	.word	0x080046c7
 8004f4c:	080046db 	.word	0x080046db
 8004f50:	08004677 	.word	0x08004677
 8004f54:	0800468b 	.word	0x0800468b
 8004f58:	08004663 	.word	0x08004663
 8004f5c:	0800469f 	.word	0x0800469f
 8004f60:	080046b3 	.word	0x080046b3
 8004f64:	080046ef 	.word	0x080046ef
 8004f68:	08005145 	.word	0x08005145
 8004f6c:	08005159 	.word	0x08005159
 8004f70:	0800516d 	.word	0x0800516d
 8004f74:	08005181 	.word	0x08005181

08004f78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d101      	bne.n	8004f90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	e054      	b.n	800503a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a24      	ldr	r2, [pc, #144]	@ (8005048 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d108      	bne.n	8004fcc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004fc0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	68fa      	ldr	r2, [r7, #12]
 8004fe4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a17      	ldr	r2, [pc, #92]	@ (8005048 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d00e      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ff8:	d009      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a13      	ldr	r2, [pc, #76]	@ (800504c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d004      	beq.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a11      	ldr	r2, [pc, #68]	@ (8005050 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d10c      	bne.n	8005028 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005014:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	4313      	orrs	r3, r2
 800501e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	40012c00 	.word	0x40012c00
 800504c:	40000400 	.word	0x40000400
 8005050:	40014000 	.word	0x40014000

08005054 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005068:	2b01      	cmp	r3, #1
 800506a:	d101      	bne.n	8005070 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800506c:	2302      	movs	r3, #2
 800506e:	e060      	b.n	8005132 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	4313      	orrs	r3, r2
 8005084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	691b      	ldr	r3, [r3, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	695b      	ldr	r3, [r3, #20]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d6:	4313      	orrs	r3, r2
 80050d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	041b      	lsls	r3, r3, #16
 80050e6:	4313      	orrs	r3, r2
 80050e8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a14      	ldr	r2, [pc, #80]	@ (8005140 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d115      	bne.n	8005120 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	051b      	lsls	r3, r3, #20
 8005100:	4313      	orrs	r3, r2
 8005102:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	6a1b      	ldr	r3, [r3, #32]
 800511c:	4313      	orrs	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	40012c00 	.word	0x40012c00

08005144 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e04e      	b.n	8005244 <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d114      	bne.n	80051d8 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 fc90 	bl	8005adc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d103      	bne.n	80051ce <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a20      	ldr	r2, [pc, #128]	@ (800524c <HAL_UART_Init+0xb8>)
 80051ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2224      	movs	r2, #36	@ 0x24
 80051dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f022 0201 	bic.w	r2, r2, #1
 80051ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d002      	beq.n	80051fc <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 ff3c 	bl	8006074 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 fcb3 	bl	8005b68 <UART_SetConfig>
 8005202:	4603      	mov	r3, r0
 8005204:	2b01      	cmp	r3, #1
 8005206:	d101      	bne.n	800520c <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e01b      	b.n	8005244 <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685a      	ldr	r2, [r3, #4]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800521a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800522a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0201 	orr.w	r2, r2, #1
 800523a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 ffbb 	bl	80061b8 <UART_CheckIdleState>
 8005242:	4603      	mov	r3, r0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3708      	adds	r7, #8
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	08001cad 	.word	0x08001cad

08005250 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b08a      	sub	sp, #40	@ 0x28
 8005254:	af02      	add	r7, sp, #8
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	603b      	str	r3, [r7, #0]
 800525c:	4613      	mov	r3, r2
 800525e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005264:	2b20      	cmp	r3, #32
 8005266:	f040 8081 	bne.w	800536c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <HAL_UART_Transmit+0x26>
 8005270:	88fb      	ldrh	r3, [r7, #6]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d101      	bne.n	800527a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e079      	b.n	800536e <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2221      	movs	r2, #33	@ 0x21
 8005286:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005288:	f7fc fefa 	bl	8002080 <HAL_GetTick>
 800528c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	88fa      	ldrh	r2, [r7, #6]
 8005292:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	88fa      	ldrh	r2, [r7, #6]
 800529a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a6:	d108      	bne.n	80052ba <HAL_UART_Transmit+0x6a>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	691b      	ldr	r3, [r3, #16]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d104      	bne.n	80052ba <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	61bb      	str	r3, [r7, #24]
 80052b8:	e003      	b.n	80052c2 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052be:	2300      	movs	r3, #0
 80052c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052c2:	e038      	b.n	8005336 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	2200      	movs	r2, #0
 80052cc:	2180      	movs	r1, #128	@ 0x80
 80052ce:	68f8      	ldr	r0, [r7, #12]
 80052d0:	f001 f81a 	bl	8006308 <UART_WaitOnFlagUntilTimeout>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d004      	beq.n	80052e4 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2220      	movs	r2, #32
 80052de:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e044      	b.n	800536e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10b      	bne.n	8005302 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052ea:	69bb      	ldr	r3, [r7, #24]
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	3302      	adds	r3, #2
 80052fe:	61bb      	str	r3, [r7, #24]
 8005300:	e007      	b.n	8005312 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	781a      	ldrb	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	3301      	adds	r3, #1
 8005310:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005316:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800531a:	2b21      	cmp	r3, #33	@ 0x21
 800531c:	d109      	bne.n	8005332 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005324:	b29b      	uxth	r3, r3
 8005326:	3b01      	subs	r3, #1
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8005330:	e001      	b.n	8005336 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e01b      	b.n	800536e <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800533c:	b29b      	uxth	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1c0      	bne.n	80052c4 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2200      	movs	r2, #0
 800534a:	2140      	movs	r1, #64	@ 0x40
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f000 ffdb 	bl	8006308 <UART_WaitOnFlagUntilTimeout>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d004      	beq.n	8005362 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e005      	b.n	800536e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2220      	movs	r2, #32
 8005366:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005368:	2300      	movs	r3, #0
 800536a:	e000      	b.n	800536e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800536c:	2302      	movs	r3, #2
  }
}
 800536e:	4618      	mov	r0, r3
 8005370:	3720      	adds	r7, #32
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
	...

08005378 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b08a      	sub	sp, #40	@ 0x28
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	4613      	mov	r3, r2
 8005384:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800538c:	2b20      	cmp	r3, #32
 800538e:	d137      	bne.n	8005400 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d002      	beq.n	800539c <HAL_UART_Receive_IT+0x24>
 8005396:	88fb      	ldrh	r3, [r7, #6]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d101      	bne.n	80053a0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e030      	b.n	8005402 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2200      	movs	r2, #0
 80053a4:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a18      	ldr	r2, [pc, #96]	@ (800540c <HAL_UART_Receive_IT+0x94>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d01f      	beq.n	80053f0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d018      	beq.n	80053f0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	e853 3f00 	ldrex	r3, [r3]
 80053ca:	613b      	str	r3, [r7, #16]
   return(result);
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	461a      	mov	r2, r3
 80053da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053dc:	623b      	str	r3, [r7, #32]
 80053de:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e0:	69f9      	ldr	r1, [r7, #28]
 80053e2:	6a3a      	ldr	r2, [r7, #32]
 80053e4:	e841 2300 	strex	r3, r2, [r1]
 80053e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d1e6      	bne.n	80053be <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053f0:	88fb      	ldrh	r3, [r7, #6]
 80053f2:	461a      	mov	r2, r3
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 fff4 	bl	80063e4 <UART_Start_Receive_IT>
 80053fc:	4603      	mov	r3, r0
 80053fe:	e000      	b.n	8005402 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005400:	2302      	movs	r3, #2
  }
}
 8005402:	4618      	mov	r0, r3
 8005404:	3728      	adds	r7, #40	@ 0x28
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	40008000 	.word	0x40008000

08005410 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b0ba      	sub	sp, #232	@ 0xe8
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	689b      	ldr	r3, [r3, #8]
 8005432:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005436:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800543a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800543e:	4013      	ands	r3, r2
 8005440:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005444:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005448:	2b00      	cmp	r3, #0
 800544a:	d115      	bne.n	8005478 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800544c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00f      	beq.n	8005478 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800545c:	f003 0320 	and.w	r3, r3, #32
 8005460:	2b00      	cmp	r3, #0
 8005462:	d009      	beq.n	8005478 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 82d8 	beq.w	8005a1e <HAL_UART_IRQHandler+0x60e>
      {
        huart->RxISR(huart);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	4798      	blx	r3
      }
      return;
 8005476:	e2d2      	b.n	8005a1e <HAL_UART_IRQHandler+0x60e>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005478:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800547c:	2b00      	cmp	r3, #0
 800547e:	f000 811d 	beq.w	80056bc <HAL_UART_IRQHandler+0x2ac>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005482:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b00      	cmp	r3, #0
 800548c:	d106      	bne.n	800549c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800548e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005492:	4b88      	ldr	r3, [pc, #544]	@ (80056b4 <HAL_UART_IRQHandler+0x2a4>)
 8005494:	4013      	ands	r3, r2
 8005496:	2b00      	cmp	r3, #0
 8005498:	f000 8110 	beq.w	80056bc <HAL_UART_IRQHandler+0x2ac>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800549c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d011      	beq.n	80054cc <HAL_UART_IRQHandler+0xbc>
 80054a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d00b      	beq.n	80054cc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2201      	movs	r2, #1
 80054ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054c2:	f043 0201 	orr.w	r2, r3, #1
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d011      	beq.n	80054fc <HAL_UART_IRQHandler+0xec>
 80054d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054dc:	f003 0301 	and.w	r3, r3, #1
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00b      	beq.n	80054fc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2202      	movs	r2, #2
 80054ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054f2:	f043 0204 	orr.w	r2, r3, #4
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005500:	f003 0304 	and.w	r3, r3, #4
 8005504:	2b00      	cmp	r3, #0
 8005506:	d011      	beq.n	800552c <HAL_UART_IRQHandler+0x11c>
 8005508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800550c:	f003 0301 	and.w	r3, r3, #1
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00b      	beq.n	800552c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2204      	movs	r2, #4
 800551a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005522:	f043 0202 	orr.w	r2, r3, #2
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800552c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005530:	f003 0308 	and.w	r3, r3, #8
 8005534:	2b00      	cmp	r3, #0
 8005536:	d017      	beq.n	8005568 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800553c:	f003 0320 	and.w	r3, r3, #32
 8005540:	2b00      	cmp	r3, #0
 8005542:	d105      	bne.n	8005550 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005548:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00b      	beq.n	8005568 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2208      	movs	r2, #8
 8005556:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800555e:	f043 0208 	orr.w	r2, r3, #8
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005570:	2b00      	cmp	r3, #0
 8005572:	d012      	beq.n	800559a <HAL_UART_IRQHandler+0x18a>
 8005574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005578:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d00c      	beq.n	800559a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005588:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005590:	f043 0220 	orr.w	r2, r3, #32
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 823e 	beq.w	8005a22 <HAL_UART_IRQHandler+0x612>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80055a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055aa:	f003 0320 	and.w	r3, r3, #32
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00d      	beq.n	80055ce <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80055b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055b6:	f003 0320 	and.w	r3, r3, #32
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d007      	beq.n	80055ce <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d003      	beq.n	80055ce <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d005      	beq.n	80055f2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80055e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055ea:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d053      	beq.n	800569a <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 ffbc 	bl	8006570 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005602:	2b40      	cmp	r3, #64	@ 0x40
 8005604:	d143      	bne.n	800568e <HAL_UART_IRQHandler+0x27e>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3308      	adds	r3, #8
 800560c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005610:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005614:	e853 3f00 	ldrex	r3, [r3]
 8005618:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800561c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005620:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005624:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3308      	adds	r3, #8
 800562e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005632:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005636:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800563e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005642:	e841 2300 	strex	r3, r2, [r1]
 8005646:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800564a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1d9      	bne.n	8005606 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005656:	2b00      	cmp	r3, #0
 8005658:	d013      	beq.n	8005682 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800565e:	4a16      	ldr	r2, [pc, #88]	@ (80056b8 <HAL_UART_IRQHandler+0x2a8>)
 8005660:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005666:	4618      	mov	r0, r3
 8005668:	f7fc fe39 	bl	80022de <HAL_DMA_Abort_IT>
 800566c:	4603      	mov	r3, r0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d01d      	beq.n	80056ae <HAL_UART_IRQHandler+0x29e>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800567c:	4610      	mov	r0, r2
 800567e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005680:	e015      	b.n	80056ae <HAL_UART_IRQHandler+0x29e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	e00f      	b.n	80056ae <HAL_UART_IRQHandler+0x29e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005698:	e009      	b.n	80056ae <HAL_UART_IRQHandler+0x29e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80056ac:	e1b9      	b.n	8005a22 <HAL_UART_IRQHandler+0x612>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ae:	bf00      	nop
    return;
 80056b0:	e1b7      	b.n	8005a22 <HAL_UART_IRQHandler+0x612>
 80056b2:	bf00      	nop
 80056b4:	04000120 	.word	0x04000120
 80056b8:	08006639 	.word	0x08006639

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	f040 8170 	bne.w	80059a6 <HAL_UART_IRQHandler+0x596>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80056c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ca:	f003 0310 	and.w	r3, r3, #16
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 8169 	beq.w	80059a6 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80056d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d8:	f003 0310 	and.w	r3, r3, #16
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 8162 	beq.w	80059a6 <HAL_UART_IRQHandler+0x596>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2210      	movs	r2, #16
 80056e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f4:	2b40      	cmp	r3, #64	@ 0x40
 80056f6:	f040 80d8 	bne.w	80058aa <HAL_UART_IRQHandler+0x49a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005706:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800570a:	2b00      	cmp	r3, #0
 800570c:	f000 80af 	beq.w	800586e <HAL_UART_IRQHandler+0x45e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005716:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800571a:	429a      	cmp	r2, r3
 800571c:	f080 80a7 	bcs.w	800586e <HAL_UART_IRQHandler+0x45e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005726:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b00      	cmp	r3, #0
 8005738:	f040 8086 	bne.w	8005848 <HAL_UART_IRQHandler+0x438>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005744:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005748:	e853 3f00 	ldrex	r3, [r3]
 800574c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005750:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005758:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	461a      	mov	r2, r3
 8005762:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005766:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800576a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800576e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005772:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005776:	e841 2300 	strex	r3, r2, [r1]
 800577a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800577e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005782:	2b00      	cmp	r3, #0
 8005784:	d1da      	bne.n	800573c <HAL_UART_IRQHandler+0x32c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	3308      	adds	r3, #8
 800578c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005790:	e853 3f00 	ldrex	r3, [r3]
 8005794:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005796:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005798:	f023 0301 	bic.w	r3, r3, #1
 800579c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3308      	adds	r3, #8
 80057a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057b6:	e841 2300 	strex	r3, r2, [r1]
 80057ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d1e1      	bne.n	8005786 <HAL_UART_IRQHandler+0x376>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3308      	adds	r3, #8
 80057c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80057cc:	e853 3f00 	ldrex	r3, [r3]
 80057d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80057d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	3308      	adds	r3, #8
 80057e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e3      	bne.n	80057c2 <HAL_UART_IRQHandler+0x3b2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2220      	movs	r2, #32
 80057fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005810:	e853 3f00 	ldrex	r3, [r3]
 8005814:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005818:	f023 0310 	bic.w	r3, r3, #16
 800581c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	461a      	mov	r2, r3
 8005826:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800582a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800582c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800582e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005830:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005832:	e841 2300 	strex	r3, r2, [r1]
 8005836:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1e4      	bne.n	8005808 <HAL_UART_IRQHandler+0x3f8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005842:	4618      	mov	r0, r3
 8005844:	f7fc fd0a 	bl	800225c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2202      	movs	r2, #2
 800584c:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005854:	687a      	ldr	r2, [r7, #4]
 8005856:	f8b2 1058 	ldrh.w	r1, [r2, #88]	@ 0x58
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	f8b2 205a 	ldrh.w	r2, [r2, #90]	@ 0x5a
 8005860:	b292      	uxth	r2, r2
 8005862:	1a8a      	subs	r2, r1, r2
 8005864:	b292      	uxth	r2, r2
 8005866:	4611      	mov	r1, r2
 8005868:	6878      	ldr	r0, [r7, #4]
 800586a:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800586c:	e0db      	b.n	8005a26 <HAL_UART_IRQHandler+0x616>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005874:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005878:	429a      	cmp	r2, r3
 800587a:	f040 80d4 	bne.w	8005a26 <HAL_UART_IRQHandler+0x616>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0320 	and.w	r3, r3, #32
 800588a:	2b20      	cmp	r3, #32
 800588c:	f040 80cb 	bne.w	8005a26 <HAL_UART_IRQHandler+0x616>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2202      	movs	r2, #2
 8005894:	665a      	str	r2, [r3, #100]	@ 0x64
            huart->RxEventCallback(huart, huart->RxXferSize);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800589c:	687a      	ldr	r2, [r7, #4]
 800589e:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80058a2:	4611      	mov	r1, r2
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	4798      	blx	r3
      return;
 80058a8:	e0bd      	b.n	8005a26 <HAL_UART_IRQHandler+0x616>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	f000 80af 	beq.w	8005a2a <HAL_UART_IRQHandler+0x61a>
          && (nb_rx_data > 0U))
 80058cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	f000 80aa 	beq.w	8005a2a <HAL_UART_IRQHandler+0x61a>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	461a      	mov	r2, r3
 80058f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80058f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058fa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005900:	e841 2300 	strex	r3, r2, [r1]
 8005904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1e4      	bne.n	80058d6 <HAL_UART_IRQHandler+0x4c6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3308      	adds	r3, #8
 8005912:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	623b      	str	r3, [r7, #32]
   return(result);
 800591c:	6a3b      	ldr	r3, [r7, #32]
 800591e:	f023 0301 	bic.w	r3, r3, #1
 8005922:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3308      	adds	r3, #8
 800592c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005930:	633a      	str	r2, [r7, #48]	@ 0x30
 8005932:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005934:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005938:	e841 2300 	strex	r3, r2, [r1]
 800593c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800593e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1e3      	bne.n	800590c <HAL_UART_IRQHandler+0x4fc>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2220      	movs	r2, #32
 8005948:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2200      	movs	r2, #0
 8005956:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	e853 3f00 	ldrex	r3, [r3]
 8005964:	60fb      	str	r3, [r7, #12]
   return(result);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f023 0310 	bic.w	r3, r3, #16
 800596c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	461a      	mov	r2, r3
 8005976:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800597a:	61fb      	str	r3, [r7, #28]
 800597c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597e:	69b9      	ldr	r1, [r7, #24]
 8005980:	69fa      	ldr	r2, [r7, #28]
 8005982:	e841 2300 	strex	r3, r2, [r1]
 8005986:	617b      	str	r3, [r7, #20]
   return(result);
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1e4      	bne.n	8005958 <HAL_UART_IRQHandler+0x548>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2202      	movs	r2, #2
 8005992:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800599a:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800599e:	4611      	mov	r1, r2
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059a4:	e041      	b.n	8005a2a <HAL_UART_IRQHandler+0x61a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d010      	beq.n	80059d4 <HAL_UART_IRQHandler+0x5c4>
 80059b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_UART_IRQHandler+0x5c4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80059c6:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059d2:	e02d      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80059d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d00e      	beq.n	80059fe <HAL_UART_IRQHandler+0x5ee>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80059e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d008      	beq.n	80059fe <HAL_UART_IRQHandler+0x5ee>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d01c      	beq.n	8005a2e <HAL_UART_IRQHandler+0x61e>
    {
      huart->TxISR(huart);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	4798      	blx	r3
    }
    return;
 80059fc:	e017      	b.n	8005a2e <HAL_UART_IRQHandler+0x61e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80059fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d012      	beq.n	8005a30 <HAL_UART_IRQHandler+0x620>
 8005a0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00c      	beq.n	8005a30 <HAL_UART_IRQHandler+0x620>
  {
    UART_EndTransmit_IT(huart);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fe1e 	bl	8006658 <UART_EndTransmit_IT>
    return;
 8005a1c:	e008      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
      return;
 8005a1e:	bf00      	nop
 8005a20:	e006      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
    return;
 8005a22:	bf00      	nop
 8005a24:	e004      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
      return;
 8005a26:	bf00      	nop
 8005a28:	e002      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
      return;
 8005a2a:	bf00      	nop
 8005a2c:	e000      	b.n	8005a30 <HAL_UART_IRQHandler+0x620>
    return;
 8005a2e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005a30:	37e8      	adds	r7, #232	@ 0xe8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop

08005a38 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b083      	sub	sp, #12
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aae:	4770      	bx	lr

08005ab0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b083      	sub	sp, #12
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	460b      	mov	r3, r1
 8005ace:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a16      	ldr	r2, [pc, #88]	@ (8005b40 <UART_InitCallbacksToDefault+0x64>)
 8005ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	4a15      	ldr	r2, [pc, #84]	@ (8005b44 <UART_InitCallbacksToDefault+0x68>)
 8005af0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	4a14      	ldr	r2, [pc, #80]	@ (8005b48 <UART_InitCallbacksToDefault+0x6c>)
 8005af8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	4a13      	ldr	r2, [pc, #76]	@ (8005b4c <UART_InitCallbacksToDefault+0x70>)
 8005b00:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4a12      	ldr	r2, [pc, #72]	@ (8005b50 <UART_InitCallbacksToDefault+0x74>)
 8005b08:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a11      	ldr	r2, [pc, #68]	@ (8005b54 <UART_InitCallbacksToDefault+0x78>)
 8005b10:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	4a10      	ldr	r2, [pc, #64]	@ (8005b58 <UART_InitCallbacksToDefault+0x7c>)
 8005b18:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a0f      	ldr	r2, [pc, #60]	@ (8005b5c <UART_InitCallbacksToDefault+0x80>)
 8005b20:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a0e      	ldr	r2, [pc, #56]	@ (8005b60 <UART_InitCallbacksToDefault+0x84>)
 8005b28:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b64 <UART_InitCallbacksToDefault+0x88>)
 8005b30:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	08005a4d 	.word	0x08005a4d
 8005b44:	08005a39 	.word	0x08005a39
 8005b48:	08005a61 	.word	0x08005a61
 8005b4c:	08001475 	.word	0x08001475
 8005b50:	08005a75 	.word	0x08005a75
 8005b54:	08005a89 	.word	0x08005a89
 8005b58:	08005a9d 	.word	0x08005a9d
 8005b5c:	08005ab1 	.word	0x08005ab1
 8005b60:	08006a31 	.word	0x08006a31
 8005b64:	08005ac5 	.word	0x08005ac5

08005b68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b6c:	b08a      	sub	sp, #40	@ 0x28
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	691b      	ldr	r3, [r3, #16]
 8005b80:	431a      	orrs	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	431a      	orrs	r2, r3
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	4ba5      	ldr	r3, [pc, #660]	@ (8005e2c <UART_SetConfig+0x2c4>)
 8005b98:	4013      	ands	r3, r2
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	6812      	ldr	r2, [r2, #0]
 8005b9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ba0:	430b      	orrs	r3, r1
 8005ba2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	699b      	ldr	r3, [r3, #24]
 8005bbe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a9a      	ldr	r2, [pc, #616]	@ (8005e30 <UART_SetConfig+0x2c8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d004      	beq.n	8005bd4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005be4:	430a      	orrs	r2, r1
 8005be6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a91      	ldr	r2, [pc, #580]	@ (8005e34 <UART_SetConfig+0x2cc>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d126      	bne.n	8005c40 <UART_SetConfig+0xd8>
 8005bf2:	4b91      	ldr	r3, [pc, #580]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bf8:	f003 0303 	and.w	r3, r3, #3
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d81b      	bhi.n	8005c38 <UART_SetConfig+0xd0>
 8005c00:	a201      	add	r2, pc, #4	@ (adr r2, 8005c08 <UART_SetConfig+0xa0>)
 8005c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c06:	bf00      	nop
 8005c08:	08005c19 	.word	0x08005c19
 8005c0c:	08005c29 	.word	0x08005c29
 8005c10:	08005c21 	.word	0x08005c21
 8005c14:	08005c31 	.word	0x08005c31
 8005c18:	2301      	movs	r3, #1
 8005c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c1e:	e0d6      	b.n	8005dce <UART_SetConfig+0x266>
 8005c20:	2302      	movs	r3, #2
 8005c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c26:	e0d2      	b.n	8005dce <UART_SetConfig+0x266>
 8005c28:	2304      	movs	r3, #4
 8005c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c2e:	e0ce      	b.n	8005dce <UART_SetConfig+0x266>
 8005c30:	2308      	movs	r3, #8
 8005c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c36:	e0ca      	b.n	8005dce <UART_SetConfig+0x266>
 8005c38:	2310      	movs	r3, #16
 8005c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c3e:	e0c6      	b.n	8005dce <UART_SetConfig+0x266>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a7d      	ldr	r2, [pc, #500]	@ (8005e3c <UART_SetConfig+0x2d4>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d138      	bne.n	8005cbc <UART_SetConfig+0x154>
 8005c4a:	4b7b      	ldr	r3, [pc, #492]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c50:	f003 030c 	and.w	r3, r3, #12
 8005c54:	2b0c      	cmp	r3, #12
 8005c56:	d82d      	bhi.n	8005cb4 <UART_SetConfig+0x14c>
 8005c58:	a201      	add	r2, pc, #4	@ (adr r2, 8005c60 <UART_SetConfig+0xf8>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c95 	.word	0x08005c95
 8005c64:	08005cb5 	.word	0x08005cb5
 8005c68:	08005cb5 	.word	0x08005cb5
 8005c6c:	08005cb5 	.word	0x08005cb5
 8005c70:	08005ca5 	.word	0x08005ca5
 8005c74:	08005cb5 	.word	0x08005cb5
 8005c78:	08005cb5 	.word	0x08005cb5
 8005c7c:	08005cb5 	.word	0x08005cb5
 8005c80:	08005c9d 	.word	0x08005c9d
 8005c84:	08005cb5 	.word	0x08005cb5
 8005c88:	08005cb5 	.word	0x08005cb5
 8005c8c:	08005cb5 	.word	0x08005cb5
 8005c90:	08005cad 	.word	0x08005cad
 8005c94:	2300      	movs	r3, #0
 8005c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005c9a:	e098      	b.n	8005dce <UART_SetConfig+0x266>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ca2:	e094      	b.n	8005dce <UART_SetConfig+0x266>
 8005ca4:	2304      	movs	r3, #4
 8005ca6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005caa:	e090      	b.n	8005dce <UART_SetConfig+0x266>
 8005cac:	2308      	movs	r3, #8
 8005cae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cb2:	e08c      	b.n	8005dce <UART_SetConfig+0x266>
 8005cb4:	2310      	movs	r3, #16
 8005cb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cba:	e088      	b.n	8005dce <UART_SetConfig+0x266>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a5f      	ldr	r2, [pc, #380]	@ (8005e40 <UART_SetConfig+0x2d8>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d125      	bne.n	8005d12 <UART_SetConfig+0x1aa>
 8005cc6:	4b5c      	ldr	r3, [pc, #368]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ccc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005cd0:	2b30      	cmp	r3, #48	@ 0x30
 8005cd2:	d016      	beq.n	8005d02 <UART_SetConfig+0x19a>
 8005cd4:	2b30      	cmp	r3, #48	@ 0x30
 8005cd6:	d818      	bhi.n	8005d0a <UART_SetConfig+0x1a2>
 8005cd8:	2b20      	cmp	r3, #32
 8005cda:	d00a      	beq.n	8005cf2 <UART_SetConfig+0x18a>
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d814      	bhi.n	8005d0a <UART_SetConfig+0x1a2>
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d002      	beq.n	8005cea <UART_SetConfig+0x182>
 8005ce4:	2b10      	cmp	r3, #16
 8005ce6:	d008      	beq.n	8005cfa <UART_SetConfig+0x192>
 8005ce8:	e00f      	b.n	8005d0a <UART_SetConfig+0x1a2>
 8005cea:	2300      	movs	r3, #0
 8005cec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cf0:	e06d      	b.n	8005dce <UART_SetConfig+0x266>
 8005cf2:	2302      	movs	r3, #2
 8005cf4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005cf8:	e069      	b.n	8005dce <UART_SetConfig+0x266>
 8005cfa:	2304      	movs	r3, #4
 8005cfc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d00:	e065      	b.n	8005dce <UART_SetConfig+0x266>
 8005d02:	2308      	movs	r3, #8
 8005d04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d08:	e061      	b.n	8005dce <UART_SetConfig+0x266>
 8005d0a:	2310      	movs	r3, #16
 8005d0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d10:	e05d      	b.n	8005dce <UART_SetConfig+0x266>
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a4b      	ldr	r2, [pc, #300]	@ (8005e44 <UART_SetConfig+0x2dc>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d125      	bne.n	8005d68 <UART_SetConfig+0x200>
 8005d1c:	4b46      	ldr	r3, [pc, #280]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005d26:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d28:	d016      	beq.n	8005d58 <UART_SetConfig+0x1f0>
 8005d2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d2c:	d818      	bhi.n	8005d60 <UART_SetConfig+0x1f8>
 8005d2e:	2b80      	cmp	r3, #128	@ 0x80
 8005d30:	d00a      	beq.n	8005d48 <UART_SetConfig+0x1e0>
 8005d32:	2b80      	cmp	r3, #128	@ 0x80
 8005d34:	d814      	bhi.n	8005d60 <UART_SetConfig+0x1f8>
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d002      	beq.n	8005d40 <UART_SetConfig+0x1d8>
 8005d3a:	2b40      	cmp	r3, #64	@ 0x40
 8005d3c:	d008      	beq.n	8005d50 <UART_SetConfig+0x1e8>
 8005d3e:	e00f      	b.n	8005d60 <UART_SetConfig+0x1f8>
 8005d40:	2300      	movs	r3, #0
 8005d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d46:	e042      	b.n	8005dce <UART_SetConfig+0x266>
 8005d48:	2302      	movs	r3, #2
 8005d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d4e:	e03e      	b.n	8005dce <UART_SetConfig+0x266>
 8005d50:	2304      	movs	r3, #4
 8005d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d56:	e03a      	b.n	8005dce <UART_SetConfig+0x266>
 8005d58:	2308      	movs	r3, #8
 8005d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d5e:	e036      	b.n	8005dce <UART_SetConfig+0x266>
 8005d60:	2310      	movs	r3, #16
 8005d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005d66:	e032      	b.n	8005dce <UART_SetConfig+0x266>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a30      	ldr	r2, [pc, #192]	@ (8005e30 <UART_SetConfig+0x2c8>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d12a      	bne.n	8005dc8 <UART_SetConfig+0x260>
 8005d72:	4b31      	ldr	r3, [pc, #196]	@ (8005e38 <UART_SetConfig+0x2d0>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d80:	d01a      	beq.n	8005db8 <UART_SetConfig+0x250>
 8005d82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d86:	d81b      	bhi.n	8005dc0 <UART_SetConfig+0x258>
 8005d88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d8c:	d00c      	beq.n	8005da8 <UART_SetConfig+0x240>
 8005d8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d92:	d815      	bhi.n	8005dc0 <UART_SetConfig+0x258>
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <UART_SetConfig+0x238>
 8005d98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d9c:	d008      	beq.n	8005db0 <UART_SetConfig+0x248>
 8005d9e:	e00f      	b.n	8005dc0 <UART_SetConfig+0x258>
 8005da0:	2300      	movs	r3, #0
 8005da2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005da6:	e012      	b.n	8005dce <UART_SetConfig+0x266>
 8005da8:	2302      	movs	r3, #2
 8005daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dae:	e00e      	b.n	8005dce <UART_SetConfig+0x266>
 8005db0:	2304      	movs	r3, #4
 8005db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005db6:	e00a      	b.n	8005dce <UART_SetConfig+0x266>
 8005db8:	2308      	movs	r3, #8
 8005dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dbe:	e006      	b.n	8005dce <UART_SetConfig+0x266>
 8005dc0:	2310      	movs	r3, #16
 8005dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005dc6:	e002      	b.n	8005dce <UART_SetConfig+0x266>
 8005dc8:	2310      	movs	r3, #16
 8005dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a17      	ldr	r2, [pc, #92]	@ (8005e30 <UART_SetConfig+0x2c8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	f040 808b 	bne.w	8005ef0 <UART_SetConfig+0x388>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dda:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dde:	2b08      	cmp	r3, #8
 8005de0:	d834      	bhi.n	8005e4c <UART_SetConfig+0x2e4>
 8005de2:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <UART_SetConfig+0x280>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e0d 	.word	0x08005e0d
 8005dec:	08005e4d 	.word	0x08005e4d
 8005df0:	08005e15 	.word	0x08005e15
 8005df4:	08005e4d 	.word	0x08005e4d
 8005df8:	08005e1b 	.word	0x08005e1b
 8005dfc:	08005e4d 	.word	0x08005e4d
 8005e00:	08005e4d 	.word	0x08005e4d
 8005e04:	08005e4d 	.word	0x08005e4d
 8005e08:	08005e23 	.word	0x08005e23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e0c:	f7fd fa94 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8005e10:	61f8      	str	r0, [r7, #28]
        break;
 8005e12:	e021      	b.n	8005e58 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e14:	4b0c      	ldr	r3, [pc, #48]	@ (8005e48 <UART_SetConfig+0x2e0>)
 8005e16:	61fb      	str	r3, [r7, #28]
        break;
 8005e18:	e01e      	b.n	8005e58 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e1a:	f7fd f9f5 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8005e1e:	61f8      	str	r0, [r7, #28]
        break;
 8005e20:	e01a      	b.n	8005e58 <UART_SetConfig+0x2f0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e26:	61fb      	str	r3, [r7, #28]
        break;
 8005e28:	e016      	b.n	8005e58 <UART_SetConfig+0x2f0>
 8005e2a:	bf00      	nop
 8005e2c:	efff69f3 	.word	0xefff69f3
 8005e30:	40008000 	.word	0x40008000
 8005e34:	40013800 	.word	0x40013800
 8005e38:	40021000 	.word	0x40021000
 8005e3c:	40004400 	.word	0x40004400
 8005e40:	40004800 	.word	0x40004800
 8005e44:	40004c00 	.word	0x40004c00
 8005e48:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e56:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 80fa 	beq.w	8006054 <UART_SetConfig+0x4ec>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	4613      	mov	r3, r2
 8005e66:	005b      	lsls	r3, r3, #1
 8005e68:	4413      	add	r3, r2
 8005e6a:	69fa      	ldr	r2, [r7, #28]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d305      	bcc.n	8005e7c <UART_SetConfig+0x314>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005e76:	69fa      	ldr	r2, [r7, #28]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d903      	bls.n	8005e84 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005e82:	e0e7      	b.n	8006054 <UART_SetConfig+0x4ec>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	2200      	movs	r2, #0
 8005e88:	461c      	mov	r4, r3
 8005e8a:	4615      	mov	r5, r2
 8005e8c:	f04f 0200 	mov.w	r2, #0
 8005e90:	f04f 0300 	mov.w	r3, #0
 8005e94:	022b      	lsls	r3, r5, #8
 8005e96:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005e9a:	0222      	lsls	r2, r4, #8
 8005e9c:	68f9      	ldr	r1, [r7, #12]
 8005e9e:	6849      	ldr	r1, [r1, #4]
 8005ea0:	0849      	lsrs	r1, r1, #1
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	4688      	mov	r8, r1
 8005ea6:	4681      	mov	r9, r0
 8005ea8:	eb12 0a08 	adds.w	sl, r2, r8
 8005eac:	eb43 0b09 	adc.w	fp, r3, r9
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	685b      	ldr	r3, [r3, #4]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	603b      	str	r3, [r7, #0]
 8005eb8:	607a      	str	r2, [r7, #4]
 8005eba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ebe:	4650      	mov	r0, sl
 8005ec0:	4659      	mov	r1, fp
 8005ec2:	f7fa fccb 	bl	800085c <__aeabi_uldivmod>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4613      	mov	r3, r2
 8005ecc:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ed4:	d308      	bcc.n	8005ee8 <UART_SetConfig+0x380>
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005edc:	d204      	bcs.n	8005ee8 <UART_SetConfig+0x380>
        {
          huart->Instance->BRR = usartdiv;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	60da      	str	r2, [r3, #12]
 8005ee6:	e0b5      	b.n	8006054 <UART_SetConfig+0x4ec>
        }
        else
        {
          ret = HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005eee:	e0b1      	b.n	8006054 <UART_SetConfig+0x4ec>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	69db      	ldr	r3, [r3, #28]
 8005ef4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ef8:	d15d      	bne.n	8005fb6 <UART_SetConfig+0x44e>
  {
    switch (clocksource)
 8005efa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005efe:	2b08      	cmp	r3, #8
 8005f00:	d827      	bhi.n	8005f52 <UART_SetConfig+0x3ea>
 8005f02:	a201      	add	r2, pc, #4	@ (adr r2, 8005f08 <UART_SetConfig+0x3a0>)
 8005f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f08:	08005f2d 	.word	0x08005f2d
 8005f0c:	08005f35 	.word	0x08005f35
 8005f10:	08005f3d 	.word	0x08005f3d
 8005f14:	08005f53 	.word	0x08005f53
 8005f18:	08005f43 	.word	0x08005f43
 8005f1c:	08005f53 	.word	0x08005f53
 8005f20:	08005f53 	.word	0x08005f53
 8005f24:	08005f53 	.word	0x08005f53
 8005f28:	08005f4b 	.word	0x08005f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f2c:	f7fd fa04 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8005f30:	61f8      	str	r0, [r7, #28]
        break;
 8005f32:	e014      	b.n	8005f5e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f34:	f7fd fa16 	bl	8003364 <HAL_RCC_GetPCLK2Freq>
 8005f38:	61f8      	str	r0, [r7, #28]
        break;
 8005f3a:	e010      	b.n	8005f5e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f3c:	4b4c      	ldr	r3, [pc, #304]	@ (8006070 <UART_SetConfig+0x508>)
 8005f3e:	61fb      	str	r3, [r7, #28]
        break;
 8005f40:	e00d      	b.n	8005f5e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f42:	f7fd f961 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8005f46:	61f8      	str	r0, [r7, #28]
        break;
 8005f48:	e009      	b.n	8005f5e <UART_SetConfig+0x3f6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f4e:	61fb      	str	r3, [r7, #28]
        break;
 8005f50:	e005      	b.n	8005f5e <UART_SetConfig+0x3f6>
      default:
        pclk = 0U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005f5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d077      	beq.n	8006054 <UART_SetConfig+0x4ec>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	005a      	lsls	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	085b      	lsrs	r3, r3, #1
 8005f6e:	441a      	add	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	2b0f      	cmp	r3, #15
 8005f7e:	d916      	bls.n	8005fae <UART_SetConfig+0x446>
 8005f80:	69bb      	ldr	r3, [r7, #24]
 8005f82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f86:	d212      	bcs.n	8005fae <UART_SetConfig+0x446>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	f023 030f 	bic.w	r3, r3, #15
 8005f90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	085b      	lsrs	r3, r3, #1
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	8afb      	ldrh	r3, [r7, #22]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	8afa      	ldrh	r2, [r7, #22]
 8005faa:	60da      	str	r2, [r3, #12]
 8005fac:	e052      	b.n	8006054 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005fb4:	e04e      	b.n	8006054 <UART_SetConfig+0x4ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005fba:	2b08      	cmp	r3, #8
 8005fbc:	d827      	bhi.n	800600e <UART_SetConfig+0x4a6>
 8005fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8005fc4 <UART_SetConfig+0x45c>)
 8005fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc4:	08005fe9 	.word	0x08005fe9
 8005fc8:	08005ff1 	.word	0x08005ff1
 8005fcc:	08005ff9 	.word	0x08005ff9
 8005fd0:	0800600f 	.word	0x0800600f
 8005fd4:	08005fff 	.word	0x08005fff
 8005fd8:	0800600f 	.word	0x0800600f
 8005fdc:	0800600f 	.word	0x0800600f
 8005fe0:	0800600f 	.word	0x0800600f
 8005fe4:	08006007 	.word	0x08006007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005fe8:	f7fd f9a6 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 8005fec:	61f8      	str	r0, [r7, #28]
        break;
 8005fee:	e014      	b.n	800601a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ff0:	f7fd f9b8 	bl	8003364 <HAL_RCC_GetPCLK2Freq>
 8005ff4:	61f8      	str	r0, [r7, #28]
        break;
 8005ff6:	e010      	b.n	800601a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8006070 <UART_SetConfig+0x508>)
 8005ffa:	61fb      	str	r3, [r7, #28]
        break;
 8005ffc:	e00d      	b.n	800601a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ffe:	f7fd f903 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8006002:	61f8      	str	r0, [r7, #28]
        break;
 8006004:	e009      	b.n	800601a <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800600a:	61fb      	str	r3, [r7, #28]
        break;
 800600c:	e005      	b.n	800601a <UART_SetConfig+0x4b2>
      default:
        pclk = 0U;
 800600e:	2300      	movs	r3, #0
 8006010:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006018:	bf00      	nop
    }

    if (pclk != 0U)
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d019      	beq.n	8006054 <UART_SetConfig+0x4ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	085a      	lsrs	r2, r3, #1
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	441a      	add	r2, r3
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006032:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	2b0f      	cmp	r3, #15
 8006038:	d909      	bls.n	800604e <UART_SetConfig+0x4e6>
 800603a:	69bb      	ldr	r3, [r7, #24]
 800603c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006040:	d205      	bcs.n	800604e <UART_SetConfig+0x4e6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	b29a      	uxth	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	60da      	str	r2, [r3, #12]
 800604c:	e002      	b.n	8006054 <UART_SetConfig+0x4ec>
      }
      else
      {
        ret = HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2200      	movs	r2, #0
 800605e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006060:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006064:	4618      	mov	r0, r3
 8006066:	3728      	adds	r7, #40	@ 0x28
 8006068:	46bd      	mov	sp, r7
 800606a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800606e:	bf00      	nop
 8006070:	00f42400 	.word	0x00f42400

08006074 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006080:	f003 0308 	and.w	r3, r3, #8
 8006084:	2b00      	cmp	r3, #0
 8006086:	d00a      	beq.n	800609e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00a      	beq.n	80060c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	430a      	orrs	r2, r1
 80060be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d00a      	beq.n	80060e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e6:	f003 0304 	and.w	r3, r3, #4
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00a      	beq.n	8006104 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	430a      	orrs	r2, r1
 8006102:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006108:	f003 0310 	and.w	r3, r3, #16
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00a      	beq.n	8006126 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800612a:	f003 0320 	and.w	r3, r3, #32
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00a      	beq.n	8006148 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006150:	2b00      	cmp	r3, #0
 8006152:	d01a      	beq.n	800618a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	430a      	orrs	r2, r1
 8006168:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006172:	d10a      	bne.n	800618a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800618e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }
}
 80061ac:	bf00      	nop
 80061ae:	370c      	adds	r7, #12
 80061b0:	46bd      	mov	sp, r7
 80061b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b6:	4770      	bx	lr

080061b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b098      	sub	sp, #96	@ 0x60
 80061bc:	af02      	add	r7, sp, #8
 80061be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80061c8:	f7fb ff5a 	bl	8002080 <HAL_GetTick>
 80061cc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0308 	and.w	r3, r3, #8
 80061d8:	2b08      	cmp	r3, #8
 80061da:	d12e      	bne.n	800623a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80061dc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80061e0:	9300      	str	r3, [sp, #0]
 80061e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061e4:	2200      	movs	r2, #0
 80061e6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 f88c 	bl	8006308 <UART_WaitOnFlagUntilTimeout>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d021      	beq.n	800623a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061fe:	e853 3f00 	ldrex	r3, [r3]
 8006202:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006204:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006206:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800620a:	653b      	str	r3, [r7, #80]	@ 0x50
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	461a      	mov	r2, r3
 8006212:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006214:	647b      	str	r3, [r7, #68]	@ 0x44
 8006216:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800621a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006222:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e6      	bne.n	80061f6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2220      	movs	r2, #32
 800622c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006236:	2303      	movs	r3, #3
 8006238:	e062      	b.n	8006300 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0304 	and.w	r3, r3, #4
 8006244:	2b04      	cmp	r3, #4
 8006246:	d149      	bne.n	80062dc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006248:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800624c:	9300      	str	r3, [sp, #0]
 800624e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006250:	2200      	movs	r2, #0
 8006252:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 f856 	bl	8006308 <UART_WaitOnFlagUntilTimeout>
 800625c:	4603      	mov	r3, r0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d03c      	beq.n	80062dc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626a:	e853 3f00 	ldrex	r3, [r3]
 800626e:	623b      	str	r3, [r7, #32]
   return(result);
 8006270:	6a3b      	ldr	r3, [r7, #32]
 8006272:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006276:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	461a      	mov	r2, r3
 800627e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006280:	633b      	str	r3, [r7, #48]	@ 0x30
 8006282:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006284:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006288:	e841 2300 	strex	r3, r2, [r1]
 800628c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800628e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1e6      	bne.n	8006262 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	3308      	adds	r3, #8
 800629a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	e853 3f00 	ldrex	r3, [r3]
 80062a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	f023 0301 	bic.w	r3, r3, #1
 80062aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3308      	adds	r3, #8
 80062b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b4:	61fa      	str	r2, [r7, #28]
 80062b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062b8:	69b9      	ldr	r1, [r7, #24]
 80062ba:	69fa      	ldr	r2, [r7, #28]
 80062bc:	e841 2300 	strex	r3, r2, [r1]
 80062c0:	617b      	str	r3, [r7, #20]
   return(result);
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1e5      	bne.n	8006294 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062d8:	2303      	movs	r3, #3
 80062da:	e011      	b.n	8006300 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2220      	movs	r2, #32
 80062e0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2220      	movs	r2, #32
 80062e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3758      	adds	r7, #88	@ 0x58
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	4613      	mov	r3, r2
 8006316:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006318:	e04f      	b.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006320:	d04b      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006322:	f7fb fead 	bl	8002080 <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	69ba      	ldr	r2, [r7, #24]
 800632e:	429a      	cmp	r2, r3
 8006330:	d302      	bcc.n	8006338 <UART_WaitOnFlagUntilTimeout+0x30>
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d101      	bne.n	800633c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006338:	2303      	movs	r3, #3
 800633a:	e04e      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b00      	cmp	r3, #0
 8006348:	d037      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	2b80      	cmp	r3, #128	@ 0x80
 800634e:	d034      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	2b40      	cmp	r3, #64	@ 0x40
 8006354:	d031      	beq.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b08      	cmp	r3, #8
 8006362:	d110      	bne.n	8006386 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2208      	movs	r2, #8
 800636a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 f8ff 	bl	8006570 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2208      	movs	r2, #8
 8006376:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006382:	2301      	movs	r3, #1
 8006384:	e029      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006390:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006394:	d111      	bne.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800639e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063a0:	68f8      	ldr	r0, [r7, #12]
 80063a2:	f000 f8e5 	bl	8006570 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2220      	movs	r2, #32
 80063aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e00f      	b.n	80063da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69da      	ldr	r2, [r3, #28]
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	4013      	ands	r3, r2
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	bf0c      	ite	eq
 80063ca:	2301      	moveq	r3, #1
 80063cc:	2300      	movne	r3, #0
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	79fb      	ldrb	r3, [r7, #7]
 80063d4:	429a      	cmp	r2, r3
 80063d6:	d0a0      	beq.n	800631a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
	...

080063e4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b097      	sub	sp, #92	@ 0x5c
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	60f8      	str	r0, [r7, #12]
 80063ec:	60b9      	str	r1, [r7, #8]
 80063ee:	4613      	mov	r3, r2
 80063f0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	88fa      	ldrh	r2, [r7, #6]
 80063fc:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	88fa      	ldrh	r2, [r7, #6]
 8006404:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006416:	d10e      	bne.n	8006436 <UART_Start_Receive_IT+0x52>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	691b      	ldr	r3, [r3, #16]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d105      	bne.n	800642c <UART_Start_Receive_IT+0x48>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006426:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800642a:	e02d      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	22ff      	movs	r2, #255	@ 0xff
 8006430:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006434:	e028      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10d      	bne.n	800645a <UART_Start_Receive_IT+0x76>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d104      	bne.n	8006450 <UART_Start_Receive_IT+0x6c>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	22ff      	movs	r2, #255	@ 0xff
 800644a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800644e:	e01b      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	227f      	movs	r2, #127	@ 0x7f
 8006454:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006458:	e016      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006462:	d10d      	bne.n	8006480 <UART_Start_Receive_IT+0x9c>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d104      	bne.n	8006476 <UART_Start_Receive_IT+0x92>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	227f      	movs	r2, #127	@ 0x7f
 8006470:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006474:	e008      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	223f      	movs	r2, #63	@ 0x3f
 800647a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800647e:	e003      	b.n	8006488 <UART_Start_Receive_IT+0xa4>
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2200      	movs	r2, #0
 8006484:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2222      	movs	r2, #34	@ 0x22
 8006494:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3308      	adds	r3, #8
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80064a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064aa:	f043 0301 	orr.w	r3, r3, #1
 80064ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	3308      	adds	r3, #8
 80064b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80064b8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80064ba:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064bc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80064be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80064c0:	e841 2300 	strex	r3, r2, [r1]
 80064c4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80064c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1e5      	bne.n	8006498 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064d4:	d107      	bne.n	80064e6 <UART_Start_Receive_IT+0x102>
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d103      	bne.n	80064e6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	4a21      	ldr	r2, [pc, #132]	@ (8006568 <UART_Start_Receive_IT+0x184>)
 80064e2:	669a      	str	r2, [r3, #104]	@ 0x68
 80064e4:	e002      	b.n	80064ec <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	4a20      	ldr	r2, [pc, #128]	@ (800656c <UART_Start_Receive_IT+0x188>)
 80064ea:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d019      	beq.n	8006528 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064fc:	e853 3f00 	ldrex	r3, [r3]
 8006500:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006504:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	461a      	mov	r2, r3
 8006510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006512:	637b      	str	r3, [r7, #52]	@ 0x34
 8006514:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006516:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006518:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800651a:	e841 2300 	strex	r3, r2, [r1]
 800651e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006522:	2b00      	cmp	r3, #0
 8006524:	d1e6      	bne.n	80064f4 <UART_Start_Receive_IT+0x110>
 8006526:	e018      	b.n	800655a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	e853 3f00 	ldrex	r3, [r3]
 8006534:	613b      	str	r3, [r7, #16]
   return(result);
 8006536:	693b      	ldr	r3, [r7, #16]
 8006538:	f043 0320 	orr.w	r3, r3, #32
 800653c:	653b      	str	r3, [r7, #80]	@ 0x50
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	461a      	mov	r2, r3
 8006544:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006546:	623b      	str	r3, [r7, #32]
 8006548:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800654a:	69f9      	ldr	r1, [r7, #28]
 800654c:	6a3a      	ldr	r2, [r7, #32]
 800654e:	e841 2300 	strex	r3, r2, [r1]
 8006552:	61bb      	str	r3, [r7, #24]
   return(result);
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d1e6      	bne.n	8006528 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800655a:	2300      	movs	r3, #0
}
 800655c:	4618      	mov	r0, r3
 800655e:	375c      	adds	r7, #92	@ 0x5c
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr
 8006568:	08006871 	.word	0x08006871
 800656c:	080066b1 	.word	0x080066b1

08006570 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006570:	b480      	push	{r7}
 8006572:	b095      	sub	sp, #84	@ 0x54
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800657e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006580:	e853 3f00 	ldrex	r3, [r3]
 8006584:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006588:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800658c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	461a      	mov	r2, r3
 8006594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006596:	643b      	str	r3, [r7, #64]	@ 0x40
 8006598:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800659c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800659e:	e841 2300 	strex	r3, r2, [r1]
 80065a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d1e6      	bne.n	8006578 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3308      	adds	r3, #8
 80065b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	e853 3f00 	ldrex	r3, [r3]
 80065b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80065ba:	69fb      	ldr	r3, [r7, #28]
 80065bc:	f023 0301 	bic.w	r3, r3, #1
 80065c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	3308      	adds	r3, #8
 80065c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1e5      	bne.n	80065aa <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d118      	bne.n	8006618 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	e853 3f00 	ldrex	r3, [r3]
 80065f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	f023 0310 	bic.w	r3, r3, #16
 80065fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	461a      	mov	r2, r3
 8006602:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006604:	61bb      	str	r3, [r7, #24]
 8006606:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006608:	6979      	ldr	r1, [r7, #20]
 800660a:	69ba      	ldr	r2, [r7, #24]
 800660c:	e841 2300 	strex	r3, r2, [r1]
 8006610:	613b      	str	r3, [r7, #16]
   return(result);
 8006612:	693b      	ldr	r3, [r7, #16]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1e6      	bne.n	80065e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2220      	movs	r2, #32
 800661c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800662c:	bf00      	nop
 800662e:	3754      	adds	r7, #84	@ 0x54
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006644:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006650:	bf00      	nop
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b088      	sub	sp, #32
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	e853 3f00 	ldrex	r3, [r3]
 800666c:	60bb      	str	r3, [r7, #8]
   return(result);
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006674:	61fb      	str	r3, [r7, #28]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	461a      	mov	r2, r3
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006682:	6979      	ldr	r1, [r7, #20]
 8006684:	69ba      	ldr	r2, [r7, #24]
 8006686:	e841 2300 	strex	r3, r2, [r1]
 800668a:	613b      	str	r3, [r7, #16]
   return(result);
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1e6      	bne.n	8006660 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2220      	movs	r2, #32
 8006696:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066a8:	bf00      	nop
 80066aa:	3720      	adds	r7, #32
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b09c      	sub	sp, #112	@ 0x70
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066c8:	2b22      	cmp	r3, #34	@ 0x22
 80066ca:	f040 80c2 	bne.w	8006852 <UART_RxISR_8BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80066d8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80066dc:	b2d9      	uxtb	r1, r3
 80066de:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e8:	400a      	ands	r2, r1
 80066ea:	b2d2      	uxtb	r2, r2
 80066ec:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f2:	1c5a      	adds	r2, r3, #1
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066fe:	b29b      	uxth	r3, r3
 8006700:	3b01      	subs	r3, #1
 8006702:	b29a      	uxth	r2, r3
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006710:	b29b      	uxth	r3, r3
 8006712:	2b00      	cmp	r3, #0
 8006714:	f040 80a5 	bne.w	8006862 <UART_RxISR_8BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800671e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006720:	e853 3f00 	ldrex	r3, [r3]
 8006724:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006726:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800672c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	461a      	mov	r2, r3
 8006734:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006736:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006738:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800673c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800673e:	e841 2300 	strex	r3, r2, [r1]
 8006742:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006744:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1e6      	bne.n	8006718 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3308      	adds	r3, #8
 8006750:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006754:	e853 3f00 	ldrex	r3, [r3]
 8006758:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800675a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800675c:	f023 0301 	bic.w	r3, r3, #1
 8006760:	667b      	str	r3, [r7, #100]	@ 0x64
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3308      	adds	r3, #8
 8006768:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800676a:	647a      	str	r2, [r7, #68]	@ 0x44
 800676c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800676e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006770:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006772:	e841 2300 	strex	r3, r2, [r1]
 8006776:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1e5      	bne.n	800674a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2220      	movs	r2, #32
 8006782:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a35      	ldr	r2, [pc, #212]	@ (800686c <UART_RxISR_8BIT+0x1bc>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d01f      	beq.n	80067dc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685b      	ldr	r3, [r3, #4]
 80067a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d018      	beq.n	80067dc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b2:	e853 3f00 	ldrex	r3, [r3]
 80067b6:	623b      	str	r3, [r7, #32]
   return(result);
 80067b8:	6a3b      	ldr	r3, [r7, #32]
 80067ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80067be:	663b      	str	r3, [r7, #96]	@ 0x60
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80067ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e6      	bne.n	80067aa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d130      	bne.n	8006846 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2200      	movs	r2, #0
 80067e8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	e853 3f00 	ldrex	r3, [r3]
 80067f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f023 0310 	bic.w	r3, r3, #16
 80067fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	461a      	mov	r2, r3
 8006806:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006808:	61fb      	str	r3, [r7, #28]
 800680a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680c:	69b9      	ldr	r1, [r7, #24]
 800680e:	69fa      	ldr	r2, [r7, #28]
 8006810:	e841 2300 	strex	r3, r2, [r1]
 8006814:	617b      	str	r3, [r7, #20]
   return(result);
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d1e6      	bne.n	80067ea <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	f003 0310 	and.w	r3, r3, #16
 8006826:	2b10      	cmp	r3, #16
 8006828:	d103      	bne.n	8006832 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2210      	movs	r2, #16
 8006830:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 800683e:	4611      	mov	r1, r2
 8006840:	6878      	ldr	r0, [r7, #4]
 8006842:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006844:	e00d      	b.n	8006862 <UART_RxISR_8BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800684c:	6878      	ldr	r0, [r7, #4]
 800684e:	4798      	blx	r3
}
 8006850:	e007      	b.n	8006862 <UART_RxISR_8BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	699a      	ldr	r2, [r3, #24]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f042 0208 	orr.w	r2, r2, #8
 8006860:	619a      	str	r2, [r3, #24]
}
 8006862:	bf00      	nop
 8006864:	3770      	adds	r7, #112	@ 0x70
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	40008000 	.word	0x40008000

08006870 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b09c      	sub	sp, #112	@ 0x70
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800687e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006888:	2b22      	cmp	r3, #34	@ 0x22
 800688a:	f040 80c2 	bne.w	8006a12 <UART_RxISR_16BIT+0x1a2>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006894:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800689c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800689e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80068a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80068a6:	4013      	ands	r3, r2
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80068ac:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068b2:	1c9a      	adds	r2, r3, #2
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068be:	b29b      	uxth	r3, r3
 80068c0:	3b01      	subs	r3, #1
 80068c2:	b29a      	uxth	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	f040 80a5 	bne.w	8006a22 <UART_RxISR_16BIT+0x1b2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80068e0:	e853 3f00 	ldrex	r3, [r3]
 80068e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80068e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068ec:	667b      	str	r3, [r7, #100]	@ 0x64
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	461a      	mov	r2, r3
 80068f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80068f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80068f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80068fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80068fe:	e841 2300 	strex	r3, r2, [r1]
 8006902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1e6      	bne.n	80068d8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3308      	adds	r3, #8
 8006910:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006914:	e853 3f00 	ldrex	r3, [r3]
 8006918:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	f023 0301 	bic.w	r3, r3, #1
 8006920:	663b      	str	r3, [r7, #96]	@ 0x60
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3308      	adds	r3, #8
 8006928:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800692a:	643a      	str	r2, [r7, #64]	@ 0x40
 800692c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006932:	e841 2300 	strex	r3, r2, [r1]
 8006936:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1e5      	bne.n	800690a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2220      	movs	r2, #32
 8006942:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2200      	movs	r2, #0
 8006950:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a35      	ldr	r2, [pc, #212]	@ (8006a2c <UART_RxISR_16BIT+0x1bc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d01f      	beq.n	800699c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d018      	beq.n	800699c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	e853 3f00 	ldrex	r3, [r3]
 8006976:	61fb      	str	r3, [r7, #28]
   return(result);
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800697e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	461a      	mov	r2, r3
 8006986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800698a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800698e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006990:	e841 2300 	strex	r3, r2, [r1]
 8006994:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1e6      	bne.n	800696a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d130      	bne.n	8006a06 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	e853 3f00 	ldrex	r3, [r3]
 80069b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	f023 0310 	bic.w	r3, r3, #16
 80069be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069c8:	61bb      	str	r3, [r7, #24]
 80069ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069cc:	6979      	ldr	r1, [r7, #20]
 80069ce:	69ba      	ldr	r2, [r7, #24]
 80069d0:	e841 2300 	strex	r3, r2, [r1]
 80069d4:	613b      	str	r3, [r7, #16]
   return(result);
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e6      	bne.n	80069aa <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	69db      	ldr	r3, [r3, #28]
 80069e2:	f003 0310 	and.w	r3, r3, #16
 80069e6:	2b10      	cmp	r3, #16
 80069e8:	d103      	bne.n	80069f2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	2210      	movs	r2, #16
 80069f0:	621a      	str	r2, [r3, #32]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
 80069fe:	4611      	mov	r1, r2
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	4798      	blx	r3
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a04:	e00d      	b.n	8006a22 <UART_RxISR_16BIT+0x1b2>
        huart->RxCpltCallback(huart);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	4798      	blx	r3
}
 8006a10:	e007      	b.n	8006a22 <UART_RxISR_16BIT+0x1b2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	699a      	ldr	r2, [r3, #24]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f042 0208 	orr.w	r2, r2, #8
 8006a20:	619a      	str	r2, [r3, #24]
}
 8006a22:	bf00      	nop
 8006a24:	3770      	adds	r7, #112	@ 0x70
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	40008000 	.word	0x40008000

08006a30 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006a38:	bf00      	nop
 8006a3a:	370c      	adds	r7, #12
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <__NVIC_SetPriority>:
{
 8006a44:	b480      	push	{r7}
 8006a46:	b083      	sub	sp, #12
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	4603      	mov	r3, r0
 8006a4c:	6039      	str	r1, [r7, #0]
 8006a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	db0a      	blt.n	8006a6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	b2da      	uxtb	r2, r3
 8006a5c:	490c      	ldr	r1, [pc, #48]	@ (8006a90 <__NVIC_SetPriority+0x4c>)
 8006a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a62:	0112      	lsls	r2, r2, #4
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	440b      	add	r3, r1
 8006a68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006a6c:	e00a      	b.n	8006a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	b2da      	uxtb	r2, r3
 8006a72:	4908      	ldr	r1, [pc, #32]	@ (8006a94 <__NVIC_SetPriority+0x50>)
 8006a74:	79fb      	ldrb	r3, [r7, #7]
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	3b04      	subs	r3, #4
 8006a7c:	0112      	lsls	r2, r2, #4
 8006a7e:	b2d2      	uxtb	r2, r2
 8006a80:	440b      	add	r3, r1
 8006a82:	761a      	strb	r2, [r3, #24]
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	e000e100 	.word	0xe000e100
 8006a94:	e000ed00 	.word	0xe000ed00

08006a98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006a9c:	4b05      	ldr	r3, [pc, #20]	@ (8006ab4 <SysTick_Handler+0x1c>)
 8006a9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006aa0:	f002 fc4c 	bl	800933c <xTaskGetSchedulerState>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d001      	beq.n	8006aae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006aaa:	f003 fb65 	bl	800a178 <xPortSysTickHandler>
  }
}
 8006aae:	bf00      	nop
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	e000e010 	.word	0xe000e010

08006ab8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006abc:	2100      	movs	r1, #0
 8006abe:	f06f 0004 	mvn.w	r0, #4
 8006ac2:	f7ff ffbf 	bl	8006a44 <__NVIC_SetPriority>
#endif
}
 8006ac6:	bf00      	nop
 8006ac8:	bd80      	pop	{r7, pc}
	...

08006acc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ad2:	f3ef 8305 	mrs	r3, IPSR
 8006ad6:	603b      	str	r3, [r7, #0]
  return(result);
 8006ad8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d003      	beq.n	8006ae6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006ade:	f06f 0305 	mvn.w	r3, #5
 8006ae2:	607b      	str	r3, [r7, #4]
 8006ae4:	e00c      	b.n	8006b00 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b10 <osKernelInitialize+0x44>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d105      	bne.n	8006afa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006aee:	4b08      	ldr	r3, [pc, #32]	@ (8006b10 <osKernelInitialize+0x44>)
 8006af0:	2201      	movs	r2, #1
 8006af2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006af4:	2300      	movs	r3, #0
 8006af6:	607b      	str	r3, [r7, #4]
 8006af8:	e002      	b.n	8006b00 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006afa:	f04f 33ff 	mov.w	r3, #4294967295
 8006afe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b00:	687b      	ldr	r3, [r7, #4]
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	370c      	adds	r7, #12
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	20000594 	.word	0x20000594

08006b14 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b082      	sub	sp, #8
 8006b18:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b1a:	f3ef 8305 	mrs	r3, IPSR
 8006b1e:	603b      	str	r3, [r7, #0]
  return(result);
 8006b20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006b26:	f06f 0305 	mvn.w	r3, #5
 8006b2a:	607b      	str	r3, [r7, #4]
 8006b2c:	e010      	b.n	8006b50 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b5c <osKernelStart+0x48>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d109      	bne.n	8006b4a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006b36:	f7ff ffbf 	bl	8006ab8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006b3a:	4b08      	ldr	r3, [pc, #32]	@ (8006b5c <osKernelStart+0x48>)
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006b40:	f001 ff34 	bl	80089ac <vTaskStartScheduler>
      stat = osOK;
 8006b44:	2300      	movs	r3, #0
 8006b46:	607b      	str	r3, [r7, #4]
 8006b48:	e002      	b.n	8006b50 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b4e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006b50:	687b      	ldr	r3, [r7, #4]
}
 8006b52:	4618      	mov	r0, r3
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	20000594 	.word	0x20000594

08006b60 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b08e      	sub	sp, #56	@ 0x38
 8006b64:	af04      	add	r7, sp, #16
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	60b9      	str	r1, [r7, #8]
 8006b6a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b70:	f3ef 8305 	mrs	r3, IPSR
 8006b74:	617b      	str	r3, [r7, #20]
  return(result);
 8006b76:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d17e      	bne.n	8006c7a <osThreadNew+0x11a>
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d07b      	beq.n	8006c7a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006b82:	2380      	movs	r3, #128	@ 0x80
 8006b84:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006b86:	2318      	movs	r3, #24
 8006b88:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006b8e:	f04f 33ff 	mov.w	r3, #4294967295
 8006b92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d045      	beq.n	8006c26 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d002      	beq.n	8006ba8 <osThreadNew+0x48>
        name = attr->name;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d002      	beq.n	8006bb6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d008      	beq.n	8006bce <osThreadNew+0x6e>
 8006bbc:	69fb      	ldr	r3, [r7, #28]
 8006bbe:	2b38      	cmp	r3, #56	@ 0x38
 8006bc0:	d805      	bhi.n	8006bce <osThreadNew+0x6e>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d001      	beq.n	8006bd2 <osThreadNew+0x72>
        return (NULL);
 8006bce:	2300      	movs	r3, #0
 8006bd0:	e054      	b.n	8006c7c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	695b      	ldr	r3, [r3, #20]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d003      	beq.n	8006be2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	695b      	ldr	r3, [r3, #20]
 8006bde:	089b      	lsrs	r3, r3, #2
 8006be0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00e      	beq.n	8006c08 <osThreadNew+0xa8>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	2ba7      	cmp	r3, #167	@ 0xa7
 8006bf0:	d90a      	bls.n	8006c08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d006      	beq.n	8006c08 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d002      	beq.n	8006c08 <osThreadNew+0xa8>
        mem = 1;
 8006c02:	2301      	movs	r3, #1
 8006c04:	61bb      	str	r3, [r7, #24]
 8006c06:	e010      	b.n	8006c2a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10c      	bne.n	8006c2a <osThreadNew+0xca>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d108      	bne.n	8006c2a <osThreadNew+0xca>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	691b      	ldr	r3, [r3, #16]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d104      	bne.n	8006c2a <osThreadNew+0xca>
          mem = 0;
 8006c20:	2300      	movs	r3, #0
 8006c22:	61bb      	str	r3, [r7, #24]
 8006c24:	e001      	b.n	8006c2a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c2a:	69bb      	ldr	r3, [r7, #24]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d110      	bne.n	8006c52 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006c38:	9202      	str	r2, [sp, #8]
 8006c3a:	9301      	str	r3, [sp, #4]
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	9300      	str	r3, [sp, #0]
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	6a3a      	ldr	r2, [r7, #32]
 8006c44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f001 fcbc 	bl	80085c4 <xTaskCreateStatic>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	613b      	str	r3, [r7, #16]
 8006c50:	e013      	b.n	8006c7a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d110      	bne.n	8006c7a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006c58:	6a3b      	ldr	r3, [r7, #32]
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	f107 0310 	add.w	r3, r7, #16
 8006c60:	9301      	str	r3, [sp, #4]
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f001 fd0a 	bl	8008684 <xTaskCreate>
 8006c70:	4603      	mov	r3, r0
 8006c72:	2b01      	cmp	r3, #1
 8006c74:	d001      	beq.n	8006c7a <osThreadNew+0x11a>
            hTask = NULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006c7a:	693b      	ldr	r3, [r7, #16]
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3728      	adds	r7, #40	@ 0x28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b084      	sub	sp, #16
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c8c:	f3ef 8305 	mrs	r3, IPSR
 8006c90:	60bb      	str	r3, [r7, #8]
  return(result);
 8006c92:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <osDelay+0x1c>
    stat = osErrorISR;
 8006c98:	f06f 0305 	mvn.w	r3, #5
 8006c9c:	60fb      	str	r3, [r7, #12]
 8006c9e:	e007      	b.n	8006cb0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d002      	beq.n	8006cb0 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f001 fe48 	bl	8008940 <vTaskDelay>
    }
  }

  return (stat);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}

08006cba <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006cba:	b580      	push	{r7, lr}
 8006cbc:	b086      	sub	sp, #24
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cc6:	f3ef 8305 	mrs	r3, IPSR
 8006cca:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ccc:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d12d      	bne.n	8006d2e <osEventFlagsNew+0x74>
    mem = -1;
 8006cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd6:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d015      	beq.n	8006d0a <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d006      	beq.n	8006cf4 <osEventFlagsNew+0x3a>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	2b1f      	cmp	r3, #31
 8006cec:	d902      	bls.n	8006cf4 <osEventFlagsNew+0x3a>
        mem = 1;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	613b      	str	r3, [r7, #16]
 8006cf2:	e00c      	b.n	8006d0e <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d108      	bne.n	8006d0e <osEventFlagsNew+0x54>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d104      	bne.n	8006d0e <osEventFlagsNew+0x54>
          mem = 0;
 8006d04:	2300      	movs	r3, #0
 8006d06:	613b      	str	r3, [r7, #16]
 8006d08:	e001      	b.n	8006d0e <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d106      	bne.n	8006d22 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f000 f9f5 	bl	8007108 <xEventGroupCreateStatic>
 8006d1e:	6178      	str	r0, [r7, #20]
 8006d20:	e005      	b.n	8006d2e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d102      	bne.n	8006d2e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006d28:	f000 fa27 	bl	800717a <xEventGroupCreate>
 8006d2c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006d2e:	697b      	ldr	r3, [r7, #20]
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3718      	adds	r7, #24
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b086      	sub	sp, #24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <osEventFlagsSet+0x1c>
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d52:	d303      	bcc.n	8006d5c <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006d54:	f06f 0303 	mvn.w	r3, #3
 8006d58:	617b      	str	r3, [r7, #20]
 8006d5a:	e028      	b.n	8006dae <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d5c:	f3ef 8305 	mrs	r3, IPSR
 8006d60:	60fb      	str	r3, [r7, #12]
  return(result);
 8006d62:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d01d      	beq.n	8006da4 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006d6c:	f107 0308 	add.w	r3, r7, #8
 8006d70:	461a      	mov	r2, r3
 8006d72:	6839      	ldr	r1, [r7, #0]
 8006d74:	6938      	ldr	r0, [r7, #16]
 8006d76:	f000 fb31 	bl	80073dc <xEventGroupSetBitsFromISR>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d103      	bne.n	8006d88 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006d80:	f06f 0302 	mvn.w	r3, #2
 8006d84:	617b      	str	r3, [r7, #20]
 8006d86:	e012      	b.n	8006dae <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00d      	beq.n	8006dae <osEventFlagsSet+0x76>
 8006d92:	4b09      	ldr	r3, [pc, #36]	@ (8006db8 <osEventFlagsSet+0x80>)
 8006d94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d98:	601a      	str	r2, [r3, #0]
 8006d9a:	f3bf 8f4f 	dsb	sy
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	e004      	b.n	8006dae <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006da4:	6839      	ldr	r1, [r7, #0]
 8006da6:	6938      	ldr	r0, [r7, #16]
 8006da8:	f000 fa72 	bl	8007290 <xEventGroupSetBits>
 8006dac:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006dae:	697b      	ldr	r3, [r7, #20]
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3718      	adds	r7, #24
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	e000ed04 	.word	0xe000ed04

08006dbc <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b086      	sub	sp, #24
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006dca:	693b      	ldr	r3, [r7, #16]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d003      	beq.n	8006dd8 <osEventFlagsClear+0x1c>
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006dd6:	d303      	bcc.n	8006de0 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006dd8:	f06f 0303 	mvn.w	r3, #3
 8006ddc:	617b      	str	r3, [r7, #20]
 8006dde:	e019      	b.n	8006e14 <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006de0:	f3ef 8305 	mrs	r3, IPSR
 8006de4:	60fb      	str	r3, [r7, #12]
  return(result);
 8006de6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00e      	beq.n	8006e0a <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006dec:	6938      	ldr	r0, [r7, #16]
 8006dee:	f000 fa2b 	bl	8007248 <xEventGroupGetBitsFromISR>
 8006df2:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8006df4:	6839      	ldr	r1, [r7, #0]
 8006df6:	6938      	ldr	r0, [r7, #16]
 8006df8:	f000 fa12 	bl	8007220 <xEventGroupClearBitsFromISR>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d108      	bne.n	8006e14 <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 8006e02:	f06f 0302 	mvn.w	r3, #2
 8006e06:	617b      	str	r3, [r7, #20]
 8006e08:	e004      	b.n	8006e14 <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8006e0a:	6839      	ldr	r1, [r7, #0]
 8006e0c:	6938      	ldr	r0, [r7, #16]
 8006e0e:	f000 f9ce 	bl	80071ae <xEventGroupClearBits>
 8006e12:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006e14:	697b      	ldr	r3, [r7, #20]
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3718      	adds	r7, #24
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b086      	sub	sp, #24
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d102      	bne.n	8006e36 <osEventFlagsGet+0x18>
    rflags = 0U;
 8006e30:	2300      	movs	r3, #0
 8006e32:	617b      	str	r3, [r7, #20]
 8006e34:	e00f      	b.n	8006e56 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e36:	f3ef 8305 	mrs	r3, IPSR
 8006e3a:	60fb      	str	r3, [r7, #12]
  return(result);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d004      	beq.n	8006e4c <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006e42:	6938      	ldr	r0, [r7, #16]
 8006e44:	f000 fa00 	bl	8007248 <xEventGroupGetBitsFromISR>
 8006e48:	6178      	str	r0, [r7, #20]
 8006e4a:	e004      	b.n	8006e56 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	6938      	ldr	r0, [r7, #16]
 8006e50:	f000 f9ad 	bl	80071ae <xEventGroupClearBits>
 8006e54:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006e56:	697b      	ldr	r3, [r7, #20]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3718      	adds	r7, #24
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b08a      	sub	sp, #40	@ 0x28
 8006e64:	af02      	add	r7, sp, #8
 8006e66:	60f8      	str	r0, [r7, #12]
 8006e68:	60b9      	str	r1, [r7, #8]
 8006e6a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e70:	f3ef 8305 	mrs	r3, IPSR
 8006e74:	613b      	str	r3, [r7, #16]
  return(result);
 8006e76:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d175      	bne.n	8006f68 <osSemaphoreNew+0x108>
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d072      	beq.n	8006f68 <osSemaphoreNew+0x108>
 8006e82:	68ba      	ldr	r2, [r7, #8]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d86e      	bhi.n	8006f68 <osSemaphoreNew+0x108>
    mem = -1;
 8006e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d015      	beq.n	8006ec2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d006      	beq.n	8006eac <osSemaphoreNew+0x4c>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	2b4f      	cmp	r3, #79	@ 0x4f
 8006ea4:	d902      	bls.n	8006eac <osSemaphoreNew+0x4c>
        mem = 1;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	61bb      	str	r3, [r7, #24]
 8006eaa:	e00c      	b.n	8006ec6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d108      	bne.n	8006ec6 <osSemaphoreNew+0x66>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	68db      	ldr	r3, [r3, #12]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d104      	bne.n	8006ec6 <osSemaphoreNew+0x66>
          mem = 0;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	61bb      	str	r3, [r7, #24]
 8006ec0:	e001      	b.n	8006ec6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ecc:	d04c      	beq.n	8006f68 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d128      	bne.n	8006f26 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d10a      	bne.n	8006ef0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	2203      	movs	r2, #3
 8006ee0:	9200      	str	r2, [sp, #0]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	2100      	movs	r1, #0
 8006ee6:	2001      	movs	r0, #1
 8006ee8:	f000 fbaa 	bl	8007640 <xQueueGenericCreateStatic>
 8006eec:	61f8      	str	r0, [r7, #28]
 8006eee:	e005      	b.n	8006efc <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006ef0:	2203      	movs	r2, #3
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	2001      	movs	r0, #1
 8006ef6:	f000 fc20 	bl	800773a <xQueueGenericCreate>
 8006efa:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d022      	beq.n	8006f48 <osSemaphoreNew+0xe8>
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d01f      	beq.n	8006f48 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006f08:	2300      	movs	r3, #0
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	69f8      	ldr	r0, [r7, #28]
 8006f10:	f000 fce0 	bl	80078d4 <xQueueGenericSend>
 8006f14:	4603      	mov	r3, r0
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d016      	beq.n	8006f48 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006f1a:	69f8      	ldr	r0, [r7, #28]
 8006f1c:	f001 f97e 	bl	800821c <vQueueDelete>
            hSemaphore = NULL;
 8006f20:	2300      	movs	r3, #0
 8006f22:	61fb      	str	r3, [r7, #28]
 8006f24:	e010      	b.n	8006f48 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b01      	cmp	r3, #1
 8006f2a:	d108      	bne.n	8006f3e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	461a      	mov	r2, r3
 8006f32:	68b9      	ldr	r1, [r7, #8]
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 fc5e 	bl	80077f6 <xQueueCreateCountingSemaphoreStatic>
 8006f3a:	61f8      	str	r0, [r7, #28]
 8006f3c:	e004      	b.n	8006f48 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 fc91 	bl	8007868 <xQueueCreateCountingSemaphore>
 8006f46:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00c      	beq.n	8006f68 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <osSemaphoreNew+0xfc>
          name = attr->name;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	617b      	str	r3, [r7, #20]
 8006f5a:	e001      	b.n	8006f60 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006f60:	6979      	ldr	r1, [r7, #20]
 8006f62:	69f8      	ldr	r0, [r7, #28]
 8006f64:	f001 faa6 	bl	80084b4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006f68:	69fb      	ldr	r3, [r7, #28]
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3720      	adds	r7, #32
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
	...

08006f74 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b086      	sub	sp, #24
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006f82:	2300      	movs	r3, #0
 8006f84:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d103      	bne.n	8006f94 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006f8c:	f06f 0303 	mvn.w	r3, #3
 8006f90:	617b      	str	r3, [r7, #20]
 8006f92:	e039      	b.n	8007008 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f94:	f3ef 8305 	mrs	r3, IPSR
 8006f98:	60fb      	str	r3, [r7, #12]
  return(result);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d022      	beq.n	8006fe6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006fa6:	f06f 0303 	mvn.w	r3, #3
 8006faa:	617b      	str	r3, [r7, #20]
 8006fac:	e02c      	b.n	8007008 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006fb2:	f107 0308 	add.w	r3, r7, #8
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	2100      	movs	r1, #0
 8006fba:	6938      	ldr	r0, [r7, #16]
 8006fbc:	f001 f8ac 	bl	8008118 <xQueueReceiveFromISR>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d003      	beq.n	8006fce <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006fc6:	f06f 0302 	mvn.w	r3, #2
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	e01c      	b.n	8007008 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006fce:	68bb      	ldr	r3, [r7, #8]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d019      	beq.n	8007008 <osSemaphoreAcquire+0x94>
 8006fd4:	4b0f      	ldr	r3, [pc, #60]	@ (8007014 <osSemaphoreAcquire+0xa0>)
 8006fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fda:	601a      	str	r2, [r3, #0]
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	e010      	b.n	8007008 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006fe6:	6839      	ldr	r1, [r7, #0]
 8006fe8:	6938      	ldr	r0, [r7, #16]
 8006fea:	f000 ff85 	bl	8007ef8 <xQueueSemaphoreTake>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d009      	beq.n	8007008 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d003      	beq.n	8007002 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006ffa:	f06f 0301 	mvn.w	r3, #1
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e002      	b.n	8007008 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007002:	f06f 0302 	mvn.w	r3, #2
 8007006:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007008:	697b      	ldr	r3, [r7, #20]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3718      	adds	r7, #24
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}
 8007012:	bf00      	nop
 8007014:	e000ed04 	.word	0xe000ed04

08007018 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007018:	b580      	push	{r7, lr}
 800701a:	b086      	sub	sp, #24
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007024:	2300      	movs	r3, #0
 8007026:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007028:	693b      	ldr	r3, [r7, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d103      	bne.n	8007036 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800702e:	f06f 0303 	mvn.w	r3, #3
 8007032:	617b      	str	r3, [r7, #20]
 8007034:	e02c      	b.n	8007090 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007036:	f3ef 8305 	mrs	r3, IPSR
 800703a:	60fb      	str	r3, [r7, #12]
  return(result);
 800703c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800703e:	2b00      	cmp	r3, #0
 8007040:	d01a      	beq.n	8007078 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007042:	2300      	movs	r3, #0
 8007044:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007046:	f107 0308 	add.w	r3, r7, #8
 800704a:	4619      	mov	r1, r3
 800704c:	6938      	ldr	r0, [r7, #16]
 800704e:	f000 fde1 	bl	8007c14 <xQueueGiveFromISR>
 8007052:	4603      	mov	r3, r0
 8007054:	2b01      	cmp	r3, #1
 8007056:	d003      	beq.n	8007060 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007058:	f06f 0302 	mvn.w	r3, #2
 800705c:	617b      	str	r3, [r7, #20]
 800705e:	e017      	b.n	8007090 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d014      	beq.n	8007090 <osSemaphoreRelease+0x78>
 8007066:	4b0d      	ldr	r3, [pc, #52]	@ (800709c <osSemaphoreRelease+0x84>)
 8007068:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800706c:	601a      	str	r2, [r3, #0]
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	e00b      	b.n	8007090 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007078:	2300      	movs	r3, #0
 800707a:	2200      	movs	r2, #0
 800707c:	2100      	movs	r1, #0
 800707e:	6938      	ldr	r0, [r7, #16]
 8007080:	f000 fc28 	bl	80078d4 <xQueueGenericSend>
 8007084:	4603      	mov	r3, r0
 8007086:	2b01      	cmp	r3, #1
 8007088:	d002      	beq.n	8007090 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800708a:	f06f 0302 	mvn.w	r3, #2
 800708e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007090:	697b      	ldr	r3, [r7, #20]
}
 8007092:	4618      	mov	r0, r3
 8007094:	3718      	adds	r7, #24
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	e000ed04 	.word	0xe000ed04

080070a0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	4a07      	ldr	r2, [pc, #28]	@ (80070cc <vApplicationGetIdleTaskMemory+0x2c>)
 80070b0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	4a06      	ldr	r2, [pc, #24]	@ (80070d0 <vApplicationGetIdleTaskMemory+0x30>)
 80070b6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2280      	movs	r2, #128	@ 0x80
 80070bc:	601a      	str	r2, [r3, #0]
}
 80070be:	bf00      	nop
 80070c0:	3714      	adds	r7, #20
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr
 80070ca:	bf00      	nop
 80070cc:	20000598 	.word	0x20000598
 80070d0:	20000640 	.word	0x20000640

080070d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4a07      	ldr	r2, [pc, #28]	@ (8007100 <vApplicationGetTimerTaskMemory+0x2c>)
 80070e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80070e6:	68bb      	ldr	r3, [r7, #8]
 80070e8:	4a06      	ldr	r2, [pc, #24]	@ (8007104 <vApplicationGetTimerTaskMemory+0x30>)
 80070ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80070f2:	601a      	str	r2, [r3, #0]
}
 80070f4:	bf00      	nop
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	20000840 	.word	0x20000840
 8007104:	200008e8 	.word	0x200008e8

08007108 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8007108:	b580      	push	{r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10b      	bne.n	800712e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007128:	bf00      	nop
 800712a:	bf00      	nop
 800712c:	e7fd      	b.n	800712a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800712e:	2320      	movs	r3, #32
 8007130:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	2b20      	cmp	r3, #32
 8007136:	d00b      	beq.n	8007150 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	60fb      	str	r3, [r7, #12]
}
 800714a:	bf00      	nop
 800714c:	bf00      	nop
 800714e:	e7fd      	b.n	800714c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	2200      	movs	r2, #0
 800715e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007160:	697b      	ldr	r3, [r7, #20]
 8007162:	3304      	adds	r3, #4
 8007164:	4618      	mov	r0, r3
 8007166:	f000 f94d 	bl	8007404 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	2201      	movs	r2, #1
 800716e:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8007170:	697b      	ldr	r3, [r7, #20]
	}
 8007172:	4618      	mov	r0, r3
 8007174:	3718      	adds	r7, #24
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800717a:	b580      	push	{r7, lr}
 800717c:	b082      	sub	sp, #8
 800717e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007180:	2020      	movs	r0, #32
 8007182:	f003 f88b 	bl	800a29c <pvPortMalloc>
 8007186:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2200      	movs	r2, #0
 8007192:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	3304      	adds	r3, #4
 8007198:	4618      	mov	r0, r3
 800719a:	f000 f933 	bl	8007404 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80071a4:	687b      	ldr	r3, [r7, #4]
	}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <xEventGroupClearBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b086      	sub	sp, #24
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10b      	bne.n	80071da <xEventGroupClearBits+0x2c>
	__asm volatile
 80071c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	60fb      	str	r3, [r7, #12]
}
 80071d4:	bf00      	nop
 80071d6:	bf00      	nop
 80071d8:	e7fd      	b.n	80071d6 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80071e0:	d30b      	bcc.n	80071fa <xEventGroupClearBits+0x4c>
	__asm volatile
 80071e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e6:	f383 8811 	msr	BASEPRI, r3
 80071ea:	f3bf 8f6f 	isb	sy
 80071ee:	f3bf 8f4f 	dsb	sy
 80071f2:	60bb      	str	r3, [r7, #8]
}
 80071f4:	bf00      	nop
 80071f6:	bf00      	nop
 80071f8:	e7fd      	b.n	80071f6 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 80071fa:	f002 ff2d 	bl	800a058 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	43db      	mvns	r3, r3
 800720c:	401a      	ands	r2, r3
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007212:	f002 ff53 	bl	800a0bc <vPortExitCritical>

	return uxReturn;
 8007216:	693b      	ldr	r3, [r7, #16]
}
 8007218:	4618      	mov	r0, r3
 800721a:	3718      	adds	r7, #24
 800721c:	46bd      	mov	sp, r7
 800721e:	bd80      	pop	{r7, pc}

08007220 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8007220:	b580      	push	{r7, lr}
 8007222:	b084      	sub	sp, #16
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
 8007228:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 800722a:	2300      	movs	r3, #0
 800722c:	683a      	ldr	r2, [r7, #0]
 800722e:	6879      	ldr	r1, [r7, #4]
 8007230:	4804      	ldr	r0, [pc, #16]	@ (8007244 <xEventGroupClearBitsFromISR+0x24>)
 8007232:	f002 fdbf 	bl	8009db4 <xTimerPendFunctionCallFromISR>
 8007236:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8007238:	68fb      	ldr	r3, [r7, #12]
	}
 800723a:	4618      	mov	r0, r3
 800723c:	3710      	adds	r7, #16
 800723e:	46bd      	mov	sp, r7
 8007240:	bd80      	pop	{r7, pc}
 8007242:	bf00      	nop
 8007244:	080073c3 	.word	0x080073c3

08007248 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8007248:	b480      	push	{r7}
 800724a:	b089      	sub	sp, #36	@ 0x24
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007254:	f3ef 8211 	mrs	r2, BASEPRI
 8007258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800725c:	f383 8811 	msr	BASEPRI, r3
 8007260:	f3bf 8f6f 	isb	sy
 8007264:	f3bf 8f4f 	dsb	sy
 8007268:	60fa      	str	r2, [r7, #12]
 800726a:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800726c:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800726e:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	617b      	str	r3, [r7, #20]
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007280:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8007282:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8007284:	4618      	mov	r0, r3
 8007286:	3724      	adds	r7, #36	@ 0x24
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b08e      	sub	sp, #56	@ 0x38
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800729a:	2300      	movs	r3, #0
 800729c:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 80072a2:	2300      	movs	r3, #0
 80072a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10b      	bne.n	80072c4 <xEventGroupSetBits+0x34>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	613b      	str	r3, [r7, #16]
}
 80072be:	bf00      	nop
 80072c0:	bf00      	nop
 80072c2:	e7fd      	b.n	80072c0 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80072ca:	d30b      	bcc.n	80072e4 <xEventGroupSetBits+0x54>
	__asm volatile
 80072cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072d0:	f383 8811 	msr	BASEPRI, r3
 80072d4:	f3bf 8f6f 	isb	sy
 80072d8:	f3bf 8f4f 	dsb	sy
 80072dc:	60fb      	str	r3, [r7, #12]
}
 80072de:	bf00      	nop
 80072e0:	bf00      	nop
 80072e2:	e7fd      	b.n	80072e0 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80072e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e6:	3304      	adds	r3, #4
 80072e8:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80072ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ec:	3308      	adds	r3, #8
 80072ee:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80072f0:	f001 fbcc 	bl	8008a8c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80072f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80072fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	431a      	orrs	r2, r3
 8007302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007304:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007306:	e03c      	b.n	8007382 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800730e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007314:	2300      	movs	r3, #0
 8007316:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007318:	69bb      	ldr	r3, [r7, #24]
 800731a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800731e:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007326:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d108      	bne.n	8007344 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007334:	681a      	ldr	r2, [r3, #0]
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	4013      	ands	r3, r2
 800733a:	2b00      	cmp	r3, #0
 800733c:	d00b      	beq.n	8007356 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800733e:	2301      	movs	r3, #1
 8007340:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007342:	e008      	b.n	8007356 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	4013      	ands	r3, r2
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	429a      	cmp	r2, r3
 8007350:	d101      	bne.n	8007356 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007352:	2301      	movs	r3, #1
 8007354:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007358:	2b00      	cmp	r3, #0
 800735a:	d010      	beq.n	800737e <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007362:	2b00      	cmp	r3, #0
 8007364:	d003      	beq.n	800736e <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	4313      	orrs	r3, r2
 800736c:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800736e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007376:	4619      	mov	r1, r3
 8007378:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800737a:	f001 fe19 	bl	8008fb0 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007382:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007384:	6a3b      	ldr	r3, [r7, #32]
 8007386:	429a      	cmp	r2, r3
 8007388:	d1be      	bne.n	8007308 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800738a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738c:	681a      	ldr	r2, [r3, #0]
 800738e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007390:	43db      	mvns	r3, r3
 8007392:	401a      	ands	r2, r3
 8007394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007396:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007398:	f001 fb86 	bl	8008aa8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800739c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739e:	681b      	ldr	r3, [r3, #0]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3738      	adds	r7, #56	@ 0x38
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80073b2:	6839      	ldr	r1, [r7, #0]
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f7ff ff6b 	bl	8007290 <xEventGroupSetBits>
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b082      	sub	sp, #8
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80073cc:	6839      	ldr	r1, [r7, #0]
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f7ff feed 	bl	80071ae <xEventGroupClearBits>
}
 80073d4:	bf00      	nop
 80073d6:	3708      	adds	r7, #8
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	68ba      	ldr	r2, [r7, #8]
 80073ec:	68f9      	ldr	r1, [r7, #12]
 80073ee:	4804      	ldr	r0, [pc, #16]	@ (8007400 <xEventGroupSetBitsFromISR+0x24>)
 80073f0:	f002 fce0 	bl	8009db4 <xTimerPendFunctionCallFromISR>
 80073f4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80073f6:	697b      	ldr	r3, [r7, #20]
	}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3718      	adds	r7, #24
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}
 8007400:	080073a9 	.word	0x080073a9

08007404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f103 0208 	add.w	r2, r3, #8
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	f04f 32ff 	mov.w	r2, #4294967295
 800741c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f103 0208 	add.w	r2, r3, #8
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f103 0208 	add.w	r2, r3, #8
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2200      	movs	r2, #0
 8007436:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2200      	movs	r2, #0
 8007450:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007452:	bf00      	nop
 8007454:	370c      	adds	r7, #12
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr

0800745e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800745e:	b480      	push	{r7}
 8007460:	b085      	sub	sp, #20
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	68fa      	ldr	r2, [r7, #12]
 8007472:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	689b      	ldr	r3, [r3, #8]
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	683a      	ldr	r2, [r7, #0]
 8007488:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	687a      	ldr	r2, [r7, #4]
 800748e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	601a      	str	r2, [r3, #0]
}
 800749a:	bf00      	nop
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr

080074a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80074a6:	b480      	push	{r7}
 80074a8:	b085      	sub	sp, #20
 80074aa:	af00      	add	r7, sp, #0
 80074ac:	6078      	str	r0, [r7, #4]
 80074ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074bc:	d103      	bne.n	80074c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	60fb      	str	r3, [r7, #12]
 80074c4:	e00c      	b.n	80074e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	3308      	adds	r3, #8
 80074ca:	60fb      	str	r3, [r7, #12]
 80074cc:	e002      	b.n	80074d4 <vListInsert+0x2e>
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	60fb      	str	r3, [r7, #12]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	68ba      	ldr	r2, [r7, #8]
 80074dc:	429a      	cmp	r2, r3
 80074de:	d2f6      	bcs.n	80074ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	683a      	ldr	r2, [r7, #0]
 80074ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	683a      	ldr	r2, [r7, #0]
 80074fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	1c5a      	adds	r2, r3, #1
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	601a      	str	r2, [r3, #0]
}
 800750c:	bf00      	nop
 800750e:	3714      	adds	r7, #20
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	6892      	ldr	r2, [r2, #8]
 800752e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	687a      	ldr	r2, [r7, #4]
 8007536:	6852      	ldr	r2, [r2, #4]
 8007538:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	687a      	ldr	r2, [r7, #4]
 8007540:	429a      	cmp	r2, r3
 8007542:	d103      	bne.n	800754c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	689a      	ldr	r2, [r3, #8]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2200      	movs	r2, #0
 8007550:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	1e5a      	subs	r2, r3, #1
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3714      	adds	r7, #20
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10b      	bne.n	8007598 <xQueueGenericReset+0x2c>
	__asm volatile
 8007580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007584:	f383 8811 	msr	BASEPRI, r3
 8007588:	f3bf 8f6f 	isb	sy
 800758c:	f3bf 8f4f 	dsb	sy
 8007590:	60bb      	str	r3, [r7, #8]
}
 8007592:	bf00      	nop
 8007594:	bf00      	nop
 8007596:	e7fd      	b.n	8007594 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007598:	f002 fd5e 	bl	800a058 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075a4:	68f9      	ldr	r1, [r7, #12]
 80075a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075a8:	fb01 f303 	mul.w	r3, r1, r3
 80075ac:	441a      	add	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2200      	movs	r2, #0
 80075b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681a      	ldr	r2, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c8:	3b01      	subs	r3, #1
 80075ca:	68f9      	ldr	r1, [r7, #12]
 80075cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80075ce:	fb01 f303 	mul.w	r3, r1, r3
 80075d2:	441a      	add	r2, r3
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	22ff      	movs	r2, #255	@ 0xff
 80075dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	22ff      	movs	r2, #255	@ 0xff
 80075e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d114      	bne.n	8007618 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d01a      	beq.n	800762c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	3310      	adds	r3, #16
 80075fa:	4618      	mov	r0, r3
 80075fc:	f001 fc74 	bl	8008ee8 <xTaskRemoveFromEventList>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d012      	beq.n	800762c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007606:	4b0d      	ldr	r3, [pc, #52]	@ (800763c <xQueueGenericReset+0xd0>)
 8007608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800760c:	601a      	str	r2, [r3, #0]
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	f3bf 8f6f 	isb	sy
 8007616:	e009      	b.n	800762c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3310      	adds	r3, #16
 800761c:	4618      	mov	r0, r3
 800761e:	f7ff fef1 	bl	8007404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	3324      	adds	r3, #36	@ 0x24
 8007626:	4618      	mov	r0, r3
 8007628:	f7ff feec 	bl	8007404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800762c:	f002 fd46 	bl	800a0bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007630:	2301      	movs	r3, #1
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}
 800763a:	bf00      	nop
 800763c:	e000ed04 	.word	0xe000ed04

08007640 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007640:	b580      	push	{r7, lr}
 8007642:	b08e      	sub	sp, #56	@ 0x38
 8007644:	af02      	add	r7, sp, #8
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
 800764c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d10b      	bne.n	800766c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007658:	f383 8811 	msr	BASEPRI, r3
 800765c:	f3bf 8f6f 	isb	sy
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007666:	bf00      	nop
 8007668:	bf00      	nop
 800766a:	e7fd      	b.n	8007668 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d10b      	bne.n	800768a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007676:	f383 8811 	msr	BASEPRI, r3
 800767a:	f3bf 8f6f 	isb	sy
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop
 8007688:	e7fd      	b.n	8007686 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <xQueueGenericCreateStatic+0x56>
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <xQueueGenericCreateStatic+0x5a>
 8007696:	2301      	movs	r3, #1
 8007698:	e000      	b.n	800769c <xQueueGenericCreateStatic+0x5c>
 800769a:	2300      	movs	r3, #0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10b      	bne.n	80076b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80076a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076a4:	f383 8811 	msr	BASEPRI, r3
 80076a8:	f3bf 8f6f 	isb	sy
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	623b      	str	r3, [r7, #32]
}
 80076b2:	bf00      	nop
 80076b4:	bf00      	nop
 80076b6:	e7fd      	b.n	80076b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d102      	bne.n	80076c4 <xQueueGenericCreateStatic+0x84>
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d101      	bne.n	80076c8 <xQueueGenericCreateStatic+0x88>
 80076c4:	2301      	movs	r3, #1
 80076c6:	e000      	b.n	80076ca <xQueueGenericCreateStatic+0x8a>
 80076c8:	2300      	movs	r3, #0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10b      	bne.n	80076e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80076ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076d2:	f383 8811 	msr	BASEPRI, r3
 80076d6:	f3bf 8f6f 	isb	sy
 80076da:	f3bf 8f4f 	dsb	sy
 80076de:	61fb      	str	r3, [r7, #28]
}
 80076e0:	bf00      	nop
 80076e2:	bf00      	nop
 80076e4:	e7fd      	b.n	80076e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80076e6:	2350      	movs	r3, #80	@ 0x50
 80076e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	2b50      	cmp	r3, #80	@ 0x50
 80076ee:	d00b      	beq.n	8007708 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80076f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f4:	f383 8811 	msr	BASEPRI, r3
 80076f8:	f3bf 8f6f 	isb	sy
 80076fc:	f3bf 8f4f 	dsb	sy
 8007700:	61bb      	str	r3, [r7, #24]
}
 8007702:	bf00      	nop
 8007704:	bf00      	nop
 8007706:	e7fd      	b.n	8007704 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007708:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800770e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007710:	2b00      	cmp	r3, #0
 8007712:	d00d      	beq.n	8007730 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800771c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007722:	9300      	str	r3, [sp, #0]
 8007724:	4613      	mov	r3, r2
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	68b9      	ldr	r1, [r7, #8]
 800772a:	68f8      	ldr	r0, [r7, #12]
 800772c:	f000 f840 	bl	80077b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007732:	4618      	mov	r0, r3
 8007734:	3730      	adds	r7, #48	@ 0x30
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800773a:	b580      	push	{r7, lr}
 800773c:	b08a      	sub	sp, #40	@ 0x28
 800773e:	af02      	add	r7, sp, #8
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	60b9      	str	r1, [r7, #8]
 8007744:	4613      	mov	r3, r2
 8007746:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10b      	bne.n	8007766 <xQueueGenericCreate+0x2c>
	__asm volatile
 800774e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007752:	f383 8811 	msr	BASEPRI, r3
 8007756:	f3bf 8f6f 	isb	sy
 800775a:	f3bf 8f4f 	dsb	sy
 800775e:	613b      	str	r3, [r7, #16]
}
 8007760:	bf00      	nop
 8007762:	bf00      	nop
 8007764:	e7fd      	b.n	8007762 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	fb02 f303 	mul.w	r3, r2, r3
 800776e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	3350      	adds	r3, #80	@ 0x50
 8007774:	4618      	mov	r0, r3
 8007776:	f002 fd91 	bl	800a29c <pvPortMalloc>
 800777a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d011      	beq.n	80077a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007782:	69bb      	ldr	r3, [r7, #24]
 8007784:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	3350      	adds	r3, #80	@ 0x50
 800778a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007794:	79fa      	ldrb	r2, [r7, #7]
 8007796:	69bb      	ldr	r3, [r7, #24]
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	4613      	mov	r3, r2
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	68b9      	ldr	r1, [r7, #8]
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f000 f805 	bl	80077b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80077a6:	69bb      	ldr	r3, [r7, #24]
	}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3720      	adds	r7, #32
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d103      	bne.n	80077cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80077c4:	69bb      	ldr	r3, [r7, #24]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	601a      	str	r2, [r3, #0]
 80077ca:	e002      	b.n	80077d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80077cc:	69bb      	ldr	r3, [r7, #24]
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80077d2:	69bb      	ldr	r3, [r7, #24]
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80077de:	2101      	movs	r1, #1
 80077e0:	69b8      	ldr	r0, [r7, #24]
 80077e2:	f7ff fec3 	bl	800756c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	78fa      	ldrb	r2, [r7, #3]
 80077ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80077ee:	bf00      	nop
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b08a      	sub	sp, #40	@ 0x28
 80077fa:	af02      	add	r7, sp, #8
 80077fc:	60f8      	str	r0, [r7, #12]
 80077fe:	60b9      	str	r1, [r7, #8]
 8007800:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10b      	bne.n	8007820 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	61bb      	str	r3, [r7, #24]
}
 800781a:	bf00      	nop
 800781c:	bf00      	nop
 800781e:	e7fd      	b.n	800781c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007820:	68ba      	ldr	r2, [r7, #8]
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	429a      	cmp	r2, r3
 8007826:	d90b      	bls.n	8007840 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800782c:	f383 8811 	msr	BASEPRI, r3
 8007830:	f3bf 8f6f 	isb	sy
 8007834:	f3bf 8f4f 	dsb	sy
 8007838:	617b      	str	r3, [r7, #20]
}
 800783a:	bf00      	nop
 800783c:	bf00      	nop
 800783e:	e7fd      	b.n	800783c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007840:	2302      	movs	r3, #2
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	2100      	movs	r1, #0
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f7ff fef8 	bl	8007640 <xQueueGenericCreateStatic>
 8007850:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d002      	beq.n	800785e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007858:	69fb      	ldr	r3, [r7, #28]
 800785a:	68ba      	ldr	r2, [r7, #8]
 800785c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800785e:	69fb      	ldr	r3, [r7, #28]
	}
 8007860:	4618      	mov	r0, r3
 8007862:	3720      	adds	r7, #32
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d10b      	bne.n	8007890 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	613b      	str	r3, [r7, #16]
}
 800788a:	bf00      	nop
 800788c:	bf00      	nop
 800788e:	e7fd      	b.n	800788c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007890:	683a      	ldr	r2, [r7, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	429a      	cmp	r2, r3
 8007896:	d90b      	bls.n	80078b0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	60fb      	str	r3, [r7, #12]
}
 80078aa:	bf00      	nop
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078b0:	2202      	movs	r2, #2
 80078b2:	2100      	movs	r1, #0
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f7ff ff40 	bl	800773a <xQueueGenericCreate>
 80078ba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d002      	beq.n	80078c8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	683a      	ldr	r2, [r7, #0]
 80078c6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80078c8:	697b      	ldr	r3, [r7, #20]
	}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3718      	adds	r7, #24
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
	...

080078d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b08e      	sub	sp, #56	@ 0x38
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80078e2:	2300      	movs	r3, #0
 80078e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80078ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <xQueueGenericSend+0x34>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007902:	bf00      	nop
 8007904:	bf00      	nop
 8007906:	e7fd      	b.n	8007904 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d103      	bne.n	8007916 <xQueueGenericSend+0x42>
 800790e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007912:	2b00      	cmp	r3, #0
 8007914:	d101      	bne.n	800791a <xQueueGenericSend+0x46>
 8007916:	2301      	movs	r3, #1
 8007918:	e000      	b.n	800791c <xQueueGenericSend+0x48>
 800791a:	2300      	movs	r3, #0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10b      	bne.n	8007938 <xQueueGenericSend+0x64>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007932:	bf00      	nop
 8007934:	bf00      	nop
 8007936:	e7fd      	b.n	8007934 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	2b02      	cmp	r3, #2
 800793c:	d103      	bne.n	8007946 <xQueueGenericSend+0x72>
 800793e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007942:	2b01      	cmp	r3, #1
 8007944:	d101      	bne.n	800794a <xQueueGenericSend+0x76>
 8007946:	2301      	movs	r3, #1
 8007948:	e000      	b.n	800794c <xQueueGenericSend+0x78>
 800794a:	2300      	movs	r3, #0
 800794c:	2b00      	cmp	r3, #0
 800794e:	d10b      	bne.n	8007968 <xQueueGenericSend+0x94>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	623b      	str	r3, [r7, #32]
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007968:	f001 fce8 	bl	800933c <xTaskGetSchedulerState>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d102      	bne.n	8007978 <xQueueGenericSend+0xa4>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <xQueueGenericSend+0xa8>
 8007978:	2301      	movs	r3, #1
 800797a:	e000      	b.n	800797e <xQueueGenericSend+0xaa>
 800797c:	2300      	movs	r3, #0
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10b      	bne.n	800799a <xQueueGenericSend+0xc6>
	__asm volatile
 8007982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007986:	f383 8811 	msr	BASEPRI, r3
 800798a:	f3bf 8f6f 	isb	sy
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	61fb      	str	r3, [r7, #28]
}
 8007994:	bf00      	nop
 8007996:	bf00      	nop
 8007998:	e7fd      	b.n	8007996 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800799a:	f002 fb5d 	bl	800a058 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800799e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d302      	bcc.n	80079b0 <xQueueGenericSend+0xdc>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d129      	bne.n	8007a04 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079b0:	683a      	ldr	r2, [r7, #0]
 80079b2:	68b9      	ldr	r1, [r7, #8]
 80079b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80079b6:	f000 fc6d 	bl	8008294 <prvCopyDataToQueue>
 80079ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d010      	beq.n	80079e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c6:	3324      	adds	r3, #36	@ 0x24
 80079c8:	4618      	mov	r0, r3
 80079ca:	f001 fa8d 	bl	8008ee8 <xTaskRemoveFromEventList>
 80079ce:	4603      	mov	r3, r0
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d013      	beq.n	80079fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80079d4:	4b3f      	ldr	r3, [pc, #252]	@ (8007ad4 <xQueueGenericSend+0x200>)
 80079d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079da:	601a      	str	r2, [r3, #0]
 80079dc:	f3bf 8f4f 	dsb	sy
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	e00a      	b.n	80079fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80079e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d007      	beq.n	80079fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80079ec:	4b39      	ldr	r3, [pc, #228]	@ (8007ad4 <xQueueGenericSend+0x200>)
 80079ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079f2:	601a      	str	r2, [r3, #0]
 80079f4:	f3bf 8f4f 	dsb	sy
 80079f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80079fc:	f002 fb5e 	bl	800a0bc <vPortExitCritical>
				return pdPASS;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e063      	b.n	8007acc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d103      	bne.n	8007a12 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a0a:	f002 fb57 	bl	800a0bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	e05c      	b.n	8007acc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d106      	bne.n	8007a26 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a18:	f107 0314 	add.w	r3, r7, #20
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f001 fb2b 	bl	8009078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a22:	2301      	movs	r3, #1
 8007a24:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a26:	f002 fb49 	bl	800a0bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a2a:	f001 f82f 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a2e:	f002 fb13 	bl	800a058 <vPortEnterCritical>
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007a38:	b25b      	sxtb	r3, r3
 8007a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a3e:	d103      	bne.n	8007a48 <xQueueGenericSend+0x174>
 8007a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a4a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a4e:	b25b      	sxtb	r3, r3
 8007a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a54:	d103      	bne.n	8007a5e <xQueueGenericSend+0x18a>
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	2200      	movs	r2, #0
 8007a5a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007a5e:	f002 fb2d 	bl	800a0bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a62:	1d3a      	adds	r2, r7, #4
 8007a64:	f107 0314 	add.w	r3, r7, #20
 8007a68:	4611      	mov	r1, r2
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f001 fb1a 	bl	80090a4 <xTaskCheckForTimeOut>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d124      	bne.n	8007ac0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a78:	f000 fd04 	bl	8008484 <prvIsQueueFull>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d018      	beq.n	8007ab4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a84:	3310      	adds	r3, #16
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	4611      	mov	r1, r2
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f001 f9da 	bl	8008e44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007a90:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007a92:	f000 fc8f 	bl	80083b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007a96:	f001 f807 	bl	8008aa8 <xTaskResumeAll>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	f47f af7c 	bne.w	800799a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad4 <xQueueGenericSend+0x200>)
 8007aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aa8:	601a      	str	r2, [r3, #0]
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	e772      	b.n	800799a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007ab4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ab6:	f000 fc7d 	bl	80083b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007aba:	f000 fff5 	bl	8008aa8 <xTaskResumeAll>
 8007abe:	e76c      	b.n	800799a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007ac0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ac2:	f000 fc77 	bl	80083b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ac6:	f000 ffef 	bl	8008aa8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007aca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3738      	adds	r7, #56	@ 0x38
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}
 8007ad4:	e000ed04 	.word	0xe000ed04

08007ad8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b090      	sub	sp, #64	@ 0x40
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	60f8      	str	r0, [r7, #12]
 8007ae0:	60b9      	str	r1, [r7, #8]
 8007ae2:	607a      	str	r2, [r7, #4]
 8007ae4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007aea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d10b      	bne.n	8007b08 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007af4:	f383 8811 	msr	BASEPRI, r3
 8007af8:	f3bf 8f6f 	isb	sy
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b02:	bf00      	nop
 8007b04:	bf00      	nop
 8007b06:	e7fd      	b.n	8007b04 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d103      	bne.n	8007b16 <xQueueGenericSendFromISR+0x3e>
 8007b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d101      	bne.n	8007b1a <xQueueGenericSendFromISR+0x42>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e000      	b.n	8007b1c <xQueueGenericSendFromISR+0x44>
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d10b      	bne.n	8007b38 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007b32:	bf00      	nop
 8007b34:	bf00      	nop
 8007b36:	e7fd      	b.n	8007b34 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d103      	bne.n	8007b46 <xQueueGenericSendFromISR+0x6e>
 8007b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d101      	bne.n	8007b4a <xQueueGenericSendFromISR+0x72>
 8007b46:	2301      	movs	r3, #1
 8007b48:	e000      	b.n	8007b4c <xQueueGenericSendFromISR+0x74>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d10b      	bne.n	8007b68 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b54:	f383 8811 	msr	BASEPRI, r3
 8007b58:	f3bf 8f6f 	isb	sy
 8007b5c:	f3bf 8f4f 	dsb	sy
 8007b60:	623b      	str	r3, [r7, #32]
}
 8007b62:	bf00      	nop
 8007b64:	bf00      	nop
 8007b66:	e7fd      	b.n	8007b64 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b68:	f002 fb56 	bl	800a218 <vPortValidateInterruptPriority>
	__asm volatile
 8007b6c:	f3ef 8211 	mrs	r2, BASEPRI
 8007b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b74:	f383 8811 	msr	BASEPRI, r3
 8007b78:	f3bf 8f6f 	isb	sy
 8007b7c:	f3bf 8f4f 	dsb	sy
 8007b80:	61fa      	str	r2, [r7, #28]
 8007b82:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007b84:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b86:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d302      	bcc.n	8007b9a <xQueueGenericSendFromISR+0xc2>
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d12f      	bne.n	8007bfa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b9c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ba0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	68b9      	ldr	r1, [r7, #8]
 8007bae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007bb0:	f000 fb70 	bl	8008294 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bb4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d112      	bne.n	8007be4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d016      	beq.n	8007bf4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc8:	3324      	adds	r3, #36	@ 0x24
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f001 f98c 	bl	8008ee8 <xTaskRemoveFromEventList>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d00e      	beq.n	8007bf4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00b      	beq.n	8007bf4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	601a      	str	r2, [r3, #0]
 8007be2:	e007      	b.n	8007bf4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007be4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007be8:	3301      	adds	r3, #1
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	b25a      	sxtb	r2, r3
 8007bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007bf4:	2301      	movs	r3, #1
 8007bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007bf8:	e001      	b.n	8007bfe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c00:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	f383 8811 	msr	BASEPRI, r3
}
 8007c08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	3740      	adds	r7, #64	@ 0x40
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b08e      	sub	sp, #56	@ 0x38
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10b      	bne.n	8007c40 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2c:	f383 8811 	msr	BASEPRI, r3
 8007c30:	f3bf 8f6f 	isb	sy
 8007c34:	f3bf 8f4f 	dsb	sy
 8007c38:	623b      	str	r3, [r7, #32]
}
 8007c3a:	bf00      	nop
 8007c3c:	bf00      	nop
 8007c3e:	e7fd      	b.n	8007c3c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d00b      	beq.n	8007c60 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007c48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4c:	f383 8811 	msr	BASEPRI, r3
 8007c50:	f3bf 8f6f 	isb	sy
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	61fb      	str	r3, [r7, #28]
}
 8007c5a:	bf00      	nop
 8007c5c:	bf00      	nop
 8007c5e:	e7fd      	b.n	8007c5c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d103      	bne.n	8007c70 <xQueueGiveFromISR+0x5c>
 8007c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c6a:	689b      	ldr	r3, [r3, #8]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <xQueueGiveFromISR+0x60>
 8007c70:	2301      	movs	r3, #1
 8007c72:	e000      	b.n	8007c76 <xQueueGiveFromISR+0x62>
 8007c74:	2300      	movs	r3, #0
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d10b      	bne.n	8007c92 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7e:	f383 8811 	msr	BASEPRI, r3
 8007c82:	f3bf 8f6f 	isb	sy
 8007c86:	f3bf 8f4f 	dsb	sy
 8007c8a:	61bb      	str	r3, [r7, #24]
}
 8007c8c:	bf00      	nop
 8007c8e:	bf00      	nop
 8007c90:	e7fd      	b.n	8007c8e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c92:	f002 fac1 	bl	800a218 <vPortValidateInterruptPriority>
	__asm volatile
 8007c96:	f3ef 8211 	mrs	r2, BASEPRI
 8007c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9e:	f383 8811 	msr	BASEPRI, r3
 8007ca2:	f3bf 8f6f 	isb	sy
 8007ca6:	f3bf 8f4f 	dsb	sy
 8007caa:	617a      	str	r2, [r7, #20]
 8007cac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007cae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d22b      	bcs.n	8007d1a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cce:	1c5a      	adds	r2, r3, #1
 8007cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007cd4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cdc:	d112      	bne.n	8007d04 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d016      	beq.n	8007d14 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce8:	3324      	adds	r3, #36	@ 0x24
 8007cea:	4618      	mov	r0, r3
 8007cec:	f001 f8fc 	bl	8008ee8 <xTaskRemoveFromEventList>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00e      	beq.n	8007d14 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00b      	beq.n	8007d14 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	2201      	movs	r2, #1
 8007d00:	601a      	str	r2, [r3, #0]
 8007d02:	e007      	b.n	8007d14 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007d04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d08:	3301      	adds	r3, #1
 8007d0a:	b2db      	uxtb	r3, r3
 8007d0c:	b25a      	sxtb	r2, r3
 8007d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007d14:	2301      	movs	r3, #1
 8007d16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d18:	e001      	b.n	8007d1e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d20:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f383 8811 	msr	BASEPRI, r3
}
 8007d28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3738      	adds	r7, #56	@ 0x38
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b08c      	sub	sp, #48	@ 0x30
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d40:	2300      	movs	r3, #0
 8007d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d10b      	bne.n	8007d66 <xQueueReceive+0x32>
	__asm volatile
 8007d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d52:	f383 8811 	msr	BASEPRI, r3
 8007d56:	f3bf 8f6f 	isb	sy
 8007d5a:	f3bf 8f4f 	dsb	sy
 8007d5e:	623b      	str	r3, [r7, #32]
}
 8007d60:	bf00      	nop
 8007d62:	bf00      	nop
 8007d64:	e7fd      	b.n	8007d62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d66:	68bb      	ldr	r3, [r7, #8]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d103      	bne.n	8007d74 <xQueueReceive+0x40>
 8007d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <xQueueReceive+0x44>
 8007d74:	2301      	movs	r3, #1
 8007d76:	e000      	b.n	8007d7a <xQueueReceive+0x46>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d10b      	bne.n	8007d96 <xQueueReceive+0x62>
	__asm volatile
 8007d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d82:	f383 8811 	msr	BASEPRI, r3
 8007d86:	f3bf 8f6f 	isb	sy
 8007d8a:	f3bf 8f4f 	dsb	sy
 8007d8e:	61fb      	str	r3, [r7, #28]
}
 8007d90:	bf00      	nop
 8007d92:	bf00      	nop
 8007d94:	e7fd      	b.n	8007d92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007d96:	f001 fad1 	bl	800933c <xTaskGetSchedulerState>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d102      	bne.n	8007da6 <xQueueReceive+0x72>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d101      	bne.n	8007daa <xQueueReceive+0x76>
 8007da6:	2301      	movs	r3, #1
 8007da8:	e000      	b.n	8007dac <xQueueReceive+0x78>
 8007daa:	2300      	movs	r3, #0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d10b      	bne.n	8007dc8 <xQueueReceive+0x94>
	__asm volatile
 8007db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db4:	f383 8811 	msr	BASEPRI, r3
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	f3bf 8f4f 	dsb	sy
 8007dc0:	61bb      	str	r3, [r7, #24]
}
 8007dc2:	bf00      	nop
 8007dc4:	bf00      	nop
 8007dc6:	e7fd      	b.n	8007dc4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007dc8:	f002 f946 	bl	800a058 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d01f      	beq.n	8007e18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007dd8:	68b9      	ldr	r1, [r7, #8]
 8007dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ddc:	f000 fac4 	bl	8008368 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de2:	1e5a      	subs	r2, r3, #1
 8007de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007de6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dea:	691b      	ldr	r3, [r3, #16]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00f      	beq.n	8007e10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df2:	3310      	adds	r3, #16
 8007df4:	4618      	mov	r0, r3
 8007df6:	f001 f877 	bl	8008ee8 <xTaskRemoveFromEventList>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d007      	beq.n	8007e10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007e00:	4b3c      	ldr	r3, [pc, #240]	@ (8007ef4 <xQueueReceive+0x1c0>)
 8007e02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e06:	601a      	str	r2, [r3, #0]
 8007e08:	f3bf 8f4f 	dsb	sy
 8007e0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007e10:	f002 f954 	bl	800a0bc <vPortExitCritical>
				return pdPASS;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e069      	b.n	8007eec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d103      	bne.n	8007e26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e1e:	f002 f94d 	bl	800a0bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e22:	2300      	movs	r3, #0
 8007e24:	e062      	b.n	8007eec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d106      	bne.n	8007e3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e2c:	f107 0310 	add.w	r3, r7, #16
 8007e30:	4618      	mov	r0, r3
 8007e32:	f001 f921 	bl	8009078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e36:	2301      	movs	r3, #1
 8007e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e3a:	f002 f93f 	bl	800a0bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e3e:	f000 fe25 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e42:	f002 f909 	bl	800a058 <vPortEnterCritical>
 8007e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e4c:	b25b      	sxtb	r3, r3
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e52:	d103      	bne.n	8007e5c <xQueueReceive+0x128>
 8007e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e62:	b25b      	sxtb	r3, r3
 8007e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e68:	d103      	bne.n	8007e72 <xQueueReceive+0x13e>
 8007e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e72:	f002 f923 	bl	800a0bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e76:	1d3a      	adds	r2, r7, #4
 8007e78:	f107 0310 	add.w	r3, r7, #16
 8007e7c:	4611      	mov	r1, r2
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f001 f910 	bl	80090a4 <xTaskCheckForTimeOut>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d123      	bne.n	8007ed2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e8c:	f000 fae4 	bl	8008458 <prvIsQueueEmpty>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d017      	beq.n	8007ec6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e98:	3324      	adds	r3, #36	@ 0x24
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	4611      	mov	r1, r2
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f000 ffd0 	bl	8008e44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007ea4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ea6:	f000 fa85 	bl	80083b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007eaa:	f000 fdfd 	bl	8008aa8 <xTaskResumeAll>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d189      	bne.n	8007dc8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007eb4:	4b0f      	ldr	r3, [pc, #60]	@ (8007ef4 <xQueueReceive+0x1c0>)
 8007eb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eba:	601a      	str	r2, [r3, #0]
 8007ebc:	f3bf 8f4f 	dsb	sy
 8007ec0:	f3bf 8f6f 	isb	sy
 8007ec4:	e780      	b.n	8007dc8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ec8:	f000 fa74 	bl	80083b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ecc:	f000 fdec 	bl	8008aa8 <xTaskResumeAll>
 8007ed0:	e77a      	b.n	8007dc8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007ed2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ed4:	f000 fa6e 	bl	80083b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007ed8:	f000 fde6 	bl	8008aa8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007edc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ede:	f000 fabb 	bl	8008458 <prvIsQueueEmpty>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f43f af6f 	beq.w	8007dc8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007eea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3730      	adds	r7, #48	@ 0x30
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	e000ed04 	.word	0xe000ed04

08007ef8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b08e      	sub	sp, #56	@ 0x38
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f02:	2300      	movs	r3, #0
 8007f04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007f0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10b      	bne.n	8007f2c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	623b      	str	r3, [r7, #32]
}
 8007f26:	bf00      	nop
 8007f28:	bf00      	nop
 8007f2a:	e7fd      	b.n	8007f28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00b      	beq.n	8007f4c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f38:	f383 8811 	msr	BASEPRI, r3
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	61fb      	str	r3, [r7, #28]
}
 8007f46:	bf00      	nop
 8007f48:	bf00      	nop
 8007f4a:	e7fd      	b.n	8007f48 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f4c:	f001 f9f6 	bl	800933c <xTaskGetSchedulerState>
 8007f50:	4603      	mov	r3, r0
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d102      	bne.n	8007f5c <xQueueSemaphoreTake+0x64>
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <xQueueSemaphoreTake+0x68>
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e000      	b.n	8007f62 <xQueueSemaphoreTake+0x6a>
 8007f60:	2300      	movs	r3, #0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10b      	bne.n	8007f7e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	61bb      	str	r3, [r7, #24]
}
 8007f78:	bf00      	nop
 8007f7a:	bf00      	nop
 8007f7c:	e7fd      	b.n	8007f7a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f7e:	f002 f86b 	bl	800a058 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f86:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d024      	beq.n	8007fd8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f90:	1e5a      	subs	r2, r3, #1
 8007f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f94:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d104      	bne.n	8007fa8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007f9e:	f001 fb47 	bl	8009630 <pvTaskIncrementMutexHeldCount>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d00f      	beq.n	8007fd0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb2:	3310      	adds	r3, #16
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f000 ff97 	bl	8008ee8 <xTaskRemoveFromEventList>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d007      	beq.n	8007fd0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007fc0:	4b54      	ldr	r3, [pc, #336]	@ (8008114 <xQueueSemaphoreTake+0x21c>)
 8007fc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fc6:	601a      	str	r2, [r3, #0]
 8007fc8:	f3bf 8f4f 	dsb	sy
 8007fcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007fd0:	f002 f874 	bl	800a0bc <vPortExitCritical>
				return pdPASS;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e098      	b.n	800810a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d112      	bne.n	8008004 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d00b      	beq.n	8007ffc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe8:	f383 8811 	msr	BASEPRI, r3
 8007fec:	f3bf 8f6f 	isb	sy
 8007ff0:	f3bf 8f4f 	dsb	sy
 8007ff4:	617b      	str	r3, [r7, #20]
}
 8007ff6:	bf00      	nop
 8007ff8:	bf00      	nop
 8007ffa:	e7fd      	b.n	8007ff8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007ffc:	f002 f85e 	bl	800a0bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008000:	2300      	movs	r3, #0
 8008002:	e082      	b.n	800810a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008006:	2b00      	cmp	r3, #0
 8008008:	d106      	bne.n	8008018 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800800a:	f107 030c 	add.w	r3, r7, #12
 800800e:	4618      	mov	r0, r3
 8008010:	f001 f832 	bl	8009078 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008014:	2301      	movs	r3, #1
 8008016:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008018:	f002 f850 	bl	800a0bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800801c:	f000 fd36 	bl	8008a8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008020:	f002 f81a 	bl	800a058 <vPortEnterCritical>
 8008024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008026:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800802a:	b25b      	sxtb	r3, r3
 800802c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008030:	d103      	bne.n	800803a <xQueueSemaphoreTake+0x142>
 8008032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008034:	2200      	movs	r2, #0
 8008036:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800803a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008040:	b25b      	sxtb	r3, r3
 8008042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008046:	d103      	bne.n	8008050 <xQueueSemaphoreTake+0x158>
 8008048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804a:	2200      	movs	r2, #0
 800804c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008050:	f002 f834 	bl	800a0bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008054:	463a      	mov	r2, r7
 8008056:	f107 030c 	add.w	r3, r7, #12
 800805a:	4611      	mov	r1, r2
 800805c:	4618      	mov	r0, r3
 800805e:	f001 f821 	bl	80090a4 <xTaskCheckForTimeOut>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d132      	bne.n	80080ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008068:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800806a:	f000 f9f5 	bl	8008458 <prvIsQueueEmpty>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d026      	beq.n	80080c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d109      	bne.n	8008090 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800807c:	f001 ffec 	bl	800a058 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	4618      	mov	r0, r3
 8008086:	f001 f977 	bl	8009378 <xTaskPriorityInherit>
 800808a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800808c:	f002 f816 	bl	800a0bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008092:	3324      	adds	r3, #36	@ 0x24
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	4611      	mov	r1, r2
 8008098:	4618      	mov	r0, r3
 800809a:	f000 fed3 	bl	8008e44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800809e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080a0:	f000 f988 	bl	80083b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80080a4:	f000 fd00 	bl	8008aa8 <xTaskResumeAll>
 80080a8:	4603      	mov	r3, r0
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	f47f af67 	bne.w	8007f7e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80080b0:	4b18      	ldr	r3, [pc, #96]	@ (8008114 <xQueueSemaphoreTake+0x21c>)
 80080b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080b6:	601a      	str	r2, [r3, #0]
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	e75d      	b.n	8007f7e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80080c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080c4:	f000 f976 	bl	80083b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80080c8:	f000 fcee 	bl	8008aa8 <xTaskResumeAll>
 80080cc:	e757      	b.n	8007f7e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80080ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080d0:	f000 f970 	bl	80083b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80080d4:	f000 fce8 	bl	8008aa8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080da:	f000 f9bd 	bl	8008458 <prvIsQueueEmpty>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f43f af4c 	beq.w	8007f7e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80080e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d00d      	beq.n	8008108 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80080ec:	f001 ffb4 	bl	800a058 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80080f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80080f2:	f000 f8b7 	bl	8008264 <prvGetDisinheritPriorityAfterTimeout>
 80080f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80080f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080fe:	4618      	mov	r0, r3
 8008100:	f001 fa12 	bl	8009528 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008104:	f001 ffda 	bl	800a0bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008108:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800810a:	4618      	mov	r0, r3
 800810c:	3738      	adds	r7, #56	@ 0x38
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}
 8008112:	bf00      	nop
 8008114:	e000ed04 	.word	0xe000ed04

08008118 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b08e      	sub	sp, #56	@ 0x38
 800811c:	af00      	add	r7, sp, #0
 800811e:	60f8      	str	r0, [r7, #12]
 8008120:	60b9      	str	r1, [r7, #8]
 8008122:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10b      	bne.n	8008146 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	623b      	str	r3, [r7, #32]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d103      	bne.n	8008154 <xQueueReceiveFromISR+0x3c>
 800814c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800814e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <xQueueReceiveFromISR+0x40>
 8008154:	2301      	movs	r3, #1
 8008156:	e000      	b.n	800815a <xQueueReceiveFromISR+0x42>
 8008158:	2300      	movs	r3, #0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10b      	bne.n	8008176 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800815e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008162:	f383 8811 	msr	BASEPRI, r3
 8008166:	f3bf 8f6f 	isb	sy
 800816a:	f3bf 8f4f 	dsb	sy
 800816e:	61fb      	str	r3, [r7, #28]
}
 8008170:	bf00      	nop
 8008172:	bf00      	nop
 8008174:	e7fd      	b.n	8008172 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008176:	f002 f84f 	bl	800a218 <vPortValidateInterruptPriority>
	__asm volatile
 800817a:	f3ef 8211 	mrs	r2, BASEPRI
 800817e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008182:	f383 8811 	msr	BASEPRI, r3
 8008186:	f3bf 8f6f 	isb	sy
 800818a:	f3bf 8f4f 	dsb	sy
 800818e:	61ba      	str	r2, [r7, #24]
 8008190:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008192:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008194:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800819a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800819c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d02f      	beq.n	8008202 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80081a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80081ac:	68b9      	ldr	r1, [r7, #8]
 80081ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80081b0:	f000 f8da 	bl	8008368 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80081b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b6:	1e5a      	subs	r2, r3, #1
 80081b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80081bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80081c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c4:	d112      	bne.n	80081ec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d016      	beq.n	80081fc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081d0:	3310      	adds	r3, #16
 80081d2:	4618      	mov	r0, r3
 80081d4:	f000 fe88 	bl	8008ee8 <xTaskRemoveFromEventList>
 80081d8:	4603      	mov	r3, r0
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00e      	beq.n	80081fc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00b      	beq.n	80081fc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	601a      	str	r2, [r3, #0]
 80081ea:	e007      	b.n	80081fc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80081ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80081f0:	3301      	adds	r3, #1
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	b25a      	sxtb	r2, r3
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80081fc:	2301      	movs	r3, #1
 80081fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008200:	e001      	b.n	8008206 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008202:	2300      	movs	r3, #0
 8008204:	637b      	str	r3, [r7, #52]	@ 0x34
 8008206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008208:	613b      	str	r3, [r7, #16]
	__asm volatile
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	f383 8811 	msr	BASEPRI, r3
}
 8008210:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008214:	4618      	mov	r0, r3
 8008216:	3738      	adds	r7, #56	@ 0x38
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b084      	sub	sp, #16
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <vQueueDelete+0x2a>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	60bb      	str	r3, [r7, #8]
}
 8008240:	bf00      	nop
 8008242:	bf00      	nop
 8008244:	e7fd      	b.n	8008242 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f000 f95e 	bl	8008508 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008252:	2b00      	cmp	r3, #0
 8008254:	d102      	bne.n	800825c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	f002 f8ee 	bl	800a438 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800825c:	bf00      	nop
 800825e:	3710      	adds	r7, #16
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}

08008264 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008264:	b480      	push	{r7}
 8008266:	b085      	sub	sp, #20
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008270:	2b00      	cmp	r3, #0
 8008272:	d006      	beq.n	8008282 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800827e:	60fb      	str	r3, [r7, #12]
 8008280:	e001      	b.n	8008286 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008282:	2300      	movs	r3, #0
 8008284:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008286:	68fb      	ldr	r3, [r7, #12]
	}
 8008288:	4618      	mov	r0, r3
 800828a:	3714      	adds	r7, #20
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr

08008294 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b086      	sub	sp, #24
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80082a0:	2300      	movs	r3, #0
 80082a2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10d      	bne.n	80082ce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d14d      	bne.n	8008356 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	689b      	ldr	r3, [r3, #8]
 80082be:	4618      	mov	r0, r3
 80082c0:	f001 f8c2 	bl	8009448 <xTaskPriorityDisinherit>
 80082c4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2200      	movs	r2, #0
 80082ca:	609a      	str	r2, [r3, #8]
 80082cc:	e043      	b.n	8008356 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d119      	bne.n	8008308 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6858      	ldr	r0, [r3, #4]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082dc:	461a      	mov	r2, r3
 80082de:	68b9      	ldr	r1, [r7, #8]
 80082e0:	f002 fa56 	bl	800a790 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ec:	441a      	add	r2, r3
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	685a      	ldr	r2, [r3, #4]
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d32b      	bcc.n	8008356 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681a      	ldr	r2, [r3, #0]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	605a      	str	r2, [r3, #4]
 8008306:	e026      	b.n	8008356 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	68d8      	ldr	r0, [r3, #12]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008310:	461a      	mov	r2, r3
 8008312:	68b9      	ldr	r1, [r7, #8]
 8008314:	f002 fa3c 	bl	800a790 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	68da      	ldr	r2, [r3, #12]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008320:	425b      	negs	r3, r3
 8008322:	441a      	add	r2, r3
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	68da      	ldr	r2, [r3, #12]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	429a      	cmp	r2, r3
 8008332:	d207      	bcs.n	8008344 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	689a      	ldr	r2, [r3, #8]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800833c:	425b      	negs	r3, r3
 800833e:	441a      	add	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2b02      	cmp	r3, #2
 8008348:	d105      	bne.n	8008356 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	3b01      	subs	r3, #1
 8008354:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008356:	693b      	ldr	r3, [r7, #16]
 8008358:	1c5a      	adds	r2, r3, #1
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800835e:	697b      	ldr	r3, [r7, #20]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3718      	adds	r7, #24
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	2b00      	cmp	r3, #0
 8008378:	d018      	beq.n	80083ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	68da      	ldr	r2, [r3, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008382:	441a      	add	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	68da      	ldr	r2, [r3, #12]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	429a      	cmp	r2, r3
 8008392:	d303      	bcc.n	800839c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	68d9      	ldr	r1, [r3, #12]
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a4:	461a      	mov	r2, r3
 80083a6:	6838      	ldr	r0, [r7, #0]
 80083a8:	f002 f9f2 	bl	800a790 <memcpy>
	}
}
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80083bc:	f001 fe4c 	bl	800a058 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80083c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083c8:	e011      	b.n	80083ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d012      	beq.n	80083f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	3324      	adds	r3, #36	@ 0x24
 80083d6:	4618      	mov	r0, r3
 80083d8:	f000 fd86 	bl	8008ee8 <xTaskRemoveFromEventList>
 80083dc:	4603      	mov	r3, r0
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d001      	beq.n	80083e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80083e2:	f000 fec3 	bl	800916c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
 80083e8:	3b01      	subs	r3, #1
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80083ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	dce9      	bgt.n	80083ca <prvUnlockQueue+0x16>
 80083f6:	e000      	b.n	80083fa <prvUnlockQueue+0x46>
					break;
 80083f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	22ff      	movs	r2, #255	@ 0xff
 80083fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008402:	f001 fe5b 	bl	800a0bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008406:	f001 fe27 	bl	800a058 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008410:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008412:	e011      	b.n	8008438 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d012      	beq.n	8008442 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	3310      	adds	r3, #16
 8008420:	4618      	mov	r0, r3
 8008422:	f000 fd61 	bl	8008ee8 <xTaskRemoveFromEventList>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d001      	beq.n	8008430 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800842c:	f000 fe9e 	bl	800916c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008430:	7bbb      	ldrb	r3, [r7, #14]
 8008432:	3b01      	subs	r3, #1
 8008434:	b2db      	uxtb	r3, r3
 8008436:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008438:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800843c:	2b00      	cmp	r3, #0
 800843e:	dce9      	bgt.n	8008414 <prvUnlockQueue+0x60>
 8008440:	e000      	b.n	8008444 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008442:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	22ff      	movs	r2, #255	@ 0xff
 8008448:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800844c:	f001 fe36 	bl	800a0bc <vPortExitCritical>
}
 8008450:	bf00      	nop
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008460:	f001 fdfa 	bl	800a058 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008468:	2b00      	cmp	r3, #0
 800846a:	d102      	bne.n	8008472 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800846c:	2301      	movs	r3, #1
 800846e:	60fb      	str	r3, [r7, #12]
 8008470:	e001      	b.n	8008476 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008472:	2300      	movs	r3, #0
 8008474:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008476:	f001 fe21 	bl	800a0bc <vPortExitCritical>

	return xReturn;
 800847a:	68fb      	ldr	r3, [r7, #12]
}
 800847c:	4618      	mov	r0, r3
 800847e:	3710      	adds	r7, #16
 8008480:	46bd      	mov	sp, r7
 8008482:	bd80      	pop	{r7, pc}

08008484 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b084      	sub	sp, #16
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800848c:	f001 fde4 	bl	800a058 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008498:	429a      	cmp	r2, r3
 800849a:	d102      	bne.n	80084a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800849c:	2301      	movs	r3, #1
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	e001      	b.n	80084a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80084a2:	2300      	movs	r3, #0
 80084a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80084a6:	f001 fe09 	bl	800a0bc <vPortExitCritical>

	return xReturn;
 80084aa:	68fb      	ldr	r3, [r7, #12]
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	3710      	adds	r7, #16
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bd80      	pop	{r7, pc}

080084b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084be:	2300      	movs	r3, #0
 80084c0:	60fb      	str	r3, [r7, #12]
 80084c2:	e014      	b.n	80084ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80084c4:	4a0f      	ldr	r2, [pc, #60]	@ (8008504 <vQueueAddToRegistry+0x50>)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d10b      	bne.n	80084e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80084d0:	490c      	ldr	r1, [pc, #48]	@ (8008504 <vQueueAddToRegistry+0x50>)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	683a      	ldr	r2, [r7, #0]
 80084d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80084da:	4a0a      	ldr	r2, [pc, #40]	@ (8008504 <vQueueAddToRegistry+0x50>)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	00db      	lsls	r3, r3, #3
 80084e0:	4413      	add	r3, r2
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80084e6:	e006      	b.n	80084f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	3301      	adds	r3, #1
 80084ec:	60fb      	str	r3, [r7, #12]
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2b07      	cmp	r3, #7
 80084f2:	d9e7      	bls.n	80084c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop
 80084f8:	3714      	adds	r7, #20
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr
 8008502:	bf00      	nop
 8008504:	20000ce8 	.word	0x20000ce8

08008508 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008510:	2300      	movs	r3, #0
 8008512:	60fb      	str	r3, [r7, #12]
 8008514:	e016      	b.n	8008544 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008516:	4a10      	ldr	r2, [pc, #64]	@ (8008558 <vQueueUnregisterQueue+0x50>)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	00db      	lsls	r3, r3, #3
 800851c:	4413      	add	r3, r2
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	429a      	cmp	r2, r3
 8008524:	d10b      	bne.n	800853e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008526:	4a0c      	ldr	r2, [pc, #48]	@ (8008558 <vQueueUnregisterQueue+0x50>)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2100      	movs	r1, #0
 800852c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008530:	4a09      	ldr	r2, [pc, #36]	@ (8008558 <vQueueUnregisterQueue+0x50>)
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	00db      	lsls	r3, r3, #3
 8008536:	4413      	add	r3, r2
 8008538:	2200      	movs	r2, #0
 800853a:	605a      	str	r2, [r3, #4]
				break;
 800853c:	e006      	b.n	800854c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	3301      	adds	r3, #1
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	2b07      	cmp	r3, #7
 8008548:	d9e5      	bls.n	8008516 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800854a:	bf00      	nop
 800854c:	bf00      	nop
 800854e:	3714      	adds	r7, #20
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr
 8008558:	20000ce8 	.word	0x20000ce8

0800855c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800855c:	b580      	push	{r7, lr}
 800855e:	b086      	sub	sp, #24
 8008560:	af00      	add	r7, sp, #0
 8008562:	60f8      	str	r0, [r7, #12]
 8008564:	60b9      	str	r1, [r7, #8]
 8008566:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800856c:	f001 fd74 	bl	800a058 <vPortEnterCritical>
 8008570:	697b      	ldr	r3, [r7, #20]
 8008572:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008576:	b25b      	sxtb	r3, r3
 8008578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857c:	d103      	bne.n	8008586 <vQueueWaitForMessageRestricted+0x2a>
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800858c:	b25b      	sxtb	r3, r3
 800858e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008592:	d103      	bne.n	800859c <vQueueWaitForMessageRestricted+0x40>
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	2200      	movs	r2, #0
 8008598:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800859c:	f001 fd8e 	bl	800a0bc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d106      	bne.n	80085b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	3324      	adds	r3, #36	@ 0x24
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	68b9      	ldr	r1, [r7, #8]
 80085b0:	4618      	mov	r0, r3
 80085b2:	f000 fc6d 	bl	8008e90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80085b6:	6978      	ldr	r0, [r7, #20]
 80085b8:	f7ff fefc 	bl	80083b4 <prvUnlockQueue>
	}
 80085bc:	bf00      	nop
 80085be:	3718      	adds	r7, #24
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08e      	sub	sp, #56	@ 0x38
 80085c8:	af04      	add	r7, sp, #16
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	60b9      	str	r1, [r7, #8]
 80085ce:	607a      	str	r2, [r7, #4]
 80085d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80085d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d10b      	bne.n	80085f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80085d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	623b      	str	r3, [r7, #32]
}
 80085ea:	bf00      	nop
 80085ec:	bf00      	nop
 80085ee:	e7fd      	b.n	80085ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80085f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d10b      	bne.n	800860e <xTaskCreateStatic+0x4a>
	__asm volatile
 80085f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fa:	f383 8811 	msr	BASEPRI, r3
 80085fe:	f3bf 8f6f 	isb	sy
 8008602:	f3bf 8f4f 	dsb	sy
 8008606:	61fb      	str	r3, [r7, #28]
}
 8008608:	bf00      	nop
 800860a:	bf00      	nop
 800860c:	e7fd      	b.n	800860a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800860e:	23a8      	movs	r3, #168	@ 0xa8
 8008610:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	2ba8      	cmp	r3, #168	@ 0xa8
 8008616:	d00b      	beq.n	8008630 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861c:	f383 8811 	msr	BASEPRI, r3
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	f3bf 8f4f 	dsb	sy
 8008628:	61bb      	str	r3, [r7, #24]
}
 800862a:	bf00      	nop
 800862c:	bf00      	nop
 800862e:	e7fd      	b.n	800862c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008630:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008634:	2b00      	cmp	r3, #0
 8008636:	d01e      	beq.n	8008676 <xTaskCreateStatic+0xb2>
 8008638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800863a:	2b00      	cmp	r3, #0
 800863c:	d01b      	beq.n	8008676 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800863e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008640:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008644:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008646:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864a:	2202      	movs	r2, #2
 800864c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008650:	2300      	movs	r3, #0
 8008652:	9303      	str	r3, [sp, #12]
 8008654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008656:	9302      	str	r3, [sp, #8]
 8008658:	f107 0314 	add.w	r3, r7, #20
 800865c:	9301      	str	r3, [sp, #4]
 800865e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	68b9      	ldr	r1, [r7, #8]
 8008668:	68f8      	ldr	r0, [r7, #12]
 800866a:	f000 f851 	bl	8008710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800866e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008670:	f000 f8f6 	bl	8008860 <prvAddNewTaskToReadyList>
 8008674:	e001      	b.n	800867a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008676:	2300      	movs	r3, #0
 8008678:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800867a:	697b      	ldr	r3, [r7, #20]
	}
 800867c:	4618      	mov	r0, r3
 800867e:	3728      	adds	r7, #40	@ 0x28
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008684:	b580      	push	{r7, lr}
 8008686:	b08c      	sub	sp, #48	@ 0x30
 8008688:	af04      	add	r7, sp, #16
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	603b      	str	r3, [r7, #0]
 8008690:	4613      	mov	r3, r2
 8008692:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008694:	88fb      	ldrh	r3, [r7, #6]
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	4618      	mov	r0, r3
 800869a:	f001 fdff 	bl	800a29c <pvPortMalloc>
 800869e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00e      	beq.n	80086c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80086a6:	20a8      	movs	r0, #168	@ 0xa8
 80086a8:	f001 fdf8 	bl	800a29c <pvPortMalloc>
 80086ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80086ae:	69fb      	ldr	r3, [r7, #28]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80086b4:	69fb      	ldr	r3, [r7, #28]
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80086ba:	e005      	b.n	80086c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80086bc:	6978      	ldr	r0, [r7, #20]
 80086be:	f001 febb 	bl	800a438 <vPortFree>
 80086c2:	e001      	b.n	80086c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80086c4:	2300      	movs	r3, #0
 80086c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d017      	beq.n	80086fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80086ce:	69fb      	ldr	r3, [r7, #28]
 80086d0:	2200      	movs	r2, #0
 80086d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80086d6:	88fa      	ldrh	r2, [r7, #6]
 80086d8:	2300      	movs	r3, #0
 80086da:	9303      	str	r3, [sp, #12]
 80086dc:	69fb      	ldr	r3, [r7, #28]
 80086de:	9302      	str	r3, [sp, #8]
 80086e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e6:	9300      	str	r3, [sp, #0]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	68b9      	ldr	r1, [r7, #8]
 80086ec:	68f8      	ldr	r0, [r7, #12]
 80086ee:	f000 f80f 	bl	8008710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086f2:	69f8      	ldr	r0, [r7, #28]
 80086f4:	f000 f8b4 	bl	8008860 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80086f8:	2301      	movs	r3, #1
 80086fa:	61bb      	str	r3, [r7, #24]
 80086fc:	e002      	b.n	8008704 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80086fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008702:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008704:	69bb      	ldr	r3, [r7, #24]
	}
 8008706:	4618      	mov	r0, r3
 8008708:	3720      	adds	r7, #32
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}
	...

08008710 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b088      	sub	sp, #32
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
 800871c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	461a      	mov	r2, r3
 8008728:	21a5      	movs	r1, #165	@ 0xa5
 800872a:	f001 ffa5 	bl	800a678 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800872e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008730:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008738:	3b01      	subs	r3, #1
 800873a:	009b      	lsls	r3, r3, #2
 800873c:	4413      	add	r3, r2
 800873e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	f023 0307 	bic.w	r3, r3, #7
 8008746:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	f003 0307 	and.w	r3, r3, #7
 800874e:	2b00      	cmp	r3, #0
 8008750:	d00b      	beq.n	800876a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008756:	f383 8811 	msr	BASEPRI, r3
 800875a:	f3bf 8f6f 	isb	sy
 800875e:	f3bf 8f4f 	dsb	sy
 8008762:	617b      	str	r3, [r7, #20]
}
 8008764:	bf00      	nop
 8008766:	bf00      	nop
 8008768:	e7fd      	b.n	8008766 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d01f      	beq.n	80087b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008770:	2300      	movs	r3, #0
 8008772:	61fb      	str	r3, [r7, #28]
 8008774:	e012      	b.n	800879c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008776:	68ba      	ldr	r2, [r7, #8]
 8008778:	69fb      	ldr	r3, [r7, #28]
 800877a:	4413      	add	r3, r2
 800877c:	7819      	ldrb	r1, [r3, #0]
 800877e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	4413      	add	r3, r2
 8008784:	3334      	adds	r3, #52	@ 0x34
 8008786:	460a      	mov	r2, r1
 8008788:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800878a:	68ba      	ldr	r2, [r7, #8]
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	4413      	add	r3, r2
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d006      	beq.n	80087a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	3301      	adds	r3, #1
 800879a:	61fb      	str	r3, [r7, #28]
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	2b0f      	cmp	r3, #15
 80087a0:	d9e9      	bls.n	8008776 <prvInitialiseNewTask+0x66>
 80087a2:	e000      	b.n	80087a6 <prvInitialiseNewTask+0x96>
			{
				break;
 80087a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087ae:	e003      	b.n	80087b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80087b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80087b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ba:	2b37      	cmp	r3, #55	@ 0x37
 80087bc:	d901      	bls.n	80087c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80087be:	2337      	movs	r3, #55	@ 0x37
 80087c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80087c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80087c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80087ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d0:	2200      	movs	r2, #0
 80087d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80087d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d6:	3304      	adds	r3, #4
 80087d8:	4618      	mov	r0, r3
 80087da:	f7fe fe33 	bl	8007444 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80087de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e0:	3318      	adds	r3, #24
 80087e2:	4618      	mov	r0, r3
 80087e4:	f7fe fe2e 	bl	8007444 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80087e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80087f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80087fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008800:	2200      	movs	r2, #0
 8008802:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008808:	2200      	movs	r2, #0
 800880a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800880e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008810:	3354      	adds	r3, #84	@ 0x54
 8008812:	224c      	movs	r2, #76	@ 0x4c
 8008814:	2100      	movs	r1, #0
 8008816:	4618      	mov	r0, r3
 8008818:	f001 ff2e 	bl	800a678 <memset>
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	4a0d      	ldr	r2, [pc, #52]	@ (8008854 <prvInitialiseNewTask+0x144>)
 8008820:	659a      	str	r2, [r3, #88]	@ 0x58
 8008822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008824:	4a0c      	ldr	r2, [pc, #48]	@ (8008858 <prvInitialiseNewTask+0x148>)
 8008826:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	4a0c      	ldr	r2, [pc, #48]	@ (800885c <prvInitialiseNewTask+0x14c>)
 800882c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800882e:	683a      	ldr	r2, [r7, #0]
 8008830:	68f9      	ldr	r1, [r7, #12]
 8008832:	69b8      	ldr	r0, [r7, #24]
 8008834:	f001 fade 	bl	8009df4 <pxPortInitialiseStack>
 8008838:	4602      	mov	r2, r0
 800883a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800883e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008840:	2b00      	cmp	r3, #0
 8008842:	d002      	beq.n	800884a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008848:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800884a:	bf00      	nop
 800884c:	3720      	adds	r7, #32
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	20001f34 	.word	0x20001f34
 8008858:	20001f9c 	.word	0x20001f9c
 800885c:	20002004 	.word	0x20002004

08008860 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b082      	sub	sp, #8
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008868:	f001 fbf6 	bl	800a058 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800886c:	4b2d      	ldr	r3, [pc, #180]	@ (8008924 <prvAddNewTaskToReadyList+0xc4>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	3301      	adds	r3, #1
 8008872:	4a2c      	ldr	r2, [pc, #176]	@ (8008924 <prvAddNewTaskToReadyList+0xc4>)
 8008874:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008876:	4b2c      	ldr	r3, [pc, #176]	@ (8008928 <prvAddNewTaskToReadyList+0xc8>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d109      	bne.n	8008892 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800887e:	4a2a      	ldr	r2, [pc, #168]	@ (8008928 <prvAddNewTaskToReadyList+0xc8>)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008884:	4b27      	ldr	r3, [pc, #156]	@ (8008924 <prvAddNewTaskToReadyList+0xc4>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2b01      	cmp	r3, #1
 800888a:	d110      	bne.n	80088ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800888c:	f000 fc92 	bl	80091b4 <prvInitialiseTaskLists>
 8008890:	e00d      	b.n	80088ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008892:	4b26      	ldr	r3, [pc, #152]	@ (800892c <prvAddNewTaskToReadyList+0xcc>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d109      	bne.n	80088ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800889a:	4b23      	ldr	r3, [pc, #140]	@ (8008928 <prvAddNewTaskToReadyList+0xc8>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d802      	bhi.n	80088ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088a8:	4a1f      	ldr	r2, [pc, #124]	@ (8008928 <prvAddNewTaskToReadyList+0xc8>)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088ae:	4b20      	ldr	r3, [pc, #128]	@ (8008930 <prvAddNewTaskToReadyList+0xd0>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	3301      	adds	r3, #1
 80088b4:	4a1e      	ldr	r2, [pc, #120]	@ (8008930 <prvAddNewTaskToReadyList+0xd0>)
 80088b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80088b8:	4b1d      	ldr	r3, [pc, #116]	@ (8008930 <prvAddNewTaskToReadyList+0xd0>)
 80088ba:	681a      	ldr	r2, [r3, #0]
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088c4:	4b1b      	ldr	r3, [pc, #108]	@ (8008934 <prvAddNewTaskToReadyList+0xd4>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d903      	bls.n	80088d4 <prvAddNewTaskToReadyList+0x74>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d0:	4a18      	ldr	r2, [pc, #96]	@ (8008934 <prvAddNewTaskToReadyList+0xd4>)
 80088d2:	6013      	str	r3, [r2, #0]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088d8:	4613      	mov	r3, r2
 80088da:	009b      	lsls	r3, r3, #2
 80088dc:	4413      	add	r3, r2
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	4a15      	ldr	r2, [pc, #84]	@ (8008938 <prvAddNewTaskToReadyList+0xd8>)
 80088e2:	441a      	add	r2, r3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	3304      	adds	r3, #4
 80088e8:	4619      	mov	r1, r3
 80088ea:	4610      	mov	r0, r2
 80088ec:	f7fe fdb7 	bl	800745e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80088f0:	f001 fbe4 	bl	800a0bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80088f4:	4b0d      	ldr	r3, [pc, #52]	@ (800892c <prvAddNewTaskToReadyList+0xcc>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00e      	beq.n	800891a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088fc:	4b0a      	ldr	r3, [pc, #40]	@ (8008928 <prvAddNewTaskToReadyList+0xc8>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008906:	429a      	cmp	r2, r3
 8008908:	d207      	bcs.n	800891a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800890a:	4b0c      	ldr	r3, [pc, #48]	@ (800893c <prvAddNewTaskToReadyList+0xdc>)
 800890c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008910:	601a      	str	r2, [r3, #0]
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800891a:	bf00      	nop
 800891c:	3708      	adds	r7, #8
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	200011fc 	.word	0x200011fc
 8008928:	20000d28 	.word	0x20000d28
 800892c:	20001208 	.word	0x20001208
 8008930:	20001218 	.word	0x20001218
 8008934:	20001204 	.word	0x20001204
 8008938:	20000d2c 	.word	0x20000d2c
 800893c:	e000ed04 	.word	0xe000ed04

08008940 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008948:	2300      	movs	r3, #0
 800894a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d018      	beq.n	8008984 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008952:	4b14      	ldr	r3, [pc, #80]	@ (80089a4 <vTaskDelay+0x64>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00b      	beq.n	8008972 <vTaskDelay+0x32>
	__asm volatile
 800895a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800895e:	f383 8811 	msr	BASEPRI, r3
 8008962:	f3bf 8f6f 	isb	sy
 8008966:	f3bf 8f4f 	dsb	sy
 800896a:	60bb      	str	r3, [r7, #8]
}
 800896c:	bf00      	nop
 800896e:	bf00      	nop
 8008970:	e7fd      	b.n	800896e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008972:	f000 f88b 	bl	8008a8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008976:	2100      	movs	r1, #0
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 fe6d 	bl	8009658 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800897e:	f000 f893 	bl	8008aa8 <xTaskResumeAll>
 8008982:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d107      	bne.n	800899a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800898a:	4b07      	ldr	r3, [pc, #28]	@ (80089a8 <vTaskDelay+0x68>)
 800898c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008990:	601a      	str	r2, [r3, #0]
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800899a:	bf00      	nop
 800899c:	3710      	adds	r7, #16
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	bf00      	nop
 80089a4:	20001224 	.word	0x20001224
 80089a8:	e000ed04 	.word	0xe000ed04

080089ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b08a      	sub	sp, #40	@ 0x28
 80089b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089b2:	2300      	movs	r3, #0
 80089b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089ba:	463a      	mov	r2, r7
 80089bc:	1d39      	adds	r1, r7, #4
 80089be:	f107 0308 	add.w	r3, r7, #8
 80089c2:	4618      	mov	r0, r3
 80089c4:	f7fe fb6c 	bl	80070a0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80089c8:	6839      	ldr	r1, [r7, #0]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	9202      	str	r2, [sp, #8]
 80089d0:	9301      	str	r3, [sp, #4]
 80089d2:	2300      	movs	r3, #0
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	2300      	movs	r3, #0
 80089d8:	460a      	mov	r2, r1
 80089da:	4924      	ldr	r1, [pc, #144]	@ (8008a6c <vTaskStartScheduler+0xc0>)
 80089dc:	4824      	ldr	r0, [pc, #144]	@ (8008a70 <vTaskStartScheduler+0xc4>)
 80089de:	f7ff fdf1 	bl	80085c4 <xTaskCreateStatic>
 80089e2:	4603      	mov	r3, r0
 80089e4:	4a23      	ldr	r2, [pc, #140]	@ (8008a74 <vTaskStartScheduler+0xc8>)
 80089e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80089e8:	4b22      	ldr	r3, [pc, #136]	@ (8008a74 <vTaskStartScheduler+0xc8>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d002      	beq.n	80089f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80089f0:	2301      	movs	r3, #1
 80089f2:	617b      	str	r3, [r7, #20]
 80089f4:	e001      	b.n	80089fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d102      	bne.n	8008a06 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a00:	f000 fe7e 	bl	8009700 <xTimerCreateTimerTask>
 8008a04:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d11b      	bne.n	8008a44 <vTaskStartScheduler+0x98>
	__asm volatile
 8008a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a10:	f383 8811 	msr	BASEPRI, r3
 8008a14:	f3bf 8f6f 	isb	sy
 8008a18:	f3bf 8f4f 	dsb	sy
 8008a1c:	613b      	str	r3, [r7, #16]
}
 8008a1e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008a20:	4b15      	ldr	r3, [pc, #84]	@ (8008a78 <vTaskStartScheduler+0xcc>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	3354      	adds	r3, #84	@ 0x54
 8008a26:	4a15      	ldr	r2, [pc, #84]	@ (8008a7c <vTaskStartScheduler+0xd0>)
 8008a28:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a2a:	4b15      	ldr	r3, [pc, #84]	@ (8008a80 <vTaskStartScheduler+0xd4>)
 8008a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a32:	4b14      	ldr	r3, [pc, #80]	@ (8008a84 <vTaskStartScheduler+0xd8>)
 8008a34:	2201      	movs	r2, #1
 8008a36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a38:	4b13      	ldr	r3, [pc, #76]	@ (8008a88 <vTaskStartScheduler+0xdc>)
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a3e:	f001 fa67 	bl	8009f10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a42:	e00f      	b.n	8008a64 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d10b      	bne.n	8008a64 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a50:	f383 8811 	msr	BASEPRI, r3
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	f3bf 8f4f 	dsb	sy
 8008a5c:	60fb      	str	r3, [r7, #12]
}
 8008a5e:	bf00      	nop
 8008a60:	bf00      	nop
 8008a62:	e7fd      	b.n	8008a60 <vTaskStartScheduler+0xb4>
}
 8008a64:	bf00      	nop
 8008a66:	3718      	adds	r7, #24
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}
 8008a6c:	0800a8bc 	.word	0x0800a8bc
 8008a70:	08009185 	.word	0x08009185
 8008a74:	20001220 	.word	0x20001220
 8008a78:	20000d28 	.word	0x20000d28
 8008a7c:	20000024 	.word	0x20000024
 8008a80:	2000121c 	.word	0x2000121c
 8008a84:	20001208 	.word	0x20001208
 8008a88:	20001200 	.word	0x20001200

08008a8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008a90:	4b04      	ldr	r3, [pc, #16]	@ (8008aa4 <vTaskSuspendAll+0x18>)
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	3301      	adds	r3, #1
 8008a96:	4a03      	ldr	r2, [pc, #12]	@ (8008aa4 <vTaskSuspendAll+0x18>)
 8008a98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008a9a:	bf00      	nop
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	20001224 	.word	0x20001224

08008aa8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b084      	sub	sp, #16
 8008aac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ab6:	4b42      	ldr	r3, [pc, #264]	@ (8008bc0 <xTaskResumeAll+0x118>)
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d10b      	bne.n	8008ad6 <xTaskResumeAll+0x2e>
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	603b      	str	r3, [r7, #0]
}
 8008ad0:	bf00      	nop
 8008ad2:	bf00      	nop
 8008ad4:	e7fd      	b.n	8008ad2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ad6:	f001 fabf 	bl	800a058 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ada:	4b39      	ldr	r3, [pc, #228]	@ (8008bc0 <xTaskResumeAll+0x118>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	4a37      	ldr	r2, [pc, #220]	@ (8008bc0 <xTaskResumeAll+0x118>)
 8008ae2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ae4:	4b36      	ldr	r3, [pc, #216]	@ (8008bc0 <xTaskResumeAll+0x118>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d162      	bne.n	8008bb2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008aec:	4b35      	ldr	r3, [pc, #212]	@ (8008bc4 <xTaskResumeAll+0x11c>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d05e      	beq.n	8008bb2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008af4:	e02f      	b.n	8008b56 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008af6:	4b34      	ldr	r3, [pc, #208]	@ (8008bc8 <xTaskResumeAll+0x120>)
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	68db      	ldr	r3, [r3, #12]
 8008afc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3318      	adds	r3, #24
 8008b02:	4618      	mov	r0, r3
 8008b04:	f7fe fd08 	bl	8007518 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	3304      	adds	r3, #4
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f7fe fd03 	bl	8007518 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b16:	4b2d      	ldr	r3, [pc, #180]	@ (8008bcc <xTaskResumeAll+0x124>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d903      	bls.n	8008b26 <xTaskResumeAll+0x7e>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b22:	4a2a      	ldr	r2, [pc, #168]	@ (8008bcc <xTaskResumeAll+0x124>)
 8008b24:	6013      	str	r3, [r2, #0]
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b2a:	4613      	mov	r3, r2
 8008b2c:	009b      	lsls	r3, r3, #2
 8008b2e:	4413      	add	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	4a27      	ldr	r2, [pc, #156]	@ (8008bd0 <xTaskResumeAll+0x128>)
 8008b34:	441a      	add	r2, r3
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	4619      	mov	r1, r3
 8008b3c:	4610      	mov	r0, r2
 8008b3e:	f7fe fc8e 	bl	800745e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b46:	4b23      	ldr	r3, [pc, #140]	@ (8008bd4 <xTaskResumeAll+0x12c>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d302      	bcc.n	8008b56 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008b50:	4b21      	ldr	r3, [pc, #132]	@ (8008bd8 <xTaskResumeAll+0x130>)
 8008b52:	2201      	movs	r2, #1
 8008b54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b56:	4b1c      	ldr	r3, [pc, #112]	@ (8008bc8 <xTaskResumeAll+0x120>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1cb      	bne.n	8008af6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d001      	beq.n	8008b68 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b64:	f000 fbca 	bl	80092fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b68:	4b1c      	ldr	r3, [pc, #112]	@ (8008bdc <xTaskResumeAll+0x134>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d010      	beq.n	8008b96 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008b74:	f000 f846 	bl	8008c04 <xTaskIncrementTick>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d002      	beq.n	8008b84 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008b7e:	4b16      	ldr	r3, [pc, #88]	@ (8008bd8 <xTaskResumeAll+0x130>)
 8008b80:	2201      	movs	r2, #1
 8008b82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	3b01      	subs	r3, #1
 8008b88:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d1f1      	bne.n	8008b74 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008b90:	4b12      	ldr	r3, [pc, #72]	@ (8008bdc <xTaskResumeAll+0x134>)
 8008b92:	2200      	movs	r2, #0
 8008b94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008b96:	4b10      	ldr	r3, [pc, #64]	@ (8008bd8 <xTaskResumeAll+0x130>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d009      	beq.n	8008bb2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8008be0 <xTaskResumeAll+0x138>)
 8008ba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba8:	601a      	str	r2, [r3, #0]
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bb2:	f001 fa83 	bl	800a0bc <vPortExitCritical>

	return xAlreadyYielded;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	20001224 	.word	0x20001224
 8008bc4:	200011fc 	.word	0x200011fc
 8008bc8:	200011bc 	.word	0x200011bc
 8008bcc:	20001204 	.word	0x20001204
 8008bd0:	20000d2c 	.word	0x20000d2c
 8008bd4:	20000d28 	.word	0x20000d28
 8008bd8:	20001210 	.word	0x20001210
 8008bdc:	2000120c 	.word	0x2000120c
 8008be0:	e000ed04 	.word	0xe000ed04

08008be4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008bea:	4b05      	ldr	r3, [pc, #20]	@ (8008c00 <xTaskGetTickCount+0x1c>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008bf0:	687b      	ldr	r3, [r7, #4]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	20001200 	.word	0x20001200

08008c04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b086      	sub	sp, #24
 8008c08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c0e:	4b4f      	ldr	r3, [pc, #316]	@ (8008d4c <xTaskIncrementTick+0x148>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	f040 8090 	bne.w	8008d38 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c18:	4b4d      	ldr	r3, [pc, #308]	@ (8008d50 <xTaskIncrementTick+0x14c>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c20:	4a4b      	ldr	r2, [pc, #300]	@ (8008d50 <xTaskIncrementTick+0x14c>)
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d121      	bne.n	8008c70 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c2c:	4b49      	ldr	r3, [pc, #292]	@ (8008d54 <xTaskIncrementTick+0x150>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d00b      	beq.n	8008c4e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	603b      	str	r3, [r7, #0]
}
 8008c48:	bf00      	nop
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <xTaskIncrementTick+0x46>
 8008c4e:	4b41      	ldr	r3, [pc, #260]	@ (8008d54 <xTaskIncrementTick+0x150>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	4b40      	ldr	r3, [pc, #256]	@ (8008d58 <xTaskIncrementTick+0x154>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a3e      	ldr	r2, [pc, #248]	@ (8008d54 <xTaskIncrementTick+0x150>)
 8008c5a:	6013      	str	r3, [r2, #0]
 8008c5c:	4a3e      	ldr	r2, [pc, #248]	@ (8008d58 <xTaskIncrementTick+0x154>)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6013      	str	r3, [r2, #0]
 8008c62:	4b3e      	ldr	r3, [pc, #248]	@ (8008d5c <xTaskIncrementTick+0x158>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	3301      	adds	r3, #1
 8008c68:	4a3c      	ldr	r2, [pc, #240]	@ (8008d5c <xTaskIncrementTick+0x158>)
 8008c6a:	6013      	str	r3, [r2, #0]
 8008c6c:	f000 fb46 	bl	80092fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c70:	4b3b      	ldr	r3, [pc, #236]	@ (8008d60 <xTaskIncrementTick+0x15c>)
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d349      	bcc.n	8008d0e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c7a:	4b36      	ldr	r3, [pc, #216]	@ (8008d54 <xTaskIncrementTick+0x150>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d104      	bne.n	8008c8e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c84:	4b36      	ldr	r3, [pc, #216]	@ (8008d60 <xTaskIncrementTick+0x15c>)
 8008c86:	f04f 32ff 	mov.w	r2, #4294967295
 8008c8a:	601a      	str	r2, [r3, #0]
					break;
 8008c8c:	e03f      	b.n	8008d0e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c8e:	4b31      	ldr	r3, [pc, #196]	@ (8008d54 <xTaskIncrementTick+0x150>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68db      	ldr	r3, [r3, #12]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	685b      	ldr	r3, [r3, #4]
 8008c9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008c9e:	693a      	ldr	r2, [r7, #16]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	d203      	bcs.n	8008cae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008ca6:	4a2e      	ldr	r2, [pc, #184]	@ (8008d60 <xTaskIncrementTick+0x15c>)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008cac:	e02f      	b.n	8008d0e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	3304      	adds	r3, #4
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7fe fc30 	bl	8007518 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d004      	beq.n	8008cca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	3318      	adds	r3, #24
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	f7fe fc27 	bl	8007518 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cce:	4b25      	ldr	r3, [pc, #148]	@ (8008d64 <xTaskIncrementTick+0x160>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d903      	bls.n	8008cde <xTaskIncrementTick+0xda>
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cda:	4a22      	ldr	r2, [pc, #136]	@ (8008d64 <xTaskIncrementTick+0x160>)
 8008cdc:	6013      	str	r3, [r2, #0]
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	4413      	add	r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	4a1f      	ldr	r2, [pc, #124]	@ (8008d68 <xTaskIncrementTick+0x164>)
 8008cec:	441a      	add	r2, r3
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	3304      	adds	r3, #4
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	4610      	mov	r0, r2
 8008cf6:	f7fe fbb2 	bl	800745e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cfa:	68bb      	ldr	r3, [r7, #8]
 8008cfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8008d6c <xTaskIncrementTick+0x168>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d3b8      	bcc.n	8008c7a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d0c:	e7b5      	b.n	8008c7a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d0e:	4b17      	ldr	r3, [pc, #92]	@ (8008d6c <xTaskIncrementTick+0x168>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d14:	4914      	ldr	r1, [pc, #80]	@ (8008d68 <xTaskIncrementTick+0x164>)
 8008d16:	4613      	mov	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	4413      	add	r3, r2
 8008d1c:	009b      	lsls	r3, r3, #2
 8008d1e:	440b      	add	r3, r1
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d901      	bls.n	8008d2a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008d26:	2301      	movs	r3, #1
 8008d28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d2a:	4b11      	ldr	r3, [pc, #68]	@ (8008d70 <xTaskIncrementTick+0x16c>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d007      	beq.n	8008d42 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008d32:	2301      	movs	r3, #1
 8008d34:	617b      	str	r3, [r7, #20]
 8008d36:	e004      	b.n	8008d42 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d38:	4b0e      	ldr	r3, [pc, #56]	@ (8008d74 <xTaskIncrementTick+0x170>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	3301      	adds	r3, #1
 8008d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8008d74 <xTaskIncrementTick+0x170>)
 8008d40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d42:	697b      	ldr	r3, [r7, #20]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3718      	adds	r7, #24
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	20001224 	.word	0x20001224
 8008d50:	20001200 	.word	0x20001200
 8008d54:	200011b4 	.word	0x200011b4
 8008d58:	200011b8 	.word	0x200011b8
 8008d5c:	20001214 	.word	0x20001214
 8008d60:	2000121c 	.word	0x2000121c
 8008d64:	20001204 	.word	0x20001204
 8008d68:	20000d2c 	.word	0x20000d2c
 8008d6c:	20000d28 	.word	0x20000d28
 8008d70:	20001210 	.word	0x20001210
 8008d74:	2000120c 	.word	0x2000120c

08008d78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b085      	sub	sp, #20
 8008d7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008d7e:	4b2b      	ldr	r3, [pc, #172]	@ (8008e2c <vTaskSwitchContext+0xb4>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d003      	beq.n	8008d8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008d86:	4b2a      	ldr	r3, [pc, #168]	@ (8008e30 <vTaskSwitchContext+0xb8>)
 8008d88:	2201      	movs	r2, #1
 8008d8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008d8c:	e047      	b.n	8008e1e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008d8e:	4b28      	ldr	r3, [pc, #160]	@ (8008e30 <vTaskSwitchContext+0xb8>)
 8008d90:	2200      	movs	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d94:	4b27      	ldr	r3, [pc, #156]	@ (8008e34 <vTaskSwitchContext+0xbc>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	60fb      	str	r3, [r7, #12]
 8008d9a:	e011      	b.n	8008dc0 <vTaskSwitchContext+0x48>
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10b      	bne.n	8008dba <vTaskSwitchContext+0x42>
	__asm volatile
 8008da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	607b      	str	r3, [r7, #4]
}
 8008db4:	bf00      	nop
 8008db6:	bf00      	nop
 8008db8:	e7fd      	b.n	8008db6 <vTaskSwitchContext+0x3e>
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	60fb      	str	r3, [r7, #12]
 8008dc0:	491d      	ldr	r1, [pc, #116]	@ (8008e38 <vTaskSwitchContext+0xc0>)
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	009b      	lsls	r3, r3, #2
 8008dc8:	4413      	add	r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	440b      	add	r3, r1
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d0e3      	beq.n	8008d9c <vTaskSwitchContext+0x24>
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	4413      	add	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4a16      	ldr	r2, [pc, #88]	@ (8008e38 <vTaskSwitchContext+0xc0>)
 8008de0:	4413      	add	r3, r2
 8008de2:	60bb      	str	r3, [r7, #8]
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	685a      	ldr	r2, [r3, #4]
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	605a      	str	r2, [r3, #4]
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	685a      	ldr	r2, [r3, #4]
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	3308      	adds	r3, #8
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d104      	bne.n	8008e04 <vTaskSwitchContext+0x8c>
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	605a      	str	r2, [r3, #4]
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	68db      	ldr	r3, [r3, #12]
 8008e0a:	4a0c      	ldr	r2, [pc, #48]	@ (8008e3c <vTaskSwitchContext+0xc4>)
 8008e0c:	6013      	str	r3, [r2, #0]
 8008e0e:	4a09      	ldr	r2, [pc, #36]	@ (8008e34 <vTaskSwitchContext+0xbc>)
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008e14:	4b09      	ldr	r3, [pc, #36]	@ (8008e3c <vTaskSwitchContext+0xc4>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	3354      	adds	r3, #84	@ 0x54
 8008e1a:	4a09      	ldr	r2, [pc, #36]	@ (8008e40 <vTaskSwitchContext+0xc8>)
 8008e1c:	6013      	str	r3, [r2, #0]
}
 8008e1e:	bf00      	nop
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	20001224 	.word	0x20001224
 8008e30:	20001210 	.word	0x20001210
 8008e34:	20001204 	.word	0x20001204
 8008e38:	20000d2c 	.word	0x20000d2c
 8008e3c:	20000d28 	.word	0x20000d28
 8008e40:	20000024 	.word	0x20000024

08008e44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b084      	sub	sp, #16
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10b      	bne.n	8008e6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e58:	f383 8811 	msr	BASEPRI, r3
 8008e5c:	f3bf 8f6f 	isb	sy
 8008e60:	f3bf 8f4f 	dsb	sy
 8008e64:	60fb      	str	r3, [r7, #12]
}
 8008e66:	bf00      	nop
 8008e68:	bf00      	nop
 8008e6a:	e7fd      	b.n	8008e68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e6c:	4b07      	ldr	r3, [pc, #28]	@ (8008e8c <vTaskPlaceOnEventList+0x48>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3318      	adds	r3, #24
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7fe fb16 	bl	80074a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e7a:	2101      	movs	r1, #1
 8008e7c:	6838      	ldr	r0, [r7, #0]
 8008e7e:	f000 fbeb 	bl	8009658 <prvAddCurrentTaskToDelayedList>
}
 8008e82:	bf00      	nop
 8008e84:	3710      	adds	r7, #16
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	bf00      	nop
 8008e8c:	20000d28 	.word	0x20000d28

08008e90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b086      	sub	sp, #24
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10b      	bne.n	8008eba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea6:	f383 8811 	msr	BASEPRI, r3
 8008eaa:	f3bf 8f6f 	isb	sy
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	617b      	str	r3, [r7, #20]
}
 8008eb4:	bf00      	nop
 8008eb6:	bf00      	nop
 8008eb8:	e7fd      	b.n	8008eb6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008eba:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee4 <vTaskPlaceOnEventListRestricted+0x54>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	3318      	adds	r3, #24
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f7fe facb 	bl	800745e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d002      	beq.n	8008ed4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008ece:	f04f 33ff 	mov.w	r3, #4294967295
 8008ed2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008ed4:	6879      	ldr	r1, [r7, #4]
 8008ed6:	68b8      	ldr	r0, [r7, #8]
 8008ed8:	f000 fbbe 	bl	8009658 <prvAddCurrentTaskToDelayedList>
	}
 8008edc:	bf00      	nop
 8008ede:	3718      	adds	r7, #24
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	20000d28 	.word	0x20000d28

08008ee8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	68db      	ldr	r3, [r3, #12]
 8008ef6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10b      	bne.n	8008f16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f02:	f383 8811 	msr	BASEPRI, r3
 8008f06:	f3bf 8f6f 	isb	sy
 8008f0a:	f3bf 8f4f 	dsb	sy
 8008f0e:	60fb      	str	r3, [r7, #12]
}
 8008f10:	bf00      	nop
 8008f12:	bf00      	nop
 8008f14:	e7fd      	b.n	8008f12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	3318      	adds	r3, #24
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f7fe fafc 	bl	8007518 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f20:	4b1d      	ldr	r3, [pc, #116]	@ (8008f98 <xTaskRemoveFromEventList+0xb0>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d11d      	bne.n	8008f64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	3304      	adds	r3, #4
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	f7fe faf3 	bl	8007518 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f32:	693b      	ldr	r3, [r7, #16]
 8008f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f36:	4b19      	ldr	r3, [pc, #100]	@ (8008f9c <xTaskRemoveFromEventList+0xb4>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d903      	bls.n	8008f46 <xTaskRemoveFromEventList+0x5e>
 8008f3e:	693b      	ldr	r3, [r7, #16]
 8008f40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f42:	4a16      	ldr	r2, [pc, #88]	@ (8008f9c <xTaskRemoveFromEventList+0xb4>)
 8008f44:	6013      	str	r3, [r2, #0]
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f4a:	4613      	mov	r3, r2
 8008f4c:	009b      	lsls	r3, r3, #2
 8008f4e:	4413      	add	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4a13      	ldr	r2, [pc, #76]	@ (8008fa0 <xTaskRemoveFromEventList+0xb8>)
 8008f54:	441a      	add	r2, r3
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	3304      	adds	r3, #4
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	4610      	mov	r0, r2
 8008f5e:	f7fe fa7e 	bl	800745e <vListInsertEnd>
 8008f62:	e005      	b.n	8008f70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	3318      	adds	r3, #24
 8008f68:	4619      	mov	r1, r3
 8008f6a:	480e      	ldr	r0, [pc, #56]	@ (8008fa4 <xTaskRemoveFromEventList+0xbc>)
 8008f6c:	f7fe fa77 	bl	800745e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f74:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa8 <xTaskRemoveFromEventList+0xc0>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d905      	bls.n	8008f8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f82:	4b0a      	ldr	r3, [pc, #40]	@ (8008fac <xTaskRemoveFromEventList+0xc4>)
 8008f84:	2201      	movs	r2, #1
 8008f86:	601a      	str	r2, [r3, #0]
 8008f88:	e001      	b.n	8008f8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008f8e:	697b      	ldr	r3, [r7, #20]
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3718      	adds	r7, #24
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	20001224 	.word	0x20001224
 8008f9c:	20001204 	.word	0x20001204
 8008fa0:	20000d2c 	.word	0x20000d2c
 8008fa4:	200011bc 	.word	0x200011bc
 8008fa8:	20000d28 	.word	0x20000d28
 8008fac:	20001210 	.word	0x20001210

08008fb0 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008fba:	4b2a      	ldr	r3, [pc, #168]	@ (8009064 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d10b      	bne.n	8008fda <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8008fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc6:	f383 8811 	msr	BASEPRI, r3
 8008fca:	f3bf 8f6f 	isb	sy
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	613b      	str	r3, [r7, #16]
}
 8008fd4:	bf00      	nop
 8008fd6:	bf00      	nop
 8008fd8:	e7fd      	b.n	8008fd6 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d10b      	bne.n	8009008 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8008ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	60fb      	str	r3, [r7, #12]
}
 8009002:	bf00      	nop
 8009004:	bf00      	nop
 8009006:	e7fd      	b.n	8009004 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f7fe fa85 	bl	8007518 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	3304      	adds	r3, #4
 8009012:	4618      	mov	r0, r3
 8009014:	f7fe fa80 	bl	8007518 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800901c:	4b12      	ldr	r3, [pc, #72]	@ (8009068 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	429a      	cmp	r2, r3
 8009022:	d903      	bls.n	800902c <vTaskRemoveFromUnorderedEventList+0x7c>
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009028:	4a0f      	ldr	r2, [pc, #60]	@ (8009068 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009030:	4613      	mov	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	009b      	lsls	r3, r3, #2
 8009038:	4a0c      	ldr	r2, [pc, #48]	@ (800906c <vTaskRemoveFromUnorderedEventList+0xbc>)
 800903a:	441a      	add	r2, r3
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	3304      	adds	r3, #4
 8009040:	4619      	mov	r1, r3
 8009042:	4610      	mov	r0, r2
 8009044:	f7fe fa0b 	bl	800745e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800904c:	4b08      	ldr	r3, [pc, #32]	@ (8009070 <vTaskRemoveFromUnorderedEventList+0xc0>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009052:	429a      	cmp	r2, r3
 8009054:	d902      	bls.n	800905c <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009056:	4b07      	ldr	r3, [pc, #28]	@ (8009074 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009058:	2201      	movs	r2, #1
 800905a:	601a      	str	r2, [r3, #0]
	}
}
 800905c:	bf00      	nop
 800905e:	3718      	adds	r7, #24
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	20001224 	.word	0x20001224
 8009068:	20001204 	.word	0x20001204
 800906c:	20000d2c 	.word	0x20000d2c
 8009070:	20000d28 	.word	0x20000d28
 8009074:	20001210 	.word	0x20001210

08009078 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009080:	4b06      	ldr	r3, [pc, #24]	@ (800909c <vTaskInternalSetTimeOutState+0x24>)
 8009082:	681a      	ldr	r2, [r3, #0]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009088:	4b05      	ldr	r3, [pc, #20]	@ (80090a0 <vTaskInternalSetTimeOutState+0x28>)
 800908a:	681a      	ldr	r2, [r3, #0]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	605a      	str	r2, [r3, #4]
}
 8009090:	bf00      	nop
 8009092:	370c      	adds	r7, #12
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr
 800909c:	20001214 	.word	0x20001214
 80090a0:	20001200 	.word	0x20001200

080090a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b088      	sub	sp, #32
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d10b      	bne.n	80090cc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80090b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	613b      	str	r3, [r7, #16]
}
 80090c6:	bf00      	nop
 80090c8:	bf00      	nop
 80090ca:	e7fd      	b.n	80090c8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d10b      	bne.n	80090ea <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80090d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d6:	f383 8811 	msr	BASEPRI, r3
 80090da:	f3bf 8f6f 	isb	sy
 80090de:	f3bf 8f4f 	dsb	sy
 80090e2:	60fb      	str	r3, [r7, #12]
}
 80090e4:	bf00      	nop
 80090e6:	bf00      	nop
 80090e8:	e7fd      	b.n	80090e6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80090ea:	f000 ffb5 	bl	800a058 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80090ee:	4b1d      	ldr	r3, [pc, #116]	@ (8009164 <xTaskCheckForTimeOut+0xc0>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	69ba      	ldr	r2, [r7, #24]
 80090fa:	1ad3      	subs	r3, r2, r3
 80090fc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009106:	d102      	bne.n	800910e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009108:	2300      	movs	r3, #0
 800910a:	61fb      	str	r3, [r7, #28]
 800910c:	e023      	b.n	8009156 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681a      	ldr	r2, [r3, #0]
 8009112:	4b15      	ldr	r3, [pc, #84]	@ (8009168 <xTaskCheckForTimeOut+0xc4>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	429a      	cmp	r2, r3
 8009118:	d007      	beq.n	800912a <xTaskCheckForTimeOut+0x86>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	69ba      	ldr	r2, [r7, #24]
 8009120:	429a      	cmp	r2, r3
 8009122:	d302      	bcc.n	800912a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009124:	2301      	movs	r3, #1
 8009126:	61fb      	str	r3, [r7, #28]
 8009128:	e015      	b.n	8009156 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	429a      	cmp	r2, r3
 8009132:	d20b      	bcs.n	800914c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	1ad2      	subs	r2, r2, r3
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f7ff ff99 	bl	8009078 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009146:	2300      	movs	r3, #0
 8009148:	61fb      	str	r3, [r7, #28]
 800914a:	e004      	b.n	8009156 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2200      	movs	r2, #0
 8009150:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009152:	2301      	movs	r3, #1
 8009154:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009156:	f000 ffb1 	bl	800a0bc <vPortExitCritical>

	return xReturn;
 800915a:	69fb      	ldr	r3, [r7, #28]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3720      	adds	r7, #32
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}
 8009164:	20001200 	.word	0x20001200
 8009168:	20001214 	.word	0x20001214

0800916c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800916c:	b480      	push	{r7}
 800916e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009170:	4b03      	ldr	r3, [pc, #12]	@ (8009180 <vTaskMissedYield+0x14>)
 8009172:	2201      	movs	r2, #1
 8009174:	601a      	str	r2, [r3, #0]
}
 8009176:	bf00      	nop
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	20001210 	.word	0x20001210

08009184 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800918c:	f000 f852 	bl	8009234 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009190:	4b06      	ldr	r3, [pc, #24]	@ (80091ac <prvIdleTask+0x28>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b01      	cmp	r3, #1
 8009196:	d9f9      	bls.n	800918c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009198:	4b05      	ldr	r3, [pc, #20]	@ (80091b0 <prvIdleTask+0x2c>)
 800919a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80091a8:	e7f0      	b.n	800918c <prvIdleTask+0x8>
 80091aa:	bf00      	nop
 80091ac:	20000d2c 	.word	0x20000d2c
 80091b0:	e000ed04 	.word	0xe000ed04

080091b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091ba:	2300      	movs	r3, #0
 80091bc:	607b      	str	r3, [r7, #4]
 80091be:	e00c      	b.n	80091da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	4613      	mov	r3, r2
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4413      	add	r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	4a12      	ldr	r2, [pc, #72]	@ (8009214 <prvInitialiseTaskLists+0x60>)
 80091cc:	4413      	add	r3, r2
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fe f918 	bl	8007404 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	3301      	adds	r3, #1
 80091d8:	607b      	str	r3, [r7, #4]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	2b37      	cmp	r3, #55	@ 0x37
 80091de:	d9ef      	bls.n	80091c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80091e0:	480d      	ldr	r0, [pc, #52]	@ (8009218 <prvInitialiseTaskLists+0x64>)
 80091e2:	f7fe f90f 	bl	8007404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80091e6:	480d      	ldr	r0, [pc, #52]	@ (800921c <prvInitialiseTaskLists+0x68>)
 80091e8:	f7fe f90c 	bl	8007404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80091ec:	480c      	ldr	r0, [pc, #48]	@ (8009220 <prvInitialiseTaskLists+0x6c>)
 80091ee:	f7fe f909 	bl	8007404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80091f2:	480c      	ldr	r0, [pc, #48]	@ (8009224 <prvInitialiseTaskLists+0x70>)
 80091f4:	f7fe f906 	bl	8007404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80091f8:	480b      	ldr	r0, [pc, #44]	@ (8009228 <prvInitialiseTaskLists+0x74>)
 80091fa:	f7fe f903 	bl	8007404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80091fe:	4b0b      	ldr	r3, [pc, #44]	@ (800922c <prvInitialiseTaskLists+0x78>)
 8009200:	4a05      	ldr	r2, [pc, #20]	@ (8009218 <prvInitialiseTaskLists+0x64>)
 8009202:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009204:	4b0a      	ldr	r3, [pc, #40]	@ (8009230 <prvInitialiseTaskLists+0x7c>)
 8009206:	4a05      	ldr	r2, [pc, #20]	@ (800921c <prvInitialiseTaskLists+0x68>)
 8009208:	601a      	str	r2, [r3, #0]
}
 800920a:	bf00      	nop
 800920c:	3708      	adds	r7, #8
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	20000d2c 	.word	0x20000d2c
 8009218:	2000118c 	.word	0x2000118c
 800921c:	200011a0 	.word	0x200011a0
 8009220:	200011bc 	.word	0x200011bc
 8009224:	200011d0 	.word	0x200011d0
 8009228:	200011e8 	.word	0x200011e8
 800922c:	200011b4 	.word	0x200011b4
 8009230:	200011b8 	.word	0x200011b8

08009234 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800923a:	e019      	b.n	8009270 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800923c:	f000 ff0c 	bl	800a058 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009240:	4b10      	ldr	r3, [pc, #64]	@ (8009284 <prvCheckTasksWaitingTermination+0x50>)
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	3304      	adds	r3, #4
 800924c:	4618      	mov	r0, r3
 800924e:	f7fe f963 	bl	8007518 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009252:	4b0d      	ldr	r3, [pc, #52]	@ (8009288 <prvCheckTasksWaitingTermination+0x54>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	3b01      	subs	r3, #1
 8009258:	4a0b      	ldr	r2, [pc, #44]	@ (8009288 <prvCheckTasksWaitingTermination+0x54>)
 800925a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800925c:	4b0b      	ldr	r3, [pc, #44]	@ (800928c <prvCheckTasksWaitingTermination+0x58>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	3b01      	subs	r3, #1
 8009262:	4a0a      	ldr	r2, [pc, #40]	@ (800928c <prvCheckTasksWaitingTermination+0x58>)
 8009264:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009266:	f000 ff29 	bl	800a0bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f810 	bl	8009290 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009270:	4b06      	ldr	r3, [pc, #24]	@ (800928c <prvCheckTasksWaitingTermination+0x58>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d1e1      	bne.n	800923c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009278:	bf00      	nop
 800927a:	bf00      	nop
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
 8009282:	bf00      	nop
 8009284:	200011d0 	.word	0x200011d0
 8009288:	200011fc 	.word	0x200011fc
 800928c:	200011e4 	.word	0x200011e4

08009290 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009290:	b580      	push	{r7, lr}
 8009292:	b084      	sub	sp, #16
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	3354      	adds	r3, #84	@ 0x54
 800929c:	4618      	mov	r0, r3
 800929e:	f001 f9f3 	bl	800a688 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d108      	bne.n	80092be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092b0:	4618      	mov	r0, r3
 80092b2:	f001 f8c1 	bl	800a438 <vPortFree>
				vPortFree( pxTCB );
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f001 f8be 	bl	800a438 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80092bc:	e019      	b.n	80092f2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d103      	bne.n	80092d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f001 f8b5 	bl	800a438 <vPortFree>
	}
 80092ce:	e010      	b.n	80092f2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80092d6:	2b02      	cmp	r3, #2
 80092d8:	d00b      	beq.n	80092f2 <prvDeleteTCB+0x62>
	__asm volatile
 80092da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092de:	f383 8811 	msr	BASEPRI, r3
 80092e2:	f3bf 8f6f 	isb	sy
 80092e6:	f3bf 8f4f 	dsb	sy
 80092ea:	60fb      	str	r3, [r7, #12]
}
 80092ec:	bf00      	nop
 80092ee:	bf00      	nop
 80092f0:	e7fd      	b.n	80092ee <prvDeleteTCB+0x5e>
	}
 80092f2:	bf00      	nop
 80092f4:	3710      	adds	r7, #16
 80092f6:	46bd      	mov	sp, r7
 80092f8:	bd80      	pop	{r7, pc}
	...

080092fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80092fc:	b480      	push	{r7}
 80092fe:	b083      	sub	sp, #12
 8009300:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009302:	4b0c      	ldr	r3, [pc, #48]	@ (8009334 <prvResetNextTaskUnblockTime+0x38>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2b00      	cmp	r3, #0
 800930a:	d104      	bne.n	8009316 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800930c:	4b0a      	ldr	r3, [pc, #40]	@ (8009338 <prvResetNextTaskUnblockTime+0x3c>)
 800930e:	f04f 32ff 	mov.w	r2, #4294967295
 8009312:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009314:	e008      	b.n	8009328 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009316:	4b07      	ldr	r3, [pc, #28]	@ (8009334 <prvResetNextTaskUnblockTime+0x38>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	68db      	ldr	r3, [r3, #12]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	4a04      	ldr	r2, [pc, #16]	@ (8009338 <prvResetNextTaskUnblockTime+0x3c>)
 8009326:	6013      	str	r3, [r2, #0]
}
 8009328:	bf00      	nop
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	200011b4 	.word	0x200011b4
 8009338:	2000121c 	.word	0x2000121c

0800933c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009342:	4b0b      	ldr	r3, [pc, #44]	@ (8009370 <xTaskGetSchedulerState+0x34>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d102      	bne.n	8009350 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800934a:	2301      	movs	r3, #1
 800934c:	607b      	str	r3, [r7, #4]
 800934e:	e008      	b.n	8009362 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009350:	4b08      	ldr	r3, [pc, #32]	@ (8009374 <xTaskGetSchedulerState+0x38>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d102      	bne.n	800935e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009358:	2302      	movs	r3, #2
 800935a:	607b      	str	r3, [r7, #4]
 800935c:	e001      	b.n	8009362 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800935e:	2300      	movs	r3, #0
 8009360:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009362:	687b      	ldr	r3, [r7, #4]
	}
 8009364:	4618      	mov	r0, r3
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	20001208 	.word	0x20001208
 8009374:	20001224 	.word	0x20001224

08009378 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009378:	b580      	push	{r7, lr}
 800937a:	b084      	sub	sp, #16
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009384:	2300      	movs	r3, #0
 8009386:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d051      	beq.n	8009432 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800938e:	68bb      	ldr	r3, [r7, #8]
 8009390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009392:	4b2a      	ldr	r3, [pc, #168]	@ (800943c <xTaskPriorityInherit+0xc4>)
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009398:	429a      	cmp	r2, r3
 800939a:	d241      	bcs.n	8009420 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	699b      	ldr	r3, [r3, #24]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	db06      	blt.n	80093b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093a4:	4b25      	ldr	r3, [pc, #148]	@ (800943c <xTaskPriorityInherit+0xc4>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	6959      	ldr	r1, [r3, #20]
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093ba:	4613      	mov	r3, r2
 80093bc:	009b      	lsls	r3, r3, #2
 80093be:	4413      	add	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4a1f      	ldr	r2, [pc, #124]	@ (8009440 <xTaskPriorityInherit+0xc8>)
 80093c4:	4413      	add	r3, r2
 80093c6:	4299      	cmp	r1, r3
 80093c8:	d122      	bne.n	8009410 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	3304      	adds	r3, #4
 80093ce:	4618      	mov	r0, r3
 80093d0:	f7fe f8a2 	bl	8007518 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093d4:	4b19      	ldr	r3, [pc, #100]	@ (800943c <xTaskPriorityInherit+0xc4>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e2:	4b18      	ldr	r3, [pc, #96]	@ (8009444 <xTaskPriorityInherit+0xcc>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d903      	bls.n	80093f2 <xTaskPriorityInherit+0x7a>
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ee:	4a15      	ldr	r2, [pc, #84]	@ (8009444 <xTaskPriorityInherit+0xcc>)
 80093f0:	6013      	str	r3, [r2, #0]
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f6:	4613      	mov	r3, r2
 80093f8:	009b      	lsls	r3, r3, #2
 80093fa:	4413      	add	r3, r2
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	4a10      	ldr	r2, [pc, #64]	@ (8009440 <xTaskPriorityInherit+0xc8>)
 8009400:	441a      	add	r2, r3
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	3304      	adds	r3, #4
 8009406:	4619      	mov	r1, r3
 8009408:	4610      	mov	r0, r2
 800940a:	f7fe f828 	bl	800745e <vListInsertEnd>
 800940e:	e004      	b.n	800941a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009410:	4b0a      	ldr	r3, [pc, #40]	@ (800943c <xTaskPriorityInherit+0xc4>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800941a:	2301      	movs	r3, #1
 800941c:	60fb      	str	r3, [r7, #12]
 800941e:	e008      	b.n	8009432 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009420:	68bb      	ldr	r3, [r7, #8]
 8009422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009424:	4b05      	ldr	r3, [pc, #20]	@ (800943c <xTaskPriorityInherit+0xc4>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800942a:	429a      	cmp	r2, r3
 800942c:	d201      	bcs.n	8009432 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800942e:	2301      	movs	r3, #1
 8009430:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009432:	68fb      	ldr	r3, [r7, #12]
	}
 8009434:	4618      	mov	r0, r3
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}
 800943c:	20000d28 	.word	0x20000d28
 8009440:	20000d2c 	.word	0x20000d2c
 8009444:	20001204 	.word	0x20001204

08009448 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009448:	b580      	push	{r7, lr}
 800944a:	b086      	sub	sp, #24
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009454:	2300      	movs	r3, #0
 8009456:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d058      	beq.n	8009510 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800945e:	4b2f      	ldr	r3, [pc, #188]	@ (800951c <xTaskPriorityDisinherit+0xd4>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	693a      	ldr	r2, [r7, #16]
 8009464:	429a      	cmp	r2, r3
 8009466:	d00b      	beq.n	8009480 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800946c:	f383 8811 	msr	BASEPRI, r3
 8009470:	f3bf 8f6f 	isb	sy
 8009474:	f3bf 8f4f 	dsb	sy
 8009478:	60fb      	str	r3, [r7, #12]
}
 800947a:	bf00      	nop
 800947c:	bf00      	nop
 800947e:	e7fd      	b.n	800947c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009484:	2b00      	cmp	r3, #0
 8009486:	d10b      	bne.n	80094a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800948c:	f383 8811 	msr	BASEPRI, r3
 8009490:	f3bf 8f6f 	isb	sy
 8009494:	f3bf 8f4f 	dsb	sy
 8009498:	60bb      	str	r3, [r7, #8]
}
 800949a:	bf00      	nop
 800949c:	bf00      	nop
 800949e:	e7fd      	b.n	800949c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094a4:	1e5a      	subs	r2, r3, #1
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094b2:	429a      	cmp	r2, r3
 80094b4:	d02c      	beq.n	8009510 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d128      	bne.n	8009510 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	3304      	adds	r3, #4
 80094c2:	4618      	mov	r0, r3
 80094c4:	f7fe f828 	bl	8007518 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80094c8:	693b      	ldr	r3, [r7, #16]
 80094ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094cc:	693b      	ldr	r3, [r7, #16]
 80094ce:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80094d8:	693b      	ldr	r3, [r7, #16]
 80094da:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009520 <xTaskPriorityDisinherit+0xd8>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d903      	bls.n	80094f0 <xTaskPriorityDisinherit+0xa8>
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ec:	4a0c      	ldr	r2, [pc, #48]	@ (8009520 <xTaskPriorityDisinherit+0xd8>)
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f4:	4613      	mov	r3, r2
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	4a09      	ldr	r2, [pc, #36]	@ (8009524 <xTaskPriorityDisinherit+0xdc>)
 80094fe:	441a      	add	r2, r3
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	3304      	adds	r3, #4
 8009504:	4619      	mov	r1, r3
 8009506:	4610      	mov	r0, r2
 8009508:	f7fd ffa9 	bl	800745e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800950c:	2301      	movs	r3, #1
 800950e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009510:	697b      	ldr	r3, [r7, #20]
	}
 8009512:	4618      	mov	r0, r3
 8009514:	3718      	adds	r7, #24
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	20000d28 	.word	0x20000d28
 8009520:	20001204 	.word	0x20001204
 8009524:	20000d2c 	.word	0x20000d2c

08009528 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009528:	b580      	push	{r7, lr}
 800952a:	b088      	sub	sp, #32
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009536:	2301      	movs	r3, #1
 8009538:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d06c      	beq.n	800961a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10b      	bne.n	8009560 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954c:	f383 8811 	msr	BASEPRI, r3
 8009550:	f3bf 8f6f 	isb	sy
 8009554:	f3bf 8f4f 	dsb	sy
 8009558:	60fb      	str	r3, [r7, #12]
}
 800955a:	bf00      	nop
 800955c:	bf00      	nop
 800955e:	e7fd      	b.n	800955c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009560:	69bb      	ldr	r3, [r7, #24]
 8009562:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	429a      	cmp	r2, r3
 8009568:	d902      	bls.n	8009570 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	61fb      	str	r3, [r7, #28]
 800956e:	e002      	b.n	8009576 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009574:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009576:	69bb      	ldr	r3, [r7, #24]
 8009578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957a:	69fa      	ldr	r2, [r7, #28]
 800957c:	429a      	cmp	r2, r3
 800957e:	d04c      	beq.n	800961a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009584:	697a      	ldr	r2, [r7, #20]
 8009586:	429a      	cmp	r2, r3
 8009588:	d147      	bne.n	800961a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800958a:	4b26      	ldr	r3, [pc, #152]	@ (8009624 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69ba      	ldr	r2, [r7, #24]
 8009590:	429a      	cmp	r2, r3
 8009592:	d10b      	bne.n	80095ac <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	60bb      	str	r3, [r7, #8]
}
 80095a6:	bf00      	nop
 80095a8:	bf00      	nop
 80095aa:	e7fd      	b.n	80095a8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80095ac:	69bb      	ldr	r3, [r7, #24]
 80095ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80095b2:	69bb      	ldr	r3, [r7, #24]
 80095b4:	69fa      	ldr	r2, [r7, #28]
 80095b6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	699b      	ldr	r3, [r3, #24]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	db04      	blt.n	80095ca <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095c6:	69bb      	ldr	r3, [r7, #24]
 80095c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	6959      	ldr	r1, [r3, #20]
 80095ce:	693a      	ldr	r2, [r7, #16]
 80095d0:	4613      	mov	r3, r2
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	4413      	add	r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4a13      	ldr	r2, [pc, #76]	@ (8009628 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80095da:	4413      	add	r3, r2
 80095dc:	4299      	cmp	r1, r3
 80095de:	d11c      	bne.n	800961a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	3304      	adds	r3, #4
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fd ff97 	bl	8007518 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ee:	4b0f      	ldr	r3, [pc, #60]	@ (800962c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d903      	bls.n	80095fe <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095fa:	4a0c      	ldr	r2, [pc, #48]	@ (800962c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80095fc:	6013      	str	r3, [r2, #0]
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009602:	4613      	mov	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	4413      	add	r3, r2
 8009608:	009b      	lsls	r3, r3, #2
 800960a:	4a07      	ldr	r2, [pc, #28]	@ (8009628 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800960c:	441a      	add	r2, r3
 800960e:	69bb      	ldr	r3, [r7, #24]
 8009610:	3304      	adds	r3, #4
 8009612:	4619      	mov	r1, r3
 8009614:	4610      	mov	r0, r2
 8009616:	f7fd ff22 	bl	800745e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800961a:	bf00      	nop
 800961c:	3720      	adds	r7, #32
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20000d28 	.word	0x20000d28
 8009628:	20000d2c 	.word	0x20000d2c
 800962c:	20001204 	.word	0x20001204

08009630 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009630:	b480      	push	{r7}
 8009632:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009634:	4b07      	ldr	r3, [pc, #28]	@ (8009654 <pvTaskIncrementMutexHeldCount+0x24>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d004      	beq.n	8009646 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800963c:	4b05      	ldr	r3, [pc, #20]	@ (8009654 <pvTaskIncrementMutexHeldCount+0x24>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009642:	3201      	adds	r2, #1
 8009644:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009646:	4b03      	ldr	r3, [pc, #12]	@ (8009654 <pvTaskIncrementMutexHeldCount+0x24>)
 8009648:	681b      	ldr	r3, [r3, #0]
	}
 800964a:	4618      	mov	r0, r3
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr
 8009654:	20000d28 	.word	0x20000d28

08009658 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009662:	4b21      	ldr	r3, [pc, #132]	@ (80096e8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009668:	4b20      	ldr	r3, [pc, #128]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3304      	adds	r3, #4
 800966e:	4618      	mov	r0, r3
 8009670:	f7fd ff52 	bl	8007518 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800967a:	d10a      	bne.n	8009692 <prvAddCurrentTaskToDelayedList+0x3a>
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d007      	beq.n	8009692 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009682:	4b1a      	ldr	r3, [pc, #104]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	3304      	adds	r3, #4
 8009688:	4619      	mov	r1, r3
 800968a:	4819      	ldr	r0, [pc, #100]	@ (80096f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800968c:	f7fd fee7 	bl	800745e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009690:	e026      	b.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4413      	add	r3, r2
 8009698:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800969a:	4b14      	ldr	r3, [pc, #80]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d209      	bcs.n	80096be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096aa:	4b12      	ldr	r3, [pc, #72]	@ (80096f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	4b0f      	ldr	r3, [pc, #60]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	3304      	adds	r3, #4
 80096b4:	4619      	mov	r1, r3
 80096b6:	4610      	mov	r0, r2
 80096b8:	f7fd fef5 	bl	80074a6 <vListInsert>
}
 80096bc:	e010      	b.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096be:	4b0e      	ldr	r3, [pc, #56]	@ (80096f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	4b0a      	ldr	r3, [pc, #40]	@ (80096ec <prvAddCurrentTaskToDelayedList+0x94>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	3304      	adds	r3, #4
 80096c8:	4619      	mov	r1, r3
 80096ca:	4610      	mov	r0, r2
 80096cc:	f7fd feeb 	bl	80074a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80096d0:	4b0a      	ldr	r3, [pc, #40]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68ba      	ldr	r2, [r7, #8]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d202      	bcs.n	80096e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80096da:	4a08      	ldr	r2, [pc, #32]	@ (80096fc <prvAddCurrentTaskToDelayedList+0xa4>)
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	6013      	str	r3, [r2, #0]
}
 80096e0:	bf00      	nop
 80096e2:	3710      	adds	r7, #16
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}
 80096e8:	20001200 	.word	0x20001200
 80096ec:	20000d28 	.word	0x20000d28
 80096f0:	200011e8 	.word	0x200011e8
 80096f4:	200011b8 	.word	0x200011b8
 80096f8:	200011b4 	.word	0x200011b4
 80096fc:	2000121c 	.word	0x2000121c

08009700 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b08a      	sub	sp, #40	@ 0x28
 8009704:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800970a:	f000 fb13 	bl	8009d34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800970e:	4b1d      	ldr	r3, [pc, #116]	@ (8009784 <xTimerCreateTimerTask+0x84>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d021      	beq.n	800975a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009716:	2300      	movs	r3, #0
 8009718:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800971a:	2300      	movs	r3, #0
 800971c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800971e:	1d3a      	adds	r2, r7, #4
 8009720:	f107 0108 	add.w	r1, r7, #8
 8009724:	f107 030c 	add.w	r3, r7, #12
 8009728:	4618      	mov	r0, r3
 800972a:	f7fd fcd3 	bl	80070d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800972e:	6879      	ldr	r1, [r7, #4]
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	9202      	str	r2, [sp, #8]
 8009736:	9301      	str	r3, [sp, #4]
 8009738:	2302      	movs	r3, #2
 800973a:	9300      	str	r3, [sp, #0]
 800973c:	2300      	movs	r3, #0
 800973e:	460a      	mov	r2, r1
 8009740:	4911      	ldr	r1, [pc, #68]	@ (8009788 <xTimerCreateTimerTask+0x88>)
 8009742:	4812      	ldr	r0, [pc, #72]	@ (800978c <xTimerCreateTimerTask+0x8c>)
 8009744:	f7fe ff3e 	bl	80085c4 <xTaskCreateStatic>
 8009748:	4603      	mov	r3, r0
 800974a:	4a11      	ldr	r2, [pc, #68]	@ (8009790 <xTimerCreateTimerTask+0x90>)
 800974c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800974e:	4b10      	ldr	r3, [pc, #64]	@ (8009790 <xTimerCreateTimerTask+0x90>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d001      	beq.n	800975a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009756:	2301      	movs	r3, #1
 8009758:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10b      	bne.n	8009778 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009764:	f383 8811 	msr	BASEPRI, r3
 8009768:	f3bf 8f6f 	isb	sy
 800976c:	f3bf 8f4f 	dsb	sy
 8009770:	613b      	str	r3, [r7, #16]
}
 8009772:	bf00      	nop
 8009774:	bf00      	nop
 8009776:	e7fd      	b.n	8009774 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009778:	697b      	ldr	r3, [r7, #20]
}
 800977a:	4618      	mov	r0, r3
 800977c:	3718      	adds	r7, #24
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	20001258 	.word	0x20001258
 8009788:	0800a8c4 	.word	0x0800a8c4
 800978c:	080098cd 	.word	0x080098cd
 8009790:	2000125c 	.word	0x2000125c

08009794 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b08a      	sub	sp, #40	@ 0x28
 8009798:	af00      	add	r7, sp, #0
 800979a:	60f8      	str	r0, [r7, #12]
 800979c:	60b9      	str	r1, [r7, #8]
 800979e:	607a      	str	r2, [r7, #4]
 80097a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80097a2:	2300      	movs	r3, #0
 80097a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d10b      	bne.n	80097c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80097ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b0:	f383 8811 	msr	BASEPRI, r3
 80097b4:	f3bf 8f6f 	isb	sy
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	623b      	str	r3, [r7, #32]
}
 80097be:	bf00      	nop
 80097c0:	bf00      	nop
 80097c2:	e7fd      	b.n	80097c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80097c4:	4b19      	ldr	r3, [pc, #100]	@ (800982c <xTimerGenericCommand+0x98>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d02a      	beq.n	8009822 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	2b05      	cmp	r3, #5
 80097dc:	dc18      	bgt.n	8009810 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097de:	f7ff fdad 	bl	800933c <xTaskGetSchedulerState>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b02      	cmp	r3, #2
 80097e6:	d109      	bne.n	80097fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097e8:	4b10      	ldr	r3, [pc, #64]	@ (800982c <xTimerGenericCommand+0x98>)
 80097ea:	6818      	ldr	r0, [r3, #0]
 80097ec:	f107 0110 	add.w	r1, r7, #16
 80097f0:	2300      	movs	r3, #0
 80097f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097f4:	f7fe f86e 	bl	80078d4 <xQueueGenericSend>
 80097f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80097fa:	e012      	b.n	8009822 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80097fc:	4b0b      	ldr	r3, [pc, #44]	@ (800982c <xTimerGenericCommand+0x98>)
 80097fe:	6818      	ldr	r0, [r3, #0]
 8009800:	f107 0110 	add.w	r1, r7, #16
 8009804:	2300      	movs	r3, #0
 8009806:	2200      	movs	r2, #0
 8009808:	f7fe f864 	bl	80078d4 <xQueueGenericSend>
 800980c:	6278      	str	r0, [r7, #36]	@ 0x24
 800980e:	e008      	b.n	8009822 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009810:	4b06      	ldr	r3, [pc, #24]	@ (800982c <xTimerGenericCommand+0x98>)
 8009812:	6818      	ldr	r0, [r3, #0]
 8009814:	f107 0110 	add.w	r1, r7, #16
 8009818:	2300      	movs	r3, #0
 800981a:	683a      	ldr	r2, [r7, #0]
 800981c:	f7fe f95c 	bl	8007ad8 <xQueueGenericSendFromISR>
 8009820:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009824:	4618      	mov	r0, r3
 8009826:	3728      	adds	r7, #40	@ 0x28
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}
 800982c:	20001258 	.word	0x20001258

08009830 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009830:	b580      	push	{r7, lr}
 8009832:	b088      	sub	sp, #32
 8009834:	af02      	add	r7, sp, #8
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800983a:	4b23      	ldr	r3, [pc, #140]	@ (80098c8 <prvProcessExpiredTimer+0x98>)
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	68db      	ldr	r3, [r3, #12]
 8009842:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	3304      	adds	r3, #4
 8009848:	4618      	mov	r0, r3
 800984a:	f7fd fe65 	bl	8007518 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009854:	f003 0304 	and.w	r3, r3, #4
 8009858:	2b00      	cmp	r3, #0
 800985a:	d023      	beq.n	80098a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	699a      	ldr	r2, [r3, #24]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	18d1      	adds	r1, r2, r3
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	6978      	ldr	r0, [r7, #20]
 800986a:	f000 f8d5 	bl	8009a18 <prvInsertTimerInActiveList>
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	d020      	beq.n	80098b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009874:	2300      	movs	r3, #0
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	2300      	movs	r3, #0
 800987a:	687a      	ldr	r2, [r7, #4]
 800987c:	2100      	movs	r1, #0
 800987e:	6978      	ldr	r0, [r7, #20]
 8009880:	f7ff ff88 	bl	8009794 <xTimerGenericCommand>
 8009884:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009886:	693b      	ldr	r3, [r7, #16]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d114      	bne.n	80098b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800988c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009890:	f383 8811 	msr	BASEPRI, r3
 8009894:	f3bf 8f6f 	isb	sy
 8009898:	f3bf 8f4f 	dsb	sy
 800989c:	60fb      	str	r3, [r7, #12]
}
 800989e:	bf00      	nop
 80098a0:	bf00      	nop
 80098a2:	e7fd      	b.n	80098a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098aa:	f023 0301 	bic.w	r3, r3, #1
 80098ae:	b2da      	uxtb	r2, r3
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	6a1b      	ldr	r3, [r3, #32]
 80098ba:	6978      	ldr	r0, [r7, #20]
 80098bc:	4798      	blx	r3
}
 80098be:	bf00      	nop
 80098c0:	3718      	adds	r7, #24
 80098c2:	46bd      	mov	sp, r7
 80098c4:	bd80      	pop	{r7, pc}
 80098c6:	bf00      	nop
 80098c8:	20001250 	.word	0x20001250

080098cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098d4:	f107 0308 	add.w	r3, r7, #8
 80098d8:	4618      	mov	r0, r3
 80098da:	f000 f859 	bl	8009990 <prvGetNextExpireTime>
 80098de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	4619      	mov	r1, r3
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	f000 f805 	bl	80098f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098ea:	f000 f8d7 	bl	8009a9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098ee:	bf00      	nop
 80098f0:	e7f0      	b.n	80098d4 <prvTimerTask+0x8>
	...

080098f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098fe:	f7ff f8c5 	bl	8008a8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009902:	f107 0308 	add.w	r3, r7, #8
 8009906:	4618      	mov	r0, r3
 8009908:	f000 f866 	bl	80099d8 <prvSampleTimeNow>
 800990c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800990e:	68bb      	ldr	r3, [r7, #8]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d130      	bne.n	8009976 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d10a      	bne.n	8009930 <prvProcessTimerOrBlockTask+0x3c>
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	429a      	cmp	r2, r3
 8009920:	d806      	bhi.n	8009930 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009922:	f7ff f8c1 	bl	8008aa8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009926:	68f9      	ldr	r1, [r7, #12]
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f7ff ff81 	bl	8009830 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800992e:	e024      	b.n	800997a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d008      	beq.n	8009948 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009936:	4b13      	ldr	r3, [pc, #76]	@ (8009984 <prvProcessTimerOrBlockTask+0x90>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d101      	bne.n	8009944 <prvProcessTimerOrBlockTask+0x50>
 8009940:	2301      	movs	r3, #1
 8009942:	e000      	b.n	8009946 <prvProcessTimerOrBlockTask+0x52>
 8009944:	2300      	movs	r3, #0
 8009946:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009948:	4b0f      	ldr	r3, [pc, #60]	@ (8009988 <prvProcessTimerOrBlockTask+0x94>)
 800994a:	6818      	ldr	r0, [r3, #0]
 800994c:	687a      	ldr	r2, [r7, #4]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	1ad3      	subs	r3, r2, r3
 8009952:	683a      	ldr	r2, [r7, #0]
 8009954:	4619      	mov	r1, r3
 8009956:	f7fe fe01 	bl	800855c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800995a:	f7ff f8a5 	bl	8008aa8 <xTaskResumeAll>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d10a      	bne.n	800997a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009964:	4b09      	ldr	r3, [pc, #36]	@ (800998c <prvProcessTimerOrBlockTask+0x98>)
 8009966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800996a:	601a      	str	r2, [r3, #0]
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	f3bf 8f6f 	isb	sy
}
 8009974:	e001      	b.n	800997a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009976:	f7ff f897 	bl	8008aa8 <xTaskResumeAll>
}
 800997a:	bf00      	nop
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	20001254 	.word	0x20001254
 8009988:	20001258 	.word	0x20001258
 800998c:	e000ed04 	.word	0xe000ed04

08009990 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009998:	4b0e      	ldr	r3, [pc, #56]	@ (80099d4 <prvGetNextExpireTime+0x44>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d101      	bne.n	80099a6 <prvGetNextExpireTime+0x16>
 80099a2:	2201      	movs	r2, #1
 80099a4:	e000      	b.n	80099a8 <prvGetNextExpireTime+0x18>
 80099a6:	2200      	movs	r2, #0
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d105      	bne.n	80099c0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80099b4:	4b07      	ldr	r3, [pc, #28]	@ (80099d4 <prvGetNextExpireTime+0x44>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	68db      	ldr	r3, [r3, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	60fb      	str	r3, [r7, #12]
 80099be:	e001      	b.n	80099c4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80099c0:	2300      	movs	r3, #0
 80099c2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80099c4:	68fb      	ldr	r3, [r7, #12]
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3714      	adds	r7, #20
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
 80099d2:	bf00      	nop
 80099d4:	20001250 	.word	0x20001250

080099d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b084      	sub	sp, #16
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099e0:	f7ff f900 	bl	8008be4 <xTaskGetTickCount>
 80099e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80099e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009a14 <prvSampleTimeNow+0x3c>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d205      	bcs.n	80099fc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80099f0:	f000 f93a 	bl	8009c68 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2201      	movs	r2, #1
 80099f8:	601a      	str	r2, [r3, #0]
 80099fa:	e002      	b.n	8009a02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009a02:	4a04      	ldr	r2, [pc, #16]	@ (8009a14 <prvSampleTimeNow+0x3c>)
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009a08:	68fb      	ldr	r3, [r7, #12]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3710      	adds	r7, #16
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	20001260 	.word	0x20001260

08009a18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b086      	sub	sp, #24
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
 8009a24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009a26:	2300      	movs	r3, #0
 8009a28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	68ba      	ldr	r2, [r7, #8]
 8009a2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a36:	68ba      	ldr	r2, [r7, #8]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	429a      	cmp	r2, r3
 8009a3c:	d812      	bhi.n	8009a64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a3e:	687a      	ldr	r2, [r7, #4]
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	1ad2      	subs	r2, r2, r3
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	699b      	ldr	r3, [r3, #24]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d302      	bcc.n	8009a52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a4c:	2301      	movs	r3, #1
 8009a4e:	617b      	str	r3, [r7, #20]
 8009a50:	e01b      	b.n	8009a8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a52:	4b10      	ldr	r3, [pc, #64]	@ (8009a94 <prvInsertTimerInActiveList+0x7c>)
 8009a54:	681a      	ldr	r2, [r3, #0]
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	3304      	adds	r3, #4
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	f7fd fd22 	bl	80074a6 <vListInsert>
 8009a62:	e012      	b.n	8009a8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a64:	687a      	ldr	r2, [r7, #4]
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	429a      	cmp	r2, r3
 8009a6a:	d206      	bcs.n	8009a7a <prvInsertTimerInActiveList+0x62>
 8009a6c:	68ba      	ldr	r2, [r7, #8]
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	429a      	cmp	r2, r3
 8009a72:	d302      	bcc.n	8009a7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a74:	2301      	movs	r3, #1
 8009a76:	617b      	str	r3, [r7, #20]
 8009a78:	e007      	b.n	8009a8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a7a:	4b07      	ldr	r3, [pc, #28]	@ (8009a98 <prvInsertTimerInActiveList+0x80>)
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	3304      	adds	r3, #4
 8009a82:	4619      	mov	r1, r3
 8009a84:	4610      	mov	r0, r2
 8009a86:	f7fd fd0e 	bl	80074a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a8a:	697b      	ldr	r3, [r7, #20]
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3718      	adds	r7, #24
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}
 8009a94:	20001254 	.word	0x20001254
 8009a98:	20001250 	.word	0x20001250

08009a9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b08e      	sub	sp, #56	@ 0x38
 8009aa0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009aa2:	e0ce      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	da19      	bge.n	8009ade <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009aaa:	1d3b      	adds	r3, r7, #4
 8009aac:	3304      	adds	r3, #4
 8009aae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d10b      	bne.n	8009ace <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aba:	f383 8811 	msr	BASEPRI, r3
 8009abe:	f3bf 8f6f 	isb	sy
 8009ac2:	f3bf 8f4f 	dsb	sy
 8009ac6:	61fb      	str	r3, [r7, #28]
}
 8009ac8:	bf00      	nop
 8009aca:	bf00      	nop
 8009acc:	e7fd      	b.n	8009aca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ad4:	6850      	ldr	r0, [r2, #4]
 8009ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ad8:	6892      	ldr	r2, [r2, #8]
 8009ada:	4611      	mov	r1, r2
 8009adc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	f2c0 80ae 	blt.w	8009c42 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aec:	695b      	ldr	r3, [r3, #20]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d004      	beq.n	8009afc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af4:	3304      	adds	r3, #4
 8009af6:	4618      	mov	r0, r3
 8009af8:	f7fd fd0e 	bl	8007518 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009afc:	463b      	mov	r3, r7
 8009afe:	4618      	mov	r0, r3
 8009b00:	f7ff ff6a 	bl	80099d8 <prvSampleTimeNow>
 8009b04:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2b09      	cmp	r3, #9
 8009b0a:	f200 8097 	bhi.w	8009c3c <prvProcessReceivedCommands+0x1a0>
 8009b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b14 <prvProcessReceivedCommands+0x78>)
 8009b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b14:	08009b3d 	.word	0x08009b3d
 8009b18:	08009b3d 	.word	0x08009b3d
 8009b1c:	08009b3d 	.word	0x08009b3d
 8009b20:	08009bb3 	.word	0x08009bb3
 8009b24:	08009bc7 	.word	0x08009bc7
 8009b28:	08009c13 	.word	0x08009c13
 8009b2c:	08009b3d 	.word	0x08009b3d
 8009b30:	08009b3d 	.word	0x08009b3d
 8009b34:	08009bb3 	.word	0x08009bb3
 8009b38:	08009bc7 	.word	0x08009bc7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b42:	f043 0301 	orr.w	r3, r3, #1
 8009b46:	b2da      	uxtb	r2, r3
 8009b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b4e:	68ba      	ldr	r2, [r7, #8]
 8009b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	18d1      	adds	r1, r2, r3
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b5c:	f7ff ff5c 	bl	8009a18 <prvInsertTimerInActiveList>
 8009b60:	4603      	mov	r3, r0
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d06c      	beq.n	8009c40 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b68:	6a1b      	ldr	r3, [r3, #32]
 8009b6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009b74:	f003 0304 	and.w	r3, r3, #4
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d061      	beq.n	8009c40 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b80:	699b      	ldr	r3, [r3, #24]
 8009b82:	441a      	add	r2, r3
 8009b84:	2300      	movs	r3, #0
 8009b86:	9300      	str	r3, [sp, #0]
 8009b88:	2300      	movs	r3, #0
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b8e:	f7ff fe01 	bl	8009794 <xTimerGenericCommand>
 8009b92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009b94:	6a3b      	ldr	r3, [r7, #32]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d152      	bne.n	8009c40 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9e:	f383 8811 	msr	BASEPRI, r3
 8009ba2:	f3bf 8f6f 	isb	sy
 8009ba6:	f3bf 8f4f 	dsb	sy
 8009baa:	61bb      	str	r3, [r7, #24]
}
 8009bac:	bf00      	nop
 8009bae:	bf00      	nop
 8009bb0:	e7fd      	b.n	8009bae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bb8:	f023 0301 	bic.w	r3, r3, #1
 8009bbc:	b2da      	uxtb	r2, r3
 8009bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009bc4:	e03d      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bcc:	f043 0301 	orr.w	r3, r3, #1
 8009bd0:	b2da      	uxtb	r2, r3
 8009bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bd4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009bd8:	68ba      	ldr	r2, [r7, #8]
 8009bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bdc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be0:	699b      	ldr	r3, [r3, #24]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10b      	bne.n	8009bfe <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bea:	f383 8811 	msr	BASEPRI, r3
 8009bee:	f3bf 8f6f 	isb	sy
 8009bf2:	f3bf 8f4f 	dsb	sy
 8009bf6:	617b      	str	r3, [r7, #20]
}
 8009bf8:	bf00      	nop
 8009bfa:	bf00      	nop
 8009bfc:	e7fd      	b.n	8009bfa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c00:	699a      	ldr	r2, [r3, #24]
 8009c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c04:	18d1      	adds	r1, r2, r3
 8009c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c0c:	f7ff ff04 	bl	8009a18 <prvInsertTimerInActiveList>
					break;
 8009c10:	e017      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009c12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c18:	f003 0302 	and.w	r3, r3, #2
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d103      	bne.n	8009c28 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009c20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c22:	f000 fc09 	bl	800a438 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009c26:	e00c      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c2e:	f023 0301 	bic.w	r3, r3, #1
 8009c32:	b2da      	uxtb	r2, r3
 8009c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009c3a:	e002      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009c3c:	bf00      	nop
 8009c3e:	e000      	b.n	8009c42 <prvProcessReceivedCommands+0x1a6>
					break;
 8009c40:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c42:	4b08      	ldr	r3, [pc, #32]	@ (8009c64 <prvProcessReceivedCommands+0x1c8>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	1d39      	adds	r1, r7, #4
 8009c48:	2200      	movs	r2, #0
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	f7fe f872 	bl	8007d34 <xQueueReceive>
 8009c50:	4603      	mov	r3, r0
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f47f af26 	bne.w	8009aa4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009c58:	bf00      	nop
 8009c5a:	bf00      	nop
 8009c5c:	3730      	adds	r7, #48	@ 0x30
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	20001258 	.word	0x20001258

08009c68 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b088      	sub	sp, #32
 8009c6c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c6e:	e049      	b.n	8009d04 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c70:	4b2e      	ldr	r3, [pc, #184]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c7a:	4b2c      	ldr	r3, [pc, #176]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	68db      	ldr	r3, [r3, #12]
 8009c80:	68db      	ldr	r3, [r3, #12]
 8009c82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	3304      	adds	r3, #4
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7fd fc45 	bl	8007518 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	6a1b      	ldr	r3, [r3, #32]
 8009c92:	68f8      	ldr	r0, [r7, #12]
 8009c94:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c9c:	f003 0304 	and.w	r3, r3, #4
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d02f      	beq.n	8009d04 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	699b      	ldr	r3, [r3, #24]
 8009ca8:	693a      	ldr	r2, [r7, #16]
 8009caa:	4413      	add	r3, r2
 8009cac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009cae:	68ba      	ldr	r2, [r7, #8]
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d90e      	bls.n	8009cd4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	68fa      	ldr	r2, [r7, #12]
 8009cc0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cc2:	4b1a      	ldr	r3, [pc, #104]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009cc4:	681a      	ldr	r2, [r3, #0]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	3304      	adds	r3, #4
 8009cca:	4619      	mov	r1, r3
 8009ccc:	4610      	mov	r0, r2
 8009cce:	f7fd fbea 	bl	80074a6 <vListInsert>
 8009cd2:	e017      	b.n	8009d04 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	2300      	movs	r3, #0
 8009cda:	693a      	ldr	r2, [r7, #16]
 8009cdc:	2100      	movs	r1, #0
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	f7ff fd58 	bl	8009794 <xTimerGenericCommand>
 8009ce4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d10b      	bne.n	8009d04 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf0:	f383 8811 	msr	BASEPRI, r3
 8009cf4:	f3bf 8f6f 	isb	sy
 8009cf8:	f3bf 8f4f 	dsb	sy
 8009cfc:	603b      	str	r3, [r7, #0]
}
 8009cfe:	bf00      	nop
 8009d00:	bf00      	nop
 8009d02:	e7fd      	b.n	8009d00 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d04:	4b09      	ldr	r3, [pc, #36]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1b0      	bne.n	8009c70 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009d0e:	4b07      	ldr	r3, [pc, #28]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009d14:	4b06      	ldr	r3, [pc, #24]	@ (8009d30 <prvSwitchTimerLists+0xc8>)
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	4a04      	ldr	r2, [pc, #16]	@ (8009d2c <prvSwitchTimerLists+0xc4>)
 8009d1a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009d1c:	4a04      	ldr	r2, [pc, #16]	@ (8009d30 <prvSwitchTimerLists+0xc8>)
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	6013      	str	r3, [r2, #0]
}
 8009d22:	bf00      	nop
 8009d24:	3718      	adds	r7, #24
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	20001250 	.word	0x20001250
 8009d30:	20001254 	.word	0x20001254

08009d34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b082      	sub	sp, #8
 8009d38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009d3a:	f000 f98d 	bl	800a058 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009d3e:	4b15      	ldr	r3, [pc, #84]	@ (8009d94 <prvCheckForValidListAndQueue+0x60>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d120      	bne.n	8009d88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009d46:	4814      	ldr	r0, [pc, #80]	@ (8009d98 <prvCheckForValidListAndQueue+0x64>)
 8009d48:	f7fd fb5c 	bl	8007404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d4c:	4813      	ldr	r0, [pc, #76]	@ (8009d9c <prvCheckForValidListAndQueue+0x68>)
 8009d4e:	f7fd fb59 	bl	8007404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d52:	4b13      	ldr	r3, [pc, #76]	@ (8009da0 <prvCheckForValidListAndQueue+0x6c>)
 8009d54:	4a10      	ldr	r2, [pc, #64]	@ (8009d98 <prvCheckForValidListAndQueue+0x64>)
 8009d56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d58:	4b12      	ldr	r3, [pc, #72]	@ (8009da4 <prvCheckForValidListAndQueue+0x70>)
 8009d5a:	4a10      	ldr	r2, [pc, #64]	@ (8009d9c <prvCheckForValidListAndQueue+0x68>)
 8009d5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d5e:	2300      	movs	r3, #0
 8009d60:	9300      	str	r3, [sp, #0]
 8009d62:	4b11      	ldr	r3, [pc, #68]	@ (8009da8 <prvCheckForValidListAndQueue+0x74>)
 8009d64:	4a11      	ldr	r2, [pc, #68]	@ (8009dac <prvCheckForValidListAndQueue+0x78>)
 8009d66:	2110      	movs	r1, #16
 8009d68:	200a      	movs	r0, #10
 8009d6a:	f7fd fc69 	bl	8007640 <xQueueGenericCreateStatic>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	4a08      	ldr	r2, [pc, #32]	@ (8009d94 <prvCheckForValidListAndQueue+0x60>)
 8009d72:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d74:	4b07      	ldr	r3, [pc, #28]	@ (8009d94 <prvCheckForValidListAndQueue+0x60>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d005      	beq.n	8009d88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d7c:	4b05      	ldr	r3, [pc, #20]	@ (8009d94 <prvCheckForValidListAndQueue+0x60>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	490b      	ldr	r1, [pc, #44]	@ (8009db0 <prvCheckForValidListAndQueue+0x7c>)
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7fe fb96 	bl	80084b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009d88:	f000 f998 	bl	800a0bc <vPortExitCritical>
}
 8009d8c:	bf00      	nop
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	20001258 	.word	0x20001258
 8009d98:	20001228 	.word	0x20001228
 8009d9c:	2000123c 	.word	0x2000123c
 8009da0:	20001250 	.word	0x20001250
 8009da4:	20001254 	.word	0x20001254
 8009da8:	20001304 	.word	0x20001304
 8009dac:	20001264 	.word	0x20001264
 8009db0:	0800a8cc 	.word	0x0800a8cc

08009db4 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b08a      	sub	sp, #40	@ 0x28
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]
 8009dc0:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8009dc2:	f06f 0301 	mvn.w	r3, #1
 8009dc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009dd4:	4b06      	ldr	r3, [pc, #24]	@ (8009df0 <xTimerPendFunctionCallFromISR+0x3c>)
 8009dd6:	6818      	ldr	r0, [r3, #0]
 8009dd8:	f107 0114 	add.w	r1, r7, #20
 8009ddc:	2300      	movs	r3, #0
 8009dde:	683a      	ldr	r2, [r7, #0]
 8009de0:	f7fd fe7a 	bl	8007ad8 <xQueueGenericSendFromISR>
 8009de4:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3728      	adds	r7, #40	@ 0x28
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	20001258 	.word	0x20001258

08009df4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009df4:	b480      	push	{r7}
 8009df6:	b085      	sub	sp, #20
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	60f8      	str	r0, [r7, #12]
 8009dfc:	60b9      	str	r1, [r7, #8]
 8009dfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	3b04      	subs	r3, #4
 8009e04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009e0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	3b04      	subs	r3, #4
 8009e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	f023 0201 	bic.w	r2, r3, #1
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3b04      	subs	r3, #4
 8009e22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009e24:	4a0c      	ldr	r2, [pc, #48]	@ (8009e58 <pxPortInitialiseStack+0x64>)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	3b14      	subs	r3, #20
 8009e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009e30:	687a      	ldr	r2, [r7, #4]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	3b04      	subs	r3, #4
 8009e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	f06f 0202 	mvn.w	r2, #2
 8009e42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	3b20      	subs	r3, #32
 8009e48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3714      	adds	r7, #20
 8009e50:	46bd      	mov	sp, r7
 8009e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e56:	4770      	bx	lr
 8009e58:	08009e5d 	.word	0x08009e5d

08009e5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b085      	sub	sp, #20
 8009e60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009e62:	2300      	movs	r3, #0
 8009e64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009e66:	4b13      	ldr	r3, [pc, #76]	@ (8009eb4 <prvTaskExitError+0x58>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e6e:	d00b      	beq.n	8009e88 <prvTaskExitError+0x2c>
	__asm volatile
 8009e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e74:	f383 8811 	msr	BASEPRI, r3
 8009e78:	f3bf 8f6f 	isb	sy
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	60fb      	str	r3, [r7, #12]
}
 8009e82:	bf00      	nop
 8009e84:	bf00      	nop
 8009e86:	e7fd      	b.n	8009e84 <prvTaskExitError+0x28>
	__asm volatile
 8009e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e8c:	f383 8811 	msr	BASEPRI, r3
 8009e90:	f3bf 8f6f 	isb	sy
 8009e94:	f3bf 8f4f 	dsb	sy
 8009e98:	60bb      	str	r3, [r7, #8]
}
 8009e9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e9c:	bf00      	nop
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d0fc      	beq.n	8009e9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009ea4:	bf00      	nop
 8009ea6:	bf00      	nop
 8009ea8:	3714      	adds	r7, #20
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb0:	4770      	bx	lr
 8009eb2:	bf00      	nop
 8009eb4:	20000020 	.word	0x20000020
	...

08009ec0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ec0:	4b07      	ldr	r3, [pc, #28]	@ (8009ee0 <pxCurrentTCBConst2>)
 8009ec2:	6819      	ldr	r1, [r3, #0]
 8009ec4:	6808      	ldr	r0, [r1, #0]
 8009ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eca:	f380 8809 	msr	PSP, r0
 8009ece:	f3bf 8f6f 	isb	sy
 8009ed2:	f04f 0000 	mov.w	r0, #0
 8009ed6:	f380 8811 	msr	BASEPRI, r0
 8009eda:	4770      	bx	lr
 8009edc:	f3af 8000 	nop.w

08009ee0 <pxCurrentTCBConst2>:
 8009ee0:	20000d28 	.word	0x20000d28
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ee4:	bf00      	nop
 8009ee6:	bf00      	nop

08009ee8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ee8:	4808      	ldr	r0, [pc, #32]	@ (8009f0c <prvPortStartFirstTask+0x24>)
 8009eea:	6800      	ldr	r0, [r0, #0]
 8009eec:	6800      	ldr	r0, [r0, #0]
 8009eee:	f380 8808 	msr	MSP, r0
 8009ef2:	f04f 0000 	mov.w	r0, #0
 8009ef6:	f380 8814 	msr	CONTROL, r0
 8009efa:	b662      	cpsie	i
 8009efc:	b661      	cpsie	f
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	df00      	svc	0
 8009f08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f0a:	bf00      	nop
 8009f0c:	e000ed08 	.word	0xe000ed08

08009f10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b086      	sub	sp, #24
 8009f14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009f16:	4b47      	ldr	r3, [pc, #284]	@ (800a034 <xPortStartScheduler+0x124>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a47      	ldr	r2, [pc, #284]	@ (800a038 <xPortStartScheduler+0x128>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d10b      	bne.n	8009f38 <xPortStartScheduler+0x28>
	__asm volatile
 8009f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f24:	f383 8811 	msr	BASEPRI, r3
 8009f28:	f3bf 8f6f 	isb	sy
 8009f2c:	f3bf 8f4f 	dsb	sy
 8009f30:	60fb      	str	r3, [r7, #12]
}
 8009f32:	bf00      	nop
 8009f34:	bf00      	nop
 8009f36:	e7fd      	b.n	8009f34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009f38:	4b3e      	ldr	r3, [pc, #248]	@ (800a034 <xPortStartScheduler+0x124>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	4a3f      	ldr	r2, [pc, #252]	@ (800a03c <xPortStartScheduler+0x12c>)
 8009f3e:	4293      	cmp	r3, r2
 8009f40:	d10b      	bne.n	8009f5a <xPortStartScheduler+0x4a>
	__asm volatile
 8009f42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f46:	f383 8811 	msr	BASEPRI, r3
 8009f4a:	f3bf 8f6f 	isb	sy
 8009f4e:	f3bf 8f4f 	dsb	sy
 8009f52:	613b      	str	r3, [r7, #16]
}
 8009f54:	bf00      	nop
 8009f56:	bf00      	nop
 8009f58:	e7fd      	b.n	8009f56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f5a:	4b39      	ldr	r3, [pc, #228]	@ (800a040 <xPortStartScheduler+0x130>)
 8009f5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f5e:	697b      	ldr	r3, [r7, #20]
 8009f60:	781b      	ldrb	r3, [r3, #0]
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	22ff      	movs	r2, #255	@ 0xff
 8009f6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009f74:	78fb      	ldrb	r3, [r7, #3]
 8009f76:	b2db      	uxtb	r3, r3
 8009f78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009f7c:	b2da      	uxtb	r2, r3
 8009f7e:	4b31      	ldr	r3, [pc, #196]	@ (800a044 <xPortStartScheduler+0x134>)
 8009f80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009f82:	4b31      	ldr	r3, [pc, #196]	@ (800a048 <xPortStartScheduler+0x138>)
 8009f84:	2207      	movs	r2, #7
 8009f86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f88:	e009      	b.n	8009f9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009f8a:	4b2f      	ldr	r3, [pc, #188]	@ (800a048 <xPortStartScheduler+0x138>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	4a2d      	ldr	r2, [pc, #180]	@ (800a048 <xPortStartScheduler+0x138>)
 8009f92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f94:	78fb      	ldrb	r3, [r7, #3]
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	005b      	lsls	r3, r3, #1
 8009f9a:	b2db      	uxtb	r3, r3
 8009f9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f9e:	78fb      	ldrb	r3, [r7, #3]
 8009fa0:	b2db      	uxtb	r3, r3
 8009fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fa6:	2b80      	cmp	r3, #128	@ 0x80
 8009fa8:	d0ef      	beq.n	8009f8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009faa:	4b27      	ldr	r3, [pc, #156]	@ (800a048 <xPortStartScheduler+0x138>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f1c3 0307 	rsb	r3, r3, #7
 8009fb2:	2b04      	cmp	r3, #4
 8009fb4:	d00b      	beq.n	8009fce <xPortStartScheduler+0xbe>
	__asm volatile
 8009fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fba:	f383 8811 	msr	BASEPRI, r3
 8009fbe:	f3bf 8f6f 	isb	sy
 8009fc2:	f3bf 8f4f 	dsb	sy
 8009fc6:	60bb      	str	r3, [r7, #8]
}
 8009fc8:	bf00      	nop
 8009fca:	bf00      	nop
 8009fcc:	e7fd      	b.n	8009fca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009fce:	4b1e      	ldr	r3, [pc, #120]	@ (800a048 <xPortStartScheduler+0x138>)
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	021b      	lsls	r3, r3, #8
 8009fd4:	4a1c      	ldr	r2, [pc, #112]	@ (800a048 <xPortStartScheduler+0x138>)
 8009fd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009fd8:	4b1b      	ldr	r3, [pc, #108]	@ (800a048 <xPortStartScheduler+0x138>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009fe0:	4a19      	ldr	r2, [pc, #100]	@ (800a048 <xPortStartScheduler+0x138>)
 8009fe2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	b2da      	uxtb	r2, r3
 8009fe8:	697b      	ldr	r3, [r7, #20]
 8009fea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009fec:	4b17      	ldr	r3, [pc, #92]	@ (800a04c <xPortStartScheduler+0x13c>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a16      	ldr	r2, [pc, #88]	@ (800a04c <xPortStartScheduler+0x13c>)
 8009ff2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ff6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009ff8:	4b14      	ldr	r3, [pc, #80]	@ (800a04c <xPortStartScheduler+0x13c>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	4a13      	ldr	r2, [pc, #76]	@ (800a04c <xPortStartScheduler+0x13c>)
 8009ffe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a002:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a004:	f000 f8da 	bl	800a1bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a008:	4b11      	ldr	r3, [pc, #68]	@ (800a050 <xPortStartScheduler+0x140>)
 800a00a:	2200      	movs	r2, #0
 800a00c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a00e:	f000 f8f9 	bl	800a204 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a012:	4b10      	ldr	r3, [pc, #64]	@ (800a054 <xPortStartScheduler+0x144>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4a0f      	ldr	r2, [pc, #60]	@ (800a054 <xPortStartScheduler+0x144>)
 800a018:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a01c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a01e:	f7ff ff63 	bl	8009ee8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a022:	f7fe fea9 	bl	8008d78 <vTaskSwitchContext>
	prvTaskExitError();
 800a026:	f7ff ff19 	bl	8009e5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3718      	adds	r7, #24
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	e000ed00 	.word	0xe000ed00
 800a038:	410fc271 	.word	0x410fc271
 800a03c:	410fc270 	.word	0x410fc270
 800a040:	e000e400 	.word	0xe000e400
 800a044:	20001354 	.word	0x20001354
 800a048:	20001358 	.word	0x20001358
 800a04c:	e000ed20 	.word	0xe000ed20
 800a050:	20000020 	.word	0x20000020
 800a054:	e000ef34 	.word	0xe000ef34

0800a058 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	607b      	str	r3, [r7, #4]
}
 800a070:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a072:	4b10      	ldr	r3, [pc, #64]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	3301      	adds	r3, #1
 800a078:	4a0e      	ldr	r2, [pc, #56]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a07a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a07c:	4b0d      	ldr	r3, [pc, #52]	@ (800a0b4 <vPortEnterCritical+0x5c>)
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b01      	cmp	r3, #1
 800a082:	d110      	bne.n	800a0a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a084:	4b0c      	ldr	r3, [pc, #48]	@ (800a0b8 <vPortEnterCritical+0x60>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00b      	beq.n	800a0a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a08e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a092:	f383 8811 	msr	BASEPRI, r3
 800a096:	f3bf 8f6f 	isb	sy
 800a09a:	f3bf 8f4f 	dsb	sy
 800a09e:	603b      	str	r3, [r7, #0]
}
 800a0a0:	bf00      	nop
 800a0a2:	bf00      	nop
 800a0a4:	e7fd      	b.n	800a0a2 <vPortEnterCritical+0x4a>
	}
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b0:	4770      	bx	lr
 800a0b2:	bf00      	nop
 800a0b4:	20000020 	.word	0x20000020
 800a0b8:	e000ed04 	.word	0xe000ed04

0800a0bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a0c2:	4b12      	ldr	r3, [pc, #72]	@ (800a10c <vPortExitCritical+0x50>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d10b      	bne.n	800a0e2 <vPortExitCritical+0x26>
	__asm volatile
 800a0ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ce:	f383 8811 	msr	BASEPRI, r3
 800a0d2:	f3bf 8f6f 	isb	sy
 800a0d6:	f3bf 8f4f 	dsb	sy
 800a0da:	607b      	str	r3, [r7, #4]
}
 800a0dc:	bf00      	nop
 800a0de:	bf00      	nop
 800a0e0:	e7fd      	b.n	800a0de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a0e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a10c <vPortExitCritical+0x50>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	4a08      	ldr	r2, [pc, #32]	@ (800a10c <vPortExitCritical+0x50>)
 800a0ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0ec:	4b07      	ldr	r3, [pc, #28]	@ (800a10c <vPortExitCritical+0x50>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d105      	bne.n	800a100 <vPortExitCritical+0x44>
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	f383 8811 	msr	BASEPRI, r3
}
 800a0fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a100:	bf00      	nop
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10a:	4770      	bx	lr
 800a10c:	20000020 	.word	0x20000020

0800a110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a110:	f3ef 8009 	mrs	r0, PSP
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	4b15      	ldr	r3, [pc, #84]	@ (800a170 <pxCurrentTCBConst>)
 800a11a:	681a      	ldr	r2, [r3, #0]
 800a11c:	f01e 0f10 	tst.w	lr, #16
 800a120:	bf08      	it	eq
 800a122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a12a:	6010      	str	r0, [r2, #0]
 800a12c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a130:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a134:	f380 8811 	msr	BASEPRI, r0
 800a138:	f3bf 8f4f 	dsb	sy
 800a13c:	f3bf 8f6f 	isb	sy
 800a140:	f7fe fe1a 	bl	8008d78 <vTaskSwitchContext>
 800a144:	f04f 0000 	mov.w	r0, #0
 800a148:	f380 8811 	msr	BASEPRI, r0
 800a14c:	bc09      	pop	{r0, r3}
 800a14e:	6819      	ldr	r1, [r3, #0]
 800a150:	6808      	ldr	r0, [r1, #0]
 800a152:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a156:	f01e 0f10 	tst.w	lr, #16
 800a15a:	bf08      	it	eq
 800a15c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a160:	f380 8809 	msr	PSP, r0
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	f3af 8000 	nop.w

0800a170 <pxCurrentTCBConst>:
 800a170:	20000d28 	.word	0x20000d28
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a174:	bf00      	nop
 800a176:	bf00      	nop

0800a178 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b082      	sub	sp, #8
 800a17c:	af00      	add	r7, sp, #0
	__asm volatile
 800a17e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a182:	f383 8811 	msr	BASEPRI, r3
 800a186:	f3bf 8f6f 	isb	sy
 800a18a:	f3bf 8f4f 	dsb	sy
 800a18e:	607b      	str	r3, [r7, #4]
}
 800a190:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a192:	f7fe fd37 	bl	8008c04 <xTaskIncrementTick>
 800a196:	4603      	mov	r3, r0
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d003      	beq.n	800a1a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a19c:	4b06      	ldr	r3, [pc, #24]	@ (800a1b8 <xPortSysTickHandler+0x40>)
 800a19e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1a2:	601a      	str	r2, [r3, #0]
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	f383 8811 	msr	BASEPRI, r3
}
 800a1ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}
 800a1b8:	e000ed04 	.word	0xe000ed04

0800a1bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a1bc:	b480      	push	{r7}
 800a1be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a1c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a1f0 <vPortSetupTimerInterrupt+0x34>)
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a1c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a1f4 <vPortSetupTimerInterrupt+0x38>)
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a1cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a1f8 <vPortSetupTimerInterrupt+0x3c>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a1fc <vPortSetupTimerInterrupt+0x40>)
 800a1d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1d6:	099b      	lsrs	r3, r3, #6
 800a1d8:	4a09      	ldr	r2, [pc, #36]	@ (800a200 <vPortSetupTimerInterrupt+0x44>)
 800a1da:	3b01      	subs	r3, #1
 800a1dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1de:	4b04      	ldr	r3, [pc, #16]	@ (800a1f0 <vPortSetupTimerInterrupt+0x34>)
 800a1e0:	2207      	movs	r2, #7
 800a1e2:	601a      	str	r2, [r3, #0]
}
 800a1e4:	bf00      	nop
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
 800a1ee:	bf00      	nop
 800a1f0:	e000e010 	.word	0xe000e010
 800a1f4:	e000e018 	.word	0xe000e018
 800a1f8:	20000014 	.word	0x20000014
 800a1fc:	10624dd3 	.word	0x10624dd3
 800a200:	e000e014 	.word	0xe000e014

0800a204 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a204:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a214 <vPortEnableVFP+0x10>
 800a208:	6801      	ldr	r1, [r0, #0]
 800a20a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a20e:	6001      	str	r1, [r0, #0]
 800a210:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a212:	bf00      	nop
 800a214:	e000ed88 	.word	0xe000ed88

0800a218 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a218:	b480      	push	{r7}
 800a21a:	b085      	sub	sp, #20
 800a21c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a21e:	f3ef 8305 	mrs	r3, IPSR
 800a222:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2b0f      	cmp	r3, #15
 800a228:	d915      	bls.n	800a256 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a22a:	4a18      	ldr	r2, [pc, #96]	@ (800a28c <vPortValidateInterruptPriority+0x74>)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	4413      	add	r3, r2
 800a230:	781b      	ldrb	r3, [r3, #0]
 800a232:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a234:	4b16      	ldr	r3, [pc, #88]	@ (800a290 <vPortValidateInterruptPriority+0x78>)
 800a236:	781b      	ldrb	r3, [r3, #0]
 800a238:	7afa      	ldrb	r2, [r7, #11]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d20b      	bcs.n	800a256 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a23e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a242:	f383 8811 	msr	BASEPRI, r3
 800a246:	f3bf 8f6f 	isb	sy
 800a24a:	f3bf 8f4f 	dsb	sy
 800a24e:	607b      	str	r3, [r7, #4]
}
 800a250:	bf00      	nop
 800a252:	bf00      	nop
 800a254:	e7fd      	b.n	800a252 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a256:	4b0f      	ldr	r3, [pc, #60]	@ (800a294 <vPortValidateInterruptPriority+0x7c>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a25e:	4b0e      	ldr	r3, [pc, #56]	@ (800a298 <vPortValidateInterruptPriority+0x80>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	429a      	cmp	r2, r3
 800a264:	d90b      	bls.n	800a27e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26a:	f383 8811 	msr	BASEPRI, r3
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	603b      	str	r3, [r7, #0]
}
 800a278:	bf00      	nop
 800a27a:	bf00      	nop
 800a27c:	e7fd      	b.n	800a27a <vPortValidateInterruptPriority+0x62>
	}
 800a27e:	bf00      	nop
 800a280:	3714      	adds	r7, #20
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	e000e3f0 	.word	0xe000e3f0
 800a290:	20001354 	.word	0x20001354
 800a294:	e000ed0c 	.word	0xe000ed0c
 800a298:	20001358 	.word	0x20001358

0800a29c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b08a      	sub	sp, #40	@ 0x28
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a2a8:	f7fe fbf0 	bl	8008a8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a2ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a420 <pvPortMalloc+0x184>)
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d101      	bne.n	800a2b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a2b4:	f000 f924 	bl	800a500 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a2b8:	4b5a      	ldr	r3, [pc, #360]	@ (800a424 <pvPortMalloc+0x188>)
 800a2ba:	681a      	ldr	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	4013      	ands	r3, r2
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f040 8095 	bne.w	800a3f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d01e      	beq.n	800a30a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a2cc:	2208      	movs	r2, #8
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4413      	add	r3, r2
 800a2d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f003 0307 	and.w	r3, r3, #7
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d015      	beq.n	800a30a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	f023 0307 	bic.w	r3, r3, #7
 800a2e4:	3308      	adds	r3, #8
 800a2e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f003 0307 	and.w	r3, r3, #7
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d00b      	beq.n	800a30a <pvPortMalloc+0x6e>
	__asm volatile
 800a2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f6:	f383 8811 	msr	BASEPRI, r3
 800a2fa:	f3bf 8f6f 	isb	sy
 800a2fe:	f3bf 8f4f 	dsb	sy
 800a302:	617b      	str	r3, [r7, #20]
}
 800a304:	bf00      	nop
 800a306:	bf00      	nop
 800a308:	e7fd      	b.n	800a306 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d06f      	beq.n	800a3f0 <pvPortMalloc+0x154>
 800a310:	4b45      	ldr	r3, [pc, #276]	@ (800a428 <pvPortMalloc+0x18c>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	687a      	ldr	r2, [r7, #4]
 800a316:	429a      	cmp	r2, r3
 800a318:	d86a      	bhi.n	800a3f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a31a:	4b44      	ldr	r3, [pc, #272]	@ (800a42c <pvPortMalloc+0x190>)
 800a31c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a31e:	4b43      	ldr	r3, [pc, #268]	@ (800a42c <pvPortMalloc+0x190>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a324:	e004      	b.n	800a330 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a328:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a332:	685b      	ldr	r3, [r3, #4]
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	429a      	cmp	r2, r3
 800a338:	d903      	bls.n	800a342 <pvPortMalloc+0xa6>
 800a33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d1f1      	bne.n	800a326 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a342:	4b37      	ldr	r3, [pc, #220]	@ (800a420 <pvPortMalloc+0x184>)
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a348:	429a      	cmp	r2, r3
 800a34a:	d051      	beq.n	800a3f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a34c:	6a3b      	ldr	r3, [r7, #32]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	2208      	movs	r2, #8
 800a352:	4413      	add	r3, r2
 800a354:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	6a3b      	ldr	r3, [r7, #32]
 800a35c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a360:	685a      	ldr	r2, [r3, #4]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	1ad2      	subs	r2, r2, r3
 800a366:	2308      	movs	r3, #8
 800a368:	005b      	lsls	r3, r3, #1
 800a36a:	429a      	cmp	r2, r3
 800a36c:	d920      	bls.n	800a3b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a36e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4413      	add	r3, r2
 800a374:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a376:	69bb      	ldr	r3, [r7, #24]
 800a378:	f003 0307 	and.w	r3, r3, #7
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00b      	beq.n	800a398 <pvPortMalloc+0xfc>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	613b      	str	r3, [r7, #16]
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39a:	685a      	ldr	r2, [r3, #4]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	1ad2      	subs	r2, r2, r3
 800a3a0:	69bb      	ldr	r3, [r7, #24]
 800a3a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a3aa:	69b8      	ldr	r0, [r7, #24]
 800a3ac:	f000 f90a 	bl	800a5c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a3b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a428 <pvPortMalloc+0x18c>)
 800a3b2:	681a      	ldr	r2, [r3, #0]
 800a3b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b6:	685b      	ldr	r3, [r3, #4]
 800a3b8:	1ad3      	subs	r3, r2, r3
 800a3ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a428 <pvPortMalloc+0x18c>)
 800a3bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a3be:	4b1a      	ldr	r3, [pc, #104]	@ (800a428 <pvPortMalloc+0x18c>)
 800a3c0:	681a      	ldr	r2, [r3, #0]
 800a3c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a430 <pvPortMalloc+0x194>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d203      	bcs.n	800a3d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a3ca:	4b17      	ldr	r3, [pc, #92]	@ (800a428 <pvPortMalloc+0x18c>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	4a18      	ldr	r2, [pc, #96]	@ (800a430 <pvPortMalloc+0x194>)
 800a3d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d4:	685a      	ldr	r2, [r3, #4]
 800a3d6:	4b13      	ldr	r3, [pc, #76]	@ (800a424 <pvPortMalloc+0x188>)
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	431a      	orrs	r2, r3
 800a3dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a3e6:	4b13      	ldr	r3, [pc, #76]	@ (800a434 <pvPortMalloc+0x198>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3301      	adds	r3, #1
 800a3ec:	4a11      	ldr	r2, [pc, #68]	@ (800a434 <pvPortMalloc+0x198>)
 800a3ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a3f0:	f7fe fb5a 	bl	8008aa8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	f003 0307 	and.w	r3, r3, #7
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00b      	beq.n	800a416 <pvPortMalloc+0x17a>
	__asm volatile
 800a3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a402:	f383 8811 	msr	BASEPRI, r3
 800a406:	f3bf 8f6f 	isb	sy
 800a40a:	f3bf 8f4f 	dsb	sy
 800a40e:	60fb      	str	r3, [r7, #12]
}
 800a410:	bf00      	nop
 800a412:	bf00      	nop
 800a414:	e7fd      	b.n	800a412 <pvPortMalloc+0x176>
	return pvReturn;
 800a416:	69fb      	ldr	r3, [r7, #28]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3728      	adds	r7, #40	@ 0x28
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	20001f1c 	.word	0x20001f1c
 800a424:	20001f30 	.word	0x20001f30
 800a428:	20001f20 	.word	0x20001f20
 800a42c:	20001f14 	.word	0x20001f14
 800a430:	20001f24 	.word	0x20001f24
 800a434:	20001f28 	.word	0x20001f28

0800a438 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b086      	sub	sp, #24
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2b00      	cmp	r3, #0
 800a448:	d04f      	beq.n	800a4ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a44a:	2308      	movs	r3, #8
 800a44c:	425b      	negs	r3, r3
 800a44e:	697a      	ldr	r2, [r7, #20]
 800a450:	4413      	add	r3, r2
 800a452:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	685a      	ldr	r2, [r3, #4]
 800a45c:	4b25      	ldr	r3, [pc, #148]	@ (800a4f4 <vPortFree+0xbc>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4013      	ands	r3, r2
 800a462:	2b00      	cmp	r3, #0
 800a464:	d10b      	bne.n	800a47e <vPortFree+0x46>
	__asm volatile
 800a466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a46a:	f383 8811 	msr	BASEPRI, r3
 800a46e:	f3bf 8f6f 	isb	sy
 800a472:	f3bf 8f4f 	dsb	sy
 800a476:	60fb      	str	r3, [r7, #12]
}
 800a478:	bf00      	nop
 800a47a:	bf00      	nop
 800a47c:	e7fd      	b.n	800a47a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d00b      	beq.n	800a49e <vPortFree+0x66>
	__asm volatile
 800a486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a48a:	f383 8811 	msr	BASEPRI, r3
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f3bf 8f4f 	dsb	sy
 800a496:	60bb      	str	r3, [r7, #8]
}
 800a498:	bf00      	nop
 800a49a:	bf00      	nop
 800a49c:	e7fd      	b.n	800a49a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	685a      	ldr	r2, [r3, #4]
 800a4a2:	4b14      	ldr	r3, [pc, #80]	@ (800a4f4 <vPortFree+0xbc>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4013      	ands	r3, r2
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d01e      	beq.n	800a4ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d11a      	bne.n	800a4ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	685a      	ldr	r2, [r3, #4]
 800a4b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a4f4 <vPortFree+0xbc>)
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	43db      	mvns	r3, r3
 800a4be:	401a      	ands	r2, r3
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a4c4:	f7fe fae2 	bl	8008a8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a4f8 <vPortFree+0xc0>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	4a09      	ldr	r2, [pc, #36]	@ (800a4f8 <vPortFree+0xc0>)
 800a4d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4d6:	6938      	ldr	r0, [r7, #16]
 800a4d8:	f000 f874 	bl	800a5c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a4dc:	4b07      	ldr	r3, [pc, #28]	@ (800a4fc <vPortFree+0xc4>)
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	4a06      	ldr	r2, [pc, #24]	@ (800a4fc <vPortFree+0xc4>)
 800a4e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a4e6:	f7fe fadf 	bl	8008aa8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a4ea:	bf00      	nop
 800a4ec:	3718      	adds	r7, #24
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}
 800a4f2:	bf00      	nop
 800a4f4:	20001f30 	.word	0x20001f30
 800a4f8:	20001f20 	.word	0x20001f20
 800a4fc:	20001f2c 	.word	0x20001f2c

0800a500 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a506:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a50a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a50c:	4b27      	ldr	r3, [pc, #156]	@ (800a5ac <prvHeapInit+0xac>)
 800a50e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f003 0307 	and.w	r3, r3, #7
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00c      	beq.n	800a534 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	3307      	adds	r3, #7
 800a51e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f023 0307 	bic.w	r3, r3, #7
 800a526:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a528:	68ba      	ldr	r2, [r7, #8]
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	1ad3      	subs	r3, r2, r3
 800a52e:	4a1f      	ldr	r2, [pc, #124]	@ (800a5ac <prvHeapInit+0xac>)
 800a530:	4413      	add	r3, r2
 800a532:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a538:	4a1d      	ldr	r2, [pc, #116]	@ (800a5b0 <prvHeapInit+0xb0>)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a53e:	4b1c      	ldr	r3, [pc, #112]	@ (800a5b0 <prvHeapInit+0xb0>)
 800a540:	2200      	movs	r2, #0
 800a542:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	68ba      	ldr	r2, [r7, #8]
 800a548:	4413      	add	r3, r2
 800a54a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a54c:	2208      	movs	r2, #8
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	1a9b      	subs	r3, r3, r2
 800a552:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f023 0307 	bic.w	r3, r3, #7
 800a55a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	4a15      	ldr	r2, [pc, #84]	@ (800a5b4 <prvHeapInit+0xb4>)
 800a560:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a562:	4b14      	ldr	r3, [pc, #80]	@ (800a5b4 <prvHeapInit+0xb4>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2200      	movs	r2, #0
 800a568:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a56a:	4b12      	ldr	r3, [pc, #72]	@ (800a5b4 <prvHeapInit+0xb4>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	2200      	movs	r2, #0
 800a570:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	1ad2      	subs	r2, r2, r3
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a580:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b4 <prvHeapInit+0xb4>)
 800a582:	681a      	ldr	r2, [r3, #0]
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	685b      	ldr	r3, [r3, #4]
 800a58c:	4a0a      	ldr	r2, [pc, #40]	@ (800a5b8 <prvHeapInit+0xb8>)
 800a58e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	685b      	ldr	r3, [r3, #4]
 800a594:	4a09      	ldr	r2, [pc, #36]	@ (800a5bc <prvHeapInit+0xbc>)
 800a596:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a598:	4b09      	ldr	r3, [pc, #36]	@ (800a5c0 <prvHeapInit+0xc0>)
 800a59a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a59e:	601a      	str	r2, [r3, #0]
}
 800a5a0:	bf00      	nop
 800a5a2:	3714      	adds	r7, #20
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr
 800a5ac:	2000135c 	.word	0x2000135c
 800a5b0:	20001f14 	.word	0x20001f14
 800a5b4:	20001f1c 	.word	0x20001f1c
 800a5b8:	20001f24 	.word	0x20001f24
 800a5bc:	20001f20 	.word	0x20001f20
 800a5c0:	20001f30 	.word	0x20001f30

0800a5c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b085      	sub	sp, #20
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a5cc:	4b28      	ldr	r3, [pc, #160]	@ (800a670 <prvInsertBlockIntoFreeList+0xac>)
 800a5ce:	60fb      	str	r3, [r7, #12]
 800a5d0:	e002      	b.n	800a5d8 <prvInsertBlockIntoFreeList+0x14>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	60fb      	str	r3, [r7, #12]
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	687a      	ldr	r2, [r7, #4]
 800a5de:	429a      	cmp	r2, r3
 800a5e0:	d8f7      	bhi.n	800a5d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	68ba      	ldr	r2, [r7, #8]
 800a5ec:	4413      	add	r3, r2
 800a5ee:	687a      	ldr	r2, [r7, #4]
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d108      	bne.n	800a606 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	685a      	ldr	r2, [r3, #4]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	441a      	add	r2, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	685b      	ldr	r3, [r3, #4]
 800a60e:	68ba      	ldr	r2, [r7, #8]
 800a610:	441a      	add	r2, r3
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	429a      	cmp	r2, r3
 800a618:	d118      	bne.n	800a64c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	681a      	ldr	r2, [r3, #0]
 800a61e:	4b15      	ldr	r3, [pc, #84]	@ (800a674 <prvInsertBlockIntoFreeList+0xb0>)
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	429a      	cmp	r2, r3
 800a624:	d00d      	beq.n	800a642 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685a      	ldr	r2, [r3, #4]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	441a      	add	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	681a      	ldr	r2, [r3, #0]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	601a      	str	r2, [r3, #0]
 800a640:	e008      	b.n	800a654 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a642:	4b0c      	ldr	r3, [pc, #48]	@ (800a674 <prvInsertBlockIntoFreeList+0xb0>)
 800a644:	681a      	ldr	r2, [r3, #0]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	601a      	str	r2, [r3, #0]
 800a64a:	e003      	b.n	800a654 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681a      	ldr	r2, [r3, #0]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a654:	68fa      	ldr	r2, [r7, #12]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	429a      	cmp	r2, r3
 800a65a:	d002      	beq.n	800a662 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a662:	bf00      	nop
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	20001f14 	.word	0x20001f14
 800a674:	20001f1c 	.word	0x20001f1c

0800a678 <memset>:
 800a678:	4402      	add	r2, r0
 800a67a:	4603      	mov	r3, r0
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d100      	bne.n	800a682 <memset+0xa>
 800a680:	4770      	bx	lr
 800a682:	f803 1b01 	strb.w	r1, [r3], #1
 800a686:	e7f9      	b.n	800a67c <memset+0x4>

0800a688 <_reclaim_reent>:
 800a688:	4b2d      	ldr	r3, [pc, #180]	@ (800a740 <_reclaim_reent+0xb8>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4283      	cmp	r3, r0
 800a68e:	b570      	push	{r4, r5, r6, lr}
 800a690:	4604      	mov	r4, r0
 800a692:	d053      	beq.n	800a73c <_reclaim_reent+0xb4>
 800a694:	69c3      	ldr	r3, [r0, #28]
 800a696:	b31b      	cbz	r3, 800a6e0 <_reclaim_reent+0x58>
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	b163      	cbz	r3, 800a6b6 <_reclaim_reent+0x2e>
 800a69c:	2500      	movs	r5, #0
 800a69e:	69e3      	ldr	r3, [r4, #28]
 800a6a0:	68db      	ldr	r3, [r3, #12]
 800a6a2:	5959      	ldr	r1, [r3, r5]
 800a6a4:	b9b1      	cbnz	r1, 800a6d4 <_reclaim_reent+0x4c>
 800a6a6:	3504      	adds	r5, #4
 800a6a8:	2d80      	cmp	r5, #128	@ 0x80
 800a6aa:	d1f8      	bne.n	800a69e <_reclaim_reent+0x16>
 800a6ac:	69e3      	ldr	r3, [r4, #28]
 800a6ae:	4620      	mov	r0, r4
 800a6b0:	68d9      	ldr	r1, [r3, #12]
 800a6b2:	f000 f87b 	bl	800a7ac <_free_r>
 800a6b6:	69e3      	ldr	r3, [r4, #28]
 800a6b8:	6819      	ldr	r1, [r3, #0]
 800a6ba:	b111      	cbz	r1, 800a6c2 <_reclaim_reent+0x3a>
 800a6bc:	4620      	mov	r0, r4
 800a6be:	f000 f875 	bl	800a7ac <_free_r>
 800a6c2:	69e3      	ldr	r3, [r4, #28]
 800a6c4:	689d      	ldr	r5, [r3, #8]
 800a6c6:	b15d      	cbz	r5, 800a6e0 <_reclaim_reent+0x58>
 800a6c8:	4629      	mov	r1, r5
 800a6ca:	4620      	mov	r0, r4
 800a6cc:	682d      	ldr	r5, [r5, #0]
 800a6ce:	f000 f86d 	bl	800a7ac <_free_r>
 800a6d2:	e7f8      	b.n	800a6c6 <_reclaim_reent+0x3e>
 800a6d4:	680e      	ldr	r6, [r1, #0]
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	f000 f868 	bl	800a7ac <_free_r>
 800a6dc:	4631      	mov	r1, r6
 800a6de:	e7e1      	b.n	800a6a4 <_reclaim_reent+0x1c>
 800a6e0:	6961      	ldr	r1, [r4, #20]
 800a6e2:	b111      	cbz	r1, 800a6ea <_reclaim_reent+0x62>
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	f000 f861 	bl	800a7ac <_free_r>
 800a6ea:	69e1      	ldr	r1, [r4, #28]
 800a6ec:	b111      	cbz	r1, 800a6f4 <_reclaim_reent+0x6c>
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	f000 f85c 	bl	800a7ac <_free_r>
 800a6f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a6f6:	b111      	cbz	r1, 800a6fe <_reclaim_reent+0x76>
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	f000 f857 	bl	800a7ac <_free_r>
 800a6fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a700:	b111      	cbz	r1, 800a708 <_reclaim_reent+0x80>
 800a702:	4620      	mov	r0, r4
 800a704:	f000 f852 	bl	800a7ac <_free_r>
 800a708:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a70a:	b111      	cbz	r1, 800a712 <_reclaim_reent+0x8a>
 800a70c:	4620      	mov	r0, r4
 800a70e:	f000 f84d 	bl	800a7ac <_free_r>
 800a712:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a714:	b111      	cbz	r1, 800a71c <_reclaim_reent+0x94>
 800a716:	4620      	mov	r0, r4
 800a718:	f000 f848 	bl	800a7ac <_free_r>
 800a71c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a71e:	b111      	cbz	r1, 800a726 <_reclaim_reent+0x9e>
 800a720:	4620      	mov	r0, r4
 800a722:	f000 f843 	bl	800a7ac <_free_r>
 800a726:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a728:	b111      	cbz	r1, 800a730 <_reclaim_reent+0xa8>
 800a72a:	4620      	mov	r0, r4
 800a72c:	f000 f83e 	bl	800a7ac <_free_r>
 800a730:	6a23      	ldr	r3, [r4, #32]
 800a732:	b11b      	cbz	r3, 800a73c <_reclaim_reent+0xb4>
 800a734:	4620      	mov	r0, r4
 800a736:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a73a:	4718      	bx	r3
 800a73c:	bd70      	pop	{r4, r5, r6, pc}
 800a73e:	bf00      	nop
 800a740:	20000024 	.word	0x20000024

0800a744 <__libc_init_array>:
 800a744:	b570      	push	{r4, r5, r6, lr}
 800a746:	4d0d      	ldr	r5, [pc, #52]	@ (800a77c <__libc_init_array+0x38>)
 800a748:	4c0d      	ldr	r4, [pc, #52]	@ (800a780 <__libc_init_array+0x3c>)
 800a74a:	1b64      	subs	r4, r4, r5
 800a74c:	10a4      	asrs	r4, r4, #2
 800a74e:	2600      	movs	r6, #0
 800a750:	42a6      	cmp	r6, r4
 800a752:	d109      	bne.n	800a768 <__libc_init_array+0x24>
 800a754:	4d0b      	ldr	r5, [pc, #44]	@ (800a784 <__libc_init_array+0x40>)
 800a756:	4c0c      	ldr	r4, [pc, #48]	@ (800a788 <__libc_init_array+0x44>)
 800a758:	f000 f87e 	bl	800a858 <_init>
 800a75c:	1b64      	subs	r4, r4, r5
 800a75e:	10a4      	asrs	r4, r4, #2
 800a760:	2600      	movs	r6, #0
 800a762:	42a6      	cmp	r6, r4
 800a764:	d105      	bne.n	800a772 <__libc_init_array+0x2e>
 800a766:	bd70      	pop	{r4, r5, r6, pc}
 800a768:	f855 3b04 	ldr.w	r3, [r5], #4
 800a76c:	4798      	blx	r3
 800a76e:	3601      	adds	r6, #1
 800a770:	e7ee      	b.n	800a750 <__libc_init_array+0xc>
 800a772:	f855 3b04 	ldr.w	r3, [r5], #4
 800a776:	4798      	blx	r3
 800a778:	3601      	adds	r6, #1
 800a77a:	e7f2      	b.n	800a762 <__libc_init_array+0x1e>
 800a77c:	0800a9b0 	.word	0x0800a9b0
 800a780:	0800a9b0 	.word	0x0800a9b0
 800a784:	0800a9b0 	.word	0x0800a9b0
 800a788:	0800a9b4 	.word	0x0800a9b4

0800a78c <__retarget_lock_acquire_recursive>:
 800a78c:	4770      	bx	lr

0800a78e <__retarget_lock_release_recursive>:
 800a78e:	4770      	bx	lr

0800a790 <memcpy>:
 800a790:	440a      	add	r2, r1
 800a792:	4291      	cmp	r1, r2
 800a794:	f100 33ff 	add.w	r3, r0, #4294967295
 800a798:	d100      	bne.n	800a79c <memcpy+0xc>
 800a79a:	4770      	bx	lr
 800a79c:	b510      	push	{r4, lr}
 800a79e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7a6:	4291      	cmp	r1, r2
 800a7a8:	d1f9      	bne.n	800a79e <memcpy+0xe>
 800a7aa:	bd10      	pop	{r4, pc}

0800a7ac <_free_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4605      	mov	r5, r0
 800a7b0:	2900      	cmp	r1, #0
 800a7b2:	d041      	beq.n	800a838 <_free_r+0x8c>
 800a7b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7b8:	1f0c      	subs	r4, r1, #4
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	bfb8      	it	lt
 800a7be:	18e4      	addlt	r4, r4, r3
 800a7c0:	f000 f83e 	bl	800a840 <__malloc_lock>
 800a7c4:	4a1d      	ldr	r2, [pc, #116]	@ (800a83c <_free_r+0x90>)
 800a7c6:	6813      	ldr	r3, [r2, #0]
 800a7c8:	b933      	cbnz	r3, 800a7d8 <_free_r+0x2c>
 800a7ca:	6063      	str	r3, [r4, #4]
 800a7cc:	6014      	str	r4, [r2, #0]
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7d4:	f000 b83a 	b.w	800a84c <__malloc_unlock>
 800a7d8:	42a3      	cmp	r3, r4
 800a7da:	d908      	bls.n	800a7ee <_free_r+0x42>
 800a7dc:	6820      	ldr	r0, [r4, #0]
 800a7de:	1821      	adds	r1, r4, r0
 800a7e0:	428b      	cmp	r3, r1
 800a7e2:	bf01      	itttt	eq
 800a7e4:	6819      	ldreq	r1, [r3, #0]
 800a7e6:	685b      	ldreq	r3, [r3, #4]
 800a7e8:	1809      	addeq	r1, r1, r0
 800a7ea:	6021      	streq	r1, [r4, #0]
 800a7ec:	e7ed      	b.n	800a7ca <_free_r+0x1e>
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	b10b      	cbz	r3, 800a7f8 <_free_r+0x4c>
 800a7f4:	42a3      	cmp	r3, r4
 800a7f6:	d9fa      	bls.n	800a7ee <_free_r+0x42>
 800a7f8:	6811      	ldr	r1, [r2, #0]
 800a7fa:	1850      	adds	r0, r2, r1
 800a7fc:	42a0      	cmp	r0, r4
 800a7fe:	d10b      	bne.n	800a818 <_free_r+0x6c>
 800a800:	6820      	ldr	r0, [r4, #0]
 800a802:	4401      	add	r1, r0
 800a804:	1850      	adds	r0, r2, r1
 800a806:	4283      	cmp	r3, r0
 800a808:	6011      	str	r1, [r2, #0]
 800a80a:	d1e0      	bne.n	800a7ce <_free_r+0x22>
 800a80c:	6818      	ldr	r0, [r3, #0]
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	6053      	str	r3, [r2, #4]
 800a812:	4408      	add	r0, r1
 800a814:	6010      	str	r0, [r2, #0]
 800a816:	e7da      	b.n	800a7ce <_free_r+0x22>
 800a818:	d902      	bls.n	800a820 <_free_r+0x74>
 800a81a:	230c      	movs	r3, #12
 800a81c:	602b      	str	r3, [r5, #0]
 800a81e:	e7d6      	b.n	800a7ce <_free_r+0x22>
 800a820:	6820      	ldr	r0, [r4, #0]
 800a822:	1821      	adds	r1, r4, r0
 800a824:	428b      	cmp	r3, r1
 800a826:	bf04      	itt	eq
 800a828:	6819      	ldreq	r1, [r3, #0]
 800a82a:	685b      	ldreq	r3, [r3, #4]
 800a82c:	6063      	str	r3, [r4, #4]
 800a82e:	bf04      	itt	eq
 800a830:	1809      	addeq	r1, r1, r0
 800a832:	6021      	streq	r1, [r4, #0]
 800a834:	6054      	str	r4, [r2, #4]
 800a836:	e7ca      	b.n	800a7ce <_free_r+0x22>
 800a838:	bd38      	pop	{r3, r4, r5, pc}
 800a83a:	bf00      	nop
 800a83c:	20002070 	.word	0x20002070

0800a840 <__malloc_lock>:
 800a840:	4801      	ldr	r0, [pc, #4]	@ (800a848 <__malloc_lock+0x8>)
 800a842:	f7ff bfa3 	b.w	800a78c <__retarget_lock_acquire_recursive>
 800a846:	bf00      	nop
 800a848:	2000206c 	.word	0x2000206c

0800a84c <__malloc_unlock>:
 800a84c:	4801      	ldr	r0, [pc, #4]	@ (800a854 <__malloc_unlock+0x8>)
 800a84e:	f7ff bf9e 	b.w	800a78e <__retarget_lock_release_recursive>
 800a852:	bf00      	nop
 800a854:	2000206c 	.word	0x2000206c

0800a858 <_init>:
 800a858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a85a:	bf00      	nop
 800a85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a85e:	bc08      	pop	{r3}
 800a860:	469e      	mov	lr, r3
 800a862:	4770      	bx	lr

0800a864 <_fini>:
 800a864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a866:	bf00      	nop
 800a868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a86a:	bc08      	pop	{r3}
 800a86c:	469e      	mov	lr, r3
 800a86e:	4770      	bx	lr
