/*
 * Copyright 2026 JimVulkan
 * SPDX-License-Identifier: MIT
 */

/* GPU side of the Xclipse field profiler for RADV; radeonsi's twin is si_xclipse_prof.c and the
 * report format is the same. No register reads: only timestamps the CP writes, as for queries.
 *  - Busy time: every primary command buffer on the general queue writes a top-of-pipe timestamp
 *    where the CP starts it and a bottom-of-pipe one where its work retires; the union of the
 *    spans is the time the GPU spent on this app.
 *  - Passes: a bottom-of-pipe timestamp at every render pass begin and end, pixel-shader change
 *    and dispatch marks the end of everything before it. A pass runs from its boundary to the
 *    next one IN THE SAME COMMAND BUFFER (apps record on several threads, so slot order is not
 *    execution order), and is grouped by kind, shader (first word of its BLAKE3), VGPRs and
 *    target.
 * Slots are taken at record time, so a command buffer submitted twice reports its last run. */

#include "radv_xclipse_prof.h"

#include "radv_buffer.h"
#include "radv_cmd_buffer.h"
#include "radv_cs.h"
#include "radv_device.h"
#include "radv_image_view.h"
#include "radv_physical_device.h"
#include "radv_query.h"
#include "radv_shader.h"

#include "util/format/u_format.h"
#include "util/u_xclipse_prof.h"
#include "vk_format.h"

#if defined(__ANDROID__) && defined(__aarch64__)

#include <dlfcn.h>
#include <pthread.h>
#include <stdatomic.h>
#include <stdlib.h>

#define XPROF_SLOTS 16384     /* command buffer busy spans, [top, bottom] */
#define XPASS_SLOTS (1 << 18) /* pass boundaries */

enum { XPASS_FB, XPASS_CS, XPASS_OTHER, XPASS_RT, XPASS_END };

struct radv_xprof_pass {
   uint32_t frame, shader, draws, groups;
   uint32_t end;    /* slot + 1 of the boundary that closes this pass, 0 = never closed */
   uint32_t cb0, zs; /* VkFormat */
   uint16_t w, h, vgprs;
   uint8_t ncb, kind;
   uint8_t meta; /* 1: some of its work was RADV's own (clears, blits, resolves: radv_meta) */
   uint8_t pad[3];
   uint64_t op; /* meta: the function that began the op (radv_meta_begin's caller) */
   /* The pass's shader (PS for FB, CS for CS): SGPRs, wave size, max waves per SIMD, scratch
    * bytes per wave, LDS bytes, code bytes. */
   uint16_t sgprs;
   uint8_t wave, waves;
   uint32_t scratch, lds, code;
};

static void
xp_shader_stats(struct radv_xprof_pass *p, const struct radv_shader *s)
{
   memcpy(&p->shader, s->hash, 4);
   p->vgprs = s->config.num_vgprs;
   p->sgprs = s->config.num_sgprs;
   p->wave = s->info.wave_size;
   p->waves = MIN2(s->max_waves, 255);
   p->scratch = s->config.scratch_bytes_per_wave;
   p->lds = s->config.lds_size;
   p->code = s->exec_size;
}

static pthread_mutex_t xp_lock = PTHREAD_MUTEX_INITIALIZER;
static struct radv_device *xp_device;
static bool xp_failed;
static struct radeon_winsys_bo *xp_bo;
static uint64_t xp_va;
static uint64_t *xp_map; /* XPROF_SLOTS pairs, then XPASS_SLOTS boundaries */
static struct radv_xprof_pass *xp_meta;
static atomic_uint xp_ts_next, xp_pass_next;

static const char *const xp_kind[2][4] = {{"FB", "CS", "--", "RT"}, {"FB*", "CS*", "--*", "RT*"}};

/* Clear census (radv_xprof_clear): a few distinct clears per frame, so a small table. */
#define XCLR_SLOTS 64
struct xp_clear {
   uint32_t format, w, h, levels, layers;
   uint8_t depth, reason, dcc, htile;
   uint32_t value[4];
   unsigned count;
};
static struct xp_clear xp_clears[XCLR_SLOTS];
static unsigned xp_nclears, xp_clears_lost;
static const char *const xp_clear_reason[RADV_XCLR_COUNT] = {
   "FAST", "no_support", "layout", "partial_rect", "value", "dcc_codes", "mips", "range", "tc_htile_value",
   "->FILL",
};

bool
radv_xprof_sampling(void)
{
   return u_xclipse_prof_active();
}

void
radv_xprof_clear_slow(struct radv_cmd_buffer *cmd_buffer, const struct radv_image_view *iview, bool depth,
                      enum radv_xprof_clear_reason reason, const void *value, unsigned value_size)
{
   struct xp_clear k;
   memset(&k, 0, sizeof(k));
   k.depth = depth;
   k.reason = reason;
   memcpy(k.value, value, MIN2(value_size, sizeof(k.value)));
   if (iview) {
      const struct radv_image *img = iview->image;
      k.format = iview->vk.format;
      k.w = img->vk.extent.width;
      k.h = img->vk.extent.height;
      k.levels = img->vk.mip_levels;
      k.layers = img->vk.array_layers;
      k.dcc = radv_dcc_enabled(img, iview->vk.base_mip_level);
      k.htile = radv_htile_enabled(img, iview->vk.base_mip_level);
   }
   pthread_mutex_lock(&xp_lock);
   unsigned i;
   for (i = 0; i < xp_nclears; i++) {
      struct xp_clear *c = &xp_clears[i];
      if (c->format == k.format && c->w == k.w && c->h == k.h && c->levels == k.levels &&
          c->layers == k.layers && c->depth == k.depth && c->reason == k.reason && c->dcc == k.dcc &&
          c->htile == k.htile && !memcmp(c->value, k.value, sizeof(k.value)))
         break;
   }
   if (i == xp_nclears) {
      if (xp_nclears == XCLR_SLOTS)
         xp_clears_lost++;
      else
         xp_clears[xp_nclears++] = k;
   }
   if (i < XCLR_SLOTS)
      xp_clears[i].count++;
   pthread_mutex_unlock(&xp_lock);
}

static int
xp_cmp_u64(const void *a, const void *b)
{
   const uint64_t *x = a, *y = b;
   return x[0] < y[0] ? -1 : x[0] > y[0];
}

struct xp_group {
   struct radv_xprof_pass key;
   double ms;
   unsigned n;
   uint64_t draws, groups;
};

/* " op <symbol or +offset>" for a meta pass: the offset is into the driver, for llvm-addr2line
 * against the unstripped build (the shipped one keeps no names for static functions). */
static const char *
xp_op_name(uint64_t op)
{
   static char buf[160];
   if (!op)
      return "";
   Dl_info di;
   if (dladdr((void *)(uintptr_t)op, &di) && di.dli_fbase) {
      if (di.dli_sname)
         snprintf(buf, sizeof(buf), "  op %s+0x%lx", di.dli_sname,
                  (unsigned long)(op - (uintptr_t)di.dli_saddr));
      else
         snprintf(buf, sizeof(buf), "  op +0x%lx", (unsigned long)(op - (uintptr_t)di.dli_fbase));
   } else {
      snprintf(buf, sizeof(buf), "  op 0x%llx", (unsigned long long)op);
   }
   return buf;
}

static int
xp_group_cmp(const void *a, const void *b)
{
   const struct xp_group *x = a, *y = b;
   return x->ms < y->ms ? 1 : x->ms > y->ms ? -1 : 0;
}

static const char *
xp_format(uint32_t vk_format)
{
   if (!vk_format)
      return "-";
   return util_format_short_name(vk_format_to_pipe_format((VkFormat)vk_format));
}

static void
xp_report(void *data, FILE *f)
{
   struct radv_device *device = data;
   const struct radv_physical_device *pdev = radv_device_physical(device);
   const double khz = pdev->info.clock_crystal_freq;

   /* Command buffer busy time */
   const unsigned n = MIN2(atomic_load(&xp_ts_next), XPROF_SLOTS);
   uint64_t(*pairs)[2] = malloc(sizeof(*pairs) * (n ? n : 1));
   unsigned m = 0;
   for (unsigned i = 0; i < n; i++) {
      const uint64_t s = xp_map[2 * i], e = xp_map[2 * i + 1];
      if (s && e && e >= s) {
         pairs[m][0] = s;
         pairs[m][1] = e;
         m++;
      }
   }
   qsort(pairs, m, sizeof(*pairs), xp_cmp_u64);
   uint64_t busy = 0, cur_s = 0, cur_e = 0;
   for (unsigned i = 0; i < m; i++) {
      if (!cur_e || pairs[i][0] > cur_e) {
         busy += cur_e - cur_s;
         cur_s = pairs[i][0];
         cur_e = pairs[i][1];
      } else if (pairs[i][1] > cur_e) {
         cur_e = pairs[i][1];
      }
   }
   busy += cur_e - cur_s;
   const double span = m ? (pairs[m - 1][1] - pairs[0][0]) / khz : 0;
   fprintf(f, "# gpu busy_ms %.1f span_ms %.1f ibs %u busy_pct %.1f\n", busy / khz, span, m,
           span > 0 ? 100.0 * busy / khz / span : 0.0);
   free(pairs);

   /* Passes */
   const uint64_t *pts = xp_map + 2 * XPROF_SLOTS;
   const unsigned np = MIN2(atomic_load(&xp_pass_next), XPASS_SLOTS);
   struct xp_group *g = calloc(np ? np : 1, sizeof(*g));
   unsigned ng = 0, counted = 0;
   uint32_t f0 = UINT32_MAX, f1 = 0;
   double total = 0;
   unsigned nlong = 0;
   for (unsigned i = 0; i < np; i++) {
      const struct radv_xprof_pass *p = &xp_meta[i];
      if (p->kind == XPASS_END || !p->end || p->end > np)
         continue;
      const uint64_t t0 = pts[i], t1 = pts[p->end - 1];
      if (!t0 || !t1 || t1 < t0)
         continue;
      const double ms = (t1 - t0) / khz;
      /* Spans past a minute are stale slots (a command buffer reused across windows). A single
       * pass of 100 ms or more is listed by itself: that is a runaway shader or a stall, not a
       * frame's worth of work. */
      if (ms > 60000)
         continue;
      if (ms >= 100 && nlong++ < 32)
         fprintf(f, "# long pass %s shader %08x vgprs %u w%u  %ux%u  groups %u  %.1f ms  frame %u\n",
                 xp_kind[p->meta][p->kind], p->shader, p->vgprs, p->wave, p->w, p->h, p->groups, ms,
                 p->frame);
      f0 = MIN2(f0, p->frame);
      f1 = MAX2(f1, p->frame);
      struct radv_xprof_pass k = *p;
      k.frame = 0;
      k.draws = 0;
      k.groups = 0;
      k.end = 0;
      unsigned j;
      for (j = 0; j < ng; j++)
         if (!memcmp(&g[j].key, &k, sizeof(k)))
            break;
      if (j == ng) {
         g[ng].key = k;
         ng++;
      }
      g[j].ms += ms;
      g[j].n++;
      g[j].draws += p->draws;
      g[j].groups += p->groups;
      total += ms;
      counted++;
   }
   qsort(g, ng, sizeof(*g), xp_group_cmp);
   /* No presents seen (a Winlator-style wrapper presents without us): every "per frame" figure
    * below is then per window. */
   const unsigned frames = counted ? MAX2(f1 - f0, 1) : 1;
   fprintf(f, "# passes %u groups %u frames %u%s gpu_ms_per_frame %.2f  (* = RADV's own work: clears, blits, resolves)\n",
           counted, ng, frames, f1 == f0 ? " (no presents: per WINDOW)" : "", total / frames);
   for (unsigned j = 0; j < ng && j < 80; j++) {
      const struct radv_xprof_pass *k = &g[j].key;
      fprintf(f,
              "# pass %s shader %08x vgprs %u sgprs %u w%u waves %u scratch %u lds %u code %u  %ux%u cb %u:%s zs %s  ms/frame %.2f (%.1f%%)  "
              "per-pass %.3f ms  x%u  draws/pass %.1f  groups/pass %.0f%s\n",
              xp_kind[k->meta][k->kind], k->shader, k->vgprs, k->sgprs, k->wave, k->waves, k->scratch,
              k->lds, k->code, k->w, k->h, k->ncb, xp_format(k->cb0),
              xp_format(k->zs), g[j].ms / frames, total > 0 ? 100.0 * g[j].ms / total : 0,
              g[j].ms / g[j].n, g[j].n, (double)g[j].draws / g[j].n, (double)g[j].groups / g[j].n,
              xp_op_name(k->op));
   }
   free(g);

   pthread_mutex_lock(&xp_lock);
   for (unsigned i = 0; i < xp_nclears; i++) {
      const struct xp_clear *c = &xp_clears[i];
      fprintf(f, "# clear %s %s %ux%u levels %u layers %u dcc %u htile %u  %s  value %08x %08x %08x %08x  x%u\n",
              c->depth ? "zs" : "color", xp_format(c->format), c->w, c->h, c->levels, c->layers, c->dcc,
              c->htile, xp_clear_reason[c->reason], c->value[0], c->value[1], c->value[2], c->value[3],
              c->count);
   }
   if (xp_clears_lost)
      fprintf(f, "# clear (%u more, table full)\n", xp_clears_lost);
   xp_nclears = 0;
   xp_clears_lost = 0;
   pthread_mutex_unlock(&xp_lock);

   /* Triggered windows repeat: the next one starts from empty slots. Nothing takes a slot
    * outside a window, and the report runs after the window's last command buffers retired. */
   memset(xp_map, 0, XPROF_SLOTS * 16 + XPASS_SLOTS * 8);
   memset(xp_meta, 0, XPASS_SLOTS * sizeof(*xp_meta));
   atomic_store(&xp_ts_next, 0);
   atomic_store(&xp_pass_next, 0);
}

/* The first device that records while sampling is the one measured. */
static bool
xp_ready(struct radv_device *device)
{
   if (xp_device == device)
      return true;

   pthread_mutex_lock(&xp_lock);
   if (!xp_device && !xp_failed) {
      const uint64_t size = XPROF_SLOTS * 16 + XPASS_SLOTS * 8;
      VkResult r = radv_bo_create(device, NULL, size, 4096, RADEON_DOMAIN_GTT,
                                  RADEON_FLAG_CPU_ACCESS | RADEON_FLAG_NO_INTERPROCESS_SHARING,
                                  RADV_BO_PRIORITY_QUERY_POOL, 0, true, &xp_bo);
      if (r == VK_SUCCESS)
         xp_map = device->ws->buffer_map(device->ws, xp_bo, false, NULL);
      xp_meta = calloc(XPASS_SLOTS, sizeof(*xp_meta));
      if (r != VK_SUCCESS || !xp_map || !xp_meta) {
         if (xp_bo)
            radv_bo_destroy(device, NULL, xp_bo);
         xp_bo = NULL;
         free(xp_meta);
         xp_meta = NULL;
         xp_failed = true;
      } else {
         memset(xp_map, 0, size);
         xp_va = radv_buffer_get_va(xp_bo);
         xp_device = device;
         u_xclipse_prof_set_gpu_reporter(xp_report, device);
      }
   }
   pthread_mutex_unlock(&xp_lock);
   return xp_device == device;
}

static void
xp_timestamp(struct radv_cmd_buffer *cmd_buffer, uint64_t va, VkPipelineStageFlags2 stage)
{
   struct radv_device *device = radv_cmd_buffer_device(cmd_buffer);
   radeon_check_space(device->ws, cmd_buffer->cs->b, 16);
   radv_write_timestamp(cmd_buffer, va, stage);
}

/* Close the open pass at boundary slot `n` and open one of `kind` (none for XPASS_END). */
static struct radv_xprof_pass *
xp_boundary(struct radv_cmd_buffer *cmd_buffer, unsigned kind)
{
   if (!cmd_buffer->xprof_slot)
      return NULL;
   const uint32_t n = atomic_fetch_add(&xp_pass_next, 1);
   if (n >= XPASS_SLOTS)
      return NULL;

   if (cmd_buffer->xprof_pass) {
      struct radv_xprof_pass *prev = &xp_meta[cmd_buffer->xprof_pass - 1];
      prev->end = n + 1;
      prev->draws = cmd_buffer->xprof_draws;
      if (prev->kind == XPASS_FB && cmd_buffer->xprof_ps)
         xp_shader_stats(prev, cmd_buffer->xprof_ps);
   }

   xp_timestamp(cmd_buffer, xp_va + XPROF_SLOTS * 16 + n * 8ull, VK_PIPELINE_STAGE_2_BOTTOM_OF_PIPE_BIT);

   struct radv_xprof_pass *p = &xp_meta[n];
   memset(p, 0, sizeof(*p));
   p->frame = u_xclipse_prof_frames();
   p->kind = kind;
   p->meta = cmd_buffer->state.meta.inside_meta_op;
   p->op = p->meta ? cmd_buffer->xprof_op : 0;
   cmd_buffer->xprof_pass = kind == XPASS_END ? 0 : n + 1;
   cmd_buffer->xprof_draws = 0;
   return p;
}

void
radv_xprof_device_init(struct radv_device *device)
{
   (void)device;
   u_xclipse_prof_start();
}

void
radv_xprof_device_finish(struct radv_device *device)
{
   pthread_mutex_lock(&xp_lock);
   if (xp_device == device) {
      u_xclipse_prof_set_gpu_reporter(NULL, NULL);
      radv_bo_destroy(device, NULL, xp_bo);
      xp_bo = NULL;
      xp_map = NULL;
      free(xp_meta);
      xp_meta = NULL;
      xp_device = NULL;
   }
   pthread_mutex_unlock(&xp_lock);
}

void
radv_xprof_begin_cmdbuf(struct radv_cmd_buffer *cmd_buffer)
{
   cmd_buffer->xprof_slot = 0;
   cmd_buffer->xprof_pass = 0;
   cmd_buffer->xprof_draws = 0;
   cmd_buffer->xprof_ps = NULL;
   cmd_buffer->xprof_rt = 0;

   if (likely(!u_xclipse_prof_active()) || cmd_buffer->vk.level != VK_COMMAND_BUFFER_LEVEL_PRIMARY ||
       cmd_buffer->qf != RADV_QUEUE_GENERAL)
      return;

   struct radv_device *device = radv_cmd_buffer_device(cmd_buffer);
   if (!xp_ready(device))
      return;
   const uint32_t slot = atomic_fetch_add(&xp_ts_next, 1);
   if (slot >= XPROF_SLOTS)
      return;

   radv_cs_add_buffer(device->ws, cmd_buffer->cs->b, xp_bo);
   xp_timestamp(cmd_buffer, xp_va + slot * 16ull, VK_PIPELINE_STAGE_2_TOP_OF_PIPE_BIT);
   cmd_buffer->xprof_slot = slot + 1;
   xp_boundary(cmd_buffer, XPASS_OTHER);
}

void
radv_xprof_end_cmdbuf(struct radv_cmd_buffer *cmd_buffer)
{
   if (!cmd_buffer->xprof_slot)
      return;
   xp_boundary(cmd_buffer, XPASS_END);
   xp_timestamp(cmd_buffer, xp_va + (cmd_buffer->xprof_slot - 1) * 16ull + 8,
                VK_PIPELINE_STAGE_2_BOTTOM_OF_PIPE_BIT);
   cmd_buffer->xprof_slot = 0;
   cmd_buffer->xprof_pass = 0;
}

void
radv_xprof_begin_rendering(struct radv_cmd_buffer *cmd_buffer, const VkRenderingInfo *info)
{
   if (!cmd_buffer->xprof_slot)
      return;
   struct radv_xprof_pass *p = xp_boundary(cmd_buffer, info ? XPASS_FB : XPASS_OTHER);
   cmd_buffer->xprof_ps = NULL;
   cmd_buffer->xprof_rt = p && info ? cmd_buffer->xprof_pass : 0;
   if (!p || !info)
      return;
   p->w = info->renderArea.extent.width;
   p->h = info->renderArea.extent.height;
   p->ncb = info->colorAttachmentCount;
   for (uint32_t i = 0; i < info->colorAttachmentCount; i++) {
      if (info->pColorAttachments[i].imageView) {
         VK_FROM_HANDLE(radv_image_view, iview, info->pColorAttachments[i].imageView);
         p->cb0 = iview->vk.format;
         break;
      }
   }
   const VkRenderingAttachmentInfo *ds = info->pDepthAttachment && info->pDepthAttachment->imageView
                                            ? info->pDepthAttachment
                                            : info->pStencilAttachment;
   if (ds && ds->imageView) {
      VK_FROM_HANDLE(radv_image_view, iview, ds->imageView);
      p->zs = iview->vk.format;
   }
}

/* A ray tracing dispatch is its own pass: the shader is the RT prolog, whose VGPR count and wave
 * size are the dispatch's, and groups counts rays (0 for an indirect launch). */
void
radv_xprof_trace_rays(struct radv_cmd_buffer *cmd_buffer, const struct radv_shader *rt_prolog, uint32_t width,
                      uint32_t height, uint32_t depth)
{
   if (!cmd_buffer->xprof_slot)
      return;
   struct radv_xprof_pass *p = xp_boundary(cmd_buffer, XPASS_RT);
   if (!p)
      return;
   if (rt_prolog)
      xp_shader_stats(p, rt_prolog);
   p->w = MIN2(width, UINT16_MAX);
   p->h = MIN2(height, UINT16_MAX);
   p->groups = width * height * depth;
}

void
radv_xprof_dispatch(struct radv_cmd_buffer *cmd_buffer, const uint32_t blocks[3])
{
   if (!cmd_buffer->xprof_slot)
      return;
   struct radv_xprof_pass *p = xp_boundary(cmd_buffer, XPASS_CS);
   if (!p)
      return;
   const struct radv_shader *cs = cmd_buffer->state.shaders[MESA_SHADER_COMPUTE];
   if (cs)
      xp_shader_stats(p, cs);
   p->groups = blocks[0] * blocks[1] * blocks[2];
}

/* Only called while a pass is open (radv_before_draw checks xprof_pass). */
void
radv_xprof_draw_slow(struct radv_cmd_buffer *cmd_buffer, uint32_t draw_count)
{
   const struct radv_shader *ps = cmd_buffer->state.shaders[MESA_SHADER_FRAGMENT];
   const struct radv_xprof_pass cur = xp_meta[cmd_buffer->xprof_pass - 1];

   /* A draw after a dispatch (or anything else) inside a rendering starts a new FB pass with the
    * rendering's targets; otherwise its time would be counted to the dispatch. */
   if (cur.kind != XPASS_FB && cmd_buffer->xprof_rt) {
      const struct radv_xprof_pass rt = xp_meta[cmd_buffer->xprof_rt - 1];
      struct radv_xprof_pass *p = xp_boundary(cmd_buffer, XPASS_FB);
      if (p) {
         p->w = rt.w;
         p->h = rt.h;
         p->ncb = rt.ncb;
         p->cb0 = rt.cb0;
         p->zs = rt.zs;
      }
   } else if (cur.kind == XPASS_FB && cmd_buffer->xprof_draws && ps != cmd_buffer->xprof_ps) {
      struct radv_xprof_pass *p = xp_boundary(cmd_buffer, XPASS_FB);
      if (p) {
         p->w = cur.w;
         p->h = cur.h;
         p->ncb = cur.ncb;
         p->cb0 = cur.cb0;
         p->zs = cur.zs;
      }
   }
   if (cmd_buffer->state.meta.inside_meta_op && cmd_buffer->xprof_pass) {
      xp_meta[cmd_buffer->xprof_pass - 1].meta = 1;
      xp_meta[cmd_buffer->xprof_pass - 1].op = cmd_buffer->xprof_op;
   }
   cmd_buffer->xprof_ps = ps;
   cmd_buffer->xprof_draws += draw_count;
}

#else

void radv_xprof_device_init(struct radv_device *device) {}
void radv_xprof_device_finish(struct radv_device *device) {}
void radv_xprof_begin_cmdbuf(struct radv_cmd_buffer *cmd_buffer) {}
void radv_xprof_end_cmdbuf(struct radv_cmd_buffer *cmd_buffer) {}
void radv_xprof_begin_rendering(struct radv_cmd_buffer *cmd_buffer, const VkRenderingInfo *info) {}
void radv_xprof_dispatch(struct radv_cmd_buffer *cmd_buffer, const uint32_t blocks[3]) {}
void radv_xprof_trace_rays(struct radv_cmd_buffer *cmd_buffer, const struct radv_shader *rt_prolog, uint32_t width,
                           uint32_t height, uint32_t depth) {}
void radv_xprof_draw_slow(struct radv_cmd_buffer *cmd_buffer, uint32_t draw_count) {}
bool radv_xprof_sampling(void) { return false; }
void radv_xprof_clear_slow(struct radv_cmd_buffer *cmd_buffer, const struct radv_image_view *iview, bool depth,
                           enum radv_xprof_clear_reason reason, const void *value, unsigned value_size) {}

#endif
