;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 0, 1
	MOV -4, <-0
	SPL 0, #9
	SPL 0, #9
	MOV -7, <-20
	CMP -207, <-120
	SUB @-827, 100
	SUB @-827, 100
	SUB @-827, 100
	SPL <5, 2
	SLT 20, @12
	SUB 0, 10
	ADD 1, 20
	SUB #72, @200
	SUB @0, @2
	SUB 124, 106
	SPL 210, 39
	SUB -207, <120
	SUB @121, 103
	SUB #460, 400
	MOV @400, 201
	SLT 0, 1
	SPL 0, #9
	SLT 0, 1
	ADD 210, 30
	SUB 20, @12
	SPL @-42, #0
	SUB #0, 900
	ADD #0, 0
	SLT 0, 1
	SUB -207, <-120
	SUB 0, 10
	SUB -207, <-120
	SUB -207, <-120
	SLT 0, 1
	SUB @127, 100
	SUB @127, 100
	DJN -1, @-20
	ADD 10, 20
	JMN 12, 919
	ADD 10, 20
	JMN 12, 919
	JMN 12, 919
	ADD 210, 30
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
