module Slave_tb();
// Declare inputs as regs
reg SCLK; // TODO: make sure && clk
reg reset;
reg [7:0] slaveDataToSend;
reg CS;
reg MOSI;
// Declear OutPuts as wires
wire [7:0] slaveDataReceived;
wire MISO;


Slave mySlave(
    reset,
	slaveDataToSend, slaveDataReceived,
	SCLK, CS, MOSI, MISO
);


// Initialize all variables
initial begin        
    $display ("time\t MISO SCLK reset CS");	
    $monitor ("%g\t %b   %b     %b      %b", $time, MISO, SCLK, reset, CS);	
    // slaveDataReceived = 8'b11110010;
    slaveDataToSend   = 8'b10101010;
    CS = 1'b1;
    #10 CS = 1'b0;
    SCLK  = 0;       // initial value of clock
    reset = 0;      // initial value of reset
    #200 CS = 1'b1;
    #200  $finish;      // Terminate simulation
end

// Clock generator
always begin
     #10  SCLK = ~SCLK; // Toggle clock every 10 ticks
end

endmodule
