OpenLane f691c8c0712ca6c6645e3fd548985b3cbcf08c78
All rights reserved. (c) 2020-2022 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[36m[INFO]: Using configuration in 'designs/simpleuart/config.tcl'...[39m
[36m[INFO]: PDK Root: /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks[39m
[36m[INFO]: Process Design Kit: sky130A[39m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd[39m
[36m[INFO]: Run Directory: /openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08[39m
[36m[INFO]: Saving runtime environment...[39m
[36m[INFO]: Preparing LEF files for the nom corner...[39m
[36m[INFO]: Preparing LEF files for the min corner...[39m
[36m[INFO]: Preparing LEF files for the max corner...[39m
[36m[INFO]: Running linter (Verilator) (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/synthesis/linter.log)...[39m
[36m[INFO]: 0 errors found by linter[39m
[33m[WARNING]: 8 warnings found by linter[39m
[STEP 1]
[36m[INFO]: Running Synthesis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/synthesis/1-synthesis.log)...[39m
[STEP 2]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/synthesis/2-sta.log)...[39m
[STEP 3]
[36m[INFO]: Running Initial Floorplanning (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/floorplan/3-initial_fp.log)...[39m
[36m[INFO]: Floorplanned with width 416.3 and height 416.16.[39m
[STEP 4]
[36m[INFO]: Running IO Placement (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/floorplan/4-place_io.log)...[39m
[STEP 5]
[36m[INFO]: Running Tap/Decap Insertion (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/floorplan/5-tap.log)...[39m
[36m[INFO]: Power planning with power {VPWR} and ground {VGND}...[39m
[STEP 6]
[36m[INFO]: Generating PDN (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/floorplan/6-pdn.log)...[39m
[STEP 7]
[36m[INFO]: Running Global Placement (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/placement/7-global.log)...[39m
[STEP 8]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/placement/8-gpl_sta.log)...[39m
[STEP 9]
[36m[INFO]: Running Placement Resizer Design Optimizations (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/placement/9-resizer.log)...[39m
[STEP 10]
[36m[INFO]: Running Detailed Placement (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/placement/10-detailed.log)...[39m
[STEP 11]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/placement/11-dpl_sta.log)...[39m
[STEP 12]
[36m[INFO]: Running Clock Tree Synthesis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/cts/12-cts.log)...[39m
[STEP 13]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/cts/13-cts_sta.log)...[39m
[STEP 14]
[36m[INFO]: Running Placement Resizer Timing Optimizations (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/cts/14-resizer.log)...[39m
[STEP 15]
[36m[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/15-resizer_design.log)...[39m
[STEP 16]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/16-rsz_design_sta.log)...[39m
[STEP 17]
[36m[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/17-resizer_timing.log)...[39m
[STEP 18]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/18-rsz_timing_sta.log)...[39m
[STEP 19]
[36m[INFO]: Running Heuristic Diode Insertion (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/19-diodes.log)...[39m
[STEP 20]
[36m[INFO]: Running Detailed Placement (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/20-diode_legalization.log)...[39m
[STEP 21]
[36m[INFO]: Running Global Routing (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/21-global.log)...[39m
[36m[INFO]: Starting OpenROAD Antenna Repair Iterations...[39m
[STEP 22]
[36m[INFO]: Writing Verilog (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/21-global_write_netlist.log)...[39m
[STEP 23]
[36m[INFO]: Running Single-Corner Static Timing Analysis (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/23-grt_sta.log)...[39m
[STEP 24]
[36m[INFO]: Running Fill Insertion (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/24-fill.log)...[39m
[STEP 25]
[36m[INFO]: Running Detailed Routing (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/25-detailed.log)...[39m
[36m[INFO]: No DRC violations after detailed routing.[39m
[STEP 26]
[36m[INFO]: Checking Wire Lengths (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/routing/26-wire_lengths.log)...[39m
[STEP 27]
[36m[INFO]: Running SPEF Extraction at the min process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/27-parasitics_extraction.min.log)...[39m
[STEP 28]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/28-rcx_mcsta.min.log)...[39m
[STEP 29]
[36m[INFO]: Running SPEF Extraction at the max process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/29-parasitics_extraction.max.log)...[39m
[STEP 30]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/30-rcx_mcsta.max.log)...[39m
[STEP 31]
[36m[INFO]: Running SPEF Extraction at the nom process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/31-parasitics_extraction.nom.log)...[39m
[STEP 32]
[36m[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/32-rcx_mcsta.nom.log)...[39m
[33m[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta[39m
[33m[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta[39m
[33m[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta[39m
[33m[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta[39m
[STEP 33]
[36m[INFO]: Creating IR Drop Report (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/33-irdrop.log)...[39m
[33m[WARNING]: VSRC_LOC_FILES is not defined. The IR drop analysis will run, but the values may be inaccurate.[39m
[STEP 34]
[36m[INFO]: Running Magic to generate various views...[39m
[36m[INFO]: Streaming out GDSII with Magic (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/34-gdsii.log)...[39m
[36m[INFO]: Generating MAGLEF views...[39m
[36m[INFO]: Generating lef with Magic (/openlane/designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/34-lef.log)...[39m
[STEP 35]
[36m[INFO]: Streaming out GDSII with KLayout (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/35-gdsii-klayout.log)...[39m
[STEP 36]
[36m[INFO]: Running XOR on the layouts using KLayout (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/36-xor.log)...[39m
[36m[INFO]: No XOR differences between KLayout and Magic gds.[39m
[STEP 37]
[36m[INFO]: Running Magic Spice Export from LEF (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/37-spice.log)...[39m
[STEP 38]
[36m[INFO]: Writing Powered Verilog (logs: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/38-write_powered_def.log, designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/38-write_powered_verilog.log)...[39m
[STEP 39]
[36m[INFO]: Writing Verilog (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/38-write_powered_verilog.log)...[39m
[STEP 40]
[36m[INFO]: Running LVS (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/40-lvs.lef.log)...[39m
[STEP 41]
[36m[INFO]: Running Magic DRC (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/41-drc.log)...[39m
[36m[INFO]: Converting Magic DRC database to various tool-readable formats...[39m
[36m[INFO]: No DRC violations after GDS streaming out.[39m
[STEP 42]
[36m[INFO]: Running OpenROAD Antenna Rule Checker (log: designs/simpleuart/runs/RUN_2023.12.03_10.07.08/logs/signoff/42-arc.log)...[39m
[36m[INFO]: Saving current set of views in 'designs/simpleuart/runs/RUN_2023.12.03_10.07.08/results/final'...[39m
[36m[INFO]: Saving runtime environment...[39m
[36m[INFO]: Generating final set of reports...[39m
[36m[INFO]: Created manufacturability report at 'designs/simpleuart/runs/RUN_2023.12.03_10.07.08/reports/manufacturability.rpt'.[39m
[36m[INFO]: Created metrics report at 'designs/simpleuart/runs/RUN_2023.12.03_10.07.08/reports/metrics.csv'.[39m
[36m[INFO]: There are no max slew, max fanout or max capacitance violations in the design at the Typical corner.[39m
[36m[INFO]: There are no hold violations in the design at the Typical corner.[39m
[36m[INFO]: There are no setup violations in the design at the Typical corner.[39m
[32m[SUCCESS]: Flow complete.[39m
[36m[INFO]: Note that the following warnings have been generated:[39m
[33m[WARNING]: 8 warnings found by linter
[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta
[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta
[WARNING]: VSRC_LOC_FILES is not defined. The IR drop analysis will run, but the values may be inaccurate.
[39m
