// Seed: 1947496022
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  assign id_5[1'b0] = 1;
  assign id_5[1] = 1;
  assign id_5[1] = id_1;
endmodule
