#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  4 10:35:45 2019
# Process ID: 16456
# Current directory: C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim/xsim.dir/fmc_data_convert_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim/webtalk.log
# Journal file: C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim/xsim.dir/fmc_data_convert_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/gyz/Desktop/ddrtovga/mine/my_ddr_to_vga/my_ddr_to_vga.sim/sim_1/impl/timing/xsim/xsim.dir/fmc_data_convert_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Nov  4 10:35:50 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  4 10:35:50 2019...
