# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {testbench_top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.testbench_top xil_defaultlib.glbl 
# Start time: 17:37:06 on Nov 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench_top(fast)
# Loading work.vlg_design(fast)
# Loading unisims_ver.IBUFDS(fast)
# Loading work.m_bps(fast)
# Loading work.m_s2p(fast)
# Loading work.m_decoder(fast)
# Loading work.m_led(fast)
# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
# ** Note: $stop    : ../../../../../../testbench/testbench_top.v(120)
#    Time: 5225802500 ps  Iteration: 0  Instance: /testbench_top
# Break in Module testbench_top at ../../../../../../testbench/testbench_top.v line 120
# End time: 17:37:37 on Nov 29,2022, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
