blk_mem_gen_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_sim_netlist.vhdl,
