
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {array_eyeriss.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv
Opening include file pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol8.sv
Opening include file acc.sv
Opening include file pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_border line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 73 in file
	'sobol8.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol8 line 20 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol8 line 49 in file
		'sobol8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sobol8/54     |   8    |    8    |      3       |
======================================================
Warning:  acc.sv:18: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine acc line 21 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 90 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ireg_inner line 14 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_dff_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 29 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   o_randW_inv_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 90 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[14], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_inv_x[13], valid bounds are [12:0]. (ELAB-312)
Warning:  /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.sv:104: Out of bounds bit select randW_x[13], valid bounds are [12:0]. (ELAB-312)
Presto compilation completed successfully.
Loaded 10 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol8 mul_border acc pe_border ireg_inner mul_inner pe_inner array_eyeriss
set current_design array_eyeriss
array_eyeriss
link

  Linking design 'array_eyeriss'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  array_eyeriss               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (9 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/ireg_border.db, etc

Information: Building the design 'pe_border' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_border_IWIDTH8_OWIDTH16 line 90 in file
		'pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_border_IWIDTH8_OWIDTH16)
Information: Building the design 'pe_inner' instantiated from design 'array_eyeriss' with
	the parameters "IWIDTH=8,OWIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine pe_inner_IWIDTH8_OWIDTH16 line 90 in file
		'pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pe_inner_IWIDTH8_OWIDTH16)
Information: Building the design 'ireg_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_border_WIDTH8 line 16 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_border' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH8)
Information: Building the design 'acc' instantiated from design 'pe_border_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  acc.sv:18: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine acc_WIDTH16 line 21 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner_IWIDTH8_OWIDTH16' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8 line 29 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_randW_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   o_randW_inv_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ...}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{en_i[11] en_i[10] en_i[9] en_i[8] en_i[7] en_i[6] en_i[5] en_i[4] en_i[3] en_i[2] en_i[1] en_i[0] clr_i[11] clr_i[10] clr_i[9] clr_i[8] clr_i[7] clr_i[6] clr_i[5] clr_i[4] clr_i[3] clr_i[2] clr_i[1] clr_i[0] mac_done[11] mac_done[10] mac_done[9] mac_done[8] mac_done[7] mac_done[6] mac_done[5] mac_done[4] mac_done[3] mac_done[2] mac_done[1] mac_done[0] en_w[13] en_w[12] en_w[11] en_w[10] en_w[9] en_w[8] en_w[7] en_w[6] en_w[5] en_w[4] en_w[3] en_w[2] en_w[1] en_w[0] clr_w[13] clr_w[12] clr_w[11] clr_w[10] clr_w[9] clr_w[8] clr_w[7] clr_w[6] clr_w[5] clr_w[4] clr_w[3] clr_w[2] clr_w[1] clr_w[0] en_o[13] en_o[12] en_o[11] en_o[10] en_o[9] en_o[8] en_o[7] en_o[6] en_o[5] en_o[4] en_o[3] en_o[2] en_o[1] en_o[0] clr_o[13] clr_o[12] clr_o[11] clr_o[10] clr_o[9] clr_o[8] clr_o[7] clr_o[6] clr_o[5] clr_o[4] clr_o[3] clr_o[2] clr_o[1] clr_o[0] ifm[11][7] ifm[11][6] ifm[11][5] ifm[11][4] ifm[11][3] ifm[11][2] ifm[11][1] ifm[11][0] ...}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'array_eyeriss'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1226 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH16_0'
  Processing 'mul_inner_WIDTH8_0'
  Processing 'wreg_WIDTH8_0'
  Processing 'ireg_inner_0'
  Processing 'pe_inner_IWIDTH8_OWIDTH16_0'
  Processing 'sobol8_0'
  Processing 'mul_border_WIDTH8_0'
  Processing 'ireg_border_WIDTH8_0'
  Processing 'pe_border_IWIDTH8_OWIDTH16_0'
  Processing 'array_eyeriss'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH16_1_DW01_add_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_0'
  Processing 'mul_inner_WIDTH8_1_DW01_cmp2_1'
  Processing 'acc_WIDTH16_2_DW01_add_0_DW01_add_1'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'mul_inner_WIDTH8_2_DW01_cmp2_1_DW01_cmp2_3'
  Processing 'acc_WIDTH16_3_DW01_add_0_DW01_add_2'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'mul_inner_WIDTH8_3_DW01_cmp2_1_DW01_cmp2_5'
  Processing 'acc_WIDTH16_4_DW01_add_0_DW01_add_3'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_6'
  Processing 'mul_inner_WIDTH8_4_DW01_cmp2_1_DW01_cmp2_7'
  Processing 'acc_WIDTH16_5_DW01_add_0_DW01_add_4'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'mul_inner_WIDTH8_5_DW01_cmp2_1_DW01_cmp2_9'
  Processing 'acc_WIDTH16_6_DW01_add_0_DW01_add_5'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_10'
  Processing 'mul_inner_WIDTH8_6_DW01_cmp2_1_DW01_cmp2_11'
  Processing 'acc_WIDTH16_7_DW01_add_0_DW01_add_6'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_12'
  Processing 'mul_inner_WIDTH8_7_DW01_cmp2_1_DW01_cmp2_13'
  Processing 'acc_WIDTH16_8_DW01_add_0_DW01_add_7'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_14'
  Processing 'mul_inner_WIDTH8_8_DW01_cmp2_1_DW01_cmp2_15'
  Processing 'acc_WIDTH16_9_DW01_add_0_DW01_add_8'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_16'
  Processing 'mul_inner_WIDTH8_9_DW01_cmp2_1_DW01_cmp2_17'
  Processing 'acc_WIDTH16_10_DW01_add_0_DW01_add_9'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_18'
  Processing 'mul_inner_WIDTH8_10_DW01_cmp2_1_DW01_cmp2_19'
  Processing 'acc_WIDTH16_11_DW01_add_0_DW01_add_10'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_20'
  Processing 'mul_inner_WIDTH8_11_DW01_cmp2_1_DW01_cmp2_21'
  Processing 'acc_WIDTH16_12_DW01_add_0_DW01_add_11'
  Processing 'mul_inner_WIDTH8_12_DW01_cmp2_0_DW01_cmp2_22'
  Processing 'mul_inner_WIDTH8_12_DW01_cmp2_1_DW01_cmp2_23'
  Processing 'acc_WIDTH16_13_DW01_add_0_DW01_add_12'
  Processing 'mul_inner_WIDTH8_13_DW01_cmp2_0_DW01_cmp2_24'
  Processing 'mul_inner_WIDTH8_13_DW01_cmp2_1_DW01_cmp2_25'
  Processing 'acc_WIDTH16_14_DW01_add_0_DW01_add_13'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_0_DW01_cmp2_26'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_1_DW01_cmp2_27'
  Processing 'mul_border_WIDTH8_1_DW01_cmp2_2_DW01_cmp2_28'
  Processing 'sobol8_1_DW01_add_0_DW01_add_14'
  Processing 'sobol8_2_DW01_add_0_DW01_add_15'
  Processing 'sobol8_3_DW01_add_0_DW01_add_16'
  Processing 'acc_WIDTH16_15_DW01_add_0_DW01_add_17'
  Processing 'mul_inner_WIDTH8_14_DW01_cmp2_0_DW01_cmp2_29'
  Processing 'mul_inner_WIDTH8_14_DW01_cmp2_1_DW01_cmp2_30'
  Processing 'acc_WIDTH16_16_DW01_add_0_DW01_add_18'
  Processing 'mul_inner_WIDTH8_15_DW01_cmp2_0_DW01_cmp2_31'
  Processing 'mul_inner_WIDTH8_15_DW01_cmp2_1_DW01_cmp2_32'
  Processing 'acc_WIDTH16_17_DW01_add_0_DW01_add_19'
  Processing 'mul_inner_WIDTH8_16_DW01_cmp2_0_DW01_cmp2_33'
  Processing 'mul_inner_WIDTH8_16_DW01_cmp2_1_DW01_cmp2_34'
  Processing 'acc_WIDTH16_18_DW01_add_0_DW01_add_20'
  Processing 'mul_inner_WIDTH8_17_DW01_cmp2_0_DW01_cmp2_35'
  Processing 'mul_inner_WIDTH8_17_DW01_cmp2_1_DW01_cmp2_36'
  Processing 'acc_WIDTH16_19_DW01_add_0_DW01_add_21'
  Processing 'mul_inner_WIDTH8_18_DW01_cmp2_0_DW01_cmp2_37'
  Processing 'mul_inner_WIDTH8_18_DW01_cmp2_1_DW01_cmp2_38'
  Processing 'acc_WIDTH16_20_DW01_add_0_DW01_add_22'
  Processing 'mul_inner_WIDTH8_19_DW01_cmp2_0_DW01_cmp2_39'
  Processing 'mul_inner_WIDTH8_19_DW01_cmp2_1_DW01_cmp2_40'
  Processing 'acc_WIDTH16_21_DW01_add_0_DW01_add_23'
  Processing 'mul_inner_WIDTH8_20_DW01_cmp2_0_DW01_cmp2_41'
  Processing 'mul_inner_WIDTH8_20_DW01_cmp2_1_DW01_cmp2_42'
  Processing 'acc_WIDTH16_22_DW01_add_0_DW01_add_24'
  Processing 'mul_inner_WIDTH8_21_DW01_cmp2_0_DW01_cmp2_43'
  Processing 'mul_inner_WIDTH8_21_DW01_cmp2_1_DW01_cmp2_44'
  Processing 'acc_WIDTH16_23_DW01_add_0_DW01_add_25'
  Processing 'mul_inner_WIDTH8_22_DW01_cmp2_0_DW01_cmp2_45'
  Processing 'mul_inner_WIDTH8_22_DW01_cmp2_1_DW01_cmp2_46'
  Processing 'acc_WIDTH16_24_DW01_add_0_DW01_add_26'
  Processing 'mul_inner_WIDTH8_23_DW01_cmp2_0_DW01_cmp2_47'
  Processing 'mul_inner_WIDTH8_23_DW01_cmp2_1_DW01_cmp2_48'
  Processing 'acc_WIDTH16_25_DW01_add_0_DW01_add_27'
  Processing 'mul_inner_WIDTH8_24_DW01_cmp2_0_DW01_cmp2_49'
  Processing 'mul_inner_WIDTH8_24_DW01_cmp2_1_DW01_cmp2_50'
  Processing 'acc_WIDTH16_26_DW01_add_0_DW01_add_28'
  Processing 'mul_inner_WIDTH8_25_DW01_cmp2_0_DW01_cmp2_51'
  Processing 'mul_inner_WIDTH8_25_DW01_cmp2_1_DW01_cmp2_52'
  Processing 'acc_WIDTH16_27_DW01_add_0_DW01_add_29'
  Processing 'mul_inner_WIDTH8_26_DW01_cmp2_0_DW01_cmp2_53'
  Processing 'mul_inner_WIDTH8_26_DW01_cmp2_1_DW01_cmp2_54'
  Processing 'acc_WIDTH16_28_DW01_add_0_DW01_add_30'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_0_DW01_cmp2_55'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_1_DW01_cmp2_56'
  Processing 'mul_border_WIDTH8_2_DW01_cmp2_2_DW01_cmp2_57'
  Processing 'sobol8_4_DW01_add_0_DW01_add_31'
  Processing 'sobol8_5_DW01_add_0_DW01_add_32'
  Processing 'sobol8_6_DW01_add_0_DW01_add_33'
  Processing 'acc_WIDTH16_29_DW01_add_0_DW01_add_34'
  Processing 'mul_inner_WIDTH8_27_DW01_cmp2_0_DW01_cmp2_58'
  Processing 'mul_inner_WIDTH8_27_DW01_cmp2_1_DW01_cmp2_59'
  Processing 'acc_WIDTH16_30_DW01_add_0_DW01_add_35'
  Processing 'mul_inner_WIDTH8_28_DW01_cmp2_0_DW01_cmp2_60'
  Processing 'mul_inner_WIDTH8_28_DW01_cmp2_1_DW01_cmp2_61'
  Processing 'acc_WIDTH16_31_DW01_add_0_DW01_add_36'
  Processing 'mul_inner_WIDTH8_29_DW01_cmp2_0_DW01_cmp2_62'
  Processing 'mul_inner_WIDTH8_29_DW01_cmp2_1_DW01_cmp2_63'
  Processing 'acc_WIDTH16_32_DW01_add_0_DW01_add_37'
  Processing 'mul_inner_WIDTH8_30_DW01_cmp2_0_DW01_cmp2_64'
  Processing 'mul_inner_WIDTH8_30_DW01_cmp2_1_DW01_cmp2_65'
  Processing 'acc_WIDTH16_33_DW01_add_0_DW01_add_38'
  Processing 'mul_inner_WIDTH8_31_DW01_cmp2_0_DW01_cmp2_66'
  Processing 'mul_inner_WIDTH8_31_DW01_cmp2_1_DW01_cmp2_67'
  Processing 'acc_WIDTH16_34_DW01_add_0_DW01_add_39'
  Processing 'mul_inner_WIDTH8_32_DW01_cmp2_0_DW01_cmp2_68'
  Processing 'mul_inner_WIDTH8_32_DW01_cmp2_1_DW01_cmp2_69'
  Processing 'acc_WIDTH16_35_DW01_add_0_DW01_add_40'
  Processing 'mul_inner_WIDTH8_33_DW01_cmp2_0_DW01_cmp2_70'
  Processing 'mul_inner_WIDTH8_33_DW01_cmp2_1_DW01_cmp2_71'
  Processing 'acc_WIDTH16_36_DW01_add_0_DW01_add_41'
  Processing 'mul_inner_WIDTH8_34_DW01_cmp2_0_DW01_cmp2_72'
  Processing 'mul_inner_WIDTH8_34_DW01_cmp2_1_DW01_cmp2_73'
  Processing 'acc_WIDTH16_37_DW01_add_0_DW01_add_42'
  Processing 'mul_inner_WIDTH8_35_DW01_cmp2_0_DW01_cmp2_74'
  Processing 'mul_inner_WIDTH8_35_DW01_cmp2_1_DW01_cmp2_75'
  Processing 'acc_WIDTH16_38_DW01_add_0_DW01_add_43'
  Processing 'mul_inner_WIDTH8_36_DW01_cmp2_0_DW01_cmp2_76'
  Processing 'mul_inner_WIDTH8_36_DW01_cmp2_1_DW01_cmp2_77'
  Processing 'acc_WIDTH16_39_DW01_add_0_DW01_add_44'
  Processing 'mul_inner_WIDTH8_37_DW01_cmp2_0_DW01_cmp2_78'
  Processing 'mul_inner_WIDTH8_37_DW01_cmp2_1_DW01_cmp2_79'
  Processing 'acc_WIDTH16_40_DW01_add_0_DW01_add_45'
  Processing 'mul_inner_WIDTH8_38_DW01_cmp2_0_DW01_cmp2_80'
  Processing 'mul_inner_WIDTH8_38_DW01_cmp2_1_DW01_cmp2_81'
  Processing 'acc_WIDTH16_41_DW01_add_0_DW01_add_46'
  Processing 'mul_inner_WIDTH8_39_DW01_cmp2_0_DW01_cmp2_82'
  Processing 'mul_inner_WIDTH8_39_DW01_cmp2_1_DW01_cmp2_83'
  Processing 'acc_WIDTH16_42_DW01_add_0_DW01_add_47'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_0_DW01_cmp2_84'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_1_DW01_cmp2_85'
  Processing 'mul_border_WIDTH8_3_DW01_cmp2_2_DW01_cmp2_86'
  Processing 'sobol8_7_DW01_add_0_DW01_add_48'
  Processing 'sobol8_8_DW01_add_0_DW01_add_49'
  Processing 'sobol8_9_DW01_add_0_DW01_add_50'
  Processing 'acc_WIDTH16_43_DW01_add_0_DW01_add_51'
  Processing 'mul_inner_WIDTH8_40_DW01_cmp2_0_DW01_cmp2_87'
  Processing 'mul_inner_WIDTH8_40_DW01_cmp2_1_DW01_cmp2_88'
  Processing 'acc_WIDTH16_44_DW01_add_0_DW01_add_52'
  Processing 'mul_inner_WIDTH8_41_DW01_cmp2_0_DW01_cmp2_89'
  Processing 'mul_inner_WIDTH8_41_DW01_cmp2_1_DW01_cmp2_90'
  Processing 'acc_WIDTH16_45_DW01_add_0_DW01_add_53'
  Processing 'mul_inner_WIDTH8_42_DW01_cmp2_0_DW01_cmp2_91'
  Processing 'mul_inner_WIDTH8_42_DW01_cmp2_1_DW01_cmp2_92'
  Processing 'acc_WIDTH16_46_DW01_add_0_DW01_add_54'
  Processing 'mul_inner_WIDTH8_43_DW01_cmp2_0_DW01_cmp2_93'
  Processing 'mul_inner_WIDTH8_43_DW01_cmp2_1_DW01_cmp2_94'
  Processing 'acc_WIDTH16_47_DW01_add_0_DW01_add_55'
  Processing 'mul_inner_WIDTH8_44_DW01_cmp2_0_DW01_cmp2_95'
  Processing 'mul_inner_WIDTH8_44_DW01_cmp2_1_DW01_cmp2_96'
  Processing 'acc_WIDTH16_48_DW01_add_0_DW01_add_56'
  Processing 'mul_inner_WIDTH8_45_DW01_cmp2_0_DW01_cmp2_97'
  Processing 'mul_inner_WIDTH8_45_DW01_cmp2_1_DW01_cmp2_98'
  Processing 'acc_WIDTH16_49_DW01_add_0_DW01_add_57'
  Processing 'mul_inner_WIDTH8_46_DW01_cmp2_0_DW01_cmp2_99'
  Processing 'mul_inner_WIDTH8_46_DW01_cmp2_1_DW01_cmp2_100'
  Processing 'acc_WIDTH16_50_DW01_add_0_DW01_add_58'
  Processing 'mul_inner_WIDTH8_47_DW01_cmp2_0_DW01_cmp2_101'
  Processing 'mul_inner_WIDTH8_47_DW01_cmp2_1_DW01_cmp2_102'
  Processing 'acc_WIDTH16_51_DW01_add_0_DW01_add_59'
  Processing 'mul_inner_WIDTH8_48_DW01_cmp2_0_DW01_cmp2_103'
  Processing 'mul_inner_WIDTH8_48_DW01_cmp2_1_DW01_cmp2_104'
  Processing 'acc_WIDTH16_52_DW01_add_0_DW01_add_60'
  Processing 'mul_inner_WIDTH8_49_DW01_cmp2_0_DW01_cmp2_105'
  Processing 'mul_inner_WIDTH8_49_DW01_cmp2_1_DW01_cmp2_106'
  Processing 'acc_WIDTH16_53_DW01_add_0_DW01_add_61'
  Processing 'mul_inner_WIDTH8_50_DW01_cmp2_0_DW01_cmp2_107'
  Processing 'mul_inner_WIDTH8_50_DW01_cmp2_1_DW01_cmp2_108'
  Processing 'acc_WIDTH16_54_DW01_add_0_DW01_add_62'
  Processing 'mul_inner_WIDTH8_51_DW01_cmp2_0_DW01_cmp2_109'
  Processing 'mul_inner_WIDTH8_51_DW01_cmp2_1_DW01_cmp2_110'
  Processing 'acc_WIDTH16_55_DW01_add_0_DW01_add_63'
  Processing 'mul_inner_WIDTH8_52_DW01_cmp2_0_DW01_cmp2_111'
  Processing 'mul_inner_WIDTH8_52_DW01_cmp2_1_DW01_cmp2_112'
  Processing 'acc_WIDTH16_56_DW01_add_0_DW01_add_64'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_0_DW01_cmp2_113'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_1_DW01_cmp2_114'
  Processing 'mul_border_WIDTH8_4_DW01_cmp2_2_DW01_cmp2_115'
  Processing 'sobol8_10_DW01_add_0_DW01_add_65'
  Processing 'sobol8_11_DW01_add_0_DW01_add_66'
  Processing 'sobol8_12_DW01_add_0_DW01_add_67'
  Processing 'acc_WIDTH16_57_DW01_add_0_DW01_add_68'
  Processing 'mul_inner_WIDTH8_53_DW01_cmp2_0_DW01_cmp2_116'
  Processing 'mul_inner_WIDTH8_53_DW01_cmp2_1_DW01_cmp2_117'
  Processing 'acc_WIDTH16_58_DW01_add_0_DW01_add_69'
  Processing 'mul_inner_WIDTH8_54_DW01_cmp2_0_DW01_cmp2_118'
  Processing 'mul_inner_WIDTH8_54_DW01_cmp2_1_DW01_cmp2_119'
  Processing 'acc_WIDTH16_59_DW01_add_0_DW01_add_70'
  Processing 'mul_inner_WIDTH8_55_DW01_cmp2_0_DW01_cmp2_120'
  Processing 'mul_inner_WIDTH8_55_DW01_cmp2_1_DW01_cmp2_121'
  Processing 'acc_WIDTH16_60_DW01_add_0_DW01_add_71'
  Processing 'mul_inner_WIDTH8_56_DW01_cmp2_0_DW01_cmp2_122'
  Processing 'mul_inner_WIDTH8_56_DW01_cmp2_1_DW01_cmp2_123'
  Processing 'acc_WIDTH16_61_DW01_add_0_DW01_add_72'
  Processing 'mul_inner_WIDTH8_57_DW01_cmp2_0_DW01_cmp2_124'
  Processing 'mul_inner_WIDTH8_57_DW01_cmp2_1_DW01_cmp2_125'
  Processing 'acc_WIDTH16_62_DW01_add_0_DW01_add_73'
  Processing 'mul_inner_WIDTH8_58_DW01_cmp2_0_DW01_cmp2_126'
  Processing 'mul_inner_WIDTH8_58_DW01_cmp2_1_DW01_cmp2_127'
  Processing 'acc_WIDTH16_63_DW01_add_0_DW01_add_74'
  Processing 'mul_inner_WIDTH8_59_DW01_cmp2_0_DW01_cmp2_128'
  Processing 'mul_inner_WIDTH8_59_DW01_cmp2_1_DW01_cmp2_129'
  Processing 'acc_WIDTH16_64_DW01_add_0_DW01_add_75'
  Processing 'mul_inner_WIDTH8_60_DW01_cmp2_0_DW01_cmp2_130'
  Processing 'mul_inner_WIDTH8_60_DW01_cmp2_1_DW01_cmp2_131'
  Processing 'acc_WIDTH16_65_DW01_add_0_DW01_add_76'
  Processing 'mul_inner_WIDTH8_61_DW01_cmp2_0_DW01_cmp2_132'
  Processing 'mul_inner_WIDTH8_61_DW01_cmp2_1_DW01_cmp2_133'
  Processing 'acc_WIDTH16_66_DW01_add_0_DW01_add_77'
  Processing 'mul_inner_WIDTH8_62_DW01_cmp2_0_DW01_cmp2_134'
  Processing 'mul_inner_WIDTH8_62_DW01_cmp2_1_DW01_cmp2_135'
  Processing 'acc_WIDTH16_67_DW01_add_0_DW01_add_78'
  Processing 'mul_inner_WIDTH8_63_DW01_cmp2_0_DW01_cmp2_136'
  Processing 'mul_inner_WIDTH8_63_DW01_cmp2_1_DW01_cmp2_137'
  Processing 'acc_WIDTH16_68_DW01_add_0_DW01_add_79'
  Processing 'mul_inner_WIDTH8_64_DW01_cmp2_0_DW01_cmp2_138'
  Processing 'mul_inner_WIDTH8_64_DW01_cmp2_1_DW01_cmp2_139'
  Processing 'acc_WIDTH16_69_DW01_add_0_DW01_add_80'
  Processing 'mul_inner_WIDTH8_65_DW01_cmp2_0_DW01_cmp2_140'
  Processing 'mul_inner_WIDTH8_65_DW01_cmp2_1_DW01_cmp2_141'
  Processing 'acc_WIDTH16_70_DW01_add_0_DW01_add_81'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_0_DW01_cmp2_142'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_1_DW01_cmp2_143'
  Processing 'mul_border_WIDTH8_5_DW01_cmp2_2_DW01_cmp2_144'
  Processing 'sobol8_13_DW01_add_0_DW01_add_82'
  Processing 'sobol8_14_DW01_add_0_DW01_add_83'
  Processing 'sobol8_15_DW01_add_0_DW01_add_84'
  Processing 'acc_WIDTH16_71_DW01_add_0_DW01_add_85'
  Processing 'mul_inner_WIDTH8_66_DW01_cmp2_0_DW01_cmp2_145'
  Processing 'mul_inner_WIDTH8_66_DW01_cmp2_1_DW01_cmp2_146'
  Processing 'acc_WIDTH16_72_DW01_add_0_DW01_add_86'
  Processing 'mul_inner_WIDTH8_67_DW01_cmp2_0_DW01_cmp2_147'
  Processing 'mul_inner_WIDTH8_67_DW01_cmp2_1_DW01_cmp2_148'
  Processing 'acc_WIDTH16_73_DW01_add_0_DW01_add_87'
  Processing 'mul_inner_WIDTH8_68_DW01_cmp2_0_DW01_cmp2_149'
  Processing 'mul_inner_WIDTH8_68_DW01_cmp2_1_DW01_cmp2_150'
  Processing 'acc_WIDTH16_74_DW01_add_0_DW01_add_88'
  Processing 'mul_inner_WIDTH8_69_DW01_cmp2_0_DW01_cmp2_151'
  Processing 'mul_inner_WIDTH8_69_DW01_cmp2_1_DW01_cmp2_152'
  Processing 'acc_WIDTH16_75_DW01_add_0_DW01_add_89'
  Processing 'mul_inner_WIDTH8_70_DW01_cmp2_0_DW01_cmp2_153'
  Processing 'mul_inner_WIDTH8_70_DW01_cmp2_1_DW01_cmp2_154'
  Processing 'acc_WIDTH16_76_DW01_add_0_DW01_add_90'
  Processing 'mul_inner_WIDTH8_71_DW01_cmp2_0_DW01_cmp2_155'
  Processing 'mul_inner_WIDTH8_71_DW01_cmp2_1_DW01_cmp2_156'
  Processing 'acc_WIDTH16_77_DW01_add_0_DW01_add_91'
  Processing 'mul_inner_WIDTH8_72_DW01_cmp2_0_DW01_cmp2_157'
  Processing 'mul_inner_WIDTH8_72_DW01_cmp2_1_DW01_cmp2_158'
  Processing 'acc_WIDTH16_78_DW01_add_0_DW01_add_92'
  Processing 'mul_inner_WIDTH8_73_DW01_cmp2_0_DW01_cmp2_159'
  Processing 'mul_inner_WIDTH8_73_DW01_cmp2_1_DW01_cmp2_160'
  Processing 'acc_WIDTH16_79_DW01_add_0_DW01_add_93'
  Processing 'mul_inner_WIDTH8_74_DW01_cmp2_0_DW01_cmp2_161'
  Processing 'mul_inner_WIDTH8_74_DW01_cmp2_1_DW01_cmp2_162'
  Processing 'acc_WIDTH16_80_DW01_add_0_DW01_add_94'
  Processing 'mul_inner_WIDTH8_75_DW01_cmp2_0_DW01_cmp2_163'
  Processing 'mul_inner_WIDTH8_75_DW01_cmp2_1_DW01_cmp2_164'
  Processing 'acc_WIDTH16_81_DW01_add_0_DW01_add_95'
  Processing 'mul_inner_WIDTH8_76_DW01_cmp2_0_DW01_cmp2_165'
  Processing 'mul_inner_WIDTH8_76_DW01_cmp2_1_DW01_cmp2_166'
  Processing 'acc_WIDTH16_82_DW01_add_0_DW01_add_96'
  Processing 'mul_inner_WIDTH8_77_DW01_cmp2_0_DW01_cmp2_167'
  Processing 'mul_inner_WIDTH8_77_DW01_cmp2_1_DW01_cmp2_168'
  Processing 'acc_WIDTH16_83_DW01_add_0_DW01_add_97'
  Processing 'mul_inner_WIDTH8_78_DW01_cmp2_0_DW01_cmp2_169'
  Processing 'mul_inner_WIDTH8_78_DW01_cmp2_1_DW01_cmp2_170'
  Processing 'acc_WIDTH16_84_DW01_add_0_DW01_add_98'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_0_DW01_cmp2_171'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_1_DW01_cmp2_172'
  Processing 'mul_border_WIDTH8_6_DW01_cmp2_2_DW01_cmp2_173'
  Processing 'sobol8_16_DW01_add_0_DW01_add_99'
  Processing 'sobol8_17_DW01_add_0_DW01_add_100'
  Processing 'sobol8_18_DW01_add_0_DW01_add_101'
  Processing 'acc_WIDTH16_85_DW01_add_0_DW01_add_102'
  Processing 'mul_inner_WIDTH8_79_DW01_cmp2_0_DW01_cmp2_174'
  Processing 'mul_inner_WIDTH8_79_DW01_cmp2_1_DW01_cmp2_175'
  Processing 'acc_WIDTH16_86_DW01_add_0_DW01_add_103'
  Processing 'mul_inner_WIDTH8_80_DW01_cmp2_0_DW01_cmp2_176'
  Processing 'mul_inner_WIDTH8_80_DW01_cmp2_1_DW01_cmp2_177'
  Processing 'acc_WIDTH16_87_DW01_add_0_DW01_add_104'
  Processing 'mul_inner_WIDTH8_81_DW01_cmp2_0_DW01_cmp2_178'
  Processing 'mul_inner_WIDTH8_81_DW01_cmp2_1_DW01_cmp2_179'
  Processing 'acc_WIDTH16_88_DW01_add_0_DW01_add_105'
  Processing 'mul_inner_WIDTH8_82_DW01_cmp2_0_DW01_cmp2_180'
  Processing 'mul_inner_WIDTH8_82_DW01_cmp2_1_DW01_cmp2_181'
  Processing 'acc_WIDTH16_89_DW01_add_0_DW01_add_106'
  Processing 'mul_inner_WIDTH8_83_DW01_cmp2_0_DW01_cmp2_182'
  Processing 'mul_inner_WIDTH8_83_DW01_cmp2_1_DW01_cmp2_183'
  Processing 'acc_WIDTH16_90_DW01_add_0_DW01_add_107'
  Processing 'mul_inner_WIDTH8_84_DW01_cmp2_0_DW01_cmp2_184'
  Processing 'mul_inner_WIDTH8_84_DW01_cmp2_1_DW01_cmp2_185'
  Processing 'acc_WIDTH16_91_DW01_add_0_DW01_add_108'
  Processing 'mul_inner_WIDTH8_85_DW01_cmp2_0_DW01_cmp2_186'
  Processing 'mul_inner_WIDTH8_85_DW01_cmp2_1_DW01_cmp2_187'
  Processing 'acc_WIDTH16_92_DW01_add_0_DW01_add_109'
  Processing 'mul_inner_WIDTH8_86_DW01_cmp2_0_DW01_cmp2_188'
  Processing 'mul_inner_WIDTH8_86_DW01_cmp2_1_DW01_cmp2_189'
  Processing 'acc_WIDTH16_93_DW01_add_0_DW01_add_110'
  Processing 'mul_inner_WIDTH8_87_DW01_cmp2_0_DW01_cmp2_190'
  Processing 'mul_inner_WIDTH8_87_DW01_cmp2_1_DW01_cmp2_191'
  Processing 'acc_WIDTH16_94_DW01_add_0_DW01_add_111'
  Processing 'mul_inner_WIDTH8_88_DW01_cmp2_0_DW01_cmp2_192'
  Processing 'mul_inner_WIDTH8_88_DW01_cmp2_1_DW01_cmp2_193'
  Processing 'acc_WIDTH16_95_DW01_add_0_DW01_add_112'
  Processing 'mul_inner_WIDTH8_89_DW01_cmp2_0_DW01_cmp2_194'
  Processing 'mul_inner_WIDTH8_89_DW01_cmp2_1_DW01_cmp2_195'
  Processing 'acc_WIDTH16_96_DW01_add_0_DW01_add_113'
  Processing 'mul_inner_WIDTH8_90_DW01_cmp2_0_DW01_cmp2_196'
  Processing 'mul_inner_WIDTH8_90_DW01_cmp2_1_DW01_cmp2_197'
  Processing 'acc_WIDTH16_97_DW01_add_0_DW01_add_114'
  Processing 'mul_inner_WIDTH8_91_DW01_cmp2_0_DW01_cmp2_198'
  Processing 'mul_inner_WIDTH8_91_DW01_cmp2_1_DW01_cmp2_199'
  Processing 'acc_WIDTH16_98_DW01_add_0_DW01_add_115'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_0_DW01_cmp2_200'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_1_DW01_cmp2_201'
  Processing 'mul_border_WIDTH8_7_DW01_cmp2_2_DW01_cmp2_202'
  Processing 'sobol8_19_DW01_add_0_DW01_add_116'
  Processing 'sobol8_20_DW01_add_0_DW01_add_117'
  Processing 'sobol8_21_DW01_add_0_DW01_add_118'
  Processing 'acc_WIDTH16_99_DW01_add_0_DW01_add_119'
  Processing 'mul_inner_WIDTH8_92_DW01_cmp2_0_DW01_cmp2_203'
  Processing 'mul_inner_WIDTH8_92_DW01_cmp2_1_DW01_cmp2_204'
  Processing 'acc_WIDTH16_100_DW01_add_0_DW01_add_120'
  Processing 'mul_inner_WIDTH8_93_DW01_cmp2_0_DW01_cmp2_205'
  Processing 'mul_inner_WIDTH8_93_DW01_cmp2_1_DW01_cmp2_206'
  Processing 'acc_WIDTH16_101_DW01_add_0_DW01_add_121'
  Processing 'mul_inner_WIDTH8_94_DW01_cmp2_0_DW01_cmp2_207'
  Processing 'mul_inner_WIDTH8_94_DW01_cmp2_1_DW01_cmp2_208'
  Processing 'acc_WIDTH16_102_DW01_add_0_DW01_add_122'
  Processing 'mul_inner_WIDTH8_95_DW01_cmp2_0_DW01_cmp2_209'
  Processing 'mul_inner_WIDTH8_95_DW01_cmp2_1_DW01_cmp2_210'
  Processing 'acc_WIDTH16_103_DW01_add_0_DW01_add_123'
  Processing 'mul_inner_WIDTH8_96_DW01_cmp2_0_DW01_cmp2_211'
  Processing 'mul_inner_WIDTH8_96_DW01_cmp2_1_DW01_cmp2_212'
  Processing 'acc_WIDTH16_104_DW01_add_0_DW01_add_124'
  Processing 'mul_inner_WIDTH8_97_DW01_cmp2_0_DW01_cmp2_213'
  Processing 'mul_inner_WIDTH8_97_DW01_cmp2_1_DW01_cmp2_214'
  Processing 'acc_WIDTH16_105_DW01_add_0_DW01_add_125'
  Processing 'mul_inner_WIDTH8_98_DW01_cmp2_0_DW01_cmp2_215'
  Processing 'mul_inner_WIDTH8_98_DW01_cmp2_1_DW01_cmp2_216'
  Processing 'acc_WIDTH16_106_DW01_add_0_DW01_add_126'
  Processing 'mul_inner_WIDTH8_99_DW01_cmp2_0_DW01_cmp2_217'
  Processing 'mul_inner_WIDTH8_99_DW01_cmp2_1_DW01_cmp2_218'
  Processing 'acc_WIDTH16_107_DW01_add_0_DW01_add_127'
  Processing 'mul_inner_WIDTH8_100_DW01_cmp2_0_DW01_cmp2_219'
  Processing 'mul_inner_WIDTH8_100_DW01_cmp2_1_DW01_cmp2_220'
  Processing 'acc_WIDTH16_108_DW01_add_0_DW01_add_128'
  Processing 'mul_inner_WIDTH8_101_DW01_cmp2_0_DW01_cmp2_221'
  Processing 'mul_inner_WIDTH8_101_DW01_cmp2_1_DW01_cmp2_222'
  Processing 'acc_WIDTH16_109_DW01_add_0_DW01_add_129'
  Processing 'mul_inner_WIDTH8_102_DW01_cmp2_0_DW01_cmp2_223'
  Processing 'mul_inner_WIDTH8_102_DW01_cmp2_1_DW01_cmp2_224'
  Processing 'acc_WIDTH16_110_DW01_add_0_DW01_add_130'
  Processing 'mul_inner_WIDTH8_103_DW01_cmp2_0_DW01_cmp2_225'
  Processing 'mul_inner_WIDTH8_103_DW01_cmp2_1_DW01_cmp2_226'
  Processing 'acc_WIDTH16_111_DW01_add_0_DW01_add_131'
  Processing 'mul_inner_WIDTH8_104_DW01_cmp2_0_DW01_cmp2_227'
  Processing 'mul_inner_WIDTH8_104_DW01_cmp2_1_DW01_cmp2_228'
  Processing 'acc_WIDTH16_112_DW01_add_0_DW01_add_132'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_0_DW01_cmp2_229'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_1_DW01_cmp2_230'
  Processing 'mul_border_WIDTH8_8_DW01_cmp2_2_DW01_cmp2_231'
  Processing 'sobol8_22_DW01_add_0_DW01_add_133'
  Processing 'sobol8_23_DW01_add_0_DW01_add_134'
  Processing 'sobol8_24_DW01_add_0_DW01_add_135'
  Processing 'acc_WIDTH16_113_DW01_add_0_DW01_add_136'
  Processing 'mul_inner_WIDTH8_105_DW01_cmp2_0_DW01_cmp2_232'
  Processing 'mul_inner_WIDTH8_105_DW01_cmp2_1_DW01_cmp2_233'
  Processing 'acc_WIDTH16_114_DW01_add_0_DW01_add_137'
  Processing 'mul_inner_WIDTH8_106_DW01_cmp2_0_DW01_cmp2_234'
  Processing 'mul_inner_WIDTH8_106_DW01_cmp2_1_DW01_cmp2_235'
  Processing 'acc_WIDTH16_115_DW01_add_0_DW01_add_138'
  Processing 'mul_inner_WIDTH8_107_DW01_cmp2_0_DW01_cmp2_236'
  Processing 'mul_inner_WIDTH8_107_DW01_cmp2_1_DW01_cmp2_237'
  Processing 'acc_WIDTH16_116_DW01_add_0_DW01_add_139'
  Processing 'mul_inner_WIDTH8_108_DW01_cmp2_0_DW01_cmp2_238'
  Processing 'mul_inner_WIDTH8_108_DW01_cmp2_1_DW01_cmp2_239'
  Processing 'acc_WIDTH16_117_DW01_add_0_DW01_add_140'
  Processing 'mul_inner_WIDTH8_109_DW01_cmp2_0_DW01_cmp2_240'
  Processing 'mul_inner_WIDTH8_109_DW01_cmp2_1_DW01_cmp2_241'
  Processing 'acc_WIDTH16_118_DW01_add_0_DW01_add_141'
  Processing 'mul_inner_WIDTH8_110_DW01_cmp2_0_DW01_cmp2_242'
  Processing 'mul_inner_WIDTH8_110_DW01_cmp2_1_DW01_cmp2_243'
  Processing 'acc_WIDTH16_119_DW01_add_0_DW01_add_142'
  Processing 'mul_inner_WIDTH8_111_DW01_cmp2_0_DW01_cmp2_244'
  Processing 'mul_inner_WIDTH8_111_DW01_cmp2_1_DW01_cmp2_245'
  Processing 'acc_WIDTH16_120_DW01_add_0_DW01_add_143'
  Processing 'mul_inner_WIDTH8_112_DW01_cmp2_0_DW01_cmp2_246'
  Processing 'mul_inner_WIDTH8_112_DW01_cmp2_1_DW01_cmp2_247'
  Processing 'acc_WIDTH16_121_DW01_add_0_DW01_add_144'
  Processing 'mul_inner_WIDTH8_113_DW01_cmp2_0_DW01_cmp2_248'
  Processing 'mul_inner_WIDTH8_113_DW01_cmp2_1_DW01_cmp2_249'
  Processing 'acc_WIDTH16_122_DW01_add_0_DW01_add_145'
  Processing 'mul_inner_WIDTH8_114_DW01_cmp2_0_DW01_cmp2_250'
  Processing 'mul_inner_WIDTH8_114_DW01_cmp2_1_DW01_cmp2_251'
  Processing 'acc_WIDTH16_123_DW01_add_0_DW01_add_146'
  Processing 'mul_inner_WIDTH8_115_DW01_cmp2_0_DW01_cmp2_252'
  Processing 'mul_inner_WIDTH8_115_DW01_cmp2_1_DW01_cmp2_253'
  Processing 'acc_WIDTH16_124_DW01_add_0_DW01_add_147'
  Processing 'mul_inner_WIDTH8_116_DW01_cmp2_0_DW01_cmp2_254'
  Processing 'mul_inner_WIDTH8_116_DW01_cmp2_1_DW01_cmp2_255'
  Processing 'acc_WIDTH16_125_DW01_add_0_DW01_add_148'
  Processing 'mul_inner_WIDTH8_117_DW01_cmp2_0_DW01_cmp2_256'
  Processing 'mul_inner_WIDTH8_117_DW01_cmp2_1_DW01_cmp2_257'
  Processing 'acc_WIDTH16_126_DW01_add_0_DW01_add_149'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_0_DW01_cmp2_258'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_1_DW01_cmp2_259'
  Processing 'mul_border_WIDTH8_9_DW01_cmp2_2_DW01_cmp2_260'
  Processing 'sobol8_25_DW01_add_0_DW01_add_150'
  Processing 'sobol8_26_DW01_add_0_DW01_add_151'
  Processing 'sobol8_27_DW01_add_0_DW01_add_152'
  Processing 'acc_WIDTH16_127_DW01_add_0_DW01_add_153'
  Processing 'mul_inner_WIDTH8_118_DW01_cmp2_0_DW01_cmp2_261'
  Processing 'mul_inner_WIDTH8_118_DW01_cmp2_1_DW01_cmp2_262'
  Processing 'acc_WIDTH16_128_DW01_add_0_DW01_add_154'
  Processing 'mul_inner_WIDTH8_119_DW01_cmp2_0_DW01_cmp2_263'
  Processing 'mul_inner_WIDTH8_119_DW01_cmp2_1_DW01_cmp2_264'
  Processing 'acc_WIDTH16_129_DW01_add_0_DW01_add_155'
  Processing 'mul_inner_WIDTH8_120_DW01_cmp2_0_DW01_cmp2_265'
  Processing 'mul_inner_WIDTH8_120_DW01_cmp2_1_DW01_cmp2_266'
  Processing 'acc_WIDTH16_130_DW01_add_0_DW01_add_156'
  Processing 'mul_inner_WIDTH8_121_DW01_cmp2_0_DW01_cmp2_267'
  Processing 'mul_inner_WIDTH8_121_DW01_cmp2_1_DW01_cmp2_268'
  Processing 'acc_WIDTH16_131_DW01_add_0_DW01_add_157'
  Processing 'mul_inner_WIDTH8_122_DW01_cmp2_0_DW01_cmp2_269'
  Processing 'mul_inner_WIDTH8_122_DW01_cmp2_1_DW01_cmp2_270'
  Processing 'acc_WIDTH16_132_DW01_add_0_DW01_add_158'
  Processing 'mul_inner_WIDTH8_123_DW01_cmp2_0_DW01_cmp2_271'
  Processing 'mul_inner_WIDTH8_123_DW01_cmp2_1_DW01_cmp2_272'
  Processing 'acc_WIDTH16_133_DW01_add_0_DW01_add_159'
  Processing 'mul_inner_WIDTH8_124_DW01_cmp2_0_DW01_cmp2_273'
  Processing 'mul_inner_WIDTH8_124_DW01_cmp2_1_DW01_cmp2_274'
  Processing 'acc_WIDTH16_134_DW01_add_0_DW01_add_160'
  Processing 'mul_inner_WIDTH8_125_DW01_cmp2_0_DW01_cmp2_275'
  Processing 'mul_inner_WIDTH8_125_DW01_cmp2_1_DW01_cmp2_276'
  Processing 'acc_WIDTH16_135_DW01_add_0_DW01_add_161'
  Processing 'mul_inner_WIDTH8_126_DW01_cmp2_0_DW01_cmp2_277'
  Processing 'mul_inner_WIDTH8_126_DW01_cmp2_1_DW01_cmp2_278'
  Processing 'acc_WIDTH16_136_DW01_add_0_DW01_add_162'
  Processing 'mul_inner_WIDTH8_127_DW01_cmp2_0_DW01_cmp2_279'
  Processing 'mul_inner_WIDTH8_127_DW01_cmp2_1_DW01_cmp2_280'
  Processing 'acc_WIDTH16_137_DW01_add_0_DW01_add_163'
  Processing 'mul_inner_WIDTH8_128_DW01_cmp2_0_DW01_cmp2_281'
  Processing 'mul_inner_WIDTH8_128_DW01_cmp2_1_DW01_cmp2_282'
  Processing 'acc_WIDTH16_138_DW01_add_0_DW01_add_164'
  Processing 'mul_inner_WIDTH8_129_DW01_cmp2_0_DW01_cmp2_283'
  Processing 'mul_inner_WIDTH8_129_DW01_cmp2_1_DW01_cmp2_284'
  Processing 'acc_WIDTH16_139_DW01_add_0_DW01_add_165'
  Processing 'mul_inner_WIDTH8_130_DW01_cmp2_0_DW01_cmp2_285'
  Processing 'mul_inner_WIDTH8_130_DW01_cmp2_1_DW01_cmp2_286'
  Processing 'acc_WIDTH16_140_DW01_add_0_DW01_add_166'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_0_DW01_cmp2_287'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_1_DW01_cmp2_288'
  Processing 'mul_border_WIDTH8_10_DW01_cmp2_2_DW01_cmp2_289'
  Processing 'sobol8_28_DW01_add_0_DW01_add_167'
  Processing 'sobol8_29_DW01_add_0_DW01_add_168'
  Processing 'sobol8_30_DW01_add_0_DW01_add_169'
  Processing 'acc_WIDTH16_141_DW01_add_0_DW01_add_170'
  Processing 'mul_inner_WIDTH8_131_DW01_cmp2_0_DW01_cmp2_290'
  Processing 'mul_inner_WIDTH8_131_DW01_cmp2_1_DW01_cmp2_291'
  Processing 'acc_WIDTH16_142_DW01_add_0_DW01_add_171'
  Processing 'mul_inner_WIDTH8_132_DW01_cmp2_0_DW01_cmp2_292'
  Processing 'mul_inner_WIDTH8_132_DW01_cmp2_1_DW01_cmp2_293'
  Processing 'acc_WIDTH16_143_DW01_add_0_DW01_add_172'
  Processing 'mul_inner_WIDTH8_133_DW01_cmp2_0_DW01_cmp2_294'
  Processing 'mul_inner_WIDTH8_133_DW01_cmp2_1_DW01_cmp2_295'
  Processing 'acc_WIDTH16_144_DW01_add_0_DW01_add_173'
  Processing 'mul_inner_WIDTH8_134_DW01_cmp2_0_DW01_cmp2_296'
  Processing 'mul_inner_WIDTH8_134_DW01_cmp2_1_DW01_cmp2_297'
  Processing 'acc_WIDTH16_145_DW01_add_0_DW01_add_174'
  Processing 'mul_inner_WIDTH8_135_DW01_cmp2_0_DW01_cmp2_298'
  Processing 'mul_inner_WIDTH8_135_DW01_cmp2_1_DW01_cmp2_299'
  Processing 'acc_WIDTH16_146_DW01_add_0_DW01_add_175'
  Processing 'mul_inner_WIDTH8_136_DW01_cmp2_0_DW01_cmp2_300'
  Processing 'mul_inner_WIDTH8_136_DW01_cmp2_1_DW01_cmp2_301'
  Processing 'acc_WIDTH16_147_DW01_add_0_DW01_add_176'
  Processing 'mul_inner_WIDTH8_137_DW01_cmp2_0_DW01_cmp2_302'
  Processing 'mul_inner_WIDTH8_137_DW01_cmp2_1_DW01_cmp2_303'
  Processing 'acc_WIDTH16_148_DW01_add_0_DW01_add_177'
  Processing 'mul_inner_WIDTH8_138_DW01_cmp2_0_DW01_cmp2_304'
  Processing 'mul_inner_WIDTH8_138_DW01_cmp2_1_DW01_cmp2_305'
  Processing 'acc_WIDTH16_149_DW01_add_0_DW01_add_178'
  Processing 'mul_inner_WIDTH8_139_DW01_cmp2_0_DW01_cmp2_306'
  Processing 'mul_inner_WIDTH8_139_DW01_cmp2_1_DW01_cmp2_307'
  Processing 'acc_WIDTH16_150_DW01_add_0_DW01_add_179'
  Processing 'mul_inner_WIDTH8_140_DW01_cmp2_0_DW01_cmp2_308'
  Processing 'mul_inner_WIDTH8_140_DW01_cmp2_1_DW01_cmp2_309'
  Processing 'acc_WIDTH16_151_DW01_add_0_DW01_add_180'
  Processing 'mul_inner_WIDTH8_141_DW01_cmp2_0_DW01_cmp2_310'
  Processing 'mul_inner_WIDTH8_141_DW01_cmp2_1_DW01_cmp2_311'
  Processing 'acc_WIDTH16_152_DW01_add_0_DW01_add_181'
  Processing 'mul_inner_WIDTH8_142_DW01_cmp2_0_DW01_cmp2_312'
  Processing 'mul_inner_WIDTH8_142_DW01_cmp2_1_DW01_cmp2_313'
  Processing 'acc_WIDTH16_153_DW01_add_0_DW01_add_182'
  Processing 'mul_inner_WIDTH8_143_DW01_cmp2_0_DW01_cmp2_314'
  Processing 'mul_inner_WIDTH8_143_DW01_cmp2_1_DW01_cmp2_315'
  Processing 'acc_WIDTH16_154_DW01_add_0_DW01_add_183'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_0_DW01_cmp2_316'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_1_DW01_cmp2_317'
  Processing 'mul_border_WIDTH8_11_DW01_cmp2_2_DW01_cmp2_318'
  Processing 'sobol8_31_DW01_add_0_DW01_add_184'
  Processing 'sobol8_32_DW01_add_0_DW01_add_185'
  Processing 'sobol8_33_DW01_add_0_DW01_add_186'
  Processing 'acc_WIDTH16_155_DW01_add_0_DW01_add_187'
  Processing 'mul_inner_WIDTH8_144_DW01_cmp2_0_DW01_cmp2_319'
  Processing 'mul_inner_WIDTH8_144_DW01_cmp2_1_DW01_cmp2_320'
  Processing 'acc_WIDTH16_156_DW01_add_0_DW01_add_188'
  Processing 'mul_inner_WIDTH8_145_DW01_cmp2_0_DW01_cmp2_321'
  Processing 'mul_inner_WIDTH8_145_DW01_cmp2_1_DW01_cmp2_322'
  Processing 'acc_WIDTH16_157_DW01_add_0_DW01_add_189'
  Processing 'mul_inner_WIDTH8_146_DW01_cmp2_0_DW01_cmp2_323'
  Processing 'mul_inner_WIDTH8_146_DW01_cmp2_1_DW01_cmp2_324'
  Processing 'acc_WIDTH16_158_DW01_add_0_DW01_add_190'
  Processing 'mul_inner_WIDTH8_147_DW01_cmp2_0_DW01_cmp2_325'
  Processing 'mul_inner_WIDTH8_147_DW01_cmp2_1_DW01_cmp2_326'
  Processing 'acc_WIDTH16_159_DW01_add_0_DW01_add_191'
  Processing 'mul_inner_WIDTH8_148_DW01_cmp2_0_DW01_cmp2_327'
  Processing 'mul_inner_WIDTH8_148_DW01_cmp2_1_DW01_cmp2_328'
  Processing 'acc_WIDTH16_160_DW01_add_0_DW01_add_192'
  Processing 'mul_inner_WIDTH8_149_DW01_cmp2_0_DW01_cmp2_329'
  Processing 'mul_inner_WIDTH8_149_DW01_cmp2_1_DW01_cmp2_330'
  Processing 'acc_WIDTH16_161_DW01_add_0_DW01_add_193'
  Processing 'mul_inner_WIDTH8_150_DW01_cmp2_0_DW01_cmp2_331'
  Processing 'mul_inner_WIDTH8_150_DW01_cmp2_1_DW01_cmp2_332'
  Processing 'acc_WIDTH16_162_DW01_add_0_DW01_add_194'
  Processing 'mul_inner_WIDTH8_151_DW01_cmp2_0_DW01_cmp2_333'
  Processing 'mul_inner_WIDTH8_151_DW01_cmp2_1_DW01_cmp2_334'
  Processing 'acc_WIDTH16_163_DW01_add_0_DW01_add_195'
  Processing 'mul_inner_WIDTH8_152_DW01_cmp2_0_DW01_cmp2_335'
  Processing 'mul_inner_WIDTH8_152_DW01_cmp2_1_DW01_cmp2_336'
  Processing 'acc_WIDTH16_164_DW01_add_0_DW01_add_196'
  Processing 'mul_inner_WIDTH8_153_DW01_cmp2_0_DW01_cmp2_337'
  Processing 'mul_inner_WIDTH8_153_DW01_cmp2_1_DW01_cmp2_338'
  Processing 'acc_WIDTH16_165_DW01_add_0_DW01_add_197'
  Processing 'mul_inner_WIDTH8_154_DW01_cmp2_0_DW01_cmp2_339'
  Processing 'mul_inner_WIDTH8_154_DW01_cmp2_1_DW01_cmp2_340'
  Processing 'acc_WIDTH16_166_DW01_add_0_DW01_add_198'
  Processing 'mul_inner_WIDTH8_155_DW01_cmp2_0_DW01_cmp2_341'
  Processing 'mul_inner_WIDTH8_155_DW01_cmp2_1_DW01_cmp2_342'
  Processing 'acc_WIDTH16_167_DW01_add_0_DW01_add_199'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_343'
  Processing 'mul_inner_WIDTH8_0_DW01_cmp2_1_DW01_cmp2_344'
  Processing 'acc_WIDTH16_0_DW01_add_0_DW01_add_200'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_0_DW01_cmp2_345'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_1_DW01_cmp2_346'
  Processing 'mul_border_WIDTH8_0_DW01_cmp2_2_DW01_cmp2_347'
  Processing 'sobol8_34_DW01_add_0_DW01_add_201'
  Processing 'sobol8_35_DW01_add_0_DW01_add_202'
  Processing 'sobol8_0_DW01_add_0_DW01_add_203'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:55  141398.6      0.73     345.7       1.9                          
    0:00:56  141393.5      0.73     345.9       1.9                          
    0:00:56  141393.5      0.73     345.9       1.9                          
    0:00:56  141393.5      0.73     345.9       1.9                          
    0:00:56  141393.5      0.73     345.9       1.9                          
    0:01:03  129596.7      0.84     311.2       1.9                          
    0:01:04  129596.7      0.84     311.2       1.9                          
    0:01:05  129596.7      0.84     311.2       1.9                          
    0:01:06  129596.7      0.84     311.2       1.9                          
    0:01:06  129596.7      0.84     311.2       1.9                          
    0:01:06  129596.7      0.84     311.2       1.9                          
    0:01:06  129596.7      0.84     311.2       1.9                          
    0:01:06  129602.8      0.84     311.1       0.0                          
    0:01:07  129602.8      0.84     311.1       0.0                          
    0:01:07  129602.8      0.84     311.1       0.0                          
    0:01:07  129602.8      0.84     311.1       0.0                          
    0:01:08  129611.7      0.79     372.7       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:08  129755.3      0.70     370.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:09  129832.5      0.69     369.9       0.0                          
    0:01:09  129851.8      0.69     369.8       0.0                          
    0:01:09  129871.1      0.69     369.7       0.0                          
    0:01:09  129890.5      0.68     369.6       0.0                          
    0:01:09  129948.9      0.68     369.2       0.0                          
    0:01:09  129968.2      0.68     369.1       0.0                          
    0:01:09  130003.8      0.68     369.0       0.0                          
    0:01:09  130026.7      0.67     368.8       0.0                          
    0:01:09  130077.5      0.67     368.4       0.0                          
    0:01:09  130092.2      0.67     368.2       0.0                          
    0:01:09  130101.9      0.67     367.9       0.0                          
    0:01:09  130135.5      0.67     367.1       0.0                          
    0:01:09  130156.8      0.67     366.6       0.0                          
    0:01:09  130155.5      0.67     365.9       0.0                          
    0:01:09  130193.7      0.67     364.8       0.0                          
    0:01:09  130212.5      0.67     364.3       0.0                          
    0:01:09  130213.7      0.67     364.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09  130213.7      0.67     364.2       0.0                          
    0:01:09  130218.6      0.64     364.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:09  130226.9      0.63     363.9       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:09  130225.7      0.63     363.9       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130227.5      0.63     363.8       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130232.8      0.63     363.7       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130312.3      0.62     362.2       0.0 genblk3[0].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:10  130316.4      0.62     362.2       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130325.8      0.62     362.0       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130332.9      0.62     361.9       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130337.8      0.62     361.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130384.3      0.62     361.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130384.3      0.62     361.2       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130393.4      0.62     361.1       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130395.4      0.61     361.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:10  130402.8      0.61     360.7       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:11  130398.7      0.60     359.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:11  130404.3      0.60     359.9       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:11  130487.4      0.60     359.3       0.0 genblk3[1].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130528.6      0.60     358.8       0.0 genblk3[1].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130569.8      0.60     358.3       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130611.0      0.60     357.8       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130652.1      0.60     357.3       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130693.3      0.60     356.8       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130734.5      0.60     356.3       0.0 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130775.6      0.60     355.8       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130816.8      0.60     355.3       0.0 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130858.0      0.60     354.8       0.0 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130899.2      0.60     354.3       0.0 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130940.3      0.60     353.8       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  130981.5      0.60     353.3       0.0 genblk3[7].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  131022.7      0.60     352.8       0.0 genblk3[8].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  131063.8      0.60     352.3       0.0 genblk3[8].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  131105.0      0.60     351.8       0.0 genblk3[9].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:11  131146.2      0.60     351.3       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131187.4      0.60     350.8       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131228.5      0.60     350.3       0.0 genblk3[2].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131269.7      0.60     349.8       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131310.9      0.60     349.3       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131352.0      0.60     348.8       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131393.2      0.60     348.3       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131434.4      0.60     347.8       0.0 genblk3[2].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131475.6      0.60     347.3       0.0 genblk3[3].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131516.7      0.60     346.8       0.0 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131557.9      0.60     346.3       0.0 genblk3[6].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131599.1      0.60     345.7       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131640.2      0.60     345.2       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131681.4      0.60     344.7       0.0 genblk3[9].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131722.6      0.60     344.2       0.0 genblk3[10].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131763.8      0.60     343.7       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131804.9      0.60     343.1       0.0 genblk3[0].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131846.6      0.60     342.6       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131875.1      0.60     342.2       0.0 genblk3[3].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131903.5      0.60     341.8       0.0 genblk3[4].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:12  131932.0      0.60     341.4       0.0 genblk3[6].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  131960.5      0.60     341.0       0.0 genblk3[7].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  131988.9      0.60     340.6       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132017.4      0.60     340.2       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132045.9      0.60     339.8       0.0 genblk3[0].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132066.7      0.60     339.5       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132085.0      0.59     339.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132087.0      0.59     339.3       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132087.5      0.59     339.1       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132089.8      0.59     338.9       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132147.5      0.58     338.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132164.0      0.58     338.0       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132207.0      0.58     337.6       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:13  132256.3      0.58     337.5       0.0 genblk3[2].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132340.2      0.58     337.5       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132424.0      0.58     337.5       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132507.9      0.58     337.5       0.0 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132591.8      0.58     337.5       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:13  132675.6      0.58     337.5       0.0 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  132759.5      0.58     337.5       0.0 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  132843.4      0.58     337.5       0.0 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  132927.2      0.58     337.4       0.0 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  133011.1      0.58     337.4       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  133068.3      0.58     337.3       0.0 genblk3[0].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  133119.1      0.57     337.3       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133122.4      0.57     337.3       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133236.0      0.57     336.1       0.0 genblk3[9].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  133409.8      0.57     334.7       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:14  133566.9      0.57     333.5       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133622.8      0.57     333.0       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133625.6      0.57     332.7       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133650.3      0.57     332.5       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:14  133653.3      0.57     332.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133714.1      0.57     333.2       0.0 genblk3[5].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133811.9      0.56     334.7       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133811.9      0.56     334.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133813.2      0.56     334.6       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133817.0      0.56     334.3       0.0 genblk3[4].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133820.8      0.56     334.2       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133824.6      0.56     334.0       0.0 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133828.4      0.56     333.8       0.0 genblk3[1].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133832.2      0.56     333.7       0.0 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133836.0      0.56     333.5       0.0 genblk3[5].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133839.9      0.56     333.3       0.0 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133843.7      0.56     333.2       0.0 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133847.5      0.56     333.0       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133860.2      0.56     332.9       0.0 genblk3[0].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D
    0:01:15  133861.7      0.56     332.7       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133878.2      0.56     332.7       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133894.0      0.56     332.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:15  133896.0      0.56     332.5       0.0                          
    0:01:16  133604.5      0.56     331.8       0.0                          
    0:01:17  133608.3      0.56     255.3       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133611.1      0.55     255.2       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133622.8      0.55     255.2       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133625.6      0.55     255.1       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133631.5      0.55     255.1       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133643.7      0.55     254.9       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133660.9      0.55     254.8       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133670.1      0.55     254.7       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133673.6      0.55     254.6       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:17  133776.6      0.55     255.6       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133790.8      0.54     255.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133795.1      0.54     255.5       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133810.1      0.54     255.5       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133817.2      0.54     255.4       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133822.6      0.54     255.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133825.1      0.54     255.2       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133832.5      0.54     255.2       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133850.0      0.54     255.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133885.6      0.54     255.1       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133901.4      0.53     254.5       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:18  133926.3      0.53     254.4       0.0                          
    0:01:18  133929.1      0.53     254.4       0.0                          
    0:01:18  133931.6      0.53     254.3       0.0                          
    0:01:18  134030.7      0.53     253.4       0.0                          
    0:01:18  134031.2      0.53     253.3       0.0                          
    0:01:19  134039.9      0.53     253.3       0.0                          
    0:01:19  134039.9      0.53     253.3       0.0                          
    0:01:19  134055.9      0.53     253.2       0.0                          
    0:01:19  134054.9      0.53     253.2       0.0                          
    0:01:19  134054.1      0.53     253.1       0.0                          
    0:01:19  134060.5      0.53     253.1       0.0                          
    0:01:19  134073.9      0.53     253.1       0.0                          
    0:01:19  134078.5      0.53     252.9       0.0                          
    0:01:19  134083.1      0.53     252.6       0.0                          
    0:01:19  134084.6      0.53     252.6       0.0                          
    0:01:19  134102.1      0.53     252.3       0.0                          
    0:01:19  134102.1      0.53     252.2       0.0                          
    0:01:19  134107.7      0.53     252.1       0.0                          
    0:01:19  134118.9      0.53     251.9       0.0                          
    0:01:19  134130.1      0.53     251.6       0.0                          
    0:01:19  134144.1      0.53     251.0       0.0                          
    0:01:19  134163.4      0.53     250.2       0.0                          
    0:01:19  134190.1      0.53     249.5       0.0                          
    0:01:19  134224.4      0.53     248.4       0.0                          
    0:01:19  134277.2      0.53     247.2       0.0                          
    0:01:19  134393.1      0.53     246.1       0.0                          
    0:01:20  134402.8      0.53     245.9       0.0                          
    0:01:20  134402.8      0.53     245.9       0.0                          
    0:01:20  134402.8      0.53     245.8       0.0                          
    0:01:20  134402.8      0.53     245.7       0.0                          
    0:01:20  134406.6      0.53     245.6       0.0                          
    0:01:20  134421.8      0.53     244.6       0.0                          
    0:01:20  134437.1      0.53     243.6       0.0                          
    0:01:20  134452.3      0.53     242.6       0.0                          
    0:01:20  134467.6      0.53     241.6       0.0                          
    0:01:20  134482.8      0.53     240.6       0.0                          
    0:01:20  134498.1      0.53     239.6       0.0                          
    0:01:20  134513.3      0.53     238.6       0.0                          
    0:01:20  134528.6      0.53     237.6       0.0                          
    0:01:20  134543.8      0.53     236.6       0.0                          
    0:01:20  134559.1      0.53     235.6       0.0                          
    0:01:20  134574.3      0.53     234.6       0.0                          
    0:01:20  134578.1      0.53     234.6       0.0                          
    0:01:20  134578.1      0.53     234.9       0.0                          
    0:01:20  134578.4      0.53     235.1       0.0                          
    0:01:20  134580.7      0.53     235.0       0.0                          
    0:01:20  134581.7      0.53     235.0       0.0                          
    0:01:20  134602.5      0.53     233.4       0.0                          
    0:01:21  134631.3      0.53     232.2       0.0                          
    0:01:21  134700.9      0.53     230.7       0.0                          
    0:01:21  134760.6      0.53     230.3       0.0                          
    0:01:21  134854.9      0.53     231.1       0.0                          
    0:01:21  134854.9      0.53     231.1       0.0                          
    0:01:21  134854.9      0.53     231.1       0.0                          
    0:01:21  134854.9      0.53     231.3       0.0                          
    0:01:21  134854.9      0.53     231.6       0.0                          
    0:01:21  134970.8      0.53     230.9       0.0                          
    0:01:21  135009.4      0.53     230.7       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:21  135009.4      0.53     230.7       0.0                          
    0:01:21  135009.4      0.53     230.7       0.0                          
    0:01:23  133348.9      0.53     203.1       0.0                          
    0:01:23  132642.3      0.53     203.1       0.0                          
    0:01:23  132642.3      0.53     203.1       0.0                          
    0:01:23  132642.3      0.53     203.1       0.0                          
    0:01:23  132642.3      0.53     203.1       0.0                          
    0:01:24  132642.3      0.53     203.1       0.0                          
    0:01:24  131793.2      0.53     203.2       0.0                          
    0:01:24  131744.7      0.53     203.2       0.0                          
    0:01:24  131744.7      0.53     203.2       0.0                          
    0:01:24  131744.7      0.53     203.2       0.0                          
    0:01:25  131744.7      0.53     203.2       0.0                          
    0:01:25  131744.7      0.53     203.2       0.0                          
    0:01:25  131744.7      0.53     203.2       0.0                          
    0:01:25  131751.8      0.53     208.3       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:25  131751.8      0.53     208.3       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:26  131751.8      0.53     208.3       0.0                          
    0:01:26  131754.1      0.53     208.1       0.0                          
    0:01:26  131758.7      0.53     207.9       0.0                          
    0:01:26  131767.1      0.53     207.7       0.0                          
    0:01:26  131769.9      0.53     207.6       0.0                          
    0:01:26  131776.7      0.53     207.5       0.0                          
    0:01:26  131786.1      0.53     207.5       0.0                          
    0:01:26  131797.8      0.53     207.0       0.0                          
    0:01:26  131804.4      0.53     206.8       0.0                          
    0:01:26  131837.5      0.53     206.1       0.0                          
    0:01:26  131852.7      0.53     206.0       0.0                          
    0:01:26  131882.2      0.53     206.0       0.0                          
    0:01:26  131894.1      0.53     205.9       0.0                          
    0:01:26  131911.9      0.53     205.5       0.0                          
    0:01:26  131926.2      0.53     205.4       0.0                          
    0:01:26  131961.0      0.53     205.1       0.0                          
    0:01:27  131984.1      0.53     204.8       0.0                          
    0:01:27  132038.0      0.53     204.5       0.0                          
    0:01:27  132069.2      0.53     203.1       0.0                          
    0:01:27  132104.3      0.53     201.7       0.0                          
    0:01:27  132133.3      0.53     200.3       0.0                          
    0:01:27  132160.0      0.53     199.7       0.0                          
    0:01:27  132166.6      0.53     199.6       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:27  132166.3      0.53     199.5       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:27  132178.0      0.52     199.5       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:27  132188.9      0.52     199.5       0.0 genblk3[11].U_pe_border/U_acc/sum_o_reg[15]/D
    0:01:28  132190.0      0.52     199.4       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Jun 12 05:01:41 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    492
    Unconnected ports (LINT-28)                                   492

Cells                                                             610
    Connected to power or ground (LINT-32)                        596
    Nets connected to multiple pins on same cell (LINT-33)         14
--------------------------------------------------------------------------------

Warning: In design 'mul_inner_WIDTH8_0', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_1', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_2', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_3', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_4', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_5', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_6', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_7', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_8', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_9', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_10', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_11', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_12', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_13', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_14', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_15', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_16', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_17', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_18', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_19', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_20', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_21', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_22', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_23', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_24', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_25', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_26', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_27', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_28', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_29', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_30', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_31', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_32', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_33', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_34', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_35', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_36', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_37', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_38', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_39', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_40', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_41', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_42', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_43', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_44', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_45', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_46', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_47', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_48', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_49', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_50', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_51', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_52', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_53', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_54', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_55', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_56', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_57', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_58', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_59', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_60', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_61', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_62', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_63', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_64', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_65', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_66', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_67', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_68', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_69', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_70', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_71', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_72', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_73', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_74', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_75', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_76', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_77', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_78', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_79', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_80', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_81', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_82', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_83', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_84', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_85', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_86', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_87', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_88', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_89', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_90', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_91', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_92', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_93', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_94', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_95', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_96', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_97', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_98', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_99', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_100', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_101', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_102', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_103', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_104', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_105', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_106', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_107', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_108', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_109', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_110', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_111', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_112', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_113', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_114', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_115', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_116', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_117', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_118', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_119', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_120', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_121', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_122', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_123', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_124', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_125', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_126', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_127', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_128', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_129', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_130', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_131', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_132', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_133', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_134', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_135', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_136', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_137', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_138', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_139', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_140', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_141', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_142', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_143', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_144', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_145', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_146', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_147', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_148', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_149', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_150', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_151', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_152', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_153', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_154', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_WIDTH8_155', port 'rst_n' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_13', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_14_DW01_add_0_DW01_add_13', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_0_DW01_add_30', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_28_DW01_add_0_DW01_add_30', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_0_DW01_add_47', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_42_DW01_add_0_DW01_add_47', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_0_DW01_add_64', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_56_DW01_add_0_DW01_add_64', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_0_DW01_add_81', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_70_DW01_add_0_DW01_add_81', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_0_DW01_add_98', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_84_DW01_add_0_DW01_add_98', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_0_DW01_add_115', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_98_DW01_add_0_DW01_add_115', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_0_DW01_add_132', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_112_DW01_add_0_DW01_add_132', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_0_DW01_add_149', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_126_DW01_add_0_DW01_add_149', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_0_DW01_add_166', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_140_DW01_add_0_DW01_add_166', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_0_DW01_add_183', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_154_DW01_add_0_DW01_add_183', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_200', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_0_DW01_add_0_DW01_add_200', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_167_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_166_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_165_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_164_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_163_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_162_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_161_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_160_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_159_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_158_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_157_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_156_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_155_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_153_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_152_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_151_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_150_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_149_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_148_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_147_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_146_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_145_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_144_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_143_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_142_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_141_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_139_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_138_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_137_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_136_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_135_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_134_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_133_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_132_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_131_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_130_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_129_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_128_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_127_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_125_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_124_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_123_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_122_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_121_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_120_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_119_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_118_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_117_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_116_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_115_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_114_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_113_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_111_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_110_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_109_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_108_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_107_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_106_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_105_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_104_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_103_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_102_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_101_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_100_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_99_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_97_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_96_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_95_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_94_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_93_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_92_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_91_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_90_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_89_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_88_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_87_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_86_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_85_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_83_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_82_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_81_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_80_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_79_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_78_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_77_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_76_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_75_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_74_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_73_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_72_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_71_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_69_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_68_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_67_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_66_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_65_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_64_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_63_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_62_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_61_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_60_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_59_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_58_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_57_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_55_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_54_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_53_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_52_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_51_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_50_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_49_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_48_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_47_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_46_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_45_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_44_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_43_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_41_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_40_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_39_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_38_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_37_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_36_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_35_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_34_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_33_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_32_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_31_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_30_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_29_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_27_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_26_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_25_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_24_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_23_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_22_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_21_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_20_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_19_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_18_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_17_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_16_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_15_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_13_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_12_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_11_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_10_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_9_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_8_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_7_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_6_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_5_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_4_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_3_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_2_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH16_1_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[0].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[1].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[2].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[3].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[4].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[5].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[6].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[7].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[8].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[9].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[10].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].U_pe_border' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[1].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[2].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[3].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[4].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[5].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[6].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[7].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[8].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[9].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[10].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[11].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[12].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'randW_inv[0]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[15]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[14]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[13]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[12]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[11]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[10]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[9]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[8]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[7]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[6]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[5]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[4]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[3]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[2]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[1]' is connected to logic 0. 
Warning: In design 'array_eyeriss', a pin on submodule 'genblk3[11].genblk1[13].U_pe_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ofm[0]' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_0', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_0', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_border_WIDTH8_1', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_2', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_3', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_4', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_5', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_6', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_7', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_8', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_9', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_10', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'mul_border_WIDTH8_11', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH16_1', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_2', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_3', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_4', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_5', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_6', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_7', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_8', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_9', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_10', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_11', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_12', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_13', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_14', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_15', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_16', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_17', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_18', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_19', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_20', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_21', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_22', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_23', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_24', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_25', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_26', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_27', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_28', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_29', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_30', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_31', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_32', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_33', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_34', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_35', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_36', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_37', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_38', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_39', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_40', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_41', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_42', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_43', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_44', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_45', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_46', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_47', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_48', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_49', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_50', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_51', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_52', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_53', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_54', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_55', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_56', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_57', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_58', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_59', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_60', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_61', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_62', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_63', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_64', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_65', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_66', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_67', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_68', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_69', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_70', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_71', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_72', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_73', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_74', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_75', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_76', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_77', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_78', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_79', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_80', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_81', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_82', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_83', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_84', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_85', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_86', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_87', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_88', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_89', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_90', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_91', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_92', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_93', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_94', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_95', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_96', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_97', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_98', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_99', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_100', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_101', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_102', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_103', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_104', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_105', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_106', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_107', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_108', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_109', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_110', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_111', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_112', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_113', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_114', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_115', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_116', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_117', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_118', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_119', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_120', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_121', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_122', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_123', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_124', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_125', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_126', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_127', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_128', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_129', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_130', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_131', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_132', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_133', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_134', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_135', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_136', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_137', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_138', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_139', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_140', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_141', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_142', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_143', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_144', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_145', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_146', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_147', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_148', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_149', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_150', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_151', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_152', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_153', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_154', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_155', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_156', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_157', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_158', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_159', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_160', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_161', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_162', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_163', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_164', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_165', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_166', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'acc_WIDTH16_167', a pin on submodule 'add_29' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].U_pe_border'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[1].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[2].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[3].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[4].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[5].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[6].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[7].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[8].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[9].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[10].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[11].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[12].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
Warning: In design 'array_eyeriss', the same net is connected to more than one pin on submodule 'genblk3[11].genblk1[13].U_pe_inner'. (LINT-33)
   Net '*Logic0*' is connected to pins 'ofm[15]', 'ofm[14]'', 'ofm[13]', 'ofm[12]', 'ofm[11]', 'ofm[10]', 'ofm[9]', 'ofm[8]', 'ofm[7]', 'ofm[6]', 'ofm[5]', 'ofm[4]', 'ofm[3]', 'ofm[2]', 'ofm[1]', 'ofm[0]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 404 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design array_eyeriss has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'array_eyeriss'
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[12].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[11].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[10].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[9].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[8].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[7].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[6].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[5].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[4].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[3].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[2].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].genblk1[1].U_pe_inner/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/en_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[11].U_pe_border/clr_w_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_i_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[12].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[11].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[10].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[9].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[8].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[7].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[6].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[5].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[4].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[3].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[2].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].genblk1[1].U_pe_inner/clr_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/en_o_d_reg' will be removed. (OPT-1207)
Information: The register 'genblk3[0].U_pe_border/clr_o_d_reg' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 3)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[11].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[10].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[9].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[8].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[7].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[6].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[5].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[4].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[3].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[2].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[1].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'genblk3[0].genblk1[13].U_pe_inner/U_mul_inner/o_randW_inv_reg[0]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:26  142061.4      6.24    9559.2       0.0                                0.00  
    0:02:27  141820.5      6.26    9559.3       0.0                                0.00  
    0:02:27  141820.5      6.26    9559.3       0.0                                0.00  
    0:02:27  141820.5      6.26    9558.6       0.0                                0.00  
    0:02:27  141820.5      6.26    9558.6       0.0                                0.00  
    0:02:35  136739.6      6.43    9049.5       0.0                                0.00  
    0:02:37  136865.9      6.31    8947.5       0.0                                0.00  
    0:02:38  136906.9      6.31    8914.0       0.0                                0.00  
    0:02:38  136986.4      6.27    8912.3       0.0                                0.00  
    0:02:39  137000.1      6.23    8901.2       0.0                                0.00  
    0:02:39  137039.8      6.15    8897.3       0.0                                0.00  
    0:02:40  137061.1      6.15    8896.9       0.0                                0.00  
    0:02:40  137091.6      6.15    8896.0       0.0                                0.00  
    0:02:40  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:40  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137100.8      6.15    8895.6       0.0                                0.00  
    0:02:41  137102.0      6.15    8895.6       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:41  137102.0      6.15    8895.6       0.0                                0.00  
    0:02:41  137141.4      6.04    8892.7       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137202.2      6.03    8888.3       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137280.5      6.00    8885.5       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137329.5      5.98    8878.6       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137442.1      5.96    8873.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137510.5      5.94    8870.8       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137573.5      5.93    8868.4       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137647.2      5.91    8863.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137651.3      5.90    8862.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137695.5      5.89    8859.7       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137739.7      5.88    8858.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:42  137808.3      5.88    8856.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[14]/D      0.00  
    0:02:43  137897.3      5.87    8766.5       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  137909.7      5.86    8753.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  137951.4      5.85    8750.1       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  137962.3      5.84    8750.4       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138006.3      5.83    8749.3       0.0 genblk3[10].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138046.7      5.82    8750.8       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138083.8      5.82    8751.6       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138115.1      5.81    8752.5       0.0 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138155.2      5.81    8751.8       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138175.0      5.80    8750.7       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138217.7      5.79    8749.6       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138234.0      5.79    8749.7       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138271.4      5.78    8749.3       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138311.3      5.78    8748.3       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[13]/D      0.00  
    0:02:43  138340.7      5.77    8746.8       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:43  138386.5      5.77    8747.6       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44  138387.0      5.76    8747.3       0.0 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44  138395.1      5.75    8747.6       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44  138401.2      5.75    8744.5       0.0 genblk3[0].genblk1[4].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:02:44  138422.3      5.75    8744.4       0.0 genblk3[0].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:02:44  138444.4      5.75    8743.9       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44  138531.9      5.74    8741.8       0.0 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:44  138535.9      5.74    8719.6       0.0 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138541.0      5.74    8716.7       0.0 genblk3[1].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138546.1      5.74    8713.9       0.0 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138556.3      5.74    8700.7       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138558.3      5.73    8696.7       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138599.2      5.73    8695.5       0.0 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138621.8      5.72    8692.3       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138639.1      5.71    8686.8       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138646.7      5.70    8676.7       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138648.5      5.70    8673.0       0.0 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138652.1      5.70    8673.0       0.0 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138688.7      5.70    8664.6       0.7 genblk3[6].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:45  138694.8      5.70    8650.1       0.7 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138710.0      5.70    8643.6       0.7 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138732.9      5.69    8638.6       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138734.2      5.69    8638.2       0.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138743.1      5.68    8638.5       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138752.5      5.67    8638.6       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138772.5      5.67    8638.5       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138798.0      5.66    8637.0       0.7 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138822.9      5.66    8636.6       0.7 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138840.1      5.66    8637.3       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138846.7      5.65    8631.9       0.7 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138854.4      5.65    8622.4       0.7 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138867.8      5.65    8618.1       0.7 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138873.7      5.65    8609.4       0.7 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:46  138882.8      5.65    8602.3       0.7 genblk3[10].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138903.9      5.65    8589.4       0.7 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138916.4      5.64    8589.7       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138921.7      5.64    8585.2       0.7 genblk3[9].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138975.9      5.64    8584.2       0.7 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138976.1      5.64    8584.2       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138978.6      5.64    8584.1       0.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  139000.0      5.64    8583.5       0.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  139000.0      5.64    8583.5       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  139000.0      5.63    8583.2       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  139000.0      5.63    8582.6       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:47  138996.4      5.63    8582.3       0.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139005.1      5.62    8581.9       0.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139026.4      5.62    8581.9       0.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139039.9      5.62    8583.0       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139064.5      5.62    8580.1       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139071.9      5.62    8579.9       0.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:48  139071.9      5.62    8579.5       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:49  139100.6      5.61    8577.8       0.7 genblk3[1].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139109.8      5.61    8576.4       0.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139132.9      5.61    8576.2       0.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139131.6      5.61    8576.1       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139132.2      5.61    8575.0       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139155.5      5.61    8574.6       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139194.4      5.61    8573.2       0.7 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139196.7      5.61    8573.1       0.7 genblk3[7].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139199.0      5.61    8573.1       0.7 genblk3[3].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:50  139202.8      5.61    8572.6       0.7 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139205.6      5.61    8570.8       0.7 genblk3[4].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139207.9      5.61    8570.8       0.7 genblk3[6].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139211.2      5.61    8563.8       0.7 genblk3[2].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139227.2      5.61    8554.3       0.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139239.9      5.61    8554.1       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139274.5      5.60    8551.0       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139282.1      5.60    8541.5       0.7 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139290.2      5.60    8535.0       0.7 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139320.5      5.60    8534.3       0.7 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139323.0      5.60    8530.3       0.7 genblk3[10].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139326.1      5.60    8529.8       0.7 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139347.2      5.60    8530.7       0.7 genblk3[9].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139385.8      5.60    8532.5       0.7 genblk3[5].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:51  139424.4      5.60    8534.2       0.7 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139463.0      5.60    8536.0       0.7 genblk3[5].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139501.7      5.60    8537.7       0.7 genblk3[6].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139530.6      5.60    8538.9       0.7 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139563.9      5.60    8537.8       0.7 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139565.2      5.60    8537.8       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139598.5      5.60    8536.6       0.7 genblk3[9].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139634.8      5.60    8535.0       0.7 genblk3[8].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139673.5      5.60    8536.7       0.7 genblk3[5].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139712.1      5.60    8538.5       0.7 genblk3[3].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139750.7      5.60    8540.2       0.7 genblk3[7].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139789.4      5.60    8542.0       0.7 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:52  139818.3      5.60    8542.9       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139819.6      5.60    8542.9       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139821.4      5.60    8542.9       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139867.1      5.60    8543.0       0.7                                0.00  
    0:02:53  139867.4      5.60    8543.0       0.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139867.6      5.60    8543.2       0.7 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139877.3      5.60    8543.4       0.7 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139878.6      5.60    8544.7       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139891.5      5.60    8542.8       0.7 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:53  139892.8      5.59    8542.7       0.7 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139909.1      5.58    8539.8       0.7 genblk3[3].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139929.7      5.58    8539.2       0.7 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139942.4      5.57    8536.8       0.7 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139965.7      5.57    8537.3       0.7 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139994.0      5.57    8533.5       0.7 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  139998.0      5.56    8530.4       0.7 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140042.0      5.56    8530.1       0.7 genblk3[10].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140055.5      5.56    8525.6       0.7 genblk3[8].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140094.1      5.56    8527.5       0.7 genblk3[7].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140132.7      5.56    8529.3       0.7 genblk3[3].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140171.3      5.56    8531.2       0.7 genblk3[7].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140210.0      5.56    8533.1       0.7 genblk3[6].genblk1[11].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140238.9      5.56    8534.3       0.7 genblk3[3].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140267.9      5.56    8535.7       0.7 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:54  140307.8      5.56    8536.0       0.7 genblk3[1].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:55  140309.3      5.56    8534.4       0.7 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:56  140308.1      5.56    8534.4       0.7 genblk3[2].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  140264.4      5.56    8480.8       0.7 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  140268.7      5.55    8481.3       0.0 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  140268.2      5.55    8481.0       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:02:58  140271.2      5.55    8475.5       0.0 genblk3[2].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  140272.5      5.55    8472.6       0.0 genblk3[10].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:02:59  140273.8      5.54    8469.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  140275.3      5.53    8468.6       0.0 genblk3[8].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  140275.3      5.53    8468.6       0.0 genblk3[7].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  140308.1      5.52    8459.8       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:00  140317.0      5.52    8458.0       0.0 genblk3[6].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140318.7      5.52    8457.9       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140331.5      5.51    8457.0       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140332.7      5.51    8455.4       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140337.6      5.51    8454.7       0.0 genblk3[7].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:01  140352.3      5.50    8452.9       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140368.1      5.50    8452.8       0.0 genblk3[8].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:01  140382.0      5.50    8452.7       0.0 genblk3[3].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140383.0      5.50    8450.9       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140397.0      5.49    8450.6       0.0 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140405.4      5.49    8448.9       0.0 genblk3[5].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140413.8      5.49    8448.9       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140418.9      5.49    8448.9       0.0 genblk3[5].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140428.5      5.49    8448.8       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140432.1      5.49    8447.6       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140440.7      5.49    8447.6       0.0 genblk3[10].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140442.0      5.49    8444.9       0.0 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140449.9      5.49    8444.9       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140456.2      5.49    8442.1       0.0 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140463.6      5.49    8442.1       0.0 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:02  140466.7      5.49    8442.0       0.0 genblk3[8].genblk1[12].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140471.7      5.49    8440.5       0.0 genblk3[6].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140480.9      5.49    8436.6       0.0 genblk3[8].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140486.0      5.49    8434.9       0.0 genblk3[2].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140488.8      5.49    8433.2       0.0 genblk3[4].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140489.5      5.49    8428.3       0.0 genblk3[1].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140493.9      5.49    8425.0       0.0 genblk3[6].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140495.6      5.49    8421.7       0.0 genblk3[5].genblk1[5].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140510.9      5.49    8419.9       0.6 genblk3[5].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140534.3      5.49    8413.1       1.9 genblk3[4].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140543.9      5.48    8411.4       1.9 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140555.9      5.47    8408.7       1.9 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140573.9      5.47    8408.4       1.9 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140580.3      5.47    8408.0       1.9 genblk3[10].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140580.8      5.47    8407.4       1.9 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140583.3      5.47    8405.3       1.9 genblk3[10].genblk1[10].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:03  140595.5      5.47    8405.3       1.9 genblk3[1].genblk1[1].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140606.7      5.47    8405.2       1.9 genblk3[3].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140615.8      5.47    8405.1       1.9 genblk3[8].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140621.4      5.46    8398.4       1.9 genblk3[1].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140636.7      5.46    8390.1       1.9 genblk3[4].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:04  140659.6      5.45    8383.3       2.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140661.6      5.45    8383.5       2.6 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140668.7      5.45    8382.9       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:04  140671.8      5.45    8382.9       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140682.7      5.45    8381.2       2.6 genblk3[8].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140683.7      5.45    8381.2       2.6 genblk3[9].genblk1[9].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140696.4      5.45    8381.1       2.6 genblk3[6].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140710.1      5.45    8381.0       2.6 genblk3[4].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140715.7      5.45    8381.0       2.6 genblk3[5].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140729.4      5.45    8380.9       2.6 genblk3[3].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140736.6      5.45    8380.9       2.6 genblk3[2].genblk1[6].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140741.6      5.44    8380.9       2.6 genblk3[7].genblk1[4].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140744.7      5.44    8377.6       2.6 genblk3[4].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140749.3      5.44    8372.7       2.6 genblk3[5].genblk1[8].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140751.6      5.44    8366.2       2.6 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:05  140753.1      5.44    8356.4       2.6 genblk3[3].genblk1[3].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140762.2      5.44    8353.8       2.6 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140763.5      5.44    8352.1       2.6 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140778.5      5.44    8350.4       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140779.0      5.44    8348.7       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140781.5      5.44    8348.7       2.6 genblk3[1].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:06  140784.8      5.44    8348.5       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  140786.4      5.43    8348.5       2.6 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:07  140814.1      5.43    8347.7       2.6 genblk3[9].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:08  140816.1      5.43    8347.6       2.6 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  140868.7      5.43    8348.2       2.6 genblk3[4].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  140879.6      5.43    8348.1       2.6 genblk3[8].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  140910.1      5.43    8347.2       2.6 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:09  140911.2      5.43    8346.5       2.6 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  140914.7      5.43    8341.8       2.6 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:10  140919.5      5.42    8340.9       2.6 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  140922.1      5.42    8338.2       2.6 genblk3[0].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  140940.4      5.42    8337.6       2.6 genblk3[8].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  140943.9      5.42    8337.4       2.6 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:11  140977.5      5.42    8337.0       4.5 genblk3[2].genblk1[7].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  140981.6      5.42    8336.9       4.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  140993.5      5.42    8335.3       4.5 genblk3[1].genblk1[12].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:12  140995.0      5.42    8335.3       4.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:12  140997.8      5.42    8335.3       4.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  140999.9      5.41    8335.3       4.5 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:13  141008.2      5.41    8335.1       4.5 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  141019.9      5.41    8335.1       4.5 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  141017.4      5.41    8335.1       4.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  141024.0      5.41    8335.0       4.5 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  141024.3      5.41    8334.0       4.5 genblk3[5].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:14  141026.8      5.41    8334.0       4.5 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  141030.4      5.41    8334.0       4.5 genblk3[3].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  141031.1      5.41    8327.0       4.5 genblk3[0].genblk1[2].U_pe_inner/U_acc/sum_o_reg[14]/D      0.00  
    0:03:15  141034.2      5.41    8325.8       4.5 genblk3[4].genblk1[13].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:15  141039.0      5.41    8325.8       4.5 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  141042.0      5.41    8325.6       4.5 genblk3[10].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:16  141042.0      5.41    8325.6       4.5                                0.00  
    0:03:20  139771.1      5.41    8918.0       4.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:21  139771.1      5.41    8918.0       4.6                                0.00  
    0:03:22  139742.6      5.41    8895.8       0.0 genblk3[4].genblk1[2].U_pe_inner/U_acc/sum_o_reg[15]/D      0.00  
    0:03:22  139739.3      5.41    8892.9       0.0                                0.00  
    0:03:22  139772.8      5.41    8893.7       0.0                                0.00  
    0:03:22  139773.6      5.41    8892.3       0.0                                0.00  
    0:03:22  139801.8      5.41    8863.7       0.0                                0.00  
    0:03:23  139810.2      5.41    8863.3       0.0                                0.00  
    0:03:23  139813.0      5.41    8862.0       0.0                                0.00  
    0:03:23  139805.9      5.41    8860.6       0.0                                0.00  
    0:03:23  139801.1      5.41    8858.1       0.0                                0.00  
    0:03:23  139813.0      5.41    8856.3       0.0                                0.00  
    0:03:23  139842.5      5.41    8854.0       0.0                                0.00  
    0:03:23  139850.1      5.41    8843.1       0.0                                0.00  
    0:03:23  139865.9      5.41    8842.1       0.0                                0.00  
    0:03:23  139883.9      5.41    8841.2       0.0                                0.00  
    0:03:23  139917.7      5.41    8834.4       0.0                                0.00  
    0:03:23  139930.4      5.41    8813.8       0.0                                0.00  
    0:03:23  139944.6      5.41    8801.7       0.0                                0.00  
    0:03:23  139956.8      5.41    8799.5       0.0                                0.00  
    0:03:24  139958.9      5.41    8799.3       0.0                                0.00  
    0:03:24  139976.9      5.41    8797.9       0.0                                0.00  
    0:03:24  139994.0      5.41    8796.7       0.0                                0.00  
    0:03:24  139996.7      5.41    8794.9       0.0                                0.00  
    0:03:24  140027.0      5.41    8792.2       0.0                                0.00  
    0:03:24  140029.5      5.41    8791.9       0.0                                0.00  
    0:03:24  140059.3      5.41    8790.9       0.0                                0.00  
    0:03:24  140071.2      5.41    8787.3       0.0                                0.00  
    0:03:24  140084.9      5.41    8776.9       0.0                                0.00  
    0:03:24  140089.8      5.41    8776.2       0.0                                0.00  
    0:03:24  140103.7      5.41    8770.9       0.0                                0.00  
    0:03:24  140122.5      5.41    8770.4       0.0                                0.00  
    0:03:24  140122.5      5.41    8770.0       0.0                                0.00  
    0:03:24  140148.0      5.41    8767.8       0.0                                0.00  
    0:03:24  140178.5      5.41    8759.6       0.0                                0.00  
    0:03:24  140209.0      5.41    8751.5       0.0                                0.00  
    0:03:24  140239.5      5.41    8743.3       0.0                                0.00  
    0:03:25  140270.0      5.41    8735.1       0.0                                0.00  
    0:03:25  140354.6      5.41    8727.5       0.0                                0.00  
    0:03:25  140354.6      5.41    8724.9       0.0                                0.00  
    0:03:25  140360.2      5.41    8723.5       0.0                                0.00  
    0:03:25  140358.1      5.41    8723.0       0.0                                0.00  
    0:03:25  140367.0      5.41    8719.4       0.0                                0.00  
    0:03:25  140397.5      5.41    8711.1       0.0                                0.00  
    0:03:25  140428.0      5.41    8702.7       0.0                                0.00  
    0:03:25  140458.5      5.41    8694.3       0.0                                0.00  
    0:03:25  140489.0      5.41    8686.0       0.0                                0.00  
    0:03:25  140511.9      5.41    8679.3       0.0                                0.00  
    0:03:25  140503.5      5.41    8679.0       0.0                                0.00  
    0:03:25  140498.9      5.41    8677.9       0.0                                0.00  
    0:03:25  140497.9      5.41    8676.7       0.0                                0.00  
    0:03:25  140497.9      5.41    8675.9       0.0                                0.00  
    0:03:25  140505.0      5.41    8675.1       0.0                                0.00  
    0:03:26  140511.4      5.41    8671.1       0.0                                0.00  
    0:03:26  140496.4      5.41    8670.0       0.0                                0.00  
    0:03:26  140518.0      5.41    8664.6       0.0                                0.00  
    0:03:26  140518.8      5.41    8664.1       0.0                                0.00  
    0:03:26  140529.4      5.41    8663.4       0.0                                0.00  
    0:03:26  140531.5      5.41    8663.0       0.0                                0.00  
    0:03:26  140548.5      5.41    8661.3       0.0                                0.00  
    0:03:26  140555.6      5.41    8661.0       0.0                                0.00  
    0:03:26  140564.5      5.41    8657.3       0.0                                0.00  
    0:03:26  140566.3      5.41    8656.3       0.0                                0.00  
    0:03:26  140564.3      5.41    8652.7       0.0                                0.00  
    0:03:26  140563.5      5.41    8651.8       0.0                                0.00  
    0:03:26  140558.4      5.41    8650.9       0.0                                0.00  
    0:03:26  140558.4      5.41    8649.5       0.0                                0.00  
    0:03:26  140563.0      5.41    8648.3       0.0                                0.00  
    0:03:26  140563.0      5.41    8646.9       0.0                                0.00  
    0:03:27  140577.0      5.41    8641.0       0.0                                0.00  
    0:03:27  140584.6      5.41    8639.1       0.0                                0.00  
    0:03:27  140605.2      5.41    8635.3       0.0                                0.00  
    0:03:27  140606.7      5.41    8635.1       0.0                                0.00  
    0:03:27  140608.2      5.41    8634.8       0.0                                0.00  
    0:03:27  140609.7      5.41    8634.6       0.0                                0.00  
    0:03:27  140627.5      5.41    8632.3       0.0                                0.00  
    0:03:27  140628.3      5.41    8630.6       0.0                                0.00  
    0:03:27  140630.3      5.41    8622.0       0.0                                0.00  
    0:03:27  140634.4      5.41    8620.3       0.0                                0.00  
    0:03:27  140636.4      5.41    8618.1       0.0                                0.00  
    0:03:27  140646.6      5.41    8615.8       0.0                                0.00  
    0:03:27  140665.1      5.41    8614.2       0.0                                0.00  
    0:03:27  140674.0      5.41    8612.0       0.0                                0.00  
    0:03:27  140679.9      5.41    8611.1       0.0                                0.00  
    0:03:27  140707.1      5.41    8603.2       0.0                                0.00  
    0:03:27  140719.0      5.41    8600.8       0.0                                0.00  
    0:03:28  140714.7      5.41    8597.4       0.0                                0.00  
    0:03:28  140716.2      5.41    8596.6       0.0                                0.00  
    0:03:28  140727.7      5.41    8595.2       0.0                                0.00  
    0:03:28  140780.3      5.41    8589.9       0.0                                0.00  
    0:03:28  140793.5      5.41    8589.1       0.0                                0.00  
    0:03:28  140806.7      5.41    8588.2       0.0                                0.00  
    0:03:28  140819.9      5.41    8587.3       0.0                                0.00  
    0:03:28  140833.1      5.41    8586.5       0.0                                0.00  
    0:03:28  140846.4      5.41    8585.6       0.0                                0.00  
    0:03:28  140866.9      5.41    8583.0       0.0                                0.00  
    0:03:28  140878.1      5.41    8579.8       0.0                                0.00  
    0:03:28  140887.5      5.41    8577.8       0.0                                0.00  
    0:03:28  140889.0      5.41    8577.6       0.0                                0.00  
    0:03:28  140895.9      5.41    8576.6       0.0                                0.00  
    0:03:28  140908.1      5.41    8574.8       0.0                                0.00  
    0:03:28  140920.3      5.41    8573.0       0.0                                0.00  
    0:03:28  140932.0      5.41    8571.3       0.0                                0.00  
    0:03:28  140939.1      5.41    8567.4       0.0                                0.00  
    0:03:29  140946.7      5.41    8566.5       0.0                                0.00  
    0:03:29  140946.7      5.41    8566.1       0.0                                0.00  
    0:03:29  140946.7      5.41    8565.8       0.0                                0.00  
    0:03:29  140950.3      5.41    8561.5       0.0                                0.00  
    0:03:29  140967.6      5.41    8558.9       0.0                                0.00  
    0:03:29  140973.7      5.41    8551.8       0.0                                0.00  
    0:03:29  140975.2      5.41    8551.0       0.0                                0.00  
    0:03:29  140970.4      5.41    8548.4       0.0                                0.00  
    0:03:29  140972.7      5.41    8545.6       0.0                                0.00  
    0:03:29  140972.9      5.41    8543.2       0.0                                0.00  
    0:03:29  140975.2      5.41    8539.4       0.0                                0.00  
    0:03:29  140975.7      5.41    8537.0       0.0                                0.00  
    0:03:29  140976.2      5.41    8533.7       0.0                                0.00  
    0:03:29  140976.2      5.41    8533.1       0.0                                0.00  
    0:03:29  140976.2      5.41    8532.6       0.0                                0.00  
    0:03:29  140976.2      5.41    8532.1       0.0                                0.00  
    0:03:30  140976.2      5.41    8531.5       0.0                                0.00  
    0:03:30  140976.2      5.41    8531.0       0.0                                0.00  
    0:03:30  140976.2      5.41    8530.4       0.0                                0.00  
    0:03:30  140967.1      5.41    8528.9       0.0                                0.00  
    0:03:30  140982.1      5.41    8527.4       0.0                                0.00  
    0:03:30  140996.6      5.41    8521.6       0.0                                0.00  
    0:03:30  140998.8      5.41    8516.7       0.0                                0.00  
    0:03:30  140984.6      5.41    8516.2       0.0                                0.00  
    0:03:30  140974.4      5.41    8514.3       0.0                                0.00  
    0:03:30  140964.3      5.41    8511.9       0.0                                0.00  
    0:03:30  140967.8      5.41    8504.3       0.0                                0.00  
    0:03:30  140976.2      5.41    8500.5       0.0                                0.00  
    0:03:30  140980.8      5.41    8493.5       0.0                                0.00  
    0:03:30  140983.1      5.41    8489.5       0.0                                0.00  
    0:03:30  140996.8      5.41    8485.6       0.0                                0.00  
    0:03:30  141014.6      5.41    8485.0       0.0                                0.00  
    0:03:30  141032.4      5.41    8484.4       0.0                                0.00  
    0:03:30  141043.1      5.41    8483.6       0.0                                0.00  
    0:03:31  141047.6      5.41    8482.2       0.0                                0.00  
    0:03:31  141055.5      5.41    8480.4       0.0                                0.00  
    0:03:31  141068.0      5.41    8478.3       0.0                                0.00  
    0:03:31  141080.4      5.41    8476.2       0.0                                0.00  
    0:03:31  141092.9      5.41    8474.1       0.0                                0.00  
    0:03:31  141104.8      5.41    8468.7       0.0                                0.00  
    0:03:31  141127.9      5.41    8466.9       0.0                                0.00  
    0:03:31  141132.5      5.41    8466.0       0.0                                0.00  
    0:03:31  141142.7      5.41    8465.0       0.0                                0.00  
    0:03:31  141160.5      5.41    8463.9       0.0                                0.00  
    0:03:31  141178.3      5.41    8462.8       0.0                                0.00  
    0:03:31  141196.1      5.41    8461.6       0.0                                0.00  
    0:03:31  141198.6      5.41    8460.3       0.0                                0.00  
    0:03:31  141225.0      5.41    8456.7       0.0                                0.00  
    0:03:31  141229.1      5.41    8455.0       0.0                                0.00  
    0:03:31  141232.4      5.41    8453.1       0.0                                0.00  
    0:03:31  141236.0      5.41    8449.7       0.0                                0.00  
    0:03:32  141240.8      5.41    8437.2       0.0                                0.00  
    0:03:32  141246.6      5.41    8431.9       0.0                                0.00  
    0:03:32  141263.1      5.41    8426.5       0.0                                0.00  
    0:03:32  141272.8      5.41    8425.1       0.0                                0.00  
    0:03:32  141280.4      5.41    8424.4       0.0                                0.00  
    0:03:32  141288.1      5.41    8423.7       0.0                                0.00  
    0:03:32  141295.7      5.41    8423.0       0.0                                0.00  
    0:03:32  141302.0      5.41    8422.0       0.0                                0.00  
    0:03:32  141304.8      5.41    8421.0       0.0                                0.00  
    0:03:32  141306.9      5.41    8413.4       0.0                                0.00  
    0:03:32  141311.9      5.41    8411.9       0.0                                0.00  
    0:03:32  141317.0      5.41    8410.5       0.0                                0.00  
    0:03:32  141322.1      5.41    8409.1       0.0                                0.00  
    0:03:32  141327.2      5.41    8407.7       0.0                                0.00  
    0:03:32  141332.3      5.41    8406.2       0.0                                0.00  
    0:03:32  141337.4      5.41    8404.8       0.0                                0.00  
    0:03:33  141344.5      5.41    8403.9       0.0                                0.00  
    0:03:33  141352.6      5.41    8402.1       0.0                                0.00  
    0:03:33  141372.9      5.41    8394.8       0.0                                0.00  
    0:03:33  141381.3      5.41    8392.9       0.0                                0.00  
    0:03:33  141385.4      5.41    8391.8       0.0                                0.00  
    0:03:33  141400.1      5.41    8386.0       0.0                                0.00  
    0:03:33  141400.1      5.41    8382.3       0.0                                0.00  
    0:03:33  141401.7      5.41    8371.3       0.0                                0.00  
    0:03:33  141406.5      5.41    8367.9       0.0                                0.00  
    0:03:33  141426.8      5.41    8362.4       0.0                                0.00  
    0:03:33  141429.1      5.41    8358.5       0.0                                0.00  
    0:03:33  141433.4      5.41    8352.3       0.0                                0.00  
    0:03:33  141433.4      5.41    8346.4       0.0                                0.00  
    0:03:33  141433.4      5.41    8340.5       0.0                                0.00  
    0:03:33  141434.7      5.41    8337.0       0.0                                0.00  
    0:03:33  141431.1      5.41    8333.1       0.0                                0.00  
    0:03:34  141431.9      5.41    8329.7       0.0                                0.00  
    0:03:34  141426.8      5.41    8321.5       0.0                                0.00  
    0:03:34  141428.6      5.41    8320.1       0.0                                0.00  
    0:03:34  141430.4      5.41    8317.1       0.0                                0.00  
    0:03:34  141441.0      5.41    8311.5       0.0                                0.00  
    0:03:34  141434.4      5.41    8309.9       0.0                                0.00  
    0:03:34  141427.8      5.41    8308.2       0.0                                0.00  
    0:03:34  141421.2      5.41    8306.6       0.0                                0.00  
    0:03:34  141414.6      5.41    8305.0       0.0                                0.00  
    0:03:34  141415.1      5.41    8300.3       0.0                                0.00  
    0:03:34  141420.0      5.41    8297.4       0.0                                0.00  
    0:03:34  141424.5      5.41    8295.2       0.0                                0.00  
    0:03:34  141436.7      5.41    8294.3       0.0                                0.00  
    0:03:34  141448.9      5.41    8293.4       0.0                                0.00  
    0:03:35  141461.1      5.41    8292.6       0.0                                0.00  
    0:03:35  141473.3      5.41    8291.7       0.0                                0.00  
    0:03:35  141485.5      5.41    8290.8       0.0                                0.00  
    0:03:35  141497.7      5.41    8290.0       0.0                                0.00  
    0:03:35  141500.8      5.41    8289.2       0.0                                0.00  
    0:03:35  141531.3      5.41    8285.2       0.0                                0.00  
    0:03:35  141542.5      5.41    8282.0       0.0                                0.00  
    0:03:35  141553.9      5.41    8277.7       0.0                                0.00  
    0:03:35  141564.1      5.41    8273.3       0.0                                0.00  
    0:03:35  141575.0      5.41    8267.9       0.0                                0.00  
    0:03:35  141576.0      5.41    8264.6       0.0                                0.00  
    0:03:35  141577.0      5.41    8261.3       0.0                                0.00  
    0:03:35  141578.0      5.41    8258.0       0.0                                0.00  
    0:03:35  141579.0      5.41    8254.7       0.0                                0.00  
    0:03:35  141598.9      5.41    8249.5       0.0                                0.00  
    0:03:35  141609.0      5.41    8247.6       0.0                                0.00  
    0:03:36  141609.3      5.41    8243.8       0.0                                0.00  
    0:03:36  141644.1      5.41    8236.7       0.0                                0.00  
    0:03:36  141658.3      5.41    8232.7       0.0                                0.00  
    0:03:36  141706.1      5.41    8224.4       0.0                                0.00  
    0:03:36  141736.1      5.41    8218.5       0.0                                0.00  
    0:03:36  141739.7      5.41    8214.5       0.0                                0.00  
    0:03:36  141748.6      5.41    8208.5       0.0                                0.00  
    0:03:36  141757.5      5.41    8202.5       0.0                                0.00  
    0:03:36  141766.4      5.41    8196.5       0.0                                0.00  
    0:03:36  141775.2      5.41    8190.5       0.0                                0.00  
    0:03:36  141784.7      5.41    8185.9       0.0                                0.00  
    0:03:36  141783.9      5.41    8180.1       0.0                                0.00  
    0:03:36  141775.8      5.41    8177.8       0.0                                0.00  
    0:03:36  141782.4      5.41    8171.8       0.0                                0.00  
    0:03:37  141784.9      5.41    8164.9       0.0                                0.00  
    0:03:37  141789.2      5.41    8154.8       0.0                                0.00  
    0:03:37  141792.0      5.41    8150.5       0.0                                0.00  
    0:03:37  141795.6      5.41    8143.3       0.0                                0.00  
    0:03:37  141797.4      5.41    8141.5       0.0                                0.00  
    0:03:37  141800.9      5.41    8139.5       0.0                                0.00  
    0:03:37  141804.5      5.41    8137.1       0.0                                0.00  
    0:03:37  141804.5      5.41    8135.9       0.0                                0.00  
    0:03:37  141812.1      5.41    8131.0       0.0                                0.00  
    0:03:37  141798.1      5.41    8128.4       0.0                                0.00  
    0:03:37  141817.9      5.41    8125.3       0.0                                0.00  
    0:03:37  141807.3      5.41    8108.1       0.0                                0.00  
    0:03:37  141816.9      5.41    8101.9       0.0                                0.00  
    0:03:38  141826.6      5.41    8096.4       0.0                                0.00  
    0:03:38  141837.3      5.41    8093.1       0.0                                0.00  
    0:03:38  141848.7      5.41    8085.6       0.0                                0.00  
    0:03:38  141860.4      5.41    8081.3       0.0                                0.00  
    0:03:38  141881.7      5.41    8080.8       0.0                                0.00  
    0:03:38  141899.3      5.41    8073.8       0.0                                0.00  
    0:03:38  141908.4      5.41    8065.5       0.0                                0.00  
    0:03:38  141924.7      5.41    8056.4       0.0                                0.00  
    0:03:38  141925.4      5.41    8051.6       0.0                                0.00  
    0:03:38  141933.1      5.41    8048.3       0.0                                0.00  
    0:03:38  141946.8      5.41    8045.3       0.0                                0.00  
    0:03:38  141957.7      5.41    8045.3       0.0                                0.00  
    0:03:38  141964.1      5.41    8037.3       0.0                                0.00  
    0:03:39  141970.4      5.41    8033.8       0.0                                0.00  
    0:03:39  141958.2      5.41    8033.3       0.0                                0.00  
    0:03:39  141958.2      5.41    8032.9       0.0                                0.00  
    0:03:39  141958.2      5.41    8032.5       0.0                                0.00  
    0:03:39  141961.5      5.41    8031.6       0.0                                0.00  
    0:03:39  141967.9      5.41    8018.2       0.0                                0.00  
    0:03:39  142015.4      5.41    8011.6       0.0                                0.00  
    0:03:39  142070.1      5.41    8005.5       0.0                                0.00  
    0:03:39  142124.7      5.41    7999.4       0.0                                0.00  
    0:03:39  142179.3      5.41    7993.3       0.0                                0.00  
    0:03:39  142234.0      5.41    7987.2       0.0                                0.00  
    0:03:39  142236.3      5.41    7984.6       0.0                                0.00  
    0:03:39  142224.3      5.41    7979.3       0.0                                0.00  
    0:03:39  142219.2      5.41    7974.2       0.0                                0.00  
    0:03:39  142215.2      5.41    7969.0       0.0                                0.00  
    0:03:39  142217.0      5.41    7967.7       0.0                                0.00  
    0:03:39  142245.9      5.41    7960.7       0.0                                0.00  
    0:03:40  142251.3      5.41    7956.9       0.0                                0.00  
    0:03:40  142254.6      5.41    7951.4       0.0                                0.00  
    0:03:40  142253.0      5.41    7948.2       0.0                                0.00  
    0:03:40  142251.8      5.41    7937.3       0.0                                0.00  
    0:03:40  142254.3      5.41    7934.2       0.0                                0.00  
    0:03:40  142291.7      5.41    7928.9       0.0                                0.00  
    0:03:40  142296.5      5.41    7923.8       0.0                                0.00  
    0:03:40  142303.4      5.41    7919.9       0.0                                0.00  
    0:03:40  142286.3      5.41    7916.1       0.0                                0.00  
    0:03:40  142292.9      5.41    7912.9       0.0                                0.00  
    0:03:40  142274.4      5.41    7908.1       0.0                                0.00  
    0:03:40  142277.4      5.41    7904.3       0.0                                0.00  
    0:03:40  142274.6      5.41    7899.4       0.0                                0.00  
    0:03:41  142279.0      5.41    7892.6       0.0                                0.00  
    0:03:41  142276.7      5.41    7888.6       0.0                                0.00  
    0:03:41  142276.7      5.41    7865.9       0.0                                0.00  
    0:03:41  142280.2      5.41    7863.2       0.0                                0.00  
    0:03:41  142281.2      5.41    7859.3       0.0                                0.00  
    0:03:41  142279.2      5.41    7857.9       0.0                                0.00  
    0:03:41  142283.8      5.41    7853.4       0.0                                0.00  
    0:03:41  142284.8      5.41    7849.8       0.0                                0.00  
    0:03:41  142291.4      5.41    7848.6       0.0                                0.00  
    0:03:41  142298.0      5.41    7848.1       0.0                                0.00  
    0:03:41  142304.6      5.41    7847.7       0.0                                0.00  
    0:03:41  142311.2      5.41    7847.2       0.0                                0.00  
    0:03:41  142323.9      5.41    7846.0       0.0                                0.00  
    0:03:41  142329.0      5.41    7844.4       0.0                                0.00  
    0:03:41  142330.8      5.41    7841.0       0.0                                0.00  
    0:03:42  142328.8      5.41    7835.8       0.0                                0.00  
    0:03:42  142326.0      5.41    7834.1       0.0                                0.00  
    0:03:42  142326.7      5.41    7826.6       0.0                                0.00  
    0:03:42  142325.0      5.41    7822.2       0.0                                0.00  
    0:03:42  142325.5      5.41    7821.8       0.0                                0.00  
    0:03:42  142327.2      5.41    7819.2       0.0                                0.00  
    0:03:42  142324.2      5.41    7812.0       0.0                                0.00  
    0:03:42  142322.9      5.41    7809.1       0.0                                0.00  
    0:03:42  142320.6      5.41    7804.8       0.0                                0.00  
    0:03:42  142315.3      5.41    7796.8       0.0                                0.00  
    0:03:42  142319.6      5.41    7791.1       0.0                                0.00  
    0:03:42  142335.4      5.41    7788.9       0.0                                0.00  
    0:03:42  142323.7      5.41    7781.1       0.0                                0.00  
    0:03:42  142327.5      5.41    7777.6       0.0                                0.00  
    0:03:43  142325.0      5.41    7776.1       0.0                                0.00  
    0:03:43  142332.3      5.41    7774.8       0.0                                0.00  
    0:03:43  142342.8      5.41    7772.8       0.0                                0.00  
    0:03:43  142340.2      5.41    7766.9       0.0                                0.00  
    0:03:43  142327.8      5.41    7758.8       0.0                                0.00  
    0:03:43  142338.2      5.41    7755.1       0.0                                0.00  
    0:03:43  142345.0      5.41    7746.8       0.0                                0.00  
    0:03:43  142357.7      5.41    7738.5       0.0                                0.00  
    0:03:43  142364.6      5.41    7730.2       0.0                                0.00  
    0:03:43  142357.2      5.41    7726.5       0.0                                0.00  
    0:03:43  142364.1      5.41    7724.0       0.0                                0.00  
    0:03:43  142370.2      5.41    7718.8       0.0                                0.00  
    0:03:43  142367.7      5.41    7712.3       0.0                                0.00  
    0:03:43  142366.4      5.41    7711.9       0.0                                0.00  
    0:03:44  142392.6      5.41    7708.0       0.0                                0.00  
    0:03:44  142446.4      5.41    7707.3       0.0                                0.00  
    0:03:44  142452.8      5.41    7703.9       0.0                                0.00  
    0:03:44  142452.0      5.41    7702.2       0.0                                0.00  
    0:03:44  142451.5      5.41    7700.6       0.0                                0.00  
    0:03:44  142469.3      5.41    7697.9       0.0                                0.00  
    0:03:44  142471.9      5.41    7695.8       0.0                                0.00  
    0:03:44  142468.3      5.41    7693.6       0.0                                0.00  
    0:03:44  142468.3      5.41    7693.1       0.0                                0.00  
    0:03:44  142469.6      5.41    7692.5       0.0                                0.00  
    0:03:44  142470.1      5.41    7690.7       0.0                                0.00  
    0:03:44  142472.1      5.41    7690.2       0.0                                0.00  
    0:03:44  142472.1      5.41    7688.9       0.0                                0.00  
    0:03:44  142469.1      5.41    7685.6       0.0                                0.00  
    0:03:44  142471.3      5.41    7685.6       0.0                                0.00  
    0:03:45  142472.6      5.41    7683.7       0.0                                0.00  
    0:03:45  142473.1      5.41    7682.6       0.0                                0.00  
    0:03:45  142471.3      5.41    7682.4       0.0                                0.00  
    0:03:45  142471.3      5.41    7681.6       0.0                                0.00  
    0:03:45  142485.8      5.41    7679.6       0.0                                0.00  
    0:03:45  142480.2      5.41    7678.2       0.0                                0.00  
    0:03:45  142481.8      5.41    7675.9       0.0                                0.00  
    0:03:45  142479.0      5.41    7673.1       0.0                                0.00  
    0:03:45  142495.5      5.41    7670.3       0.0                                0.00  
    0:03:45  142496.0      5.41    7665.1       0.0                                0.00  
    0:03:45  142498.0      5.41    7658.6       0.0                                0.00  
    0:03:45  142505.9      5.41    7654.5       0.0                                0.00  
    0:03:46  142505.7      5.41    7651.4       0.0                                0.00  
    0:03:46  142506.2      5.41    7649.4       0.0                                0.00  
    0:03:46  142526.5      5.41    7643.6       0.0                                0.00  
    0:03:46  142520.9      5.41    7641.7       0.0                                0.00  
    0:03:46  142532.6      5.41    7638.3       0.0                                0.00  
    0:03:46  142524.7      5.41    7637.4       0.0                                0.00  
    0:03:46  142565.4      5.41    7633.4       0.0                                0.00  
    0:03:46  142574.5      5.41    7629.5       0.0                                0.00  
    0:03:46  142578.6      5.41    7626.8       0.0                                0.00  
    0:03:46  142586.7      5.41    7622.6       0.0                                0.00  
    0:03:46  142584.7      5.41    7619.7       0.0                                0.00  
    0:03:46  142574.0      5.41    7619.4       0.0                                0.00  
    0:03:46  142565.4      5.41    7619.5       0.0                                0.00  
    0:03:46  142565.4      5.41    7619.0       0.0                                0.00  
    0:03:46  142565.4      5.41    7617.9       0.0                                0.00  
    0:03:46  142565.1      5.41    7617.9       0.0                                0.00  
    0:03:47  142568.9      5.41    7616.8       0.0                                0.00  
    0:03:47  142570.2      5.41    7614.2       0.0                                0.00  
    0:03:47  142582.4      5.41    7612.8       0.0                                0.00  
    0:03:47  142586.2      5.41    7612.5       0.0                                0.00  
    0:03:47  142570.2      5.41    7611.6       0.0                                0.00  
    0:03:47  142570.7      5.41    7607.3       0.0                                0.00  
    0:03:47  142574.8      5.41    7603.1       0.0                                0.00  
    0:03:47  142575.5      5.41    7602.1       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:47  142575.5      5.41    7602.1       0.0                                0.00  
    0:03:47  142575.5      5.41    7602.1       0.0                                0.00  
    0:03:50  138129.0      5.43    7556.9       0.2                                0.00  
    0:03:51  137560.5      5.43    7545.2       0.2                                0.00  
    0:03:51  137384.4      5.43    7526.9       0.2                                0.00  
    0:03:51  137363.6      5.43    7525.1       0.2                                0.00  
    0:03:51  137359.8      5.43    7525.1       0.2                                0.00  
    0:03:51  137359.8      5.43    7525.1       0.2                                0.00  
    0:03:52  137435.7      5.43    7524.4       0.0 mac_done_x[5][7]               0.00  
    0:03:53  137445.1      5.43    7524.1       0.0                                0.00  
    0:03:54  136893.4      5.50    7528.8       0.0                                0.00  
    0:03:54  136469.0      5.55    7533.4       0.0                                0.00  
    0:03:55  136457.5      5.55    7534.1       0.0                                0.00  
    0:03:55  136456.8      5.55    7534.1       0.0                                0.00  
    0:03:55  136456.8      5.55    7534.1       0.0                                0.00  
    0:03:55  136456.8      5.55    7534.1       0.0                                0.00  
    0:03:55  136456.8      5.55    7534.1       0.0                                0.00  
    0:03:55  136456.8      5.55    7534.1       0.0                                0.00  
    0:03:56  136462.9      5.52    7532.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56  136495.9      5.46    7529.5       0.0 genblk3[6].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56  136497.9      5.45    7528.4       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56  136496.4      5.44    7525.9       0.0 genblk3[7].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56  136506.1      5.44    7526.3       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  
    0:03:56  136547.8      5.42    7527.2       0.0                                0.00  
    0:03:56  136543.7      5.42    7526.2       0.0                                0.00  
    0:03:56  136545.0      5.42    7524.7       0.0                                0.00  
    0:03:56  136536.1      5.42    7525.3       0.0                                0.00  
    0:03:57  136528.2      5.42    7524.8       0.0                                0.00  
    0:03:57  136521.8      5.42    7524.2       0.0                                0.00  
    0:03:57  136520.3      5.42    7521.6       0.0                                0.00  
    0:03:57  136525.4      5.42    7521.4       0.0                                0.00  
    0:03:57  136527.2      5.42    7520.5       0.0                                0.00  
    0:03:57  136522.3      5.42    7519.1       0.0                                0.00  
    0:03:57  136521.6      5.42    7518.4       0.0                                0.00  
    0:03:57  136514.2      5.42    7517.6       0.0                                0.00  
    0:03:57  136497.4      5.42    7516.6       0.0                                0.00  
    0:03:57  136495.7      5.42    7515.1       0.0                                0.00  
    0:03:57  136498.2      5.42    7514.0       0.0                                0.00  
    0:03:57  136490.6      5.42    7513.6       0.0                                0.00  
    0:03:57  136488.5      5.42    7513.5       0.0                                0.00  
    0:03:57  136489.8      5.42    7511.7       0.0                                0.00  
    0:03:57  136504.6      5.42    7508.5       0.0                                0.00  
    0:03:58  136518.5      5.42    7506.4       0.0                                0.00  
    0:03:58  136531.2      5.42    7505.7       0.0                                0.00  
    0:03:58  136537.3      5.42    7504.6       0.0                                0.00  
    0:03:58  136537.3      5.42    7504.3       0.0                                0.00  
    0:03:58  136537.3      5.42    7503.9       0.0                                0.00  
    0:03:58  136547.5      5.42    7495.2       0.0                                0.00  
    0:03:58  136552.3      5.42    7492.5       0.0                                0.00  
    0:03:58  136553.9      5.42    7491.8       0.0                                0.00  
    0:03:58  136553.9      5.42    7491.5       0.0                                0.00  
    0:03:58  136553.4      5.42    7488.5       0.0                                0.00  
    0:03:58  136604.4      5.42    7479.9       0.0                                0.00  
    0:03:58  136615.4      5.42    7477.6       0.0                                0.00  
    0:03:58  136627.6      5.42    7475.7       0.0                                0.00  
    0:03:58  136653.2      5.42    7474.2       0.0                                0.00  
    0:03:58  136653.2      5.42    7473.7       0.0                                0.00  
    0:03:59  136664.9      5.42    7473.3       0.0                                0.00  
    0:03:59  136738.6      5.42    7464.4       0.0                                0.00  
    0:03:59  136754.1      5.42    7461.1       0.0                                0.00  
    0:03:59  136750.3      5.42    7460.8       0.0                                0.00  
    0:03:59  136783.1      5.42    7457.1       0.0                                0.00  
    0:03:59  136807.0      5.42    7455.4       0.0                                0.00  
    0:03:59  136807.0      5.42    7455.4       0.0                                0.00  
    0:03:59  136809.0      5.42    7452.4       0.0                                0.00  
    0:03:59  136807.7      5.42    7452.4       0.0                                0.00  
    0:03:59  136822.7      5.42    7449.7       0.0                                0.00  
    0:03:59  136833.2      5.42    7447.9       0.0                                0.00  
    0:03:59  136834.4      5.42    7447.4       0.0                                0.00  
    0:03:59  136835.7      5.42    7445.1       0.0                                0.00  
    0:03:59  136839.0      5.42    7444.5       0.0                                0.00  
    0:03:59  136842.6      5.42    7444.1       0.0                                0.00  
    0:03:59  136861.1      5.42    7442.4       0.0                                0.00  
    0:04:00  136869.5      5.42    7441.7       0.0                                0.00  
    0:04:00  136873.3      5.42    7438.4       0.0                                0.00  
    0:04:00  136875.4      5.42    7434.8       0.0                                0.00  
    0:04:00  136869.3      5.42    7431.4       0.0                                0.00  
    0:04:00  136875.4      5.42    7428.6       0.0                                0.00  
    0:04:00  136884.5      5.42    7424.7       0.0                                0.00  
    0:04:00  136913.0      5.42    7420.6       0.0                                0.00  
    0:04:00  136916.0      5.42    7417.0       0.0                                0.00  
    0:04:00  136916.0      5.42    7416.9       0.0                                0.00  
    0:04:00  136930.0      5.42    7415.2       0.0                                0.00  
    0:04:00  136943.5      5.42    7414.7       0.0                                0.00  
    0:04:00  136943.5      5.42    7414.3       0.0                                0.00  
    0:04:00  136943.5      5.42    7414.0       0.0                                0.00  
    0:04:00  136943.5      5.42    7413.6       0.0                                0.00  
    0:04:00  136945.7      5.42    7413.0       0.0                                0.00  
    0:04:01  136953.1      5.42    7410.3       0.0                                0.00  
    0:04:01  136956.7      5.42    7405.6       0.0                                0.00  
    0:04:01  136957.9      5.42    7405.0       0.0                                0.00  
    0:04:01  136957.9      5.42    7404.6       0.0                                0.00  
    0:04:01  136957.9      5.42    7404.3       0.0                                0.00  
    0:04:01  136957.9      5.42    7403.9       0.0                                0.00  
    0:04:01  136956.7      5.42    7403.7       0.0                                0.00  
    0:04:01  136956.7      5.42    7403.4       0.0                                0.00  
    0:04:01  136956.7      5.42    7403.1       0.0                                0.00  
    0:04:01  136957.9      5.42    7400.7       0.0                                0.00  
    0:04:01  136959.2      5.42    7398.1       0.0                                0.00  
    0:04:01  136962.0      5.42    7397.4       0.0                                0.00  
    0:04:01  136967.4      5.42    7396.0       0.0                                0.00  
    0:04:01  136973.2      5.42    7391.5       0.0                                0.00  
    0:04:01  136980.6      5.42    7391.0       0.0                                0.00  
    0:04:01  136983.1      5.42    7390.0       0.0                                0.00  
    0:04:02  136987.2      5.42    7387.2       0.0                                0.00  
    0:04:02  136994.0      5.42    7384.0       0.0                                0.00  
    0:04:02  137000.9      5.42    7381.2       0.0                                0.00  
    0:04:02  137013.4      5.42    7379.1       0.0                                0.00  
    0:04:02  137019.2      5.42    7377.3       0.0                                0.00  
    0:04:02  137021.5      5.42    7376.7       0.0                                0.00  
    0:04:02  137022.8      5.42    7376.3       0.0                                0.00  
    0:04:02  137024.3      5.42    7376.0       0.0                                0.00  
    0:04:02  137024.3      5.42    7375.5       0.0                                0.00  
    0:04:02  137024.3      5.42    7375.4       0.0                                0.00  
    0:04:02  137024.3      5.42    7375.3       0.0                                0.00  
    0:04:02  137029.9      5.42    7374.8       0.0                                0.00  
    0:04:02  137030.6      5.42    7374.6       0.0                                0.00  
    0:04:02  137039.3      5.42    7373.5       0.0                                0.00  
    0:04:02  137061.6      5.42    7371.4       0.0                                0.00  
    0:04:02  137074.6      5.42    7368.7       0.0                                0.00  
    0:04:03  137102.3      5.42    7365.1       0.0                                0.00  
    0:04:03  137114.5      5.42    7365.0       0.0                                0.00  
    0:04:03  137116.3      5.42    7364.9       0.0                                0.00  
    0:04:03  137116.3      5.42    7364.5       0.0                                0.00  
    0:04:03  137116.3      5.42    7364.2       0.0                                0.00  
    0:04:03  137116.3      5.42    7363.8       0.0                                0.00  
    0:04:03  137125.9      5.42    7359.1       0.0                                0.00  
    0:04:03  137125.9      5.42    7358.9       0.0                                0.00  
    0:04:03  137135.6      5.42    7356.2       0.0                                0.00  
    0:04:03  137140.9      5.42    7350.9       0.0                                0.00  
    0:04:03  137152.9      5.42    7349.7       0.0                                0.00  
    0:04:03  137155.9      5.42    7347.4       0.0                                0.00  
    0:04:03  137169.4      5.42    7344.6       0.0                                0.00  
    0:04:03  137171.2      5.42    7342.2       0.0                                0.00  
    0:04:03  137171.2      5.42    7342.2       0.0                                0.00  
    0:04:03  137171.2      5.42    7342.2       0.0                                0.00  
    0:04:04  137179.8      5.42    7339.8       0.0                                0.00  
    0:04:04  137172.7      5.42    7339.0       0.0                                0.00  
    0:04:04  137165.6      5.42    7338.3       0.0                                0.00  
    0:04:04  137158.5      5.42    7337.5       0.0                                0.00  
    0:04:04  137151.4      5.42    7336.8       0.0                                0.00  
    0:04:04  137152.6      5.42    7336.4       0.0                                0.00  
    0:04:04  137166.6      5.42    7334.2       0.0                                0.00  
    0:04:04  137166.3      5.42    7331.5       0.0                                0.00  
    0:04:04  137166.3      5.42    7330.8       0.0                                0.00  
    0:04:04  137179.3      5.42    7327.1       0.0                                0.00  
    0:04:04  137180.1      5.42    7326.2       0.0                                0.00  
    0:04:04  137193.8      5.42    7323.3       0.0                                0.00  
    0:04:04  137190.2      5.42    7323.0       0.0                                0.00  
    0:04:04  137195.3      5.42    7315.8       0.0                                0.00  
    0:04:04  137196.3      5.42    7310.4       0.0                                0.00  
    0:04:04  137207.3      5.42    7307.6       0.0                                0.00  
    0:04:04  137209.6      5.42    7306.9       0.0                                0.00  
    0:04:04  137206.5      5.42    7304.6       0.0                                0.00  
    0:04:05  137209.0      5.42    7303.9       0.0                                0.00  
    0:04:05  137211.3      5.42    7303.1       0.0                                0.00  
    0:04:05  137210.3      5.42    7302.1       0.0                                0.00  
    0:04:05  137211.3      5.42    7301.6       0.0                                0.00  
    0:04:05  137213.1      5.42    7299.1       0.0                                0.00  
    0:04:05  137213.4      5.42    7298.4       0.0                                0.00  
    0:04:05  137213.6      5.42    7298.2       0.0                                0.00  
    0:04:05  137213.9      5.42    7298.1       0.0                                0.00  
    0:04:05  137213.9      5.42    7298.0       0.0                                0.00  
    0:04:05  137213.9      5.42    7297.9       0.0                                0.00  
    0:04:05  137214.1      5.42    7297.7       0.0                                0.00  
    0:04:05  137214.1      5.42    7297.6       0.0                                0.00  
    0:04:05  137217.9      5.42    7296.7       0.0                                0.00  
    0:04:05  137217.9      5.42    7295.7       0.0                                0.00  
    0:04:05  137223.0      5.42    7294.9       0.0                                0.00  
    0:04:05  137226.8      5.42    7292.4       0.0                                0.00  
    0:04:05  137230.9      5.42    7292.0       0.0                                0.00  
    0:04:06  137243.4      5.42    7290.6       0.0                                0.00  
    0:04:06  137251.2      5.42    7288.6       0.0                                0.00  
    0:04:06  137251.2      5.42    7288.1       0.0                                0.00  
    0:04:06  137252.5      5.42    7287.6       0.0                                0.00  
    0:04:06  137254.3      5.42    7286.6       0.0                                0.00  
    0:04:06  137266.2      5.42    7286.1       0.0                                0.00  
    0:04:06  137268.0      5.42    7286.0       0.0                                0.00  
    0:04:06  137270.5      5.42    7285.5       0.0                                0.00  
    0:04:06  137277.9      5.41    7285.4       0.0 genblk3[2].U_pe_border/U_acc/sum_o_reg[15]/D      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'array_eyeriss' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > array_eyeriss_area.txt
report_power > array_eyeriss_power.txt
report_timing -delay min > array_eyeriss_min_delay.txt
report_timing -delay max > array_eyeriss_max_delay.txt
#### write out final netlist ######
write -format verilog array_eyeriss -output array_eyeriss.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/ugemmrate/array_eyeriss.vg'.
1
exit
Memory usage for this session 489 Mbytes.
Memory usage for this session including child processes 489 Mbytes.
CPU usage for this session 251 seconds ( 0.07 hours ).
Elapsed time for this session 254 seconds ( 0.07 hours ).

Thank you...
