multiline_comment|/* &n; * Copyright 2001-2003 SuSE Labs.&n; * Distributed under the GNU public license, v2.&n; * &n; * This is a GART driver for the AMD Opteron/Athlon64 on-CPU northbridge.&n; * It also includes support for the AMD 8151 AGP bridge,&n; * although it doesn&squot;t actually do much, as all the real&n; * work is done in the northbridge(s).&n; */
multiline_comment|/*&n; * On x86-64 the AGP driver needs to be initialized early by the IOMMU &n; * code.  When you use this driver as a template for a new K8 AGP bridge&n; * driver don&squot;t forget to change arch/x86_64/kernel/pci-gart.c too -AK.&n; */
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/agp_backend.h&gt;
macro_line|#include &quot;agp.h&quot;
multiline_comment|/* Will need to be increased if hammer ever goes &gt;8-way. */
DECL|macro|MAX_HAMMER_GARTS
mdefine_line|#define MAX_HAMMER_GARTS   8
multiline_comment|/* PTE bits. */
DECL|macro|GPTE_VALID
mdefine_line|#define GPTE_VALID&t;1
DECL|macro|GPTE_COHERENT
mdefine_line|#define GPTE_COHERENT&t;2
multiline_comment|/* Aperture control register bits. */
DECL|macro|GARTEN
mdefine_line|#define GARTEN&t;&t;1&lt;&lt;0
DECL|macro|DISGARTCPU
mdefine_line|#define DISGARTCPU&t;1&lt;&lt;4
DECL|macro|DISGARTIO
mdefine_line|#define DISGARTIO&t;1&lt;&lt;5
multiline_comment|/* GART cache control register bits. */
DECL|macro|INVGART
mdefine_line|#define INVGART&t;&t;1&lt;&lt;0
DECL|macro|GARTPTEERR
mdefine_line|#define GARTPTEERR&t;1&lt;&lt;1
DECL|variable|nr_garts
r_static
r_int
id|nr_garts
suffix:semicolon
DECL|variable|hammers
r_static
r_struct
id|pci_dev
op_star
id|hammers
(braket
id|MAX_HAMMER_GARTS
)braket
suffix:semicolon
DECL|variable|gart_iterator
r_static
r_int
id|gart_iterator
suffix:semicolon
DECL|macro|for_each_nb
mdefine_line|#define for_each_nb() for(gart_iterator=0;gart_iterator&lt;nr_garts;gart_iterator++)
DECL|function|flush_x86_64_tlb
r_static
r_void
id|flush_x86_64_tlb
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
)paren
(brace
id|u32
id|tmp
suffix:semicolon
id|pci_read_config_dword
(paren
id|dev
comma
id|AMD_X86_64_GARTCACHECTL
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tmp
op_or_assign
id|INVGART
suffix:semicolon
id|pci_write_config_dword
(paren
id|dev
comma
id|AMD_X86_64_GARTCACHECTL
comma
id|tmp
)paren
suffix:semicolon
)brace
DECL|function|amd_x86_64_tlbflush
r_static
r_void
id|amd_x86_64_tlbflush
c_func
(paren
r_struct
id|agp_memory
op_star
id|temp
)paren
(brace
id|for_each_nb
c_func
(paren
)paren
id|flush_x86_64_tlb
c_func
(paren
id|hammers
(braket
id|gart_iterator
)braket
)paren
suffix:semicolon
)brace
DECL|function|x86_64_insert_memory
r_static
r_int
id|x86_64_insert_memory
c_func
(paren
r_struct
id|agp_memory
op_star
id|mem
comma
id|off_t
id|pg_start
comma
r_int
id|type
)paren
(brace
r_int
id|i
comma
id|j
comma
id|num_entries
suffix:semicolon
r_int
id|tmp
suffix:semicolon
id|u32
id|pte
suffix:semicolon
id|num_entries
op_assign
id|agp_num_entries
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|type
op_ne
l_int|0
op_logical_or
id|mem-&gt;type
op_ne
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
multiline_comment|/* Make sure we can fit the range in the gatt table. */
multiline_comment|/* FIXME: could wrap */
r_if
c_cond
(paren
(paren
(paren
r_int
r_int
)paren
id|pg_start
op_plus
id|mem-&gt;page_count
)paren
OG
id|num_entries
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|j
op_assign
id|pg_start
suffix:semicolon
multiline_comment|/* gatt table should be empty. */
r_while
c_loop
(paren
id|j
OL
(paren
id|pg_start
op_plus
id|mem-&gt;page_count
)paren
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|PGE_EMPTY
c_func
(paren
id|agp_bridge
comma
id|agp_bridge-&gt;gatt_table
(braket
id|j
)braket
)paren
)paren
r_return
op_minus
id|EBUSY
suffix:semicolon
id|j
op_increment
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mem-&gt;is_flushed
op_eq
id|FALSE
)paren
(brace
id|global_cache_flush
c_func
(paren
)paren
suffix:semicolon
id|mem-&gt;is_flushed
op_assign
id|TRUE
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
comma
id|j
op_assign
id|pg_start
suffix:semicolon
id|i
OL
id|mem-&gt;page_count
suffix:semicolon
id|i
op_increment
comma
id|j
op_increment
)paren
(brace
id|tmp
op_assign
id|agp_bridge-&gt;driver
op_member_access_from_pointer
id|mask_memory
c_func
(paren
id|mem-&gt;memory
(braket
id|i
)braket
comma
id|mem-&gt;type
)paren
suffix:semicolon
id|BUG_ON
c_func
(paren
id|tmp
op_amp
l_int|0xffffff0000000ffc
)paren
suffix:semicolon
id|pte
op_assign
(paren
id|tmp
op_amp
l_int|0x000000ff00000000
)paren
op_rshift
l_int|28
suffix:semicolon
id|pte
op_or_assign
(paren
id|tmp
op_amp
l_int|0x00000000fffff000
)paren
suffix:semicolon
id|pte
op_or_assign
id|GPTE_VALID
op_or
id|GPTE_COHERENT
suffix:semicolon
id|agp_bridge-&gt;gatt_table
(braket
id|j
)braket
op_assign
id|pte
suffix:semicolon
)brace
id|amd_x86_64_tlbflush
c_func
(paren
id|mem
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * This hack alters the order element according&n; * to the size of a long. It sucks. I totally disown this, even&n; * though it does appear to work for the most part.&n; */
DECL|variable|x86_64_aperture_sizes
r_static
r_struct
id|aper_size_info_32
id|x86_64_aperture_sizes
(braket
l_int|7
)braket
op_assign
(brace
(brace
l_int|32
comma
l_int|8192
comma
l_int|3
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|0
)brace
comma
(brace
l_int|64
comma
l_int|16384
comma
l_int|4
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|1
)brace
comma
(brace
l_int|128
comma
l_int|32768
comma
l_int|5
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|2
)brace
comma
(brace
l_int|256
comma
l_int|65536
comma
l_int|6
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|1
op_or
l_int|1
op_lshift
l_int|2
)brace
comma
(brace
l_int|512
comma
l_int|131072
comma
l_int|7
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|3
)brace
comma
(brace
l_int|1024
comma
l_int|262144
comma
l_int|8
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|1
op_or
l_int|1
op_lshift
l_int|3
)brace
comma
(brace
l_int|2048
comma
l_int|524288
comma
l_int|9
op_plus
(paren
r_sizeof
(paren
r_int
)paren
op_div
l_int|8
)paren
comma
l_int|1
op_lshift
l_int|2
op_or
l_int|1
op_lshift
l_int|3
)brace
)brace
suffix:semicolon
multiline_comment|/*&n; * Get the current Aperture size from the x86-64.&n; * Note, that there may be multiple x86-64&squot;s, but we just return&n; * the value from the first one we find. The set_size functions&n; * keep the rest coherent anyway. Or at least should do.&n; */
DECL|function|amd_x86_64_fetch_size
r_static
r_int
id|amd_x86_64_fetch_size
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
suffix:semicolon
r_int
id|i
suffix:semicolon
id|u32
id|temp
suffix:semicolon
r_struct
id|aper_size_info_32
op_star
id|values
suffix:semicolon
id|dev
op_assign
id|hammers
(braket
l_int|0
)braket
suffix:semicolon
r_if
c_cond
(paren
id|dev
op_eq
l_int|NULL
)paren
r_return
l_int|0
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
id|AMD_X86_64_GARTAPERTURECTL
comma
op_amp
id|temp
)paren
suffix:semicolon
id|temp
op_assign
(paren
id|temp
op_amp
l_int|0xe
)paren
suffix:semicolon
id|values
op_assign
id|A_SIZE_32
c_func
(paren
id|x86_64_aperture_sizes
)paren
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|agp_bridge-&gt;driver-&gt;num_aperture_sizes
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|temp
op_eq
id|values
(braket
id|i
)braket
dot
id|size_value
)paren
(brace
id|agp_bridge-&gt;previous_size
op_assign
id|agp_bridge-&gt;current_size
op_assign
(paren
r_void
op_star
)paren
(paren
id|values
op_plus
id|i
)paren
suffix:semicolon
id|agp_bridge-&gt;aperture_size_idx
op_assign
id|i
suffix:semicolon
r_return
id|values
(braket
id|i
)braket
dot
id|size
suffix:semicolon
)brace
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * In a multiprocessor x86-64 system, this function gets&n; * called once for each CPU.&n; */
DECL|function|amd_x86_64_configure
r_static
id|u64
id|amd_x86_64_configure
(paren
r_struct
id|pci_dev
op_star
id|hammer
comma
id|u64
id|gatt_table
)paren
(brace
id|u64
id|aperturebase
suffix:semicolon
id|u32
id|tmp
suffix:semicolon
id|u64
id|addr
comma
id|aper_base
suffix:semicolon
multiline_comment|/* Address to map to */
id|pci_read_config_dword
(paren
id|hammer
comma
id|AMD_X86_64_GARTAPERTUREBASE
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|aperturebase
op_assign
id|tmp
op_lshift
l_int|25
suffix:semicolon
id|aper_base
op_assign
(paren
id|aperturebase
op_amp
id|PCI_BASE_ADDRESS_MEM_MASK
)paren
suffix:semicolon
multiline_comment|/* address of the mappings table */
id|addr
op_assign
(paren
id|u64
)paren
id|gatt_table
suffix:semicolon
id|addr
op_rshift_assign
l_int|12
suffix:semicolon
id|tmp
op_assign
(paren
id|u32
)paren
id|addr
op_lshift
l_int|4
suffix:semicolon
id|tmp
op_and_assign
op_complement
l_int|0xf
suffix:semicolon
id|pci_write_config_dword
(paren
id|hammer
comma
id|AMD_X86_64_GARTTABLEBASE
comma
id|tmp
)paren
suffix:semicolon
multiline_comment|/* Enable GART translation for this hammer. */
id|pci_read_config_dword
c_func
(paren
id|hammer
comma
id|AMD_X86_64_GARTAPERTURECTL
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tmp
op_or_assign
id|GARTEN
suffix:semicolon
id|tmp
op_and_assign
op_complement
(paren
id|DISGARTCPU
op_or
id|DISGARTIO
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|hammer
comma
id|AMD_X86_64_GARTAPERTURECTL
comma
id|tmp
)paren
suffix:semicolon
multiline_comment|/* keep CPU&squot;s coherent. */
id|flush_x86_64_tlb
(paren
id|hammer
)paren
suffix:semicolon
r_return
id|aper_base
suffix:semicolon
)brace
DECL|variable|amd_8151_sizes
r_static
r_struct
id|aper_size_info_32
id|amd_8151_sizes
(braket
l_int|7
)braket
op_assign
(brace
(brace
l_int|2048
comma
l_int|524288
comma
l_int|9
comma
l_int|0x00000000
)brace
comma
multiline_comment|/* 0 0 0 0 0 0 */
(brace
l_int|1024
comma
l_int|262144
comma
l_int|8
comma
l_int|0x00000400
)brace
comma
multiline_comment|/* 1 0 0 0 0 0 */
(brace
l_int|512
comma
l_int|131072
comma
l_int|7
comma
l_int|0x00000600
)brace
comma
multiline_comment|/* 1 1 0 0 0 0 */
(brace
l_int|256
comma
l_int|65536
comma
l_int|6
comma
l_int|0x00000700
)brace
comma
multiline_comment|/* 1 1 1 0 0 0 */
(brace
l_int|128
comma
l_int|32768
comma
l_int|5
comma
l_int|0x00000720
)brace
comma
multiline_comment|/* 1 1 1 1 0 0 */
(brace
l_int|64
comma
l_int|16384
comma
l_int|4
comma
l_int|0x00000730
)brace
comma
multiline_comment|/* 1 1 1 1 1 0 */
(brace
l_int|32
comma
l_int|8192
comma
l_int|3
comma
l_int|0x00000738
)brace
multiline_comment|/* 1 1 1 1 1 1 */
)brace
suffix:semicolon
DECL|function|amd_8151_configure
r_static
r_int
id|amd_8151_configure
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|gatt_bus
op_assign
id|virt_to_phys
c_func
(paren
id|agp_bridge-&gt;gatt_table_real
)paren
suffix:semicolon
multiline_comment|/* Configure AGP regs in each x86-64 host bridge. */
id|for_each_nb
c_func
(paren
)paren
(brace
id|agp_bridge-&gt;gart_bus_addr
op_assign
id|amd_x86_64_configure
c_func
(paren
id|hammers
(braket
id|gart_iterator
)braket
comma
id|gatt_bus
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|amd_8151_cleanup
r_static
r_void
id|amd_8151_cleanup
c_func
(paren
r_void
)paren
(brace
id|u32
id|tmp
suffix:semicolon
id|for_each_nb
c_func
(paren
)paren
(brace
multiline_comment|/* disable gart translation */
id|pci_read_config_dword
(paren
id|hammers
(braket
id|gart_iterator
)braket
comma
id|AMD_X86_64_GARTAPERTURECTL
comma
op_amp
id|tmp
)paren
suffix:semicolon
id|tmp
op_and_assign
op_complement
(paren
id|AMD_X86_64_GARTEN
)paren
suffix:semicolon
id|pci_write_config_dword
(paren
id|hammers
(braket
id|gart_iterator
)braket
comma
id|AMD_X86_64_GARTAPERTURECTL
comma
id|tmp
)paren
suffix:semicolon
)brace
)brace
DECL|variable|amd_8151_driver
r_struct
id|agp_bridge_driver
id|amd_8151_driver
op_assign
(brace
dot
id|owner
op_assign
id|THIS_MODULE
comma
dot
id|aperture_sizes
op_assign
id|amd_8151_sizes
comma
dot
id|size_type
op_assign
id|U32_APER_SIZE
comma
dot
id|num_aperture_sizes
op_assign
l_int|7
comma
dot
id|configure
op_assign
id|amd_8151_configure
comma
dot
id|fetch_size
op_assign
id|amd_x86_64_fetch_size
comma
dot
id|cleanup
op_assign
id|amd_8151_cleanup
comma
dot
id|tlb_flush
op_assign
id|amd_x86_64_tlbflush
comma
dot
id|mask_memory
op_assign
id|agp_generic_mask_memory
comma
dot
id|masks
op_assign
l_int|NULL
comma
dot
id|agp_enable
op_assign
id|agp_generic_enable
comma
dot
id|cache_flush
op_assign
id|global_cache_flush
comma
dot
id|create_gatt_table
op_assign
id|agp_generic_create_gatt_table
comma
dot
id|free_gatt_table
op_assign
id|agp_generic_free_gatt_table
comma
dot
id|insert_memory
op_assign
id|x86_64_insert_memory
comma
dot
id|remove_memory
op_assign
id|agp_generic_remove_memory
comma
dot
id|alloc_by_type
op_assign
id|agp_generic_alloc_by_type
comma
dot
id|free_by_type
op_assign
id|agp_generic_free_by_type
comma
dot
id|agp_alloc_page
op_assign
id|agp_generic_alloc_page
comma
dot
id|agp_destroy_page
op_assign
id|agp_generic_destroy_page
comma
)brace
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
DECL|function|cache_nbs
r_static
r_int
id|cache_nbs
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|loop_dev
op_assign
l_int|NULL
suffix:semicolon
r_int
id|i
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* cache pci_devs of northbridges. */
r_while
c_loop
(paren
(paren
id|loop_dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_AMD
comma
l_int|0x1103
comma
id|loop_dev
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
id|hammers
(braket
id|i
op_increment
)braket
op_assign
id|loop_dev
suffix:semicolon
id|nr_garts
op_assign
id|i
suffix:semicolon
r_if
c_cond
(paren
id|i
op_eq
id|MAX_HAMMER_GARTS
)paren
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#endif
DECL|function|agp_amdk8_probe
r_static
r_int
id|__init
id|agp_amdk8_probe
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
comma
r_const
r_struct
id|pci_device_id
op_star
id|ent
)paren
(brace
r_struct
id|agp_bridge_data
op_star
id|bridge
suffix:semicolon
id|u8
id|rev_id
suffix:semicolon
id|u8
id|cap_ptr
suffix:semicolon
r_char
op_star
id|revstring
op_assign
l_string|&quot;  &quot;
suffix:semicolon
id|cap_ptr
op_assign
id|pci_find_capability
c_func
(paren
id|pdev
comma
id|PCI_CAP_ID_AGP
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cap_ptr
)paren
r_return
op_minus
id|ENODEV
suffix:semicolon
id|printk
c_func
(paren
id|KERN_INFO
id|PFX
l_string|&quot;Detected Opteron/Athlon64 on-CPU GART&bslash;n&quot;
)paren
suffix:semicolon
id|bridge
op_assign
id|agp_alloc_bridge
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|bridge
)paren
r_return
op_minus
id|ENOMEM
suffix:semicolon
r_if
c_cond
(paren
id|pdev-&gt;vendor
op_eq
id|PCI_VENDOR_ID_AMD
op_logical_and
id|pdev-&gt;device
op_eq
id|PCI_DEVICE_ID_AMD_8151_0
)paren
(brace
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
id|PCI_REVISION_ID
comma
op_amp
id|rev_id
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|rev_id
)paren
(brace
r_case
l_int|0x01
suffix:colon
id|revstring
op_assign
l_string|&quot;A0&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x02
suffix:colon
id|revstring
op_assign
l_string|&quot;A1&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x11
suffix:colon
id|revstring
op_assign
l_string|&quot;B0&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x12
suffix:colon
id|revstring
op_assign
l_string|&quot;B1&quot;
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|0x13
suffix:colon
id|revstring
op_assign
l_string|&quot;B2&quot;
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|revstring
op_assign
l_string|&quot;??&quot;
suffix:semicolon
r_break
suffix:semicolon
)brace
id|printk
(paren
id|KERN_INFO
id|PFX
l_string|&quot;Detected AMD 8151 AGP Bridge rev %s&bslash;n&quot;
comma
id|revstring
)paren
suffix:semicolon
multiline_comment|/*&n;&t;&t; * Work around errata.&n;&t;&t; * Chips before B2 stepping incorrectly reporting v3.5&n;&t;&t; */
r_if
c_cond
(paren
id|rev_id
OL
l_int|0x13
)paren
(brace
id|printk
(paren
id|KERN_INFO
id|PFX
l_string|&quot;Correcting AGP revision (reports 3.5, is really 3.0)&bslash;n&quot;
)paren
suffix:semicolon
id|bridge-&gt;major_version
op_assign
l_int|3
suffix:semicolon
id|bridge-&gt;minor_version
op_assign
l_int|0
suffix:semicolon
)brace
)brace
id|bridge-&gt;driver
op_assign
op_amp
id|amd_8151_driver
suffix:semicolon
id|bridge-&gt;dev
op_assign
id|pdev
suffix:semicolon
id|bridge-&gt;capndx
op_assign
id|cap_ptr
suffix:semicolon
multiline_comment|/* Fill in the mode register */
id|pci_read_config_dword
c_func
(paren
id|pdev
comma
id|bridge-&gt;capndx
op_plus
id|PCI_AGP_STATUS
comma
op_amp
id|bridge-&gt;mode
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_SMP
r_if
c_cond
(paren
id|cache_nbs
c_func
(paren
)paren
op_eq
op_minus
l_int|1
)paren
(brace
id|agp_put_bridge
c_func
(paren
id|bridge
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
macro_line|#else
(brace
r_struct
id|pci_dev
op_star
id|loop_dev
op_assign
l_int|NULL
suffix:semicolon
r_while
c_loop
(paren
(paren
id|loop_dev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_AMD
comma
l_int|0x1103
comma
id|loop_dev
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* For UP, we only care about the first GART. */
id|hammers
(braket
l_int|0
)braket
op_assign
id|loop_dev
suffix:semicolon
id|nr_garts
op_assign
l_int|1
suffix:semicolon
r_break
suffix:semicolon
)brace
)brace
macro_line|#endif
id|pci_set_drvdata
c_func
(paren
id|pdev
comma
id|bridge
)paren
suffix:semicolon
r_return
id|agp_add_bridge
c_func
(paren
id|bridge
)paren
suffix:semicolon
)brace
DECL|function|agp_amdk8_remove
r_static
r_void
id|__devexit
id|agp_amdk8_remove
c_func
(paren
r_struct
id|pci_dev
op_star
id|pdev
)paren
(brace
r_struct
id|agp_bridge_data
op_star
id|bridge
op_assign
id|pci_get_drvdata
c_func
(paren
id|pdev
)paren
suffix:semicolon
id|agp_remove_bridge
c_func
(paren
id|bridge
)paren
suffix:semicolon
id|agp_put_bridge
c_func
(paren
id|bridge
)paren
suffix:semicolon
)brace
DECL|variable|agp_amdk8_pci_table
r_static
r_struct
id|pci_device_id
id|agp_amdk8_pci_table
(braket
)braket
op_assign
(brace
(brace
dot
r_class
op_assign
(paren
id|PCI_CLASS_BRIDGE_HOST
op_lshift
l_int|8
)paren
comma
dot
id|class_mask
op_assign
op_complement
l_int|0
comma
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_AMD
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_AMD_8151_0
comma
dot
id|subvendor
op_assign
id|PCI_ANY_ID
comma
dot
id|subdevice
op_assign
id|PCI_ANY_ID
comma
)brace
comma
multiline_comment|/* VIA K8T800 */
(brace
dot
r_class
op_assign
(paren
id|PCI_CLASS_BRIDGE_HOST
op_lshift
l_int|8
)paren
comma
dot
id|class_mask
op_assign
op_complement
l_int|0
comma
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_VIA
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_VIA_8385_0
comma
dot
id|subvendor
op_assign
id|PCI_ANY_ID
comma
dot
id|subdevice
op_assign
id|PCI_ANY_ID
comma
)brace
comma
multiline_comment|/* VIA K8M800 / K8N800 */
(brace
dot
r_class
op_assign
(paren
id|PCI_CLASS_BRIDGE_HOST
op_lshift
l_int|8
)paren
comma
dot
id|class_mask
op_assign
op_complement
l_int|0
comma
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_VIA
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_VIA_8380_0
comma
dot
id|subvendor
op_assign
id|PCI_ANY_ID
comma
dot
id|subdevice
op_assign
id|PCI_ANY_ID
comma
)brace
comma
(brace
dot
r_class
op_assign
(paren
id|PCI_CLASS_BRIDGE_HOST
op_lshift
l_int|8
)paren
comma
dot
id|class_mask
op_assign
op_complement
l_int|0
comma
dot
id|vendor
op_assign
id|PCI_VENDOR_ID_SI
comma
dot
id|device
op_assign
id|PCI_DEVICE_ID_SI_755
comma
dot
id|subvendor
op_assign
id|PCI_ANY_ID
comma
dot
id|subdevice
op_assign
id|PCI_ANY_ID
comma
)brace
comma
(brace
)brace
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|agp_amdk8_pci_table
)paren
suffix:semicolon
DECL|variable|agp_amdk8_pci_driver
r_static
r_struct
id|pci_driver
id|agp_amdk8_pci_driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;agpgart-amd-k8&quot;
comma
dot
id|id_table
op_assign
id|agp_amdk8_pci_table
comma
dot
id|probe
op_assign
id|agp_amdk8_probe
comma
dot
id|remove
op_assign
id|agp_amdk8_remove
comma
)brace
suffix:semicolon
multiline_comment|/* Not static due to IOMMU code calling it early. */
DECL|function|agp_amdk8_init
r_int
id|__init
id|agp_amdk8_init
c_func
(paren
r_void
)paren
(brace
r_return
id|pci_module_init
c_func
(paren
op_amp
id|agp_amdk8_pci_driver
)paren
suffix:semicolon
)brace
DECL|function|agp_amdk8_cleanup
r_static
r_void
id|__exit
id|agp_amdk8_cleanup
c_func
(paren
r_void
)paren
(brace
id|pci_unregister_driver
c_func
(paren
op_amp
id|agp_amdk8_pci_driver
)paren
suffix:semicolon
)brace
multiline_comment|/* On x86-64 the PCI driver needs to initialize this driver early&n;   for the IOMMU, so it has to be called via a backdoor. */
macro_line|#ifndef CONFIG_GART_IOMMU
DECL|variable|agp_amdk8_init
id|module_init
c_func
(paren
id|agp_amdk8_init
)paren
suffix:semicolon
DECL|variable|agp_amdk8_cleanup
id|module_exit
c_func
(paren
id|agp_amdk8_cleanup
)paren
suffix:semicolon
macro_line|#endif
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Dave Jones &lt;davej@codemonkey.org.uk&gt;&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL and additional rights&quot;
)paren
suffix:semicolon
eof
