##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_UART
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.6::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.8::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.9::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_Ext_CP_Clk                | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)        | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                   | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)   | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                | Frequency: 24.56 MHz  | Target: 0.20 MHz    | 
Clock: CLOCK_PWM                     | Frequency: 76.66 MHz  | Target: 2.00 MHz    | 
Clock: CLOCK_UART                    | Frequency: 49.69 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 78.89 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz   | 
Clock: WATCHDOG_CLK                  | N/A                   | Target: 0.00 MHz    | 
Clock: WATCHDOG_CLK(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: \ADC:DSM\/dec_clock           | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                   | Frequency: 46.24 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS  CLOCK_ENCODERS  5e+006           4981768     2.5e+006         2479639     5e+006           4983057     N/A              N/A         
CLOCK_PWM       CLOCK_PWM       500000           486955      N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART      CLOCK_UART      62500            42373       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_ENCODERS  N/A              N/A         20833.3          10972       N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_UART      20833.3          10375       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK       20833.3          8158        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock     timer_clock     1e+006           978373      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
FTDI_ENABLE(0)_PAD  26464         CyBUS_CLK:R       
MOTOR_1A(0)_PAD     33898         CLOCK_PWM:R       
MOTOR_1A(0)_PAD     30956         CyBUS_CLK:R       
MOTOR_1B(0)_PAD     33590         CLOCK_PWM:R       
MOTOR_1B(0)_PAD     30648         CyBUS_CLK:R       
MOTOR_2A(0)_PAD     33644         CLOCK_PWM:R       
MOTOR_2A(0)_PAD     30955         CyBUS_CLK:R       
MOTOR_2B(0)_PAD     33430         CLOCK_PWM:R       
MOTOR_2B(0)_PAD     30755         CyBUS_CLK:R       
MOTOR_EN(0)_PAD     30517         CyBUS_CLK:R       
MOTOR_EN(1)_PAD     30151         CyBUS_CLK:R       
RS485_TX(0)_PAD     29829         CLOCK_UART:R      
RS_485_EN(0)_PAD    24632         CLOCK_UART:R      
Signal_1_A(0)_PAD   30672         CLOCK_ENCODERS:F  
Signal_1_B(0)_PAD   24545         CLOCK_ENCODERS:R  
Signal_2_A(0)_PAD   24558         CLOCK_ENCODERS:F  
Signal_2_B(0)_PAD   24564         CLOCK_ENCODERS:R  
Signal_3_A(0)_PAD   30965         CLOCK_ENCODERS:F  
Signal_3_B(0)_PAD   32991         CLOCK_ENCODERS:R  
Signal_4_A(0)_PAD   29961         CLOCK_ENCODERS:F  
Signal_4_B(0)_PAD   33152         CLOCK_ENCODERS:R  
USB_VDD(0)_PAD      27585         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 24.56 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2479639p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18891
-------------------------------------   ----- 
End-of-path arrival time (ps)           18891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6  18016  18891  2479639  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 76.66 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2700   2700  486955  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2285   4985  486955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 49.69 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 42373p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell22      875    875  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5932   6807  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   9152  42373  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12067  42373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 78.89 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 8158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   8158  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   5277  11577   8158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 46.24 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978373p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18067
-------------------------------------   ----- 
End-of-path arrival time (ps)           18067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   4257   8947  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   6800  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell19   2320  18067  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell20      0  18067  978373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell20      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 8158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   8158  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   5277  11577   8158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 10375p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell43   2318   3358  10375  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell43   2345   5703  10375  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell31   2299   8002  10375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10972p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  10972  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   4072   5112  10972  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1


5.4::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 42373p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell22      875    875  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5932   6807  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   9152  42373  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12067  42373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978373p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18067
-------------------------------------   ----- 
End-of-path arrival time (ps)           18067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   4257   8947  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   6800  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell19   2320  18067  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell20      0  18067  978373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell20      0      0  RISE       1


5.6::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4981768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                                   macrocell46      875    875  4981768  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell12     4078   4953  4981768  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell12     2345   7298  4981768  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2863  10162  4981768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2479639p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18891
-------------------------------------   ----- 
End-of-path arrival time (ps)           18891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6  18016  18891  2479639  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1


5.8::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 4983057p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15844
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515844
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell41     875  2500875  4983057  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell6  14969  2515844  4983057  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell6        0  2500000  FALL       1


5.9::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2700   2700  486955  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2285   4985  486955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 8158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11577
-------------------------------------   ----- 
End-of-path arrival time (ps)           11577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   8158  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   5277  11577   8158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 10375p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell43   2318   3358  10375  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell43   2345   5703  10375  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell31   2299   8002  10375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 10972p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5112
-------------------------------------   ---- 
End-of-path arrival time (ps)           5112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  10972  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   4072   5112  10972  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_4_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 11791p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4292
-------------------------------------   ---- 
End-of-path arrival time (ps)           4292
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_4_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Signal_4_C(0)_SYNC/out                             synccell         1040   1040  11791  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell15   3252   4292  11791  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 11814p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell35   5522   6562  11814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 11956p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17183

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1040   1040  10375  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4188   5228  11956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_3_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12144p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3940
-------------------------------------   ---- 
End-of-path arrival time (ps)           3940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_3_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
Signal_3_C(0)_SYNC/out                             synccell         1040   1040  12144  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell12   2900   3940  12144  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell12      0  2500000  FALL       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_2_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12253p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_2_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_2_C(0)_SYNC/out                             synccell        1040   1040  12253  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   2790   3830  12253  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 12485p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5891
-------------------------------------   ---- 
End-of-path arrival time (ps)           5891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell28   4851   5891  12485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 13155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell48    875    875  13155  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell50   4347   5222  13155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 13158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell49    875    875  13158  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell51   4343   5218  13158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : cy_srff_3/main_1
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q      macrocell49    875    875  13158  RISE       1
cy_srff_3/main_1  macrocell55   4333   5208  13168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : cy_srff_3/main_0
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13169p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q      macrocell48    875    875  13155  RISE       1
cy_srff_3/main_0  macrocell55   4333   5208  13169  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5507/main_0
Capture Clock  : Net_5507/clock_0
Path slack     : 13314p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13314  RISE       1
Net_5507/main_0                 macrocell56   4022   5062  13314  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13329p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  13158  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell53   4173   5048  13329  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13330p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5047
-------------------------------------   ---- 
End-of-path arrival time (ps)           5047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  13155  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell53   4172   5047  13330  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 13399p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell27   3937   4977  13399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 13406p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell36   3931   4971  13406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 13406p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1040   1040  10375  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell37   3931   4971  13406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5507/q
Path End       : Net_5507/main_1
Capture Clock  : Net_5507/clock_0
Path slack     : 13720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5507/q       macrocell56    875    875  13720  RISE       1
Net_5507/main_1  macrocell56   3781   4656  13720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5507/main_2
Capture Clock  : Net_5507/clock_0
Path slack     : 13936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell13   1806   1806  13936  RISE       1
Net_5507/main_2                    macrocell56     2634   4440  13936  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_3/main_2
Capture Clock  : cy_srff_3/clock_0
Path slack     : 13941p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell13   1806   1806  13936  RISE       1
cy_srff_3/main_2                   macrocell55     2630   4436  13941  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 13967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  13967  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell52   3535   4410  13967  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14110p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  13967  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell54   3392   4267  14110  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14115p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14115  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell52   3386   4261  14115  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14115  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell54   3370   4245  14131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14240p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13314  RISE       1
Net_5190_1/main_0               macrocell48   3096   4136  14240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14241p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49    875    875  13158  RISE       1
Net_5190_1/main_2  macrocell48   3260   4135  14241  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  13158  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell52   3256   4131  14245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell48    875    875  13155  RISE       1
Net_5190_1/main_1  macrocell48   3253   4128  14248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell48    875    875  13155  RISE       1
Net_5190_0/main_1  macrocell49   3252   4127  14250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  13155  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell52   3251   4126  14251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell52         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell48    875    875  13155  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell54   3250   4125  14252  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13314  RISE       1
Net_5190_0/main_0               macrocell49   3083   4123  14254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14254p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell49    875    875  13158  RISE       1
Net_5190_0/main_2  macrocell49   3247   4122  14254  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell49    875    875  13158  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell54   3246   4121  14255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell54         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : Net_3018/main_2
Capture Clock  : Net_3018/clock_0
Path slack     : 14320p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell11       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell11   1806   1806  14320  RISE       1
Net_3018/main_2                     macrocell47     2250   4056  14320  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14881p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell51    875    875  13967  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell53   2620   3495  14881  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync:genblk1[0]:INST\/out
Path End       : Net_3018/main_1
Capture Clock  : Net_3018/clock_0
Path slack     : 15070p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3306
-------------------------------------   ---- 
End-of-path arrival time (ps)           3306
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync:genblk1[0]:INST\/clock                                synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\Sync:genblk1[0]:INST\/out  synccell      1040   1040  15070  RISE       1
Net_3018/main_1             macrocell47   2266   3306  15070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 15193p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell50    875    875  14115  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell53   2309   3184  15193  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell53         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_3/q
Path End       : cy_srff_3/main_3
Capture Clock  : cy_srff_3/clock_0
Path slack     : 15218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3159
-------------------------------------   ---- 
End-of-path arrival time (ps)           3159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_3/q       macrocell55    875    875  15218  RISE       1
cy_srff_3/main_3  macrocell55   2284   3159  15218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3018/q
Path End       : Net_3018/main_0
Capture Clock  : Net_3018/clock_0
Path slack     : 15256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3120
-------------------------------------   ---- 
End-of-path arrival time (ps)           3120
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3018/q       macrocell47    875    875  15256  RISE       1
Net_3018/main_0  macrocell47   2245   3120  15256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_3018/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 15390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3974
-------------------------------------   ---- 
End-of-path arrival time (ps)           3974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13314  RISE       1
Net_5190_1/clk_en               macrocell48   2934   3974  15390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 15390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3974
-------------------------------------   ---- 
End-of-path arrival time (ps)           3974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13314  RISE       1
Net_5190_0/clk_en               macrocell49   2934   3974  15390  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 42373p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12067
-------------------------------------   ----- 
End-of-path arrival time (ps)           12067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell22      875    875  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5932   6807  42373  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   9152  42373  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2914  12067  42373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 46971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12569
-------------------------------------   ----- 
End-of-path arrival time (ps)           12569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_0  macrocell6    6444   7319  46971  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell6    2345   9664  46971  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2905  12569  46971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 48498p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12903
-------------------------------------   ----- 
End-of-path arrival time (ps)           12903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3700   3700  48498  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell4      4534   8234  48498  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell4      2345  10579  48498  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell1    2323  12903  48498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 49413p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11988
-------------------------------------   ----- 
End-of-path arrival time (ps)           11988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3700   3700  49413  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell7      2306   6006  49413  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell7      2345   8351  49413  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell2    3638  11988  49413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 50039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell32      875    875  47033  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7176   8051  50039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell31   8070   8945  51098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51119p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8924
-------------------------------------   ---- 
End-of-path arrival time (ps)           8924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell30   8049   8924  51119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51246p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8797
-------------------------------------   ---- 
End-of-path arrival time (ps)           8797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3700   3700  48498  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell23     5097   8797  51246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 51281p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell22      875    875  42373  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5944   6819  51281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 51317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8726
-------------------------------------   ---- 
End-of-path arrival time (ps)           8726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   5100   5100  51317  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell21     3626   8726  51317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 51475p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell28      875    875  47472  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5740   6615  51475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51512p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8531
-------------------------------------   ---- 
End-of-path arrival time (ps)           8531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  47426  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell30   7051   8531  51512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51556p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8487
-------------------------------------   ---- 
End-of-path arrival time (ps)           8487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell30   7612   8487  51556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51708p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8335
-------------------------------------   ---- 
End-of-path arrival time (ps)           8335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell30   7460   8335  51708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 51718p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell31   7450   8325  51718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51993p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8050
-------------------------------------   ---- 
End-of-path arrival time (ps)           8050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell36   7175   8050  51993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52024p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell27   7144   8019  52024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52025p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell34   7143   8018  52025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 52034p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8009
-------------------------------------   ---- 
End-of-path arrival time (ps)           8009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell35   7134   8009  52034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52100p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell27      875    875  46971  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5115   5990  52100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52311p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell34   6857   7732  52311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 52322p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell35   6846   7721  52322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 52574p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell31   6594   7469  52574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 52589p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell27   6579   7454  52589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52599p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell36   6569   7444  52599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7440
-------------------------------------   ---- 
End-of-path arrival time (ps)           7440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell29   6565   7440  52603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52630p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    700    700  52630  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell21     6713   7413  52630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    700    700  52630  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell22     6688   7388  52655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    700    700  45393  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell22     6674   7374  52669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52724p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell28   6444   7319  52724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 52765p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell23    875    875  44136  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell24   6403   7278  52765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52769p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell23    875    875  44136  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell21   6399   7274  52769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52801p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  48143  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell30   5762   7242  52801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52870p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7173
-------------------------------------   ---- 
End-of-path arrival time (ps)           7173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  48143  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell29   5693   7173  52870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52906p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell33   6262   7137  52906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48338  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell30   5558   7038  53005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53005p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell28   6163   7038  53005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 53049p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell23      875    875  44136  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4176   5051  53049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53163p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6880
-------------------------------------   ---- 
End-of-path arrival time (ps)           6880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    700    700  52630  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell24     6180   6880  53163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 53189p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6854
-------------------------------------   ---- 
End-of-path arrival time (ps)           6854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    700    700  45393  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell24     6154   6854  53189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53194p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6849
-------------------------------------   ---- 
End-of-path arrival time (ps)           6849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  48533  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell30   5369   6849  53194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53250p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell33   5918   6793  53250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell23    875    875  44136  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell26   5874   6749  53294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 53355p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell22    875    875  42373  RISE       1
Net_6020/main_0                  macrocell25   5813   6688  53355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53454p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6589
-------------------------------------   ---- 
End-of-path arrival time (ps)           6589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell28   5714   6589  53454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53502p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6541
-------------------------------------   ---- 
End-of-path arrival time (ps)           6541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell29   5666   6541  53502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 53531p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell33   5637   6512  53531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53602p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    700    700  45393  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell26     5741   6441  53602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53893p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6150
-------------------------------------   ---- 
End-of-path arrival time (ps)           6150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  48143  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell36   4670   6150  53893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6146
-------------------------------------   ---- 
End-of-path arrival time (ps)           6146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  47426  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell29   4666   6146  53897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53902p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  47426  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell36   4661   6141  53902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6037
-------------------------------------   ---- 
End-of-path arrival time (ps)           6037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  47426  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell34   4557   6037  54006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54051p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell23    875    875  44136  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell22   5117   5992  54051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48338  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell29   4502   5982  54061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48338  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell36   4496   5976  54067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54186p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48338  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell34   4377   5857  54186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 54252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  48533  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell29   4311   5791  54252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5787
-------------------------------------   ---- 
End-of-path arrival time (ps)           5787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  48533  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell36   4307   5787  54256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 54317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    700    700  45393  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3083   3783  54317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54358p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell22    875    875  42373  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell23   4810   5685  54358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell34   4760   5635  54408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54671p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell34   4497   5372  54671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell35   4483   5358  54685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54740p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  48338  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell28   3823   5303  54740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 54977p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5066
-------------------------------------   ---- 
End-of-path arrival time (ps)           5066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell24    875    875  43327  RISE       1
Net_6020/main_2                  macrocell25   4191   5066  54977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 54990p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  47426  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell28   3573   5053  54990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5051
-------------------------------------   ---- 
End-of-path arrival time (ps)           5051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell27   4176   5051  54992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell29   4167   5042  55001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55049p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell36   4119   4994  55049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55117p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell24    875    875  43327  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell23   4051   4926  55117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    700    700  45393  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell23     4195   4895  55148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell26    875    875  55286  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell23   3882   4757  55286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell36    875    875  50825  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell34   3880   4755  55288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55300p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell36    875    875  50825  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell28   3868   4743  55300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55310p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell36   3858   4733  55310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55312p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell29   3856   4731  55312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 55331p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell36   3837   4712  55331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55336p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  48533  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell34   3227   4707  55336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55337p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  48533  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell28   3226   4706  55337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 55405p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell35   3763   4638  55405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell32    875    875  47033  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell28   3753   4628  55415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 55437p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell29   3731   4606  55437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55445p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4598
-------------------------------------   ---- 
End-of-path arrival time (ps)           4598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell27    875    875  46971  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell27   3723   4598  55445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55485p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  48143  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell28   3078   4558  55485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55506p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  48143  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell34   3057   4537  55506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55772p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell27   3396   4271  55772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 55898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell33   3270   4145  55898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 55899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell35   3269   4144  55899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55899p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell22    875    875  42373  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell21   3269   4144  55899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55905p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell22    875    875  42373  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell24   3263   4138  55905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55905p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell22    875    875  42373  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell26   3263   4138  55905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55914p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell34   3254   4129  55914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55914p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell28    875    875  47472  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell28   3254   4129  55914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 56015p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell24    875    875  43327  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell26   3153   4028  56015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56024p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell24    875    875  43327  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell24   3144   4019  56024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell24    875    875  43327  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell21   3133   4008  56035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell24    875    875  43327  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell22   3129   4004  56039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 56078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell23    875    875  44136  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell23   3090   3965  56078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 56078p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3965
-------------------------------------   ---- 
End-of-path arrival time (ps)           3965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell23    875    875  44136  RISE       1
Net_6020/main_1                  macrocell25   3090   3965  56078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 56094p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3949
-------------------------------------   ---- 
End-of-path arrival time (ps)           3949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell31   3074   3949  56094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell22    875    875  42373  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell22   3008   3883  56160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56188p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell26    875    875  55286  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell21   2980   3855  56188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 56190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell26    875    875  55286  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell24   2978   3853  56190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1480   1480  56238  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell32   2325   3805  56238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 56240p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell31    875    875  47252  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell30   2928   3803  56240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1480   1480  56243  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell32   2320   3800  56243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56246p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1480   1480  56246  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell32   2317   3797  56246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 56329p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3714
-------------------------------------   ---- 
End-of-path arrival time (ps)           3714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell26    875    875  55286  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell22   2839   3714  56329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 56377p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell36    875    875  50825  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell27   2791   3666  56377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 56384p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3659
-------------------------------------   ---- 
End-of-path arrival time (ps)           3659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell36    875    875  50825  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell36   2784   3659  56384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 56392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3651
-------------------------------------   ---- 
End-of-path arrival time (ps)           3651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell30   2776   3651  56392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 56399p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3644
-------------------------------------   ---- 
End-of-path arrival time (ps)           3644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell30    875    875  47702  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell31   2769   3644  56399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3110
-------------------------------------   ---- 
End-of-path arrival time (ps)           3110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell21    875    875  56933  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell21   2235   3110  56933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 57482p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1350
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3668
-------------------------------------   ---- 
End-of-path arrival time (ps)           3668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell29      875    875  51777  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2793   3668  57482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell34     875    875  57622  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell2   2904   3779  57622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 57625p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell35     875    875  57625  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell2   2901   3776  57625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486955p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2700   2700  486955  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2285   4985  486955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 487971p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell38      875    875  487971  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3094   3969  487971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3086/main_2
Capture Clock  : Net_3086/clock_0
Path slack     : 491266p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   3980   3980  491266  RISE       1
Net_3086/main_2                            macrocell39     2297   6277  491266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_3086/main_1
Capture Clock  : Net_3086/clock_0
Path slack     : 491675p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   3540   3540  491675  RISE       1
Net_3086/main_1                            macrocell39     2328   5868  491675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_3474/main_1
Capture Clock  : Net_3474/clock_0
Path slack     : 491711p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell4   3520   3520  491711  RISE       1
Net_3474/main_1                            macrocell40     2312   5832  491711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3474/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 492794p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1806   1806  492794  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell38    2943   4749  492794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell38         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3086/main_0
Capture Clock  : Net_3086/clock_0
Path slack     : 493580p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell38    875    875  487971  RISE       1
Net_3086/main_0                       macrocell39   3088   3963  493580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3086/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3474/main_0
Capture Clock  : Net_3474/clock_0
Path slack     : 493702p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell38    875    875  487971  RISE       1
Net_3474/main_0                       macrocell40   2966   3841  493702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3474/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978373p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18067
-------------------------------------   ----- 
End-of-path arrival time (ps)           18067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   4257   8947  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   6800  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell19   2320  18067  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell20      0  18067  978373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell20      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 980693p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15747
-------------------------------------   ----- 
End-of-path arrival time (ps)           15747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   4257   8947  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell18   6800  15747  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell19      0  15747  980693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell19      0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 982993p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8947
-------------------------------------   ---- 
End-of-path arrival time (ps)           8947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell18   4257   8947  982993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 982997p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell20   4253   8943  982997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell20      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 983509p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8431
-------------------------------------   ---- 
End-of-path arrival time (ps)           8431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell19   3741   8431  983509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell19      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 986057p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1806   1806  981437  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell18   4077   5883  986057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986243p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1099
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12658
-------------------------------------   ----- 
End-of-path arrival time (ps)           12658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell18      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell18   1620   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell19      0   1620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell19   1000   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell20      0   2620  978373  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell20   2070   4690  978373  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell14      3359   8049  986243  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell14      2345  10394  986243  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2263  12658  986243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 986953p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1806   1806  981437  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell19   3181   4987  986953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell19      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986982p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1806   1806  981437  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell20   3152   4958  986982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell20      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2479639p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18891
-------------------------------------   ----- 
End-of-path arrival time (ps)           18891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6  18016  18891  2479639  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2479639p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18891
-------------------------------------   ----- 
End-of-path arrival time (ps)           18891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell16  18016  18891  2479639  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:StsReg\/clock
Path slack     : 2480190p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                  macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:StsReg\/clk_en  statusicell7  17465  18340  2480190  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2480190p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell17  17465  18340  2480190  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2481029p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17501
-------------------------------------   ----- 
End-of-path arrival time (ps)           17501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell15  16626  17501  2481029  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2481936p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16594
-------------------------------------   ----- 
End-of-path arrival time (ps)           16594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46      875    875  2479639  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9  15719  16594  2481936  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 2481994p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                  macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell5  15661  16536  2481994  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2481994p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16536
-------------------------------------   ----- 
End-of-path arrival time (ps)           16536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell11  15661  16536  2481994  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2482493p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16037
-------------------------------------   ----- 
End-of-path arrival time (ps)           16037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4  15162  16037  2482493  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2482493p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16037
-------------------------------------   ----- 
End-of-path arrival time (ps)           16037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell10  15162  16037  2482493  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 2484079p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                  macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell6  13576  14451  2484079  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell6        0  2500000  FALL       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2484079p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14451
-------------------------------------   ----- 
End-of-path arrival time (ps)           14451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell14  13576  14451  2484079  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell14      0  2500000  FALL       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2484647p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13883
-------------------------------------   ----- 
End-of-path arrival time (ps)           13883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell13  13008  13883  2484647  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell13      0  2500000  FALL       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2486535p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5  11120  11995  2486535  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2486535p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11995
-------------------------------------   ----- 
End-of-path arrival time (ps)           11995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46       875    875  2479639  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell12  11120  11995  2486535  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell12      0  2500000  FALL       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2489714p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8816
-------------------------------------   ---- 
End-of-path arrival time (ps)           8816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                           macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   7941   8816  2489714  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0  2500000  FALL       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 2489714p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8816
-------------------------------------   ---- 
End-of-path arrival time (ps)           8816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                  macrocell46     875    875  2479639  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell4   7941   8816  2489714  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2489714p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8816
-------------------------------------   ---- 
End-of-path arrival time (ps)           8816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46      875    875  2479639  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell8   7941   8816  2489714  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2493442p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46      875    875  2479639  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell7   4213   5088  2493442  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2493445p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                               macrocell46      875    875  2479639  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell6   4210   5085  2493445  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : cydff_2/main_1
Capture Clock  : cydff_2/clock_0
Path slack     : 2493516p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell44    875    875  2493516  RISE       1
cydff_2/main_1                          macrocell41   3152   4027  2493516  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 2494378p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell42    875    875  2494378  RISE       1
cydff_2/main_0                             macrocell41   2290   3165  2494378  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4981768p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10162
-------------------------------------   ----- 
End-of-path arrival time (ps)           10162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                                   macrocell46      875    875  4981768  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell12     4078   4953  4981768  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell12     2345   7298  4981768  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2863  10162  4981768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 4983057p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15844
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515844
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell41     875  2500875  4983057  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell6  14969  2515844  4983057  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell6        0  2500000  FALL       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4983407p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         15293
-------------------------------------   ------- 
End-of-path arrival time (ps)           2515293
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell14  14418  2515293  4983407  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell14      0  2500000  FALL       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4983842p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         14858
-------------------------------------   ------- 
End-of-path arrival time (ps)           2514858
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell13  13983  2514858  4983842  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell13      0  2500000  FALL       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4985399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   3540   3540  4985399  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2991   6531  4985399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4985450p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         13250
-------------------------------------   ------- 
End-of-path arrival time (ps)           2513250
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell12  12375  2513250  4985450  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell12      0  2500000  FALL       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4986947p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8643
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508643
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1806  2501806  4986947  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell6   6837  2508643  4986947  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4986950p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8640
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508640
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1806  2501806  4986947  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell7   6834  2508640  4986950  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4987751p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11150
-------------------------------------   ----- 
End-of-path arrival time (ps)           11150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4985399  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell11     3005   6545  4987751  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell11     2345   8890  4987751  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2260  11150  4987751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4988154p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10546
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510546
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41      875  2500875  4983057  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell9   9671  2510546  4988154  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4988158p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10542
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510542
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell10   9667  2510542  4988158  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4988236p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4988236  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell10     2531   6051  4988236  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell10     2345   8396  4988236  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2269  10665  4988236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4989985p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5605
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505605
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell3        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1806  2501806  4986947  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell8   3799  2505605  4989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990043p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8657
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508657
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell11   7782  2508657  4990043  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990085p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5505
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505505
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     1806  2501806  4990085  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell15   3699  2505505  4990085  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990099p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5491
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505491
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1806  2501806  4990099  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell11   3685  2505491  4990099  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4990256p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4985399  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell42     3747   7287  4990256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell42         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990332p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8368
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508368
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41      875  2500875  4983057  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell8   7493  2508368  4990332  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990392p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5198
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505198
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990392  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell13   3392  2505198  4990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell13      0  2500000  FALL       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990394p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5196
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505196
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990392  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell14   3390  2505196  4990394  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell14      0  2500000  FALL       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 4990529p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8372
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508372
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell41     875  2500875  4983057  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell4   7497  2508372  4990529  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4990824p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2700   2700  4990824  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5377   8077  4990824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990848p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7852
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507852
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell15   6977  2507852  4990848  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990950p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7750
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507750
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell17   6875  2507750  4990950  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990988p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4602
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504602
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     1806  2501806  4990085  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell16   2796  2504602  4990988  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990991p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4599
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504599
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4990099  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell9   2793  2504599  4990991  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990994p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4596
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504596
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/clock                 controlcell6        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:SyncCtl:CtrlReg\/control_0      controlcell6     1806  2501806  4990085  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell17   2790  2504596  4990994  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4991016p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4574
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504574
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     1806  2501806  4990099  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell10   2768  2504574  4991016  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 4991038p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7863
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507863
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell41     875  2500875  4983057  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell5   6988  2507863  4991038  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4991465p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4125
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504125
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990392  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell12   2319  2504125  4991465  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell12      0  2500000  FALL       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 4991484p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4988236  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell44     2539   6059  4991484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell44         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_4:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_4:bSR:StsReg\/clock
Path slack     : 4991703p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7198
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507198
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell41     875  2500875  4983057  RISE       1
\SHIFTREG_ENC_4:bSR:StsReg\/status_1  statusicell7   6323  2507198  4991703  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4991953p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6747
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506747
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41       875  2500875  4983057  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell16   5872  2506747  4991953  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B_CLOCK_SHIFTREG/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 4992047p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5496
-------------------------------------   ---- 
End-of-path arrival time (ps)           5496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
B_CLOCK_SHIFTREG/clock_0                                   macrocell46         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
B_CLOCK_SHIFTREG/q                              macrocell46    875    875  4981768  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell45   4621   5496  4992047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell45         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994061p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4639
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504639
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41      875  2500875  4983057  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell7   3764  2504639  4994061  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4994062p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4638
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504638
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell41         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell41      875  2500875  4983057  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell6   3763  2504638  4994062  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell6   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell7      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell7   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell8      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell9    1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell10      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell10   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell11      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell12      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell12   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell13      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell13      0  2500000  FALL       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell13      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell13   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell14      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell14      0  2500000  FALL       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell15   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell16      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell16   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell17      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_4:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

