# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Maquina_Expendedora.srcs/sources_1/new/divisorReloj.vhd" \
"../../../../Maquina_Expendedora.srcs/sim_1/new/divisorReloj_tb.vhd" \

# Do not sort compile order
nosort
