Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jan  8 12:01:20 2021
| Host         : DESKTOP-82U87HO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file count_timing_summary_routed.rpt -pb count_timing_summary_routed.pb -rpx count_timing_summary_routed.rpx -warn_on_violation
| Design       : count
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: my_count/clk_divider_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.881        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.881        0.000                      0                   33        0.264        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 my_count/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.097ns  (logic 0.890ns (21.725%)  route 3.207ns (78.275%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  my_count/count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.621    my_count/count[4]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  my_count/count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.148    my_count/count[31]_i_8_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          1.850     9.123    my_count/count[31]_i_4_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.124     9.247 r  my_count/count[31]_i_1/O
                         net (fo=1, routed)           0.000     9.247    my_count/count_0[31]
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    my_count/CLK
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[31]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.031    15.128    my_count/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 my_count/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.922%)  route 3.170ns (78.078%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  my_count/count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.621    my_count/count[4]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  my_count/count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.148    my_count/count[31]_i_8_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          1.814     9.086    my_count/count[31]_i_4_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I2_O)        0.124     9.210 r  my_count/count[27]_i_1/O
                         net (fo=1, routed)           0.000     9.210    my_count/count_0[27]
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    my_count/CLK
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[27]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)        0.031    15.127    my_count/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 my_count/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 0.890ns (22.606%)  route 3.047ns (77.394%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  my_count/count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.621    my_count/count[4]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  my_count/count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.148    my_count/count[31]_i_8_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          1.691     8.963    my_count/count[31]_i_4_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.124     9.087 r  my_count/count[23]_i_1/O
                         net (fo=1, routed)           0.000     9.087    my_count/count_0[23]
    SLICE_X1Y37          FDCE                                         r  my_count/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    my_count/CLK
    SLICE_X1Y37          FDCE                                         r  my_count/count_reg[23]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.031    15.126    my_count/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 my_count/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.890ns (23.036%)  route 2.974ns (76.964%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  my_count/count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.621    my_count/count[4]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  my_count/count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.148    my_count/count[31]_i_8_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          1.617     8.890    my_count/count[31]_i_4_n_0
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.124     9.014 r  my_count/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.014    my_count/count_0[28]
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    my_count/CLK
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.029    15.126    my_count/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 my_count/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.335ns (59.802%)  route 1.570ns (40.198%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  my_count/count_reg[2]/Q
                         net (fo=2, routed)           0.754     6.360    my_count/count[2]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.034 r  my_count/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_count/count0_carry_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_count/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_count/count0_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  my_count/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.262    my_count/count0_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  my_count/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    my_count/count0_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  my_count/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.490    my_count/count0_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  my_count/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.604    my_count/count0_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  my_count/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.718    my_count/count0_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.940 r  my_count/count0_carry__6/O[0]
                         net (fo=1, routed)           0.816     8.756    my_count/data0[29]
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.299     9.055 r  my_count/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.055    my_count/count_0[29]
    SLICE_X2Y39          FDCE                                         r  my_count/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    my_count/CLK
    SLICE_X2Y39          FDCE                                         r  my_count/count_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y39          FDCE (Setup_fdce_C_D)        0.077    15.174    my_count/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 my_count/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.353%)  route 2.921ns (76.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    my_count/CLK
    SLICE_X2Y39          FDCE                                         r  my_count/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  my_count/count_reg[29]/Q
                         net (fo=2, routed)           0.817     6.493    my_count/count[29]
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     6.617 r  my_count/count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.020    my_count/count[31]_i_7_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  my_count/count[31]_i_3/O
                         net (fo=32, routed)          1.701     8.844    my_count/count[31]_i_3_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.968 r  my_count/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.968    my_count/count_0[2]
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.031    15.122    my_count/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 my_count/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.890ns (23.365%)  route 2.919ns (76.635%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.636     5.157    my_count/CLK
    SLICE_X2Y39          FDCE                                         r  my_count/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.518     5.675 r  my_count/count_reg[29]/Q
                         net (fo=2, routed)           0.817     6.493    my_count/count[29]
    SLICE_X1Y39          LUT4 (Prop_lut4_I0_O)        0.124     6.617 r  my_count/count[31]_i_7/O
                         net (fo=1, routed)           0.403     7.020    my_count/count[31]_i_7_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.124     7.144 r  my_count/count[31]_i_3/O
                         net (fo=32, routed)          1.699     8.842    my_count/count[31]_i_3_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.966 r  my_count/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.966    my_count/count_0[1]
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDCE (Setup_fdce_C_D)        0.029    15.120    my_count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 my_count/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 2.451ns (64.735%)  route 1.335ns (35.265%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  my_count/count_reg[2]/Q
                         net (fo=2, routed)           0.754     6.360    my_count/count[2]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.034 r  my_count/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_count/count0_carry_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_count/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_count/count0_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  my_count/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.262    my_count/count0_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  my_count/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    my_count/count0_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  my_count/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.490    my_count/count0_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  my_count/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.604    my_count/count0_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.718 r  my_count/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.718    my_count/count0_carry__5_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.052 r  my_count/count0_carry__6/O[1]
                         net (fo=1, routed)           0.581     8.633    my_count/data0[30]
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.303     8.936 r  my_count/count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.936    my_count/count_0[30]
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.517    14.858    my_count/CLK
    SLICE_X1Y39          FDCE                                         r  my_count/count_reg[30]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y39          FDCE (Setup_fdce_C_D)        0.031    15.128    my_count/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 my_count/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.890ns (24.028%)  route 2.814ns (75.972%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  my_count/count_reg[4]/Q
                         net (fo=2, routed)           0.953     6.621    my_count/count[4]
    SLICE_X1Y33          LUT4 (Prop_lut4_I1_O)        0.124     6.745 r  my_count/count[31]_i_8/O
                         net (fo=1, routed)           0.403     7.148    my_count/count[31]_i_8_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I4_O)        0.124     7.272 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          1.458     8.730    my_count/count[31]_i_4_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.124     8.854 r  my_count/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.854    my_count/count_0[21]
    SLICE_X1Y37          FDCE                                         r  my_count/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.515    14.856    my_count/CLK
    SLICE_X1Y37          FDCE                                         r  my_count/count_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y37          FDCE (Setup_fdce_C_D)        0.029    15.124    my_count/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 my_count/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.337ns (63.640%)  route 1.335ns (36.360%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.629     5.150    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  my_count/count_reg[2]/Q
                         net (fo=2, routed)           0.754     6.360    my_count/count[2]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.034 r  my_count/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.034    my_count/count0_carry_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  my_count/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.148    my_count/count0_carry__0_n_0
    SLICE_X0Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.262 r  my_count/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.262    my_count/count0_carry__1_n_0
    SLICE_X0Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.376 r  my_count/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.376    my_count/count0_carry__2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.490 r  my_count/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.490    my_count/count0_carry__3_n_0
    SLICE_X0Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.604 r  my_count/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.604    my_count/count0_carry__4_n_0
    SLICE_X0Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.938 r  my_count/count0_carry__5/O[1]
                         net (fo=1, routed)           0.581     8.519    my_count/data0[26]
    SLICE_X1Y38          LUT5 (Prop_lut5_I4_O)        0.303     8.822 r  my_count/count[26]_i_1/O
                         net (fo=1, routed)           0.000     8.822    my_count/count_0[26]
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    my_count/CLK
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[26]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y38          FDCE (Setup_fdce_C_D)        0.031    15.127    my_count/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  6.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_count/clk_divider_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/clk_divider_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/clk_divider_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  my_count/clk_divider_reg/Q
                         net (fo=5, routed)           0.175     1.811    my_count/clk
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  my_count/clk_divider_i_1/O
                         net (fo=1, routed)           0.000     1.856    my_count/clk_divider_i_1_n_0
    SLICE_X2Y32          FDCE                                         r  my_count/clk_divider_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/clk_divider_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.120     1.592    my_count/clk_divider_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 my_count/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  my_count/count_reg[0]/Q
                         net (fo=3, routed)           0.233     1.869    my_count/count[0]
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.045     1.914 r  my_count/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    my_count/count_0[0]
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.121     1.593    my_count/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 my_count/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.383ns (63.940%)  route 0.216ns (36.060%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    my_count/CLK
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  my_count/count_reg[11]/Q
                         net (fo=2, routed)           0.112     1.751    my_count/count[11]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  my_count/count0_carry__1/O[2]
                         net (fo=1, routed)           0.104     1.965    my_count/data0[11]
    SLICE_X2Y34          LUT5 (Prop_lut5_I4_O)        0.108     2.073 r  my_count/count[11]_i_1/O
                         net (fo=1, routed)           0.000     2.073    my_count/count_0[11]
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    my_count/CLK
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.121     1.595    my_count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 my_count/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.466%)  route 0.340ns (59.534%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    my_count/CLK
    SLICE_X1Y36          FDCE                                         r  my_count/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  my_count/count_reg[17]/Q
                         net (fo=2, routed)           0.200     1.815    my_count/count[17]
    SLICE_X1Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.860 r  my_count/count[31]_i_2/O
                         net (fo=32, routed)          0.140     2.000    my_count/count[31]_i_2_n_0
    SLICE_X1Y36          LUT5 (Prop_lut5_I0_O)        0.045     2.045 r  my_count/count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.045    my_count/count_0[19]
    SLICE_X1Y36          FDCE                                         r  my_count/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    my_count/CLK
    SLICE_X1Y36          FDCE                                         r  my_count/count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.092     1.566    my_count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 my_count/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.254ns (42.872%)  route 0.338ns (57.128%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    my_count/CLK
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  my_count/count_reg[11]/Q
                         net (fo=2, routed)           0.190     1.828    my_count/count[11]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  my_count/count[31]_i_5/O
                         net (fo=32, routed)          0.148     2.022    my_count/count[31]_i_5_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.045     2.067 r  my_count/count[9]_i_1/O
                         net (fo=1, routed)           0.000     2.067    my_count/count_0[9]
    SLICE_X1Y34          FDCE                                         r  my_count/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    my_count/CLK
    SLICE_X1Y34          FDCE                                         r  my_count/count_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.092     1.580    my_count/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 my_count/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.808%)  route 0.349ns (60.192%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  my_count/count_reg[1]/Q
                         net (fo=2, routed)           0.202     1.815    my_count/count[1]
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.860 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          0.147     2.007    my_count/count[31]_i_4_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.045     2.052 r  my_count/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.052    my_count/count_0[3]
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDCE (Hold_fdce_C_D)         0.092     1.564    my_count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 my_count/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.254ns (42.800%)  route 0.339ns (57.200%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    my_count/CLK
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  my_count/count_reg[11]/Q
                         net (fo=2, routed)           0.190     1.828    my_count/count[11]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  my_count/count[31]_i_5/O
                         net (fo=32, routed)          0.149     2.023    my_count/count[31]_i_5_n_0
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.045     2.068 r  my_count/count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.068    my_count/count_0[15]
    SLICE_X1Y34          FDCE                                         r  my_count/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    my_count/CLK
    SLICE_X1Y34          FDCE                                         r  my_count/count_reg[15]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDCE (Hold_fdce_C_D)         0.091     1.579    my_count/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 my_count/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.631%)  route 0.352ns (60.369%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    my_count/CLK
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  my_count/count_reg[25]/Q
                         net (fo=2, routed)           0.200     1.817    my_count/count[25]
    SLICE_X1Y38          LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  my_count/count[31]_i_3/O
                         net (fo=32, routed)          0.152     2.014    my_count/count[31]_i_3_n_0
    SLICE_X1Y38          LUT5 (Prop_lut5_I1_O)        0.045     2.059 r  my_count/count[27]_i_1/O
                         net (fo=1, routed)           0.000     2.059    my_count/count_0[27]
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    my_count/CLK
    SLICE_X1Y38          FDCE                                         r  my_count/count_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDCE (Hold_fdce_C_D)         0.092     1.568    my_count/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 my_count/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.254ns (38.972%)  route 0.398ns (61.028%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    my_count/CLK
    SLICE_X2Y34          FDCE                                         r  my_count/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  my_count/count_reg[11]/Q
                         net (fo=2, routed)           0.190     1.828    my_count/count[11]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.045     1.873 r  my_count/count[31]_i_5/O
                         net (fo=32, routed)          0.208     2.081    my_count/count[31]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I3_O)        0.045     2.126 r  my_count/count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.126    my_count/count_0[8]
    SLICE_X2Y33          FDCE                                         r  my_count/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    my_count/CLK
    SLICE_X2Y33          FDCE                                         r  my_count/count_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.120     1.607    my_count/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 my_count/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_count/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.231ns (34.170%)  route 0.445ns (65.830%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    my_count/CLK
    SLICE_X1Y32          FDCE                                         r  my_count/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  my_count/count_reg[1]/Q
                         net (fo=2, routed)           0.202     1.815    my_count/count[1]
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.045     1.860 r  my_count/count[31]_i_4/O
                         net (fo=32, routed)          0.243     2.103    my_count/count[31]_i_4_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I2_O)        0.045     2.148 r  my_count/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.148    my_count/count_0[4]
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    my_count/CLK
    SLICE_X2Y32          FDCE                                         r  my_count/count_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDCE (Hold_fdce_C_D)         0.121     1.607    my_count/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.541    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    my_count/clk_divider_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    my_count/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    my_count/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    my_count/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    my_count/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    my_count/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    my_count/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    my_count/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35    my_count/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    my_count/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    my_count/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    my_count/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35    my_count/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    my_count/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    my_count/count_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36    my_count/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    my_count/clk_divider_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    my_count/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    my_count/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    my_count/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    my_count/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    my_count/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    my_count/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    my_count/count_reg[4]/C



