<!DOCTYPE html>
<html lang="en"><head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1"><!-- Begin Jekyll SEO tag v2.6.1 -->
<title>Begin with QEMU educational PCI device | Percy</title>
<meta name="generator" content="Jekyll v4.1.1" />
<meta property="og:title" content="Begin with QEMU educational PCI device" />
<meta property="og:locale" content="en_US" />
<meta name="description" content="Author: Percy Updated at 2020/09/07" />
<meta property="og:description" content="Author: Percy Updated at 2020/09/07" />
<link rel="canonical" href="http://localhost:4000/jekyll/update/2020/09/05/Begin-with-QEMU-educational-PCI-device.html" />
<meta property="og:url" content="http://localhost:4000/jekyll/update/2020/09/05/Begin-with-QEMU-educational-PCI-device.html" />
<meta property="og:site_name" content="Percy" />
<meta property="og:type" content="article" />
<meta property="article:published_time" content="2020-09-05T20:00:00+08:00" />
<script type="application/ld+json">
{"url":"http://localhost:4000/jekyll/update/2020/09/05/Begin-with-QEMU-educational-PCI-device.html","headline":"Begin with QEMU educational PCI device","dateModified":"2020-09-05T20:00:00+08:00","datePublished":"2020-09-05T20:00:00+08:00","mainEntityOfPage":{"@type":"WebPage","@id":"http://localhost:4000/jekyll/update/2020/09/05/Begin-with-QEMU-educational-PCI-device.html"},"description":"Author: Percy Updated at 2020/09/07","@type":"BlogPosting","@context":"https://schema.org"}</script>
<!-- End Jekyll SEO tag -->
<link rel="stylesheet" href="/assets/main.css"><link type="application/atom+xml" rel="alternate" href="http://localhost:4000/feed.xml" title="Percy" /></head>
<body><header class="site-header" role="banner">

  <div class="wrapper"><a class="site-title" rel="author" href="/">Percy</a><nav class="site-nav">
        <input type="checkbox" id="nav-trigger" class="nav-trigger" />
        <label for="nav-trigger">
          <span class="menu-icon">
            <svg viewBox="0 0 18 15" width="18px" height="15px">
              <path d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.032C17.335,0,18,0.665,18,1.484L18,1.484z M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.032C17.335,6.031,18,6.696,18,7.516L18,7.516z M18,13.516C18,14.335,17.335,15,16.516,15H1.484 C0.665,15,0,14.335,0,13.516l0,0c0-0.82,0.665-1.483,1.484-1.483h15.032C17.335,12.031,18,12.695,18,13.516L18,13.516z"/>
            </svg>
          </span>
        </label>

        <div class="trigger"><a class="page-link" href="/about/">About</a></div>
      </nav></div>
</header>
<main class="page-content" aria-label="Content">
      <div class="wrapper">
        <article class="post h-entry" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title p-name" itemprop="name headline">Begin with QEMU educational PCI device </h1>
    <p class="post-meta">
      <time class="dt-published" datetime="2020-09-05T20:00:00+08:00" itemprop="datePublished">Sep 5, 2020
      </time></p>
  </header>

  <div class="post-content e-content" itemprop="articleBody">
    <blockquote>
  <p>Author: Percy</p>

  <p>Updated at 2020/09/07</p>
</blockquote>

<h2 id="0-introduction-of-pci-structure">0 Introduction of PCI structure</h2>

<blockquote>
  <p>This part mainly quote from wiki <a href="https://zh.wikipedia.org/wiki/%E5%A4%96%E8%AE%BE%E7%BB%84%E4%BB%B6%E4%BA%92%E8%BF%9E%E6%A0%87%E5%87%86">Link</a></p>
</blockquote>

<p>PCI represents Peripheral Component Interconnect.</p>

<h3 id="01-main-concepts">0.1 Main Concepts</h3>

<ul>
  <li>PCI device: A device that conforms to the PCI bus standard is called a PCI device, and the PCI bus architecture can contain multiple PCI devices.</li>
  <li>PCI bus: There can be multiple in the system, similar to a tree structure for expansion. Each PCI bus can connect multiple PCI devices. The upper and lower PCI bus interconnections are realized through the bridge.</li>
  <li>PCI bridge: Connect the link between the PCI bus.</li>
</ul>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>------------------------------------------------------------------ Host bus
	|
	| HOST/PCI bridge
	|				| PCI device1    | PCI device2
------------------------------------------------------------------ PCI BUS1
		|
		| PCI/PCI bridge
		|					| PCI device3
------------------------------------------------------------------ PCI BUS2

</code></pre></div></div>

<ul>
  <li>
    <p>Other:</p>

    <ul>
      <li>
        <p>PCI is a <strong>parallel bus</strong>. In one clock cycle, 32 bits (later expanded to 64) are simultaneously transmitted. Address and data are respectively transmitted once in a clock cycle according to the protocol.</p>
      </li>
      <li>
        <p>The PCI address space is <strong>isolated</strong> from the processor address space. The processor bus and PCI bus work at their respective clock frequencies and do not interfere with each other. (with the buffers in host bridge)</p>

        <blockquote>
          <p>The “Host Bridge” is what connects the tree of PCI busses (which are internally connected with PCI-to-PCI Bridges) to the rest of the system.  Usually the processor(s) and memory are on the “other” side of the Host Bridge.</p>
        </blockquote>
      </li>
    </ul>
  </li>
</ul>

<h3 id="02-pci-device-intro">0.2 PCI device intro</h3>

<p>Every PCI device has a configuration space and several address space.</p>

<h4 id="021-pci-configuration-space">0.2.1 PCI configuration space</h4>

<p>In order to implements hot-plugin, configuration space whose size is 256 bytes totally is neccessary.</p>

<p><strong>Access method</strong></p>

<p>Write IO ports CFCh and CF8h. Only the first 256 bytes of PCI/PCIe devices can be accessed. As mentioned above, the whole configuration space size of PCI device is 256 bytes.</p>

<p>There are two types configuration space, agent and bridge.</p>

<p><strong>Agent configuration space</strong></p>

<div class="language-plaintext highlighter-rouge"><div class="highlight"><pre class="highlight"><code>	DW |    Byte3    |    Byte2    |    Byte1    |     Byte0     | Addr
		---+---------------------------------------------------------+-----
		 0 | 　　　　Device ID 　　　　| 　　　　Vendor ID 　　　　　|　00
		---+---------------------------------------------------------+-----
		 1 | 　　　　　Status　　　　　| 　　　　 Command　　　　　　|　04
		---+---------------------------------------------------------+-----
		 2 | 　　　　　　　Class Code　　　　　　　　|　Revision ID　|　08
		---+---------------------------------------------------------+-----
		 3 | 　　BIST　　| Header Type | Latency Timer | Cache Line  |　0C
		---+---------------------------------------------------------+-----
		 4 | 　　　　　　　　　　Base Address 0　　　　　　　　　　　|　10
		---+---------------------------------------------------------+-----
		 5 | 　　　　　　　　　　Base Address 1　　　　　　　　　　　|　14
		---+---------------------------------------------------------+-----
		 6 | 　　　　　　　　　　Base Address 2　　　　　　　　　　　|　18
		---+---------------------------------------------------------+-----
		 7 | 　　　　　　　　　　Base Address 3　　　　　　　　　　　|　1C
		---+---------------------------------------------------------+-----
		 8 | 　　　　　　　　　　Base Address 4　　　　　　　　　　　|　20
		---+---------------------------------------------------------+-----
		 9 | 　　　　　　　　　　Base Address 5　　　　　　　　　　　|　24
		---+---------------------------------------------------------+-----
		10 | 　　　　　　　　　CardBus CIS pointer　　　　　　　　　 |　28
		---+---------------------------------------------------------+-----
		11 |　　Subsystem Device ID　　| 　　Subsystem Vendor ID　　 |　2C
		---+---------------------------------------------------------+-----
		12 | 　　　　　　　Expansion ROM Base Address　　　　　　　　|　30
		---+---------------------------------------------------------+-----
		13 | 　　　　　　　Reserved(Capability List)　　　　　　　　 |　34
		---+---------------------------------------------------------+-----
		14 | 　　　　　　　　　　　Reserved　　　　　　　　　　　　　|　38
		---+---------------------------------------------------------+-----
		15 | 　Max_Lat　 | 　Min_Gnt　 | 　IRQ Pin　 | 　IRQ Line　　|　3C
		-------------------------------------------------------------------
</code></pre></div></div>

<p>Registers Meanings:</p>

<ul>
  <li>
    <p>Device ID &amp; Vendor ID: The manufacturer of a device and the specific device are marked. For example, the Vendor ID of Intel’s device is usually 0x8086, and the Device ID is determined by the manufacturer.</p>
  </li>
  <li>
    <p>Class code: There are three bytes in total, which are class code, subclass code, and programming interface. The class code is not only used to distinguish the device type, but also the specification of the programming interface</p>
  </li>
  <li>
    <p>IRQ Line: The PC used to manage 16 hardware interrupts by two 8259 chips. Now in order to support symmetric multi-processors, there is APIC (Advanced Programmable Interrupt Controller), which supports the management of 24 interrupts.</p>
  </li>
  <li>
    <p>IRQ Pin: PCI has 4 interrupt pins. This register indicates which pin the device is connected to.</p>
  </li>
</ul>

<p>Use <code class="language-plaintext highlighter-rouge">lspci</code> command to see the info of pci devices.</p>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>parallels@parallels-Parallels-Virtual-Platform:~<span class="nv">$ </span>lspci <span class="nt">-mk</span>
00:00.0 <span class="s2">"Host bridge"</span> <span class="s2">"Intel Corporation"</span> <span class="s2">"82P965/G965 Memory Controller Hub"</span> <span class="nt">-r02</span> <span class="s2">"Parallels, Inc."</span> <span class="s2">"82P965/G965 Memory Controller Hub"</span>
00:01.0 <span class="s2">"PCI bridge"</span> <span class="s2">"Intel Corporation"</span> <span class="s2">"82G35 Express PCI Express Root Port"</span> <span class="nt">-r02</span> <span class="nt">-p01</span> <span class="s2">""</span> <span class="s2">""</span>


parallels@parallels-Parallels-Virtual-Platform:~<span class="nv">$ </span>lspci <span class="nt">-vv</span>
00:00.0 Host bridge: Intel Corporation 82P965/G965 Memory Controller Hub <span class="o">(</span>rev 02<span class="o">)</span>
	Subsystem: Parallels, Inc. 82P965/G965 Memory Controller Hub
	Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx-
	Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- <span class="nv">DEVSEL</span><span class="o">=</span>fast <span class="o">&gt;</span>TAbort- &lt;TAbort- &lt;MAbort- <span class="o">&gt;</span>SERR- &lt;PERR- INTx-
	Latency: 0

00:01.0 PCI bridge: Intel Corporation 82G35 Express PCI Express Root Port <span class="o">(</span>rev 02<span class="o">)</span> <span class="o">(</span>prog-if 01 <span class="o">[</span>Subtractive decode]<span class="o">)</span>
	Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisINTx-
	Status: Cap+ 66MHz- UDF- FastB2B- ParErr- <span class="nv">DEVSEL</span><span class="o">=</span>fast <span class="o">&gt;</span>TAbort- &lt;TAbort- &lt;MAbort- <span class="o">&gt;</span>SERR- &lt;PERR- INTx-
	Latency: 0
	Bus: <span class="nv">primary</span><span class="o">=</span>00, <span class="nv">secondary</span><span class="o">=</span>01, <span class="nv">subordinate</span><span class="o">=</span>01, sec-latency<span class="o">=</span>0
	I/O behind bridge: 00006000-00007fff
	Memory behind bridge: e2000000-edffffff
	Prefetchable memory behind bridge: 00000000b0000000-00000000dfffffff
	Secondary status: 66MHz- FastB2B- ParErr- <span class="nv">DEVSEL</span><span class="o">=</span>fast <span class="o">&gt;</span>TAbort- &lt;TAbort- &lt;MAbort- &lt;SERR- &lt;PERR-
	BridgeCtl: Parity+ SERR+ NoISA- VGA+ MAbort- <span class="o">&gt;</span>Reset- FastB2B-
		PriDiscTmr- SecDiscTmr- DiscTmrStat- DiscTmrSERREn-
	Capabilities: &lt;access denied&gt;
</code></pre></div></div>

<h2 id="1-create-pci-device">1 Create PCI device</h2>

<p>Look into the file <a href="https://github.com/qemu/qemu/blob/master/hw/misc/edu.c">/hw/misc/edu.c</a>.</p>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_edu_register_types</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
    <span class="k">static</span> <span class="n">InterfaceInfo</span> <span class="n">interfaces</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
        <span class="p">{</span> <span class="n">INTERFACE_CONVENTIONAL_PCI_DEVICE</span> <span class="p">},</span>
        <span class="p">{</span> <span class="p">},</span>
    <span class="p">};</span>
    <span class="k">static</span> <span class="k">const</span> <span class="n">TypeInfo</span> <span class="n">edu_info</span> <span class="o">=</span> <span class="p">{</span>
        <span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="n">TYPE_PCI_EDU_DEVICE</span><span class="p">,</span>
        <span class="p">.</span><span class="n">parent</span>        <span class="o">=</span> <span class="n">TYPE_PCI_DEVICE</span><span class="p">,</span>
        <span class="p">.</span><span class="n">instance_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">EduState</span><span class="p">),</span>
        <span class="p">.</span><span class="n">instance_init</span> <span class="o">=</span> <span class="n">edu_instance_init</span><span class="p">,</span>
        <span class="p">.</span><span class="n">class_init</span>    <span class="o">=</span> <span class="n">edu_class_init</span><span class="p">,</span>	<span class="c1">// pci device init func</span>
        <span class="p">.</span><span class="n">interfaces</span> <span class="o">=</span> <span class="n">interfaces</span><span class="p">,</span>
    <span class="p">};</span>

    <span class="n">type_register_static</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu_info</span><span class="p">);</span> <span class="c1">// register device structure</span>
<span class="p">}</span>
<span class="n">type_init</span><span class="p">(</span><span class="n">pci_edu_register_types</span><span class="p">)</span>
</code></pre></div></div>

<p>In func <code class="language-plaintext highlighter-rouge">edu_class_init</code>, the content of configuration space is written. What’s more, the member of  PCIDeviceClass <code class="language-plaintext highlighter-rouge">realize</code> is set as well.</p>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">static</span> <span class="kt">void</span> <span class="nf">edu_class_init</span><span class="p">(</span><span class="n">ObjectClass</span> <span class="o">*</span><span class="n">class</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">DeviceClass</span> <span class="o">*</span><span class="n">dc</span> <span class="o">=</span> <span class="n">DEVICE_CLASS</span><span class="p">(</span><span class="n">class</span><span class="p">);</span>
    <span class="n">PCIDeviceClass</span> <span class="o">*</span><span class="n">k</span> <span class="o">=</span> <span class="n">PCI_DEVICE_CLASS</span><span class="p">(</span><span class="n">class</span><span class="p">);</span>

    <span class="n">k</span><span class="o">-&gt;</span><span class="n">realize</span> <span class="o">=</span> <span class="n">pci_edu_realize</span><span class="p">;</span>
    <span class="n">k</span><span class="o">-&gt;</span><span class="n">exit</span> <span class="o">=</span> <span class="n">pci_edu_uninit</span><span class="p">;</span>
    <span class="n">k</span><span class="o">-&gt;</span><span class="n">vendor_id</span> <span class="o">=</span> <span class="n">PCI_VENDOR_ID_QEMU</span><span class="p">;</span>
    <span class="n">k</span><span class="o">-&gt;</span><span class="n">device_id</span> <span class="o">=</span> <span class="mh">0x11e8</span><span class="p">;</span>
    <span class="n">k</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
    <span class="n">k</span><span class="o">-&gt;</span><span class="n">class_id</span> <span class="o">=</span> <span class="n">PCI_CLASS_OTHERS</span><span class="p">;</span>
    <span class="n">set_bit</span><span class="p">(</span><span class="n">DEVICE_CATEGORY_MISC</span><span class="p">,</span> <span class="n">dc</span><span class="o">-&gt;</span><span class="n">categories</span><span class="p">);</span>
<span class="p">}</span>
</code></pre></div></div>

<p>Member <code class="language-plaintext highlighter-rouge">realize</code> is a function pointer.</p>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">realize</span><span class="p">)(</span><span class="n">PCIDevice</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">Error</span> <span class="o">**</span><span class="n">errp</span><span class="p">);</span>
</code></pre></div></div>

<p>The function pointed to is  <code class="language-plaintext highlighter-rouge">pci_edu_realize</code>.</p>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">static</span> <span class="kt">void</span> <span class="nf">pci_edu_realize</span><span class="p">(</span><span class="n">PCIDevice</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">Error</span> <span class="o">**</span><span class="n">errp</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">EduState</span> <span class="o">*</span><span class="n">edu</span> <span class="o">=</span> <span class="n">EDU</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
    <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">pci_conf</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>

    <span class="n">pci_config_set_interrupt_pin</span><span class="p">(</span><span class="n">pci_conf</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">msi_init</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="n">errp</span><span class="p">))</span> <span class="p">{</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="n">timer_init_ms</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma_timer</span><span class="p">,</span> <span class="n">QEMU_CLOCK_VIRTUAL</span><span class="p">,</span> <span class="n">edu_dma_timer</span><span class="p">,</span> <span class="n">edu</span><span class="p">);</span>

    <span class="n">qemu_mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">thr_mutex</span><span class="p">);</span>
    <span class="n">qemu_cond_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">thr_cond</span><span class="p">);</span>
    <span class="n">qemu_thread_create</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">,</span> <span class="s">"edu"</span><span class="p">,</span> <span class="n">edu_fact_thread</span><span class="p">,</span>
                       <span class="n">edu</span><span class="p">,</span> <span class="n">QEMU_THREAD_JOINABLE</span><span class="p">);</span>

    <span class="n">memory_region_init_io</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">,</span> <span class="n">OBJECT</span><span class="p">(</span><span class="n">edu</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">edu_mmio_ops</span><span class="p">,</span> <span class="n">edu</span><span class="p">,</span>
                    <span class="s">"edu-mmio"</span><span class="p">,</span> <span class="mi">1</span> <span class="o">*</span> <span class="n">MiB</span><span class="p">);</span>	<span class="c1">// register MemoryRegion struct, alloc</span>
    <span class="n">pci_register_bar</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_BASE_ADDRESS_SPACE_MEMORY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">);</span>	<span class="c1">// register a bar whose type is mmio</span>
<span class="p">}</span>
</code></pre></div></div>

<h2 id="2-data-communication">2 Data Communication</h2>

<p>After the emulation of device info and memory region, the most significant part needs to be resolve. The establishment of communication channel between the PCI driver of linux kernel and the PCI device emulated by QEMU.</p>

<h3 id="21-read-and-write">2.1 Read and Write</h3>

<p>Let’s focus on the function <code class="language-plaintext highlighter-rouge">edu_mmio_read</code> and <code class="language-plaintext highlighter-rouge">edu_mmio_write</code> who have defined the I/O operations.</p>

<p>What is the real ability of this device?</p>

<blockquote>
  <p>A driver with I/Os, IRQs, DMAs and such.</p>

  <p>The devices behaves very similar to the PCI bridge present in the COMBO6 cards developed under the Liberouter wings.</p>
</blockquote>

<p>According to the addr which is the offset, the operator can set or get the different properties. With these various behavoirs.</p>

<blockquote>
  <p>edu_mmio_read</p>
</blockquote>

<table>
  <thead>
    <tr>
      <th>addr</th>
      <th>size (Byte)</th>
      <th>info</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0x00</td>
      <td>4</td>
      <td>const</td>
    </tr>
    <tr>
      <td>0x04</td>
      <td>4</td>
      <td>EduState / addr4</td>
    </tr>
    <tr>
      <td>0x08</td>
      <td>4</td>
      <td>EduState / fact</td>
    </tr>
    <tr>
      <td>0x20</td>
      <td>4</td>
      <td>EduState / status</td>
    </tr>
    <tr>
      <td>0x24</td>
      <td>4</td>
      <td>EduState / irq_status</td>
    </tr>
    <tr>
      <td>0x80</td>
      <td>8</td>
      <td>EduState / dma_state / src</td>
    </tr>
    <tr>
      <td>0x88</td>
      <td>8</td>
      <td>EduState / dma_state / dst</td>
    </tr>
    <tr>
      <td>0x90</td>
      <td>8</td>
      <td>EduState / dma_state / cnt</td>
    </tr>
    <tr>
      <td>0x98</td>
      <td>8</td>
      <td>EduState / dma_state / cmd</td>
    </tr>
  </tbody>
</table>

<blockquote>
  <p>edu_mmio_write</p>
</blockquote>

<table>
  <thead>
    <tr>
      <th>addr</th>
      <th>size (Byte)</th>
      <th>info</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0x04</td>
      <td>4</td>
      <td>EduState / addr4</td>
    </tr>
    <tr>
      <td>0x08</td>
      <td>4</td>
      <td>EduState / fact (Mutex)</td>
    </tr>
    <tr>
      <td>0x20</td>
      <td>4</td>
      <td>EduState / status</td>
    </tr>
    <tr>
      <td>0x60</td>
      <td>4</td>
      <td>edu_raise_irq</td>
    </tr>
    <tr>
      <td>0x64</td>
      <td>4</td>
      <td>edu_lower_irq</td>
    </tr>
    <tr>
      <td>0x80</td>
      <td>8</td>
      <td>EduState / dma_state / src</td>
    </tr>
    <tr>
      <td>0x88</td>
      <td>8</td>
      <td>EduState / dma_state / dst</td>
    </tr>
    <tr>
      <td>0x90</td>
      <td>8</td>
      <td>EduState / dma_state / cnt</td>
    </tr>
    <tr>
      <td>0x98</td>
      <td>8</td>
      <td>EduState / dma_state / cmd</td>
    </tr>
  </tbody>
</table>

<h3 id="22-dma">2.2 DMA</h3>

<div class="language-c highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="k">static</span> <span class="kt">void</span> <span class="nf">edu_dma_timer</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">opaque</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">EduState</span> <span class="o">*</span><span class="n">edu</span> <span class="o">=</span> <span class="n">opaque</span><span class="p">;</span>
    <span class="n">bool</span> <span class="n">raise_irq</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">EDU_DMA_RUN</span><span class="p">))</span> <span class="p">{</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">EDU_DMA_DIR</span><span class="p">(</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cmd</span><span class="p">)</span> <span class="o">==</span> <span class="n">EDU_DMA_FROM_PCI</span><span class="p">)</span> <span class="p">{</span>
        <span class="kt">uint64_t</span> <span class="n">dst</span> <span class="o">=</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dst</span><span class="p">;</span>
        <span class="n">edu_check_range</span><span class="p">(</span><span class="n">dst</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cnt</span><span class="p">,</span> <span class="n">DMA_START</span><span class="p">,</span> <span class="n">DMA_SIZE</span><span class="p">);</span>
        <span class="n">dst</span> <span class="o">-=</span> <span class="n">DMA_START</span><span class="p">;</span>
        <span class="n">pci_dma_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">edu_clamp_addr</span><span class="p">(</span><span class="n">edu</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">src</span><span class="p">),</span>
                <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma_buf</span> <span class="o">+</span> <span class="n">dst</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cnt</span><span class="p">);</span>
    <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
        <span class="kt">uint64_t</span> <span class="n">src</span> <span class="o">=</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">src</span><span class="p">;</span>
        <span class="n">edu_check_range</span><span class="p">(</span><span class="n">src</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cnt</span><span class="p">,</span> <span class="n">DMA_START</span><span class="p">,</span> <span class="n">DMA_SIZE</span><span class="p">);</span>
        <span class="n">src</span> <span class="o">-=</span> <span class="n">DMA_START</span><span class="p">;</span>
        <span class="n">pci_dma_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">edu_clamp_addr</span><span class="p">(</span><span class="n">edu</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dst</span><span class="p">),</span>
                <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma_buf</span> <span class="o">+</span> <span class="n">src</span><span class="p">,</span> <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cnt</span><span class="p">);</span>
    <span class="p">}</span>

    <span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cmd</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">EDU_DMA_RUN</span><span class="p">;</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">EDU_DMA_IRQ</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">raise_irq</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">raise_irq</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">edu_raise_irq</span><span class="p">(</span><span class="n">edu</span><span class="p">,</span> <span class="n">DMA_IRQ</span><span class="p">);</span>
    <span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">dma_rw</span><span class="p">(</span><span class="n">EduState</span> <span class="o">*</span><span class="n">edu</span><span class="p">,</span> <span class="n">bool</span> <span class="n">write</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">val</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">dma</span><span class="p">,</span>
                <span class="n">bool</span> <span class="n">timer</span><span class="p">)</span>
<span class="p">{</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">write</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">EDU_DMA_RUN</span><span class="p">))</span> <span class="p">{</span>
        <span class="k">return</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">write</span><span class="p">)</span> <span class="p">{</span>
        <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="o">*</span><span class="n">val</span><span class="p">;</span>
    <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
        <span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="o">*</span><span class="n">dma</span><span class="p">;</span>
    <span class="p">}</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">timer</span><span class="p">)</span> <span class="p">{</span>
        <span class="n">timer_mod</span><span class="p">(</span><span class="o">&amp;</span><span class="n">edu</span><span class="o">-&gt;</span><span class="n">dma_timer</span><span class="p">,</span> <span class="n">qemu_clock_get_ms</span><span class="p">(</span><span class="n">QEMU_CLOCK_VIRTUAL</span><span class="p">)</span> <span class="o">+</span> <span class="mi">100</span><span class="p">);</span>
    <span class="p">}</span>
</code></pre></div></div>

<p>According to the members of <code class="language-plaintext highlighter-rouge">dma_state</code>, the state of DMA can be decided, is the last bit of <code class="language-plaintext highlighter-rouge">cmd</code> is 1. It means that DMA is running. The corresponding rw operation can be done with function <code class="language-plaintext highlighter-rouge">dma_rw</code> and the bool variable <code class="language-plaintext highlighter-rouge">write</code>.</p>


  </div><a class="u-url" href="/jekyll/update/2020/09/05/Begin-with-QEMU-educational-PCI-device.html" hidden></a>
</article>

      </div>
    </main><footer class="site-footer h-card">
  <data class="u-url" href="/"></data>

  <div class="wrapper">

    <h2 class="footer-heading">Percy</h2>

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li class="p-name">Percy</li><li><a class="u-email" href="mailto:xhc_0817@foxmail.com">xhc_0817@foxmail.com</a></li></ul>
      </div>

      <div class="footer-col footer-col-2"><ul class="social-media-list"><li><a href="https://github.com/haochengxia"><svg class="svg-icon"><use xlink:href="/assets/minima-social-icons.svg#github"></use></svg> <span class="username">haochengxia</span></a></li></ul>
</div>

      <div class="footer-col footer-col-3">
        <p>Latter equals never.</p>
      </div>
    </div>

  </div>

</footer>
</body>

</html>
