//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8
//Created Time: Tue Jan  4 21:19:32 2022

module Gowin_DDR(
	din,
	fclk,
	pclk,
	reset,
	q
);
input [48:0] din;
input fclk;
input pclk;
input reset;
output [6:0] q;
wire GND;
wire VCC;
wire [6:0] ddr_inst_o;
wire [48:0] din;
wire fclk;
wire pclk;
wire [6:0] q;
wire reset;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF \obuf_gen[0].obuf_inst  (
	.I(ddr_inst_o[0]),
	.O(q[0])
);
OBUF \obuf_gen[1].obuf_inst  (
	.I(ddr_inst_o[1]),
	.O(q[1])
);
OBUF \obuf_gen[2].obuf_inst  (
	.I(ddr_inst_o[2]),
	.O(q[2])
);
OBUF \obuf_gen[3].obuf_inst  (
	.I(ddr_inst_o[3]),
	.O(q[3])
);
OBUF \obuf_gen[4].obuf_inst  (
	.I(ddr_inst_o[4]),
	.O(q[4])
);
OBUF \obuf_gen[5].obuf_inst  (
	.I(ddr_inst_o[5]),
	.O(q[5])
);
OBUF \obuf_gen[6].obuf_inst  (
	.I(ddr_inst_o[6]),
	.O(q[6])
);
OVIDEO \ovideo_gen[0].ovideo_inst  (
	.D0(din[0]),
	.D1(din[7]),
	.D2(din[14]),
	.D3(din[21]),
	.D4(din[28]),
	.D5(din[35]),
	.D6(din[42]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[0])
);
defparam \ovideo_gen[0].ovideo_inst .GSREN="false";
defparam \ovideo_gen[0].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[1].ovideo_inst  (
	.D0(din[1]),
	.D1(din[8]),
	.D2(din[15]),
	.D3(din[22]),
	.D4(din[29]),
	.D5(din[36]),
	.D6(din[43]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[1])
);
defparam \ovideo_gen[1].ovideo_inst .GSREN="false";
defparam \ovideo_gen[1].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[2].ovideo_inst  (
	.D0(din[2]),
	.D1(din[9]),
	.D2(din[16]),
	.D3(din[23]),
	.D4(din[30]),
	.D5(din[37]),
	.D6(din[44]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[2])
);
defparam \ovideo_gen[2].ovideo_inst .GSREN="false";
defparam \ovideo_gen[2].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[3].ovideo_inst  (
	.D0(din[3]),
	.D1(din[10]),
	.D2(din[17]),
	.D3(din[24]),
	.D4(din[31]),
	.D5(din[38]),
	.D6(din[45]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[3])
);
defparam \ovideo_gen[3].ovideo_inst .GSREN="false";
defparam \ovideo_gen[3].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[4].ovideo_inst  (
	.D0(din[4]),
	.D1(din[11]),
	.D2(din[18]),
	.D3(din[25]),
	.D4(din[32]),
	.D5(din[39]),
	.D6(din[46]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[4])
);
defparam \ovideo_gen[4].ovideo_inst .GSREN="false";
defparam \ovideo_gen[4].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[5].ovideo_inst  (
	.D0(din[5]),
	.D1(din[12]),
	.D2(din[19]),
	.D3(din[26]),
	.D4(din[33]),
	.D5(din[40]),
	.D6(din[47]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[5])
);
defparam \ovideo_gen[5].ovideo_inst .GSREN="false";
defparam \ovideo_gen[5].ovideo_inst .LSREN="true";
OVIDEO \ovideo_gen[6].ovideo_inst  (
	.D0(din[6]),
	.D1(din[13]),
	.D2(din[20]),
	.D3(din[27]),
	.D4(din[34]),
	.D5(din[41]),
	.D6(din[48]),
	.PCLK(pclk),
	.FCLK(fclk),
	.RESET(reset),
	.Q(ddr_inst_o[6])
);
defparam \ovideo_gen[6].ovideo_inst .GSREN="false";
defparam \ovideo_gen[6].ovideo_inst .LSREN="true";
endmodule
