Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Fri Mar  6 17:00:07 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr2[95]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr2[95]:D
  Delay (ns):              0.225
  Slack (ns):              0.068
  Arrival (ns):            4.099
  Required (ns):           4.031
  Operating Conditions: fast_hv_lt

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[16]:D
  Delay (ns):              0.263
  Slack (ns):              0.103
  Arrival (ns):            2.159
  Required (ns):           2.056
  Operating Conditions: fast_hv_lt

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[17]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[17]:D
  Delay (ns):              0.196
  Slack (ns):              0.105
  Arrival (ns):            2.112
  Required (ns):           2.007
  Operating Conditions: fast_hv_lt

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[13]:D
  Delay (ns):              0.272
  Slack (ns):              0.109
  Arrival (ns):            2.168
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[13]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[13]:D
  Delay (ns):              0.273
  Slack (ns):              0.110
  Arrival (ns):            2.169
  Required (ns):           2.059
  Operating Conditions: fast_hv_lt

Path 6
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr2[95]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r_tmr3[95]:D
  Delay (ns):              0.269
  Slack (ns):              0.112
  Arrival (ns):            4.143
  Required (ns):           4.031
  Operating Conditions: fast_hv_lt

Path 7
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[16]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[16]:D
  Delay (ns):              0.273
  Slack (ns):              0.113
  Arrival (ns):            2.169
  Required (ns):           2.056
  Operating Conditions: fast_hv_lt

Path 8
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[17]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[17]:D
  Delay (ns):              0.206
  Slack (ns):              0.114
  Arrival (ns):            2.122
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 9
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.118
  Arrival (ns):            4.227
  Required (ns):           4.109
  Operating Conditions: fast_hv_lt

Path 10
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/dfi_rddata_r_tmr2[95]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_rd_data_to_mp_r[95]:D
  Delay (ns):              0.275
  Slack (ns):              0.118
  Arrival (ns):            4.149
  Required (ns):           4.031
  Operating Conditions: fast_hv_lt

Path 11
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_75/MSC_i_76/gen_sc_level.wr_aready_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/rd_data_asm_fifo_almost_full:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.068
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 12
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram1_[14]:D
  Delay (ns):              0.210
  Slack (ns):              0.118
  Arrival (ns):            2.126
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 13
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[14]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/ram_address.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address_ram0_[14]:D
  Delay (ns):              0.210
  Slack (ns):              0.118
  Arrival (ns):            2.126
  Required (ns):           2.008
  Operating Conditions: fast_hv_lt

Path 14
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[22]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][23]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.094
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 15
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr3[114]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2_[114]:D
  Delay (ns):              0.189
  Slack (ns):              0.118
  Arrival (ns):            4.087
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 16
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[70]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[70]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 17
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_d_req_fm_pr_r1_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/l_d_req_fm_pr_r2_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.072
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 18
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/q:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.050
  Required (ns):           1.931
  Operating Conditions: fast_hv_lt

Path 19
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/q_tmr2:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/q_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.234
  Required (ns):           4.115
  Operating Conditions: fast_hv_lt

Path 20
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[95]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[95]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.084
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 21
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[26]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[26]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 22
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[49]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[49]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.086
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 23
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[64]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[64]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.087
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 24
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr3[44]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.077
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 25
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_wr_almost_full_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wready:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.074
  Required (ns):           3.955
  Operating Conditions: fast_hv_lt

Path 26
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[45]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[44]:D
  Delay (ns):              0.187
  Slack (ns):              0.119
  Arrival (ns):            4.088
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 27
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[79]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[79]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.075
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 28
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[86]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.049
  Required (ns):           3.930
  Operating Conditions: fast_hv_lt

Path 29
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[97]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data[97]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.065
  Required (ns):           3.946
  Operating Conditions: fast_hv_lt

Path 30
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[98]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[98]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 31
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr2[125]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr2[125]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.086
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 32
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[31].data_shifter[31]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[30].data_shifter[30]_tmr3[0]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.094
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 33
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[116]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[116]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.056
  Required (ns):           3.937
  Operating Conditions: fast_hv_lt

Path 34
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/gen_dc_level.logic_wr_reset_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_109/MSC_i_110/MSC_i_120/s0_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 35
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/din_gray_r_tmr3[6]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_68/s0_tmr3:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.046
  Required (ns):           3.927
  Operating Conditions: fast_hv_lt

Path 36
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/s2_victim_tag_tmr3[3]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/dcache/probe_bits_address[16]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            2.086
  Required (ns):           1.967
  Operating Conditions: fast_hv_lt

Path 37
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_105/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_95/MSC_i_97/MSC_i_105/s1_tmr3:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.071
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 38
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[14]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.094
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 39
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2[14]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[14]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.093
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 40
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[61]:D
  Delay (ns):              0.190
  Slack (ns):              0.119
  Arrival (ns):            4.088
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 41
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[8]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.070
  Required (ns):           3.951
  Operating Conditions: fast_hv_lt

Path 42
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[36]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[36]:D
  Delay (ns):              0.191
  Slack (ns):              0.119
  Arrival (ns):            4.064
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 43
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[17]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.068
  Required (ns):           3.948
  Operating Conditions: fast_hv_lt

Path 44
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[2]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 45
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[45]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4[45]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 46
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[72]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[72]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 47
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[75]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr2[75]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.063
  Required (ns):           3.943
  Operating Conditions: fast_hv_lt

Path 48
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg4_tmr3[83]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 49
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[38]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[38]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 50
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr2[55]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[55]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 51
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[12]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 52
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_early_tmr3[50]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_delay_fifo_rd_data_reg_tmr2[50]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.059
  Required (ns):           3.939
  Operating Conditions: fast_hv_lt

Path 53
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[111]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[111]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 54
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr2[12]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[12]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 55
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[117]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr3[117]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.058
  Required (ns):           3.938
  Operating Conditions: fast_hv_lt

Path 56
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_packed_tmr3[57]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/wr_data_fifo_wr_data_tmr2[57]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.051
  Required (ns):           3.931
  Operating Conditions: fast_hv_lt

Path 57
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_1__tmr3[120]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_141/lat_n0.resettable.data_shifter_2__tmr3[120]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.099
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 58
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/sDat_tmr2[6]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/ram_data.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data_ram0_[2]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            2.087
  Required (ns):           1.967
  Operating Conditions: fast_hv_lt

Path 59
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1_tmr3[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 60
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_tmr3[48]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/dfi_rddata_w1_i_tmr3[16]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 61
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_tmr3[7]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE_tmr3[7]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.102
  Required (ns):           3.982
  Operating Conditions: fast_hv_lt

Path 62
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[110]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[110]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 63
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[14]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[14]:D
  Delay (ns):              0.188
  Slack (ns):              0.120
  Arrival (ns):            4.062
  Required (ns):           3.942
  Operating Conditions: fast_hv_lt

Path 64
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[67]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr2[67]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 65
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[70]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2_tmr3[70]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 66
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[93]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3[93]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 67
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[61]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[61]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.090
  Required (ns):           3.970
  Operating Conditions: fast_hv_lt

Path 68
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[44]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[44]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.064
  Required (ns):           3.944
  Operating Conditions: fast_hv_lt

Path 69
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[18]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.100
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 70
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[88]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[88]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 71
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[59]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[59]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.060
  Required (ns):           3.940
  Operating Conditions: fast_hv_lt

Path 72
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[4]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[4]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 73
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr3[31]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[31]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.074
  Required (ns):           3.954
  Operating Conditions: fast_hv_lt

Path 74
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[86]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[86]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.085
  Required (ns):           3.965
  Operating Conditions: fast_hv_lt

Path 75
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[83]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[83]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.087
  Required (ns):           3.967
  Operating Conditions: fast_hv_lt

Path 76
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[66]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[66]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.079
  Required (ns):           3.959
  Operating Conditions: fast_hv_lt

Path 77
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[41]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[41]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.076
  Required (ns):           3.956
  Operating Conditions: fast_hv_lt

Path 78
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[28]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr2[28]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.089
  Required (ns):           3.969
  Operating Conditions: fast_hv_lt

Path 79
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg1_tmr2[13]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[13]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.088
  Required (ns):           3.968
  Operating Conditions: fast_hv_lt

Path 80
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/din_gray_r[8]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_79/MSC_i_80/MSC_i_82/MSC_i_84/MSC_i_87/s0:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.082
  Required (ns):           3.962
  Operating Conditions: fast_hv_lt

Path 81
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_37/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_24/MSC_i_26/MSC_i_37/s1_tmr2:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.065
  Required (ns):           3.945
  Operating Conditions: fast_hv_lt

Path 82
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_21/s0_tmr3:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_10/MSC_i_12/MSC_i_21/s1:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.069
  Required (ns):           3.949
  Operating Conditions: fast_hv_lt

Path 83
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_62/s0_tmr2:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/MSC_i_39/MSC_i_40/MSC_i_56/MSC_i_58/MSC_i_62/s1_tmr3:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 84
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_odt_p2_r1_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/dfi_odt_p2_r2_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.095
  Required (ns):           3.975
  Operating Conditions: fast_hv_lt

Path 85
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr3[47]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[60]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.073
  Required (ns):           3.953
  Operating Conditions: fast_hv_lt

Path 86
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr2[91]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr2[27]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.092
  Required (ns):           3.972
  Operating Conditions: fast_hv_lt

Path 87
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/data_shifter_gen[1].data_shifter[1]_tmr2[134]:CLK
  To:   DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_tmr3[113]:D
  Delay (ns):              0.187
  Slack (ns):              0.120
  Arrival (ns):            4.070
  Required (ns):           3.950
  Operating Conditions: fast_hv_lt

Path 88
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr3[16]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_sh_tmr3[17]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 89
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr3[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[1].w_valid_attr_sh[1]_tmr2[19]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.094
  Required (ns):           3.974
  Operating Conditions: fast_hv_lt

Path 90
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[10]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[11]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.078
  Required (ns):           3.958
  Operating Conditions: fast_hv_lt

Path 91
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr2[17]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/w_valid_attr_sh_gen[0].w_valid_attr_sh[0]_tmr3[18]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.077
  Required (ns):           3.957
  Operating Conditions: fast_hv_lt

Path 92
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[4].data_shifter[4]_tmr3[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[3].data_shifter[3]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.086
  Required (ns):           3.966
  Operating Conditions: fast_hv_lt

Path 93
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[40].data_shifter[40]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[39].data_shifter[39]_tmr3[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.101
  Required (ns):           3.981
  Operating Conditions: fast_hv_lt

Path 94
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[32].data_shifter[32]_tmr2[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[31].data_shifter[31]_tmr3[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.096
  Required (ns):           3.976
  Operating Conditions: fast_hv_lt

Path 95
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[29].data_shifter[29]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[28].data_shifter[28]_tmr2[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.100
  Required (ns):           3.980
  Operating Conditions: fast_hv_lt

Path 96
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[28].data_shifter[28]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[27].data_shifter[27]_tmr2[0]:D
  Delay (ns):              0.192
  Slack (ns):              0.120
  Arrival (ns):            4.099
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

Path 97
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[24].data_shifter[24]_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[23].data_shifter[23]_tmr3[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.097
  Required (ns):           3.977
  Operating Conditions: fast_hv_lt

Path 98
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[17].data_shifter[17]_tmr2[1]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_136/MSC_i_137/MSC_i_152/data_shifter_gen[16].data_shifter[16]_tmr3[1]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.103
  Required (ns):           3.983
  Operating Conditions: fast_hv_lt

Path 99
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr2[0]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.072
  Required (ns):           3.952
  Operating Conditions: fast_hv_lt

Path 100
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg2_tmr3[19]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_6/cmd_fifo_wr_data_reg3_tmr3[19]:D
  Delay (ns):              0.191
  Slack (ns):              0.120
  Arrival (ns):            4.099
  Required (ns):           3.979
  Operating Conditions: fast_hv_lt

