{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651296202111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651296202111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 30 10:53:21 2022 " "Processing started: Sat Apr 30 10:53:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651296202111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296202111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296202111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651296202816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651296202816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_9-SE9 " "Found design unit 1: sign_extender_9-SE9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/sign_extender_9.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_9 " "Found entity 1: sign_extender_9" {  } { { "sign_extender_9.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/sign_extender_9.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_6-SE6 " "Found design unit 1: sign_extender_6-SE6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/sign_extender_6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_6 " "Found entity 1: sign_extender_6" {  } { { "sign_extender_6.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/sign_extender_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_data-Reg_data " "Found design unit 1: register_data-Reg_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/register_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_data " "Found entity 1: register_data" {  } { { "register_data.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/register_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PriorityEncoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pemodifyenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pemodifyenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-desc " "Found design unit 1: PEEnable-desc" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_comp " "Found design unit 1: memory-memory_comp" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/memory.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-IR " "Found design unit 1: instruction_register-IR" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_register_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_register_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register_data-IR_inst " "Found design unit 1: inst_register_data-IR_inst" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/inst_register_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register_data " "Found entity 1: inst_register_data" {  } { { "inst_register_data.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/inst_register_data.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-compute " "Found design unit 1: data_path-compute" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_extension-DE " "Found design unit 1: data_extension-DE" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_extension.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_extension " "Found entity 1: data_extension" {  } { { "data_extension.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continue_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file continue_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 continue_decoder-CD " "Found design unit 1: continue_decoder-CD" {  } { { "continue_decoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/continue_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""} { "Info" "ISGN_ENTITY_NAME" "1 continue_decoder " "Found entity 1: continue_decoder" {  } { { "continue_decoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/continue_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file all_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components_init " "Found design unit 1: components_init" {  } { { "all_components.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/all_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlpath-struct " "Found design unit 1: controlpath-struct" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlpath " "Found entity 1: controlpath" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-S1 " "Found design unit 1: shifter_1-S1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "Shifter.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Shifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-struct " "Found design unit 1: TopLevel-struct" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651296213985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296213985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651296214077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:Datapath " "Elaborating entity \"data_path\" for hierarchy \"data_path:Datapath\"" {  } { { "Toplevel.vhdl" "Datapath" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214085 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loop_out data_path.vhd(57) " "VHDL Signal Declaration warning at data_path.vhd(57): used implicit default value for signal \"loop_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214085 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zero_out data_path.vhd(60) " "VHDL Signal Declaration warning at data_path.vhd(60): used implicit default value for signal \"zero_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214085 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry_out data_path.vhd(63) " "VHDL Signal Declaration warning at data_path.vhd(63): used implicit default value for signal \"carry_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214085 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_reg data_path.vhd(104) " "Verilog HDL or VHDL warning at data_path.vhd(104): object \"carry_reg\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_reg data_path.vhd(105) " "Verilog HDL or VHDL warning at data_path.vhd(105): object \"zero_reg\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_in data_path.vhd(127) " "Verilog HDL or VHDL warning at data_path.vhd(127): object \"PC_in\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_out data_path.vhd(128) " "VHDL Signal Declaration warning at data_path.vhd(128): used implicit default value for signal \"PC_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_addr_in data_path.vhd(131) " "Verilog HDL or VHDL warning at data_path.vhd(131): object \"mem_addr_in\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data_in data_path.vhd(132) " "Verilog HDL or VHDL warning at data_path.vhd(132): object \"mem_data_in\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_data_out data_path.vhd(133) " "VHDL Signal Declaration warning at data_path.vhd(133): used implicit default value for signal \"mem_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_1 data_path.vhd(142) " "VHDL Signal Declaration warning at data_path.vhd(142): used explicit default value for signal \"const_1\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "const_minus_1 data_path.vhd(143) " "VHDL Signal Declaration warning at data_path.vhd(143): used explicit default value for signal \"const_minus_1\" because signal was never assigned a value" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PE0_sig data_path.vhd(152) " "Verilog HDL or VHDL warning at data_path.vhd(152): object \"PE0_sig\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214093 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[0\] data_path.vhd(207) " "Inferred latch for \"data3_write\[0\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[1\] data_path.vhd(207) " "Inferred latch for \"data3_write\[1\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[2\] data_path.vhd(207) " "Inferred latch for \"data3_write\[2\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[3\] data_path.vhd(207) " "Inferred latch for \"data3_write\[3\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[4\] data_path.vhd(207) " "Inferred latch for \"data3_write\[4\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[5\] data_path.vhd(207) " "Inferred latch for \"data3_write\[5\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[6\] data_path.vhd(207) " "Inferred latch for \"data3_write\[6\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[7\] data_path.vhd(207) " "Inferred latch for \"data3_write\[7\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[8\] data_path.vhd(207) " "Inferred latch for \"data3_write\[8\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[9\] data_path.vhd(207) " "Inferred latch for \"data3_write\[9\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[10\] data_path.vhd(207) " "Inferred latch for \"data3_write\[10\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[11\] data_path.vhd(207) " "Inferred latch for \"data3_write\[11\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[12\] data_path.vhd(207) " "Inferred latch for \"data3_write\[12\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[13\] data_path.vhd(207) " "Inferred latch for \"data3_write\[13\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[14\] data_path.vhd(207) " "Inferred latch for \"data3_write\[14\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data3_write\[15\] data_path.vhd(207) " "Inferred latch for \"data3_write\[15\]\" at data_path.vhd(207)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 207 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[0\] data_path.vhd(202) " "Inferred latch for \"adr3_write\[0\]\" at data_path.vhd(202)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[1\] data_path.vhd(202) " "Inferred latch for \"adr3_write\[1\]\" at data_path.vhd(202)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr3_write\[2\] data_path.vhd(202) " "Inferred latch for \"adr3_write\[2\]\" at data_path.vhd(202)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[0\] data_path.vhd(197) " "Inferred latch for \"adr1_read\[0\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[1\] data_path.vhd(197) " "Inferred latch for \"adr1_read\[1\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adr1_read\[2\] data_path.vhd(197) " "Inferred latch for \"adr1_read\[2\]\" at data_path.vhd(197)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[0\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[0\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[1\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[1\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[2\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[2\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[3\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[3\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[4\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[4\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[5\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[5\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[6\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[6\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[7\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[7\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[8\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[8\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[9\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[9\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[10\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[10\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[11\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[11\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[12\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[12\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[13\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[13\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[14\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[14\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2_data_in\[15\] data_path.vhd(187) " "Inferred latch for \"T2_data_in\[15\]\" at data_path.vhd(187)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[0\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[0\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[1\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[1\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[2\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[2\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[3\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[3\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[4\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[4\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[5\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[5\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[6\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[6\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[7\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[7\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[8\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[8\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[9\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[9\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[10\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[10\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[11\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[11\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[12\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[12\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[13\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[13\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[14\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[14\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1_data_in\[15\] data_path.vhd(182) " "Inferred latch for \"T1_data_in\[15\]\" at data_path.vhd(182)" {  } { { "data_path.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214101 "|Toplevel|data_path:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "continue_decoder data_path:Datapath\|continue_decoder:CD " "Elaborating entity \"continue_decoder\" for hierarchy \"data_path:Datapath\|continue_decoder:CD\"" {  } { { "data_path.vhd" "CD" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214133 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "continue_var continue_decoder.vhd(17) " "VHDL Process Statement warning at continue_decoder.vhd(17): inferring latch(es) for signal or variable \"continue_var\", which holds its previous value in one or more paths through the process" {  } { { "continue_decoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/continue_decoder.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214141 "|data_path|continue_decoder:CD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "continue_var continue_decoder.vhd(26) " "Inferred latch for \"continue_var\" at continue_decoder.vhd(26)" {  } { { "continue_decoder.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/continue_decoder.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214141 "|data_path|continue_decoder:CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_extension data_path:Datapath\|data_extension:DE " "Elaborating entity \"data_extension\" for hierarchy \"data_path:Datapath\|data_extension:DE\"" {  } { { "data_path.vhd" "DE" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_9 data_path:Datapath\|sign_extender_9:SE9 " "Elaborating entity \"sign_extender_9\" for hierarchy \"data_path:Datapath\|sign_extender_9:SE9\"" {  } { { "data_path.vhd" "SE9" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_6 data_path:Datapath\|sign_extender_6:SE6 " "Elaborating entity \"sign_extender_6\" for hierarchy \"data_path:Datapath\|sign_extender_6:SE6\"" {  } { { "data_path.vhd" "SE6" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1 data_path:Datapath\|shifter_1:S1 " "Elaborating entity \"shifter_1\" for hierarchy \"data_path:Datapath\|shifter_1:S1\"" {  } { { "data_path.vhd" "S1" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_register_data data_path:Datapath\|inst_register_data:Inst_register " "Elaborating entity \"inst_register_data\" for hierarchy \"data_path:Datapath\|inst_register_data:Inst_register\"" {  } { { "data_path.vhd" "Inst_register" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register data_path:Datapath\|instruction_register:ID " "Elaborating entity \"instruction_register\" for hierarchy \"data_path:Datapath\|instruction_register:ID\"" {  } { { "data_path.vhd" "ID" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_variable instruction_register.vhd(41) " "VHDL Process Statement warning at instruction_register.vhd(41): inferring latch(es) for signal or variable \"carry_variable\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_variable instruction_register.vhd(41) " "VHDL Process Statement warning at instruction_register.vhd(41): inferring latch(es) for signal or variable \"zero_variable\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inst_op_variable instruction_register.vhd(41) " "VHDL Process Statement warning at instruction_register.vhd(41): inferring latch(es) for signal or variable \"inst_op_variable\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 41 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inst_type_variable instruction_register.vhd(61) " "VHDL Process Statement warning at instruction_register.vhd(61): inferring latch(es) for signal or variable \"inst_type_variable\", which holds its previous value in one or more paths through the process" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type_variable\[0\] instruction_register.vhd(64) " "Inferred latch for \"inst_type_variable\[0\]\" at instruction_register.vhd(64)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type_variable\[1\] instruction_register.vhd(64) " "Inferred latch for \"inst_type_variable\[1\]\" at instruction_register.vhd(64)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type_variable\[2\] instruction_register.vhd(64) " "Inferred latch for \"inst_type_variable\[2\]\" at instruction_register.vhd(64)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_type_variable\[3\] instruction_register.vhd(64) " "Inferred latch for \"inst_type_variable\[3\]\" at instruction_register.vhd(64)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_op_variable\[0\] instruction_register.vhd(51) " "Inferred latch for \"inst_op_variable\[0\]\" at instruction_register.vhd(51)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inst_op_variable\[1\] instruction_register.vhd(51) " "Inferred latch for \"inst_op_variable\[1\]\" at instruction_register.vhd(51)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_variable instruction_register.vhd(51) " "Inferred latch for \"zero_variable\" at instruction_register.vhd(51)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_variable instruction_register.vhd(51) " "Inferred latch for \"carry_variable\" at instruction_register.vhd(51)" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 "|data_path|instruction_register:ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder data_path:Datapath\|PriorityEncoder:PE " "Elaborating entity \"PriorityEncoder\" for hierarchy \"data_path:Datapath\|PriorityEncoder:PE\"" {  } { { "data_path.vhd" "PE" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file data_path:Datapath\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"data_path:Datapath\|reg_file:RF\"" {  } { { "data_path.vhd" "RF" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(90) " "VHDL Process Statement warning at reg_file.vhd(90): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(92) " "VHDL Process Statement warning at reg_file.vhd(92): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(94) " "VHDL Process Statement warning at reg_file.vhd(94): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(96) " "VHDL Process Statement warning at reg_file.vhd(96): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(98) " "VHDL Process Statement warning at reg_file.vhd(98): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(100) " "VHDL Process Statement warning at reg_file.vhd(100): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(102) " "VHDL Process Statement warning at reg_file.vhd(102): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(104) " "VHDL Process Statement warning at reg_file.vhd(104): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_0 reg_file.vhd(108) " "VHDL Process Statement warning at reg_file.vhd(108): signal \"reg_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_1 reg_file.vhd(110) " "VHDL Process Statement warning at reg_file.vhd(110): signal \"reg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_2 reg_file.vhd(112) " "VHDL Process Statement warning at reg_file.vhd(112): signal \"reg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_3 reg_file.vhd(114) " "VHDL Process Statement warning at reg_file.vhd(114): signal \"reg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_4 reg_file.vhd(116) " "VHDL Process Statement warning at reg_file.vhd(116): signal \"reg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_5 reg_file.vhd(118) " "VHDL Process Statement warning at reg_file.vhd(118): signal \"reg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_6 reg_file.vhd(120) " "VHDL Process Statement warning at reg_file.vhd(120): signal \"reg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_7 reg_file.vhd(122) " "VHDL Process Statement warning at reg_file.vhd(122): signal \"reg_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_1_var reg_file.vhd(83) " "VHDL Process Statement warning at reg_file.vhd(83): inferring latch(es) for signal or variable \"data_out_1_var\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_2_var reg_file.vhd(83) " "VHDL Process Statement warning at reg_file.vhd(83): inferring latch(es) for signal or variable \"data_out_2_var\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 83 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[0\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[0\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[1\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[1\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[2\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[2\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[3\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[3\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[4\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[4\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[5\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[5\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[6\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[6\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[7\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[7\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[8\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[8\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[9\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[9\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[10\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[10\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[11\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[11\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[12\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[12\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[13\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[13\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[14\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[14\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_2_var\[15\] reg_file.vhd(88) " "Inferred latch for \"data_out_2_var\[15\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[0\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[0\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[1\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[1\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[2\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[2\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[3\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[3\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[4\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[4\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[5\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[5\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[6\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[6\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[7\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[7\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[8\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[8\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[9\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[9\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[10\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[10\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[11\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[11\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[12\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[12\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[13\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[13\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[14\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[14\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out_1_var\[15\] reg_file.vhd(88) " "Inferred latch for \"data_out_1_var\[15\]\" at reg_file.vhd(88)" {  } { { "reg_file.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/reg_file.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|reg_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_path:Datapath\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"data_path:Datapath\|ALU:ALU1\"" {  } { { "data_path.vhd" "ALU1" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_sig alu.vhd(36) " "VHDL Process Statement warning at alu.vhd(36): inferring latch(es) for signal or variable \"alu_out_sig\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[0\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[0\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[1\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[1\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[2\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[2\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[3\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[3\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[4\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[4\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[5\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[5\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[6\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[6\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[7\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[7\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[8\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[8\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[9\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[9\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[10\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[10\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[11\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[11\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[12\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[12\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214157 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[13\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[13\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[14\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[14\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|data_path|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_sig\[15\] alu.vhd(36) " "Inferred latch for \"alu_out_sig\[15\]\" at alu.vhd(36)" {  } { { "alu.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/alu.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|data_path|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_data data_path:Datapath\|register_data:T1 " "Elaborating entity \"register_data\" for hierarchy \"data_path:Datapath\|register_data:T1\"" {  } { { "data_path.vhd" "T1" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/data_path.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:FSM_control " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:FSM_control\"" {  } { { "Toplevel.vhdl" "FSM_control" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_a2_select RISC.vhd(37) " "VHDL Signal Declaration warning at RISC.vhd(37): used implicit default value for signal \"rf_a2_select\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nrf_a2 RISC.vhd(307) " "Verilog HDL or VHDL warning at RISC.vhd(307): object \"nrf_a2\" assigned a value but never read" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_enable RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"ir_enable\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"pc_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"alu_a_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"alu_b_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_add_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"mem_add_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_data RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"mem_data\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_write RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"rf_write\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_read RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"rf_read\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a1_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"rf_a1_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"rf_a3_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3_select RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"rf_d3_select\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1 RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"t1\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_en RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"carry_en\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_en RISC.vhd(293) " "VHDL Process Statement warning at RISC.vhd(293): inferring latch(es) for signal or variable \"zero_en\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_en RISC.vhd(293) " "Inferred latch for \"zero_en\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_en RISC.vhd(293) " "Inferred latch for \"carry_en\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[0\] RISC.vhd(293) " "Inferred latch for \"t2\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[1\] RISC.vhd(293) " "Inferred latch for \"t2\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[2\] RISC.vhd(293) " "Inferred latch for \"t2\[2\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[0\] RISC.vhd(293) " "Inferred latch for \"t1\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[1\] RISC.vhd(293) " "Inferred latch for \"t1\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3_select\[0\] RISC.vhd(293) " "Inferred latch for \"rf_d3_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214165 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3_select\[1\] RISC.vhd(293) " "Inferred latch for \"rf_d3_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3_select\[2\] RISC.vhd(293) " "Inferred latch for \"rf_d3_select\[2\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3_select\[0\] RISC.vhd(293) " "Inferred latch for \"rf_a3_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3_select\[1\] RISC.vhd(293) " "Inferred latch for \"rf_a3_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1_select RISC.vhd(293) " "Inferred latch for \"rf_a1_select\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_read RISC.vhd(293) " "Inferred latch for \"rf_read\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_write RISC.vhd(293) " "Inferred latch for \"rf_write\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read RISC.vhd(293) " "Inferred latch for \"mem_read\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write RISC.vhd(293) " "Inferred latch for \"mem_write\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data RISC.vhd(293) " "Inferred latch for \"mem_data\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_select\[0\] RISC.vhd(293) " "Inferred latch for \"mem_add_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add_select\[1\] RISC.vhd(293) " "Inferred latch for \"mem_add_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_select\[0\] RISC.vhd(293) " "Inferred latch for \"alu_b_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_select\[1\] RISC.vhd(293) " "Inferred latch for \"alu_b_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_select\[2\] RISC.vhd(293) " "Inferred latch for \"alu_b_select\[2\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_select\[0\] RISC.vhd(293) " "Inferred latch for \"alu_a_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_select\[1\] RISC.vhd(293) " "Inferred latch for \"alu_a_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] RISC.vhd(293) " "Inferred latch for \"alu_op\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] RISC.vhd(293) " "Inferred latch for \"alu_op\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_select\[0\] RISC.vhd(293) " "Inferred latch for \"pc_select\[0\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_select\[1\] RISC.vhd(293) " "Inferred latch for \"pc_select\[1\]\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_enable RISC.vhd(293) " "Inferred latch for \"ir_enable\" at RISC.vhd(293)" {  } { { "RISC.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/RISC.vhd" 293 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214173 "|Toplevel|controlpath:FSM_control"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_path:Datapath\|instruction_register:ID\|inst_type_variable\[0\] " "LATCH primitive \"data_path:Datapath\|instruction_register:ID\|inst_type_variable\[0\]\" is permanently disabled" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651296214325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_path:Datapath\|instruction_register:ID\|inst_type_variable\[2\] " "LATCH primitive \"data_path:Datapath\|instruction_register:ID\|inst_type_variable\[2\]\" is permanently disabled" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651296214325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_path:Datapath\|instruction_register:ID\|inst_type_variable\[3\] " "LATCH primitive \"data_path:Datapath\|instruction_register:ID\|inst_type_variable\[3\]\" is permanently disabled" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651296214325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_path:Datapath\|instruction_register:ID\|inst_type_variable\[0\] " "LATCH primitive \"data_path:Datapath\|instruction_register:ID\|inst_type_variable\[0\]\" is permanently disabled" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651296214333 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "data_path:Datapath\|instruction_register:ID\|inst_type_variable\[3\] " "LATCH primitive \"data_path:Datapath\|instruction_register:ID\|inst_type_variable\[3\]\" is permanently disabled" {  } { { "instruction_register.vhd" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/instruction_register.vhd" 64 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1651296214333 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651296214501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "100 " "100 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651296214613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651296214653 "|TopLevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Toplevel.vhdl" "" { Text "C:/Users/ganat/Downloads/MAIN_PROJECT/MAIN_PROJECT/RISC/Toplevel.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651296214653 "|TopLevel|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651296214653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651296214653 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651296214653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651296214653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651296214773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 30 10:53:34 2022 " "Processing ended: Sat Apr 30 10:53:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651296214773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651296214773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651296214773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651296214773 ""}
