#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Aug 24 12:52:57 2016
# Process ID: 2667
# Current directory: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado
# Command line: vivado vivado.xpr
# Log file: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.log
# Journal file: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 5848.969 ; gain = 164.367 ; free physical = 14445 ; free virtual = 31384
reset_project
launch_runs impl_1 -to_step write_bitstream
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PCIeGen2x8If128'...
[Wed Aug 24 12:54:41 2016] Launched PCIeGen2x8If128_synth_1, synth_1...
Run output will be captured here:
PCIeGen2x8If128_synth_1: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/PCIeGen2x8If128_synth_1/runme.log
synth_1: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/synth_1/runme.log
[Wed Aug 24 12:54:41 2016] Launched impl_1...
Run output will be captured here: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 5891.816 ; gain = 40.848 ; free physical = 14391 ; free virtual = 31343
open_run impl_1
INFO: [Netlist 29-17] Analyzing 5738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/.Xil/Vivado-2667-fpgaserv/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/src/ip_pcie/source/PCIeGen2x8If128-PCIE_X1Y0.xdc:121]
INFO: [Timing 38-2] Deriving generated clocks [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/src/ip_pcie/source/PCIeGen2x8If128-PCIE_X1Y0.xdc:121]
create_generated_clock: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 7217.828 ; gain = 701.797 ; free physical = 12603 ; free virtual = 30062
Finished Parsing XDC File [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/.Xil/Vivado-2667-fpgaserv/dcp/top_early.xdc]
Parsing XDC File [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/.Xil/Vivado-2667-fpgaserv/dcp/top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/src/top.xdc:165]
Finished Parsing XDC File [/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/.Xil/Vivado-2667-fpgaserv/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7383.398 ; gain = 132.898 ; free physical = 12439 ; free virtual = 29898
Restored from archive | CPU: 6.420000 secs | Memory: 128.128448 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7383.398 ; gain = 132.898 ; free physical = 12439 ; free virtual = 29898
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3203 instances were transformed.
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 3120 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 9 instances

open_run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 7663.988 ; gain = 1737.145 ; free physical = 12351 ; free virtual = 29648
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Performance_Explore [get_runs impl_1]
reset_run impl_1
launch_runs impl_1
[Wed Aug 24 13:36:15 2016] Launched impl_1...
Run output will be captured here: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7718.309 ; gain = 0.000 ; free physical = 11951 ; free virtual = 29277
launch_runs impl_1 -to_step write_bitstream
[Wed Aug 24 13:48:02 2016] Launched impl_1...
Run output will be captured here: /home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203341351A
set_property PROGRAM.FILE {/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/home/kobayashi/PCIe_test/branches/IEICE/8-way_2-tree/vivado/vivado.runs/impl_1/top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7718.309 ; gain = 0.000 ; free physical = 12148 ; free virtual = 29487
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx485t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 24 13:52:10 2016...
