# started on Tue Jan 14 14:00:28 2025

2002.20	msec	task-clock:u	2002197105	100.00	1.000	CPUs utilized
0		context-switches:u	2002197105	100.00	0.000	/sec
0		cpu-migrations:u	2002197105	100.00	0.000	/sec
34		page-faults:u	2002197105	100.00	16.981	/sec
4798386761		cycles:u	994209612	49.00	2.397	GHz
6944584612		instructions:u	994194903	49.00	1.45	insn per cycle
2272768074		branches:u	994194368	49.00	1.135	G/sec
3607		branch-misses:u	994513549	49.00	0.00	of all branches
72294		L1-dcache-loads:u	998516532	49.00	36.107	K/sec
3317		L1-dcache-load-misses:u	1002517032	50.00	4.59	of all L1-dcache accesses
6355		LLC-loads:u	1006510311	50.00	3.174	K/sec
2		LLC-load-misses:u	864002124	43.00	0.03	of all LL-cache accesses
4294664299		L1-icache-loads:u	864001980	43.00	2.145	G/sec
4		L1-icache-load-misses:u	864001203	43.00	0.00	of all L1-icache accesses
6553		dTLB-loads:u	863681999	43.00	3.273	K/sec
104		dTLB-load-misses:u	859678648	42.00	1.59	of all dTLB cache accesses
4294114557		iTLB-loads:u	855685128	42.00	2.145	G/sec
68		iTLB-load-misses:u	851684853	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
