#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 16 17:18:07 2024
# Process ID: 33584
# Current directory: C:/ECE385labsandreports/prjmichk/prjmic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22092 C:\ECE385labsandreports\prjmichk\prjmic\prjmic.xpr
# Log file: C:/ECE385labsandreports/prjmichk/prjmic/vivado.log
# Journal file: C:/ECE385labsandreports/prjmichk/prjmic\vivado.jou
# Running On: DESKTOP-1SML9H2, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 17005 MB
#-----------------------------------------------------------
start_gui
open_project C:/ECE385labsandreports/prjmichk/prjmic/prjmic.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {Microcontroller}}  [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property CONFIG.C_ALL_OUTPUTS {1} [get_bd_cells axi_gpio_0]
set_property name axi_gpio_led [get_bd_cells axi_gpio_0]
set_property CONFIG.C_BAUDRATE {115200} [get_bd_cells axi_uartlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_mic [get_bd_cells axi_gpio_0]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_mic]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name axi_gpio_rst [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_rst]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_led/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_led/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_led/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_mic/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_mic/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_mic/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_rst/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_rst/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_rst/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
delete_bd_objs [get_bd_nets microblaze_0_intr] [get_bd_cells microblaze_0_xlconcat]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_axi_intc/intr]
set_property name gpio_rtl_rst [get_bd_intf_ports gpio_rtl_2]
set_property name gpio_rtl_mic [get_bd_intf_ports gpio_rtl_1]
set_property name gpio_rtl_led [get_bd_intf_ports gpio_rtl_0]
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs mb_block]
open_bd_design {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/bd/mb_block/mb_block.bd}
startgroup
set_property CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} [get_bd_cells clk_wiz_1]
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_0_1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {New External Port} Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
validate_bd_design
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {149.849} \
  CONFIG.CLKOUT1_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_JITTER {275.069} \
  CONFIG.CLKOUT2_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {4.78516} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {128} \
  CONFIG.NUM_OUT_CLKS {2} \
] [get_bd_cells clk_wiz_1]
endgroup
disconnect_bd_net /microblaze_0_Clk [get_bd_pins axi_gpio_mic/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_1/clk_out2] [get_bd_pins axi_gpio_mic/s_axi_aclk]
validate_bd_design
undo
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_1/clk_out1 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_mic/s_axi_aclk]
undo
undo
undo
validate_bd_design -force
validate_bd_design -force
save_bd_design
close_bd_design [get_bd_designs mb_block]
make_wrapper -files [get_files C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/bd/mb_block/mb_block.bd] -top
add_files -norecurse c:/ECE385labsandreports/prjmichk/prjmic/prjmic.gen/sources_1/bd/mb_block/hdl/mb_block_wrapper.v
import_files -norecurse C:/ECE385labsandreports/prjmichk/resources/design_source/mb_intro_top.sv
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mb_intro_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {275.069} \
  CONFIG.CLKOUT1_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {4.78516} \
  CONFIG.CLKOUT2_JITTER {275.069} \
  CONFIG.CLKOUT2_PHASE_ERROR {130.058} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {4.78516} \
  CONFIG.CLKOUT2_USED {false} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {128.000} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {1} \
  CONFIG.NUM_OUT_CLKS {1} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/ECE385labsandreports/prjmichk/prjmic/prjmic.ip_user_files/sim_scripts -ip_user_files_dir C:/ECE385labsandreports/prjmichk/prjmic/prjmic.ip_user_files -ipstatic_source_dir C:/ECE385labsandreports/prjmichk/prjmic/prjmic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ECE385labsandreports/prjmichk/prjmic/prjmic.cache/compile_simlib/modelsim} {questa=C:/ECE385labsandreports/prjmichk/prjmic/prjmic.cache/compile_simlib/questa} {riviera=C:/ECE385labsandreports/prjmichk/prjmic/prjmic.cache/compile_simlib/riviera} {activehdl=C:/ECE385labsandreports/prjmichk/prjmic/prjmic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/new
close [ open C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/new/mic_filter.sv w ]
add_files C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/new/mic_filter.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/bd/mb_block/mb_block.bd}
close_bd_design [get_bd_designs mb_block]
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_bd_design {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/sources_1/bd/mb_block/mb_block.bd}
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_bd_design [get_bd_designs mb_block]
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {mic_data_filtered[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {mic_data_filtered[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {mic_data_filtered[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {mic_data_filtered[3]}]]
place_ports {mic_data_filtered[0]} C13
place_ports {mic_data_filtered[1]} C14
place_ports {mic_data_filtered[2]} D14
place_ports {mic_data_filtered[3]} D15
place_ports {mic_data_filtered[4]} D16
place_ports {mic_data_filtered[5]} F18
place_ports {mic_data_filtered[6]} E17
place_ports {mic_data_filtered[7]} D17
set_property IOSTANDARD LVCMOS33 [get_ports [list {mic_data_filtered[7]} {mic_data_filtered[6]} {mic_data_filtered[5]} {mic_data_filtered[4]} {mic_data_filtered[3]} {mic_data_filtered[2]} {mic_data_filtered[1]} {mic_data_filtered[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btn]]
place_ports btn J2
place_ports clk N15
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports mic_clock E12
place_ports mic_data D12
set_property IOSTANDARD LVCMOS33 [get_ports [list mic_data]]
set_property IOSTANDARD LVCMOS33 [get_ports [list mic_clock]]
file mkdir C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/constrs_1/new
close [ open C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/constrs_1/new/mic_pins.xdc w ]
add_files -fileset constrs_1 C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/constrs_1/new/mic_pins.xdc
set_property target_constrs_file C:/ECE385labsandreports/prjmichk/prjmic/prjmic.srcs/constrs_1/new/mic_pins.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.runs/impl_1/mb_intro_top.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.runs/impl_1/mb_intro_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/ECE385labsandreports/prjmichk/prjmic/prjmic.runs/impl_1/mb_intro_top.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_hw_manager
