
*** Running vivado
    with args -log autoencoder_AWGN_adder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source autoencoder_AWGN_adder_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Jul 26 22:08:01 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source autoencoder_AWGN_adder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 514.539 ; gain = 199.344
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/encoder_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/contraint_layer_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vansh/vck/NN_on_FPGA/decoder_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top autoencoder_AWGN_adder_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1374.727 ; gain = 447.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'h4000 truncated to fit in 14 bits [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:43]
WARNING: [Synth 8-10929] literal value 'h4000 truncated to fit in 14 bits [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:44]
INFO: [Synth 8-6157] synthesizing module 'autoencoder_AWGN_adder_0_0' [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/synth/autoencoder_AWGN_adder_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AWGN_adder' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'snr_mult.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v:56]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/snr_lut.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v:96]
INFO: [Synth 8-6157] synthesizing module 'snr_mult' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/.Xil/Vivado-81552-DESKTOP-UUAKG5T/realtime/snr_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snr_mult' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/.Xil/Vivado-81552-DESKTOP-UUAKG5T/realtime/snr_mult_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AWGN' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/AWGN.v:4]
INFO: [Synth 8-6157] synthesizing module 'taus' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/taus.v:4]
INFO: [Synth 8-6155] done synthesizing module 'taus' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/taus.v:4]
INFO: [Synth 8-6157] synthesizing module 'log' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v:4]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/lnc2h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v:74]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/lnc1h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v:75]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/lnc0h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v:76]
INFO: [Synth 8-6157] synthesizing module 'lzdetector' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized0' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized1' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized2' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized3' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized4' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'twobitlzd' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/twobitlzd.v:5]
INFO: [Synth 8-6155] done synthesizing module 'twobitlzd' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/twobitlzd.v:5]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized4' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized3' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized2' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized1' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized0' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lzdetector' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
	Parameter BIT_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'log' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/log.v:4]
INFO: [Synth 8-6157] synthesizing module 'sqrt' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v:4]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/sqrtc1h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v:55]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/sqrtc0h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v:56]
INFO: [Synth 8-6157] synthesizing module 'lzdetector__parameterized5' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
	Parameter INPUT_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lzdetector__parameterized5' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/lzdetector.v:3]
INFO: [Synth 8-6157] synthesizing module 'shifter__parameterized0' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
	Parameter BIT_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter__parameterized0' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
INFO: [Synth 8-6157] synthesizing module 'shifter__parameterized1' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
	Parameter BIT_WIDTH bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shifter__parameterized1' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/shifter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sqrt' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sqrt.v:4]
INFO: [Synth 8-6157] synthesizing module 'sincos' [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:5]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/cosc1h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:81]
INFO: [Synth 8-3876] $readmem data file '../../../../../MATLAB/cosc0h.txt' is read successfully [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:82]
INFO: [Synth 8-6155] done synthesizing module 'sincos' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/sincos.v:5]
INFO: [Synth 8-6155] done synthesizing module 'AWGN' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/imports/new/AWGN.v:4]
INFO: [Synth 8-6155] done synthesizing module 'AWGN_adder' (0#1) [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.srcs/sources_1/new/AWGN_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'autoencoder_AWGN_adder_0_0' (0#1) [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/synth/autoencoder_AWGN_adder_0_0.v:53]
WARNING: [Synth 8-7129] Port I_noisy_ack in module AWGN_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_noisy_ack in module AWGN_adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1487.621 ; gain = 560.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1487.621 ; gain = 560.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1487.621 ; gain = 560.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1487.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/snr_mult/snr_mult/snr_mult_in_context.xdc] for cell 'inst/snr_mult_inst_0'
Finished Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/snr_mult/snr_mult/snr_mult_in_context.xdc] for cell 'inst/snr_mult_inst_0'
Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/snr_mult/snr_mult/snr_mult_in_context.xdc] for cell 'inst/snr_mult_inst_1'
Finished Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/ip/snr_mult/snr_mult/snr_mult_in_context.xdc] for cell 'inst/snr_mult_inst_1'
Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/autoencoder_AWGN_adder_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.gen/sources_1/bd/autoencoder/ip/autoencoder_AWGN_adder_0_0/autoencoder_AWGN_adder_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1550.016 ; gain = 1.340
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/snr_mult_inst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/snr_mult_inst_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   80 Bit       Adders := 1     
	   3 Input   63 Bit       Adders := 1     
	   2 Input   62 Bit       Adders := 1     
	   3 Input   60 Bit       Adders := 1     
	   2 Input   59 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     21 Bit         XORs := 2     
	   2 Input     13 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	               6x32  Multipliers := 1     
+---Muxes : 
	   2 Input   58 Bit        Muxes := 6     
	   2 Input   48 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 6     
	  12 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP xx_bt, operation Mode is: A*B.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: Generating DSP xx_bt, operation Mode is: A*B.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: Generating DSP xx_bt, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: Generating DSP xx_bt, operation Mode is: A*B.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: Generating DSP xx_bt, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: operator xx_bt is absorbed into DSP xx_bt.
DSP Report: Generating DSP xxc2t, operation Mode is: A*B.
DSP Report: operator xxc2t is absorbed into DSP xxc2t.
DSP Report: operator xxc2t is absorbed into DSP xxc2t.
DSP Report: Generating DSP xxc2t, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xxc2t is absorbed into DSP xxc2t.
DSP Report: operator xxc2t is absorbed into DSP xxc2t.
DSP Report: Generating DSP xc1t, operation Mode is: A*B.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: Generating DSP xc1t, operation Mode is: A*B.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: Generating DSP xc1t, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: operator xc1t is absorbed into DSP xc1t.
DSP Report: Generating DSP e_temp, operation Mode is: (A:0x17f8)*B.
DSP Report: operator e_temp is absorbed into DSP e_temp.
DSP Report: operator e_temp is absorbed into DSP e_temp.
DSP Report: Generating DSP e_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator e_temp is absorbed into DSP e_temp.
DSP Report: operator e_temp is absorbed into DSP e_temp.
DSP Report: Generating DSP sqrt_module/y_ft, operation Mode is: C+A*B.
DSP Report: operator sqrt_module/y_ft is absorbed into DSP sqrt_module/y_ft.
DSP Report: operator sqrt_module/xc1 is absorbed into DSP sqrt_module/y_ft.
DSP Report: Generating DSP cos_module/c1x_sin, operation Mode is: A*B.
DSP Report: operator cos_module/c1x_sin is absorbed into DSP cos_module/c1x_sin.
DSP Report: Generating DSP out1t, operation Mode is: A*B.
DSP Report: operator out1t is absorbed into DSP out1t.
DSP Report: Generating DSP cos_module/c1x_cos, operation Mode is: A*B.
DSP Report: operator cos_module/c1x_cos is absorbed into DSP cos_module/c1x_cos.
DSP Report: Generating DSP out2t, operation Mode is: A*B.
DSP Report: operator out2t is absorbed into DSP out2t.
WARNING: [Synth 8-7129] Port I_noisy_ack in module AWGN_adder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Q_noisy_ack in module AWGN_adder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
 Sort Area is  xx_bt_b : 0 0 : 3340 6695 : Used 1 time 0
 Sort Area is  xx_bt_b : 0 1 : 3355 6695 : Used 1 time 0
 Sort Area is  xc1t_3 : 0 0 : 3234 6473 : Used 1 time 0
 Sort Area is  xc1t_3 : 0 1 : 3239 6473 : Used 1 time 0
 Sort Area is  xx_bt_8 : 0 0 : 2701 6056 : Used 1 time 0
 Sort Area is  xx_bt_8 : 0 1 : 3355 6056 : Used 1 time 0
 Sort Area is  xxc2t_f : 0 0 : 2026 4447 : Used 1 time 0
 Sort Area is  xxc2t_f : 0 1 : 2421 4447 : Used 1 time 0
 Sort Area is  out1t_16 : 0 0 : 2126 2126 : Used 1 time 0
 Sort Area is  out2t_19 : 0 0 : 2126 2126 : Used 1 time 0
 Sort Area is  sqrt_module/y_ft_14 : 0 0 : 2005 2005 : Used 1 time 0
 Sort Area is  e_temp_0 : 0 0 : 378 1534 : Used 1 time 0
 Sort Area is  e_temp_0 : 0 1 : 1156 1534 : Used 1 time 0
 Sort Area is  xx_bt_d : 0 0 : 1026 1026 : Used 1 time 0
 Sort Area is  xc1t_6 : 0 0 : 986 986 : Used 1 time 0
 Sort Area is  cos_module/c1x_cos_18 : 0 0 : 528 528 : Used 1 time 0
 Sort Area is  cos_module/c1x_sin_12 : 0 0 : 528 528 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|log         | c2_mem     | 256x13        | LUT            | 
|log         | c1_mem     | 256x22        | LUT            | 
|log         | c0_mem     | 256x30        | LUT            | 
|sqrt        | c0_mem     | 128x20        | LUT            | 
|sqrt        | c1_mem     | 128x12        | LUT            | 
|sincos      | c1_mem     | 128x12        | LUT            | 
|sincos      | c0_mem     | 128x19        | LUT            | 
|sincos      | c1_mem     | 128x12        | LUT            | 
|sincos      | c0_mem     | 128x19        | LUT            | 
|log         | p_0_out    | 256x13        | LUT            | 
|log         | p_0_out    | 256x22        | LUT            | 
|log         | p_0_out    | 256x30        | LUT            | 
|AWGN        | p_0_out    | 128x20        | LUT            | 
|AWGN        | p_0_out    | 128x12        | LUT            | 
|AWGN        | p_0_out    | 128x12        | LUT            | 
|AWGN        | p_0_out    | 128x19        | LUT            | 
|AWGN        | p_0_out    | 128x12        | LUT            | 
|AWGN        | p_0_out    | 128x19        | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|log         | A*B            | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (PCIN>>17)+A*B | 24     | 14     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B            | 23     | 7      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B            | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (PCIN>>17)+A*B | 23     | 18     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (A:0x17f8)*B   | 7      | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | (PCIN>>17)+A*B | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sqrt        | C+A*B          | 24     | 12     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sincos      | A*B            | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AWGN        | A*B            | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sincos      | A*B            | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AWGN        | A*B            | 18     | 16     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:27 . Memory (MB): peak = 1550.016 ; gain = 622.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:31 . Memory (MB): peak = 1571.504 ; gain = 643.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:34 . Memory (MB): peak = 1587.539 ; gain = 659.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:46 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AWGN        | A*B          | 17     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|AWGN        | A*B          | 17     | 18     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sincos      | A*B          | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sincos      | A*B          | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 23     | 6      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | PCIN>>17+A*B | 23     | 17     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | PCIN>>17+A*B | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | PCIN>>17+A*B | 23     | 0      | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 22     | 6      | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 22     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | PCIN>>17+A*B | 22     | 17     | -      | -      | 45     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | A*B          | 6      | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|log         | PCIN>>17+A*B | 15     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sqrt        | C+A*B        | 24     | 12     | 43     | -      | 43     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |snr_mult      |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |snr_mult |     2|
|3     |CARRY4   |   152|
|4     |DSP48E1  |    17|
|6     |LUT1     |    56|
|7     |LUT2     |   276|
|8     |LUT3     |   239|
|9     |LUT4     |   216|
|10    |LUT5     |   209|
|11    |LUT6     |   808|
|12    |MUXF7    |   109|
|13    |MUXF8    |    28|
|14    |FDRE     |   132|
|15    |FDSE     |    78|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:43 . Memory (MB): peak = 1602.359 ; gain = 612.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1602.359 ; gain = 674.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1611.496 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 306 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1615.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 76dda373
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:58 . Memory (MB): peak = 1615.160 ; gain = 1090.387
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1615.160 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vansh/vck/NN_on_FPGA/autoencoder/autoencoder.runs/autoencoder_AWGN_adder_0_0_synth_1/autoencoder_AWGN_adder_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file autoencoder_AWGN_adder_0_0_utilization_synth.rpt -pb autoencoder_AWGN_adder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 26 22:10:15 2024...
