/****************************************************************************************************
 * AArch64 miscellaneous operations
 ****************************************************************************************************/
#ifndef MISCELLANEOUS__H__
#define MISCELLANEOUS__H__

/****************************************************************************************************
 * TPIDR_EL0:           RW, 64bit, Thread Pointer/ID Register, EL0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * TPIDR_EL1:           RW, 64bit, Thread Pointer/ID Register, EL1
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * TPIDRRO_EL0:         RW, 64bit, Thread Pointer/ID Register, Read-Only, EL0
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * TPIDR_EL2:           RW, 64bit, Thread Pointer/ID Register, EL2
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

/****************************************************************************************************
 * TPIDR_EL3:           RW, 64bit, Thread Pointer/ID Register, EL3
 ****************************************************************************************************/
/* Unknown in 'DDI0500J_cortex_a53_trm.pdf' */

#endif  /* !MISCELLANEOUS__H__ */
