[GENERAL]
model_file: ../verilog/bin_gray_conversion.v[oh_gray2gray]

[DEFAULT]
bmc_length: 80
trace_prefix: trace_binbin
trace_vars_change: True
trace_all_vars: True

[preserved-values]
description: "Conversion is simmetric"
formula: in = out
verification: safety
prove: True
