{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514058425554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514058425557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 23 14:47:05 2017 " "Processing started: Sat Dec 23 14:47:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514058425557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058425557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058425557 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514058425705 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1514058425705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514058425989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514058425989 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514058437591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514058437594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058437598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058437598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparatorLessThan.vhd " "Can't analyze file -- file comparatorLessThan.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514058437603 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514058437607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438059 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438062 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438065 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count5bits " "Found entity 1: count5bits" {  } { { "count5bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438068 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514058438323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514058438326 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst4 " "Block or symbol \"NOT\" of instance \"inst4\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 688 1408 1456 720 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514058438330 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "count5bits inst1 " "Block or symbol \"count5bits\" of instance \"inst1\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514058438331 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK count5bits inst1 " "Port \"CLK\" of type count5bits and instance \"inst1\" is missing source signal" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1514058438332 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "controlsActive " "Pin \"controlsActive\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514058438332 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestclk " "Pin \"fbctestclk\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514058438333 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestrestart " "Pin \"fbctestrestart\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514058438333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438388 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514058438388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438461 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514058438461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058438531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438620 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514058438620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438645 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438648 ""}
{ "Warning" "WSGN_SEARCH_FILE" "loadsignalgen.vhd 2 1 " "Using design file loadsignalgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadSignalGen-BEHAVIOR " "Found design unit 1: loadSignalGen-BEHAVIOR" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438774 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadSignalGen " "Found entity 1: loadSignalGen" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514058438774 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514058438774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadSignalGen loadSignalGen:inst34 " "Elaborating entity \"loadSignalGen\" for hierarchy \"loadSignalGen:inst34\"" {  } { { "hexpointthermostat.bdf" "inst34" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 512 -664 -488 624 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5bits count5bits:inst15 " "Elaborating entity \"count5bits\" for hierarchy \"count5bits:inst15\"" {  } { { "hexpointthermostat.bdf" "inst15" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 712 896 992 840 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438810 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514058438810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "inst3" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514058438958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514058438958 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 584 1448 1560 672 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514058438958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fbc0 GND " "Pin \"fbc0\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 200 376 -824 "fbc0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514058439502 "|HexpointThermostat|fbc0"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc1 GND " "Pin \"fbc1\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 200 376 -808 "fbc1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514058439502 "|HexpointThermostat|fbc1"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc3 GND " "Pin \"fbc3\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -792 200 376 -776 "fbc3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514058439502 "|HexpointThermostat|fbc3"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc4 GND " "Pin \"fbc4\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -776 200 376 -760 "fbc4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514058439502 "|HexpointThermostat|fbc4"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc2 GND " "Pin \"fbc2\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -808 200 376 -792 "fbc2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514058439502 "|HexpointThermostat|fbc2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514058439502 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hiTrueSetDisp " "No output dependent on input pin \"hiTrueSetDisp\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 224 1064 1240 240 "hiTrueSetDisp" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514058439570 "|HexpointThermostat|hiTrueSetDisp"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "controlsActive " "No output dependent on input pin \"controlsActive\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 696 1240 1416 712 "controlsActive" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514058439570 "|HexpointThermostat|controlsActive"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestclk " "No output dependent on input pin \"fbctestclk\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514058439570 "|HexpointThermostat|fbctestclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestrestart " "No output dependent on input pin \"fbctestrestart\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514058439570 "|HexpointThermostat|fbctestrestart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1514058439570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514058439570 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514058439570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "308 " "Implemented 308 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514058439570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514058439570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514058439810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 23 14:47:19 2017 " "Processing ended: Sat Dec 23 14:47:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514058439810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514058439810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514058439810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514058439810 ""}
