Analysis & Synthesis report for HamsterBall
Sat May 27 11:17:30 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |HamsterBall|controller:u6|Keyboard:u0|state
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated
 13. Source assignments for ball:u5|altsyncram:altsyncram_component|altsyncram_ef81:auto_generated
 14. Parameter Settings for User Entity Instance: mymap:u2|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: ball:u5|altsyncram:altsyncram_component
 16. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_add_sub:Add0
 17. Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_add_sub:Add4
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "controller:u6|Keyboard:u0"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 27 11:17:30 2017    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; HamsterBall                              ;
; Top-level Entity Name              ; HamsterBall                              ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 463                                      ;
;     Total combinational functions  ; 433                                      ;
;     Dedicated logic registers      ; 194                                      ;
; Total registers                    ; 194                                      ;
; Total pins                         ; 20                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 602,112                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C70F672C8       ;                    ;
; Top-level entity name                                          ; HamsterBall        ; HamsterBall        ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+
; HamsterBall.vhd                  ; yes             ; User VHDL File                         ; E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd                  ;
; controller.vhd                   ; yes             ; User VHDL File                         ; E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd                   ;
; Keyboard.vhd                     ; yes             ; User VHDL File                         ; E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd                     ;
; VGA_640480.vhd                   ; yes             ; User VHDL File                         ; E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd                   ;
; ball.vhd                         ; yes             ; User Wizard-Generated File             ; E:/mycode/quartus/prj/clean_prj/HamsterBall/ball.vhd                         ;
; mymap.vhd                        ; yes             ; User Wizard-Generated File             ; E:/mycode/quartus/prj/clean_prj/HamsterBall/mymap.vhd                        ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; aglobal90.inc                    ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_6u71.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/mycode/quartus/prj/clean_prj/HamsterBall/db/altsyncram_6u71.tdf           ;
; ./map&mif/map-256.mif            ; yes             ; Auto-Found Memory Initialization File  ; E:/mycode/quartus/prj/clean_prj/HamsterBall/map&mif/map-256.mif              ;
; db/decode_ppa.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/mycode/quartus/prj/clean_prj/HamsterBall/db/decode_ppa.tdf                ;
; db/mux_akb.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/mycode/quartus/prj/clean_prj/HamsterBall/db/mux_akb.tdf                   ;
; db/altsyncram_ef81.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/mycode/quartus/prj/clean_prj/HamsterBall/db/altsyncram_ef81.tdf           ;
; ./map&mif/ball.mif               ; yes             ; Auto-Found Memory Initialization File  ; E:/mycode/quartus/prj/clean_prj/HamsterBall/map&mif/ball.mif                 ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                           ; d:/develop/altera/90/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; db/add_sub_5ri.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 463              ;
;                                             ;                  ;
; Total combinational functions               ; 433              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 211              ;
;     -- 3 input functions                    ; 104              ;
;     -- <=2 input functions                  ; 118              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 335              ;
;     -- arithmetic mode                      ; 98               ;
;                                             ;                  ;
; Total registers                             ; 194              ;
;     -- Dedicated logic registers            ; 194              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 20               ;
; Total memory bits                           ; 602112           ;
; Maximum fan-out node                        ; vga640480:u1|clk ;
; Maximum fan-out                             ; 277              ;
; Total fan-out                               ; 4025             ;
; Average fan-out                             ; 5.07             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
; |HamsterBall                              ; 433 (27)          ; 194 (15)     ; 602112      ; 0            ; 0       ; 0         ; 20   ; 0            ; |HamsterBall                                                                                                ; work         ;
;    |ball:u5|                              ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|ball:u5                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|ball:u5|altsyncram:altsyncram_component                                                        ; work         ;
;          |altsyncram_ef81:auto_generated| ; 0 (0)             ; 0 (0)        ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|ball:u5|altsyncram:altsyncram_component|altsyncram_ef81:auto_generated                         ; work         ;
;    |controller:u6|                        ; 71 (40)           ; 48 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|controller:u6                                                                                  ; work         ;
;       |Keyboard:u0|                       ; 31 (31)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|controller:u6|Keyboard:u0                                                                      ; work         ;
;    |mymap:u2|                             ; 108 (0)           ; 8 (0)        ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|mymap:u2                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 108 (0)           ; 8 (0)        ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|mymap:u2|altsyncram:altsyncram_component                                                       ; work         ;
;          |altsyncram_6u71:auto_generated| ; 108 (0)           ; 8 (8)        ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated                        ; work         ;
;             |decode_ppa:deep_decode|      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|decode_ppa:deep_decode ; work         ;
;             |mux_akb:mux2|                ; 92 (92)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2           ; work         ;
;    |vga640480:u1|                         ; 227 (195)         ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|vga640480:u1                                                                                   ; work         ;
;       |lpm_add_sub:Add0|                  ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|vga640480:u1|lpm_add_sub:Add0                                                                  ; work         ;
;          |add_sub_5ri:auto_generated|     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated                                       ; work         ;
;       |lpm_add_sub:Add4|                  ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|vga640480:u1|lpm_add_sub:Add4                                                                  ; work         ;
;          |add_sub_5ri:auto_generated|     ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HamsterBall|vga640480:u1|lpm_add_sub:Add4|add_sub_5ri:auto_generated                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+
; ball:u5|altsyncram:altsyncram_component|altsyncram_ef81:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 4096         ; 3            ; --           ; --           ; 12288  ; ./map&mif/ball.mif    ;
; mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 9            ; --           ; --           ; 589824 ; ./map&mif/map-256.mif ;
+------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HamsterBall|controller:u6|Keyboard:u0|state                                                                                                                ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+
; Name         ; state.finish ; state.stop ; state.parity ; state.d7 ; state.d6 ; state.d5 ; state.d4 ; state.d3 ; state.d2 ; state.d1 ; state.d0 ; state.start ; state.delay ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+
; state.delay  ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 0           ;
; state.start  ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1           ; 1           ;
; state.d0     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0           ; 1           ;
; state.d1     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0           ; 1           ;
; state.d2     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0           ; 1           ;
; state.d3     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d4     ; 0            ; 0          ; 0            ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d5     ; 0            ; 0          ; 0            ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d6     ; 0            ; 0          ; 0            ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.d7     ; 0            ; 0          ; 0            ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.parity ; 0            ; 0          ; 1            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.stop   ; 0            ; 1          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
; state.finish ; 1            ; 0          ; 0            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0           ; 1           ;
+--------------+--------------+------------+--------------+----------+----------+----------+----------+----------+----------+----------+----------+-------------+-------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 194   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; vga640480:u1|hs1                        ; 1       ;
; vga640480:u1|vs1                        ; 1       ;
; vga640480:u1|posx[2]                    ; 2       ;
; vga640480:u1|posx[3]                    ; 2       ;
; vga640480:u1|posx[5]                    ; 2       ;
; vga640480:u1|posy[2]                    ; 2       ;
; vga640480:u1|posy[3]                    ; 2       ;
; vga640480:u1|posy[5]                    ; 2       ;
; vga640480:u1|posy[8]                    ; 1       ;
; vga640480:u1|posyy[8]                   ; 1       ;
; vga640480:u1|posy[6]                    ; 1       ;
; vga640480:u1|posyy[6]                   ; 1       ;
; vga640480:u1|posy[7]                    ; 1       ;
; vga640480:u1|posyy[7]                   ; 1       ;
; vga640480:u1|posy[9]                    ; 1       ;
; vga640480:u1|posyy[9]                   ; 1       ;
; vga640480:u1|posxx[2]                   ; 1       ;
; vga640480:u1|posxx[3]                   ; 1       ;
; vga640480:u1|posxx[5]                   ; 1       ;
; vga640480:u1|posx[6]                    ; 1       ;
; vga640480:u1|posxx[6]                   ; 1       ;
; vga640480:u1|posx[7]                    ; 1       ;
; vga640480:u1|posxx[7]                   ; 1       ;
; vga640480:u1|posx[8]                    ; 1       ;
; vga640480:u1|posxx[8]                   ; 1       ;
; vga640480:u1|posx[9]                    ; 1       ;
; vga640480:u1|posxx[9]                   ; 1       ;
; vga640480:u1|posyy[2]                   ; 1       ;
; vga640480:u1|posyy[3]                   ; 1       ;
; vga640480:u1|posyy[5]                   ; 1       ;
; controller:u6|Keyboard:u0|break         ; 4       ;
; Total number of inverted registers = 31 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HamsterBall|controller:u6|vY[0]         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HamsterBall|controller:u6|vX[3]         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HamsterBall|vga640480:u1|addressBall[5] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HamsterBall|vga640480:u1|posy[4]        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HamsterBall|vga640480:u1|r1[0]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HamsterBall|vga640480:u1|g1[2]          ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HamsterBall|vga640480:u1|posy[5]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |HamsterBall|vga640480:u1|b1~9           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ball:u5|altsyncram:altsyncram_component|altsyncram_ef81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mymap:u2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------+
; Parameter Name                     ; Value                 ; Type                     ;
+------------------------------------+-----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                  ;
; WIDTH_A                            ; 9                     ; Signed Integer           ;
; WIDTHAD_A                          ; 16                    ; Signed Integer           ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                  ;
; WIDTH_B                            ; 1                     ; Untyped                  ;
; WIDTHAD_B                          ; 1                     ; Untyped                  ;
; NUMWORDS_B                         ; 1                     ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                  ;
; INIT_FILE                          ; ./map&mif/map-256.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_6u71       ; Untyped                  ;
+------------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ball:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 3                    ; Signed Integer           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ./map&mif/ball.mif   ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ef81      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_5ri ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga640480:u1|lpm_add_sub:Add4 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_5ri ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 2                                        ;
; Entity Instance                           ; mymap:u2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 9                                        ;
;     -- NUMWORDS_A                         ; 65536                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                   ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; ball:u5|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                      ;
;     -- WIDTH_A                            ; 3                                        ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:u6|Keyboard:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; scancode ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat May 27 11:17:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HamsterBall -c HamsterBall
Info: Found 2 design units, including 1 entities, in source file HamsterBall.vhd
    Info: Found design unit 1: HamsterBall-arc
    Info: Found entity 1: HamsterBall
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-behave
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file Keyboard.vhd
    Info: Found design unit 1: Keyboard-rtl
    Info: Found entity 1: Keyboard
Info: Found 2 design units, including 1 entities, in source file seg7.vhd
    Info: Found design unit 1: seg7-behave
    Info: Found entity 1: seg7
Info: Found 2 design units, including 1 entities, in source file VGA_640480.vhd
    Info: Found design unit 1: vga640480-behavior
    Info: Found entity 1: vga640480
Info: Found 2 design units, including 1 entities, in source file ball.vhd
    Info: Found design unit 1: ball-SYN
    Info: Found entity 1: ball
Info: Found 2 design units, including 1 entities, in source file mymap.vhd
    Info: Found design unit 1: mymap-SYN
    Info: Found entity 1: mymap
Info: Found 2 design units, including 1 entities, in source file sram.vhd
    Info: Found design unit 1: sram-logic_memy
    Info: Found entity 1: sram
Info: Elaborating entity "HamsterBall" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal "seg" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal "segf" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal "breako" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal "f0o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at HamsterBall.vhd(7): used implicit default value for signal "do" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "vga640480" for hierarchy "vga640480:u1"
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(262): signal "vector_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at VGA_640480.vhd(262): signal "vector_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mymap" for hierarchy "mymap:u2"
Info: Elaborating entity "altsyncram" for hierarchy "mymap:u2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "mymap:u2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "mymap:u2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./map&mif/map-256.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "65536"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "16"
    Info: Parameter "width_a" = "9"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6u71.tdf
    Info: Found entity 1: altsyncram_6u71
Info: Elaborating entity "altsyncram_6u71" for hierarchy "mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf
    Info: Found entity 1: decode_ppa
Info: Elaborating entity "decode_ppa" for hierarchy "mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|decode_ppa:deep_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_akb.tdf
    Info: Found entity 1: mux_akb
Info: Elaborating entity "mux_akb" for hierarchy "mymap:u2|altsyncram:altsyncram_component|altsyncram_6u71:auto_generated|mux_akb:mux2"
Info: Elaborating entity "ball" for hierarchy "ball:u5"
Info: Elaborating entity "altsyncram" for hierarchy "ball:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ball:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ball:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./map&mif/ball.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "4096"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "12"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ef81.tdf
    Info: Found entity 1: altsyncram_ef81
Info: Elaborating entity "altsyncram_ef81" for hierarchy "ball:u5|altsyncram:altsyncram_component|altsyncram_ef81:auto_generated"
Info: Elaborating entity "controller" for hierarchy "controller:u6"
Info: Elaborating entity "Keyboard" for hierarchy "controller:u6|Keyboard:u0"
Info (10041): Inferred latch for "scancode[0]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[1]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[2]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[3]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[4]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[5]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[6]" at Keyboard.vhd(31)
Info (10041): Inferred latch for "scancode[7]" at Keyboard.vhd(31)
Info: Inferred 2 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "vga640480:u1|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "vga640480:u1|Add4"
Info: Elaborated megafunction instantiation "vga640480:u1|lpm_add_sub:Add0"
Info: Instantiated megafunction "vga640480:u1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_DIRECTION" = "DEFAULT"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5ri.tdf
    Info: Found entity 1: add_sub_5ri
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg" is stuck at GND
    Warning (13410): Pin "segf" is stuck at GND
    Warning (13410): Pin "breako" is stuck at GND
    Warning (13410): Pin "f0o" is stuck at GND
    Warning (13410): Pin "do" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register vga640480:u1|startx[2] will power up to Low
    Critical Warning: Register vga640480:u1|startx[3] will power up to Low
    Critical Warning: Register vga640480:u1|startx[5] will power up to Low
    Critical Warning: Register vga640480:u1|starty[2] will power up to Low
    Critical Warning: Register vga640480:u1|starty[3] will power up to Low
    Critical Warning: Register vga640480:u1|starty[5] will power up to Low
    Critical Warning: Register vga640480:u1|starty[8] will power up to Low
    Critical Warning: Register vga640480:u1|starty[7] will power up to Low
    Critical Warning: Register vga640480:u1|starty[6] will power up to Low
    Critical Warning: Register vga640480:u1|starty[9] will power up to Low
    Critical Warning: Register vga640480:u1|startx[6] will power up to Low
    Critical Warning: Register vga640480:u1|startx[7] will power up to Low
    Critical Warning: Register vga640480:u1|startx[8] will power up to Low
    Critical Warning: Register vga640480:u1|startx[9] will power up to Low
    Critical Warning: Register vga640480:u1|startx[11] will power up to Low
    Critical Warning: Register vga640480:u1|startx[10] will power up to Low
    Critical Warning: Register vga640480:u1|starty[11] will power up to Low
    Critical Warning: Register vga640480:u1|starty[10] will power up to Low
Info: Implemented 632 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 16 output pins
    Info: Implemented 465 logic cells
    Info: Implemented 147 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 309 megabytes
    Info: Processing ended: Sat May 27 11:17:30 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


