Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 20 23:00:12 2023
| Host         : DESKTOP-M3QN9GM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.873       -5.018                      7                  306        0.184        0.000                      0                  306        3.500        0.000                       0                   159  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk               -0.873       -5.018                      7                  306        0.184        0.000                      0                  306        3.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            7  Failing Endpoints,  Worst Slack       -0.873ns,  Total Violation       -5.018ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.873ns  (required time - arrival time)
  Source:                 nolabel_line100/clock_counter_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line100/data_out_reg/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 5.681ns (55.284%)  route 4.595ns (44.716%))
  Logic Levels:           15  (CARRY4=9 LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, estimated)      1.609     5.117    nolabel_line100/clk_100mhz_IBUF_BUFG
    SLICE_X4Y69          FDRE                                         r  nolabel_line100/clock_counter_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.456     5.573 r  nolabel_line100/clock_counter_reg[3]_replica_1/Q
                         net (fo=16, estimated)       1.009     6.582    nolabel_line100/clock_counter_reg[3]_repN_1
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.124     6.706 r  nolabel_line100/data_clk_out1__70_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.706    nolabel_line100/data_clk_out1__70_carry__0_i_4_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  nolabel_line100/data_clk_out1__70_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     7.256    nolabel_line100/data_clk_out1__70_carry__0_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.478 r  nolabel_line100/data_clk_out1__70_carry__1/O[0]
                         net (fo=1, estimated)        0.708     8.186    nolabel_line100/data_clk_out1__70_carry__1_n_7
    SLICE_X2Y72          LUT2 (Prop_lut2_I1_O)        0.299     8.485 r  nolabel_line100/data_clk_out1__244_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.485    nolabel_line100/data_clk_out1__244_carry__1_i_3_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.018 r  nolabel_line100/data_clk_out1__244_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     9.018    nolabel_line100/data_clk_out1__244_carry__1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.135 r  nolabel_line100/data_clk_out1__244_carry__2/CO[3]
                         net (fo=1, estimated)        0.000     9.135    nolabel_line100/data_clk_out1__244_carry__2_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.252 r  nolabel_line100/data_clk_out1__244_carry__3/CO[3]
                         net (fo=1, estimated)        0.009     9.261    nolabel_line100/data_clk_out1__244_carry__3_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.576 r  nolabel_line100/data_clk_out1__244_carry__4/O[3]
                         net (fo=5, estimated)        0.507    10.083    nolabel_line100/data_clk_out1__244_carry__4_n_4
    SLICE_X5Y79          LUT3 (Prop_lut3_I1_O)        0.307    10.390 r  nolabel_line100/data_clk_out1__323_carry__3_i_11/O
                         net (fo=1, estimated)        0.308    10.698    nolabel_line100/data_clk_out1__323_carry__3_i_11_n_0
    SLICE_X3Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.822 r  nolabel_line100/data_clk_out1__323_carry__3_i_3/O
                         net (fo=1, estimated)        0.465    11.287    nolabel_line100/data_clk_out1__323_carry__3_i_3_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    11.883 r  nolabel_line100/data_clk_out1__323_carry__3/O[3]
                         net (fo=2, estimated)        0.457    12.340    nolabel_line100/data_clk_out1__323_carry__3_n_4
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    13.073 r  nolabel_line100/data_clk_out1__368_carry/O[1]
                         net (fo=1, estimated)        0.347    13.420    nolabel_line100/data_clk_out1__368_carry_n_6
    SLICE_X7Y78          LUT2 (Prop_lut2_I1_O)        0.306    13.726 r  nolabel_line100/data_clk_out1__373_carry_i_2/O
                         net (fo=1, routed)           0.000    13.726    nolabel_line100/data_clk_out1__373_carry_i_2_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.306 f  nolabel_line100/data_clk_out1__373_carry/O[2]
                         net (fo=4, estimated)        0.455    14.761    nolabel_line100/data_clk_out1__373_carry_n_5
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.302    15.063 r  nolabel_line100/data_out_i_1_comp/O
                         net (fo=1, estimated)        0.330    15.393    nolabel_line100/data_out_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  nolabel_line100/data_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, estimated)      1.491    14.826    nolabel_line100/clk_100mhz_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  nolabel_line100/data_out_reg/C
                         clock pessimism              0.254    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X6Y78          FDRE (Setup_fdre_C_R)       -0.524    14.520    nolabel_line100/data_out_reg
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                         -15.393    
  -------------------------------------------------------------------
                         slack                                 -0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 s1/sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            s1/sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.339%)  route 0.072ns (22.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, estimated)      0.580     1.646    s1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  s1/sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.148     1.794 r  s1/sync_reg[1]/Q
                         net (fo=1, estimated)        0.072     1.866    s1/p_0_in
    SLICE_X6Y80          LUT3 (Prop_lut3_I2_O)        0.098     1.964 r  s1/sync[0]_i_1/O
                         net (fo=1, routed)           0.000     1.964    s1/sync[0]_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  s1/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=158, estimated)      0.849     2.149    s1/clk_100mhz_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  s1/sync_reg[0]/C
                         clock pessimism             -0.489     1.660    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.120     1.780    s1/sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X4Y80    btn_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X4Y80    btn_pulse_reg/C



