{
	"version": "0.2.0",
	"configurations": [
		{
			"type": "mrs-debugger",
			"request": "launch",
			"name": "civ2bcd",
			"cwd": "/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd",
			"openOCDCfg": {
				"useLocalOpenOCD": true,
				"executable": "/home/ra0sms/MRS_220/resources/app/resources/linux/components/WCH/OpenOCD/OpenOCD/bin/openocd",
				"configOptions": [
					"-f \"/home/ra0sms/MRS_220/resources/app/resources/linux/components/WCH/OpenOCD/OpenOCD/bin/wch-riscv.cfg\" -c \"chip_id CH32V003\""
				],
				"gdbport": 3333,
				"telnetport": 4444,
				"tclport": 6666,
				"host": "localhost",
				"port": 3333,
				"skipDownloadBeforeDebug": false,
				"enablePageEraser": false,
				"enableNoZeroWaitingAreaFlash": false
			},
			"gdbCfg": {
				"executable": "/home/ra0sms/MRS_220/resources/app/resources/linux/components/WCH/Toolchain/RISC-V Embedded GCC/bin/riscv-none-embed-gdb",
				"commands": [
					"set mem inaccessible-by-default off",
					"set architecture riscv:rv32",
					"set remotetimeout unlimited",
					"set disassembler-options xw"
				],
				"options": []
			},
			"startup": {
				"initCommands": {
					"initReset": true,
					"initResetType": "init",
					"armSemihosting": false,
					"additionalCommands": []
				},
				"loadedFiles": {
					"executableFile": "/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/obj/civ2bcd.elf",
					"symbolFile": "/home/ra0sms/stm32/RiskV/civ2bcd/code/civ2bcd/obj/civ2bcd.elf",
					"executableFileOffset": 0,
					"symbolFileOffset": 0
				},
				"runCommands": {
					"runReset": true,
					"runResetType": "halt",
					"additionalCommands": [],
					"setBreakAt": "handle_reset",
					"continue": true,
					"setProgramCounterAt": 0
				},
				"debugInRAM": false
			},
			"svdpath": "/home/ra0sms/MRS_220/resources/app/resources/linux/components/WCH/SDK/default/RISC-V/CH32V003/NoneOS/CH32V003xx.svd",
			"output": {
				"showDebugGDBTrace": true,
				"saveDebugOutputToFile": false,
				"showDebugOutputTimestamps": true
			},
			"isDualCoreDebug": false,
			"dualCoreDebugRole": null,
			"architecture": "RISC-V"
		}
	]
}