#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Fri Nov 21 15:25:23 2014
# Process ID: 10399
# Log file: /home/immesys/w/FPGA/edxcel/EdXel_1.1/vivado.log
# Journal file: /home/immesys/w/FPGA/edxcel/EdXel_1.1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_mulx.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/src/DummyEPU.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/hdl/EdXel_v1_1.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/EPU.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/ge_double_scalarmult_vartime.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/consts.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_pow22523.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_invert.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/ge_frombytes_negate_vartime.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_common.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/add64/add64.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/mult19/mult19.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/mult32x64/mult32x64.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/ila_0/ila_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/femulx_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/ge_double_scalarmult_vartime_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/fe_invert_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/fe/fe_common.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/fe_tobytes_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/EPU_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sim_1/imports/src/testbed/ge_frombytes_negate_vartime_tb.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_2' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'add64'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance add64 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'blk_mem_gen_0'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance blk_mem_gen_0 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_0'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance clk_wiz_0 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'fifo_generator_0'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance fifo_generator_0 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'mult19'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance mult19 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'mult32x64'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance mult32x64 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'ila_0'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance ila_0 using VLNV :::.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/edxcel/EdXel_1.1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/immesys/w/FPGA/edxcel/EdXel_1.1' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'SDB:user:EdXel:1.4'. The one found in IP location '/home/immesys/w/FPGA/edxcel/EdXel_1.1' will take precedence over the same IP in location /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/del/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
remove_files {/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/add64/add64.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/ila_0/ila_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/mult19/mult19.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/ip/mult32x64/mult32x64.xci}
add_files -norecurse {/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult19.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/ila_0/ila_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult32x64.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/fifo_generator_0/fifo_generator_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_1/blk_mem_gen_1.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/clk_wiz_0/clk_wiz_0.xci /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/add64.xci}
remove_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/imports/edxcel/verilog/src/ge/consts.coe
remove_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/consts.coe
remove_files {/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/src/DummyEPU.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/EPU.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/hdl/EdXel_v1_1.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_invert.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_mulx.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_pow22523.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/ge_double_scalarmult_vartime.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/ge/ge_frombytes_negate_vartime.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/verilog/src/fe/fe_common.v}
add_files -norecurse -scan_for_includes {/home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_pow22523.v /home/immesys/w/FPGA/edxcel/verilog/src/EPU.v /home/immesys/w/FPGA/edxcel/verilog/src/ge/ge_double_scalarmult_vartime.v /home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_invert.v /home/immesys/w/FPGA/edxcel/verilog/src/ge/ge_frombytes_negate_vartime.v /home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_common.v /home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_mulx.v}
WARNING: [filemgmt 56-12] File '/home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_common.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse -scan_for_includes {/home/immesys/w/FPGA/edxcel/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v /home/immesys/w/FPGA/edxcel/EdXel_1.1/hdl/EdXel_v1_1.v}
WARNING: [filemgmt 56-12] File '/home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_common.v' cannot be added to the project because it already exists in the project, skipping this file
update_files -from_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/component.xml -to_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml' with file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/component.xml'.
INFO: [filemgmt 20-1080] Importing file from '/home/immesys/w/FPGA/edxcel/EdXel_1.1/component.xml' to '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: /home/immesys/w/FPGA/edxcel/EdXel_1.1/component.xml
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_files -from_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/component.xml -to_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml' with file '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/component.xml'.
INFO: [filemgmt 20-1080] Importing file from '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/component.xml' to '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/component.xml
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
ipx::open_ipxact_file /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml
ERROR: [Ipptcl 7-529] Unknown IP-XACT file "/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml"
ERROR: [Common 17-39] 'ipx::open_ipxact_file' failed due to earlier errors.
remove_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR/XPR.srcs/sources_1/imports/edxcel/EdXel_1.1/component.xml
ipx::package_project -root_dir /home/immesys/w/FPGA/edxcel -generated_files
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult19/mult19.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_0/blk_mem_gen_0.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/ila_0/ila_0.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/mult32x64/mult32x64.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/fifo_generator_0/fifo_generator_0.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_1/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/clk_wiz_0/clk_wiz_0.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/add64/add64.xci'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/verilog/src/EPU.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/verilog/src/ge/ge_double_scalarmult_vartime.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_invert.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/verilog/src/fe/fe_mulx.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v'.
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/hdl/EdXel_v1_1.v'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-1842] HDL Parser: Found included file "verilog/src/fe/fe_common.v" from the top-level HDL file.
INFO: [IP_Flow 19-2228] Inferred bus interface "signal_clock" of definition type "xilinx.com:signal:clock:1.0".
set_property vendor SDB [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
set_property top EdXel_v1_1 [current_fileset]
ipx::unload_core /home/immesys/w/FPGA/edxcel/component.xml
remove_files /home/immesys/w/FPGA/edxcel/component.xml
ipx::package_project -root_dir /home/immesys/w/FPGA/edxcel -generated_files
WARNING: [IP_Flow 19-3833] Not packaging sources file marked as disabled: '/home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_1/blk_mem_gen_1.xci'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axi" of definition type "xilinx.com:interface:aximm:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axi_signal_reset" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axi_signal_clock" of definition type "xilinx.com:signal:clock:1.0".
set_property vendor SDB [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
set_property version 1.5 [ipx::current_core]
set_property display_name EdXel_1.5.0 [ipx::current_core]
set_property description EdXel_1.5.0 [ipx::current_core]
set_property name EdXel [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property ip_repo_paths  {/home/immesys/w/FPGA/edxcel /home/immesys/w/FPGA/edxcel/EdXel_1.1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/edxcel'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/immesys/w/FPGA/edxcel' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/immesys/w/FPGA/edxcel/EdXel_1.1/XPR'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/immesys/w/FPGA/edxcel/EdXel_1.1'. The path is contained within another repository.
remove_files /home/immesys/w/FPGA/edxcel/EdXel_1.1/src/blk_mem_gen_1/blk_mem_gen_1.xci
