Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Oct  9 11:35:51 2018
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.973        0.000                      0                10406        0.037        0.000                      0                10406        8.750        0.000                       0                  3942  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.973        0.000                      0                10406        0.037        0.000                      0                10406        8.750        0.000                       0                  3942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.973ns  (required time - arrival time)
  Source:                 design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.778ns  (logic 8.514ns (47.889%)  route 9.264ns (52.111%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.674     2.982    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y34         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/Q
                         net (fo=43, routed)          0.700     4.200    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.798 f  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/O[1]
                         net (fo=15, routed)          0.815     5.614    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_6
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.303     5.917 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16/O
                         net (fo=1, routed)           0.000     5.917    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.467 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.801 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/O[1]
                         net (fo=18, routed)          1.100     7.901    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[6]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.331     8.232 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296/O
                         net (fo=3, routed)           0.856     9.088    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.332     9.420 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226/O
                         net (fo=4, routed)           0.848    10.268    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.392 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349/O
                         net (fo=1, routed)           0.000    10.392    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.925 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.925    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.042    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.398 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.796    12.193    design_1_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X18Y36         LUT3 (Prop_lut3_I1_O)        0.330    12.523 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    13.213    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X18Y36         LUT4 (Prop_lut4_I3_O)        0.327    13.540 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    13.540    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.941 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.941    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.180 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.867    15.047    design_1_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.331    15.378 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    15.972    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.327    16.299 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.700 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.034 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.732    17.766    design_1_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    18.316 r  design_1_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.440    18.756    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.299    19.055 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    19.055    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.633 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.827    20.459    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.301    20.760 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000    20.760    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[1]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.500    22.693    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]/C
                         clock pessimism              0.264    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.079    22.734    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[1]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.776ns  (logic 8.514ns (47.896%)  route 9.262ns (52.104%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.674     2.982    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y34         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/Q
                         net (fo=43, routed)          0.700     4.200    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.798 f  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/O[1]
                         net (fo=15, routed)          0.815     5.614    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_6
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.303     5.917 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16/O
                         net (fo=1, routed)           0.000     5.917    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.467 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.801 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/O[1]
                         net (fo=18, routed)          1.100     7.901    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[6]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.331     8.232 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296/O
                         net (fo=3, routed)           0.856     9.088    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.332     9.420 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226/O
                         net (fo=4, routed)           0.848    10.268    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.392 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349/O
                         net (fo=1, routed)           0.000    10.392    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.925 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.925    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.042    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.398 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.796    12.193    design_1_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X18Y36         LUT3 (Prop_lut3_I1_O)        0.330    12.523 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    13.213    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X18Y36         LUT4 (Prop_lut4_I3_O)        0.327    13.540 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    13.540    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.941 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.941    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.180 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.867    15.047    design_1_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.331    15.378 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    15.972    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.327    16.299 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.700 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.034 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.732    17.766    design_1_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    18.316 r  design_1_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.440    18.756    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.299    19.055 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    19.055    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.633 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.824    20.457    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.301    20.758 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2/O
                         net (fo=1, routed)           0.000    20.758    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_2_n_0
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.500    22.693    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]/C
                         clock pessimism              0.264    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.081    22.736    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -20.758    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.636ns  (logic 8.585ns (48.680%)  route 9.051ns (51.320%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.674     2.982    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y34         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/Q
                         net (fo=43, routed)          0.700     4.200    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.798 f  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/O[1]
                         net (fo=15, routed)          0.815     5.614    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_6
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.303     5.917 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16/O
                         net (fo=1, routed)           0.000     5.917    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.467 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.801 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/O[1]
                         net (fo=18, routed)          1.100     7.901    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[6]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.331     8.232 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296/O
                         net (fo=3, routed)           0.856     9.088    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.332     9.420 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226/O
                         net (fo=4, routed)           0.848    10.268    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.392 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349/O
                         net (fo=1, routed)           0.000    10.392    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.925 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.925    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.042    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.398 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.796    12.193    design_1_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X18Y36         LUT3 (Prop_lut3_I1_O)        0.330    12.523 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    13.213    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X18Y36         LUT4 (Prop_lut4_I3_O)        0.327    13.540 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    13.540    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.941 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.941    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.180 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.867    15.047    design_1_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.331    15.378 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    15.972    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.327    16.299 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.700 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.034 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.732    17.766    design_1_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    18.316 r  design_1_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.440    18.756    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.299    19.055 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    19.055    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.698 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[3]
                         net (fo=4, routed)           0.613    20.311    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_4
    SLICE_X10Y33         LUT5 (Prop_lut5_I0_O)        0.307    20.618 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000    20.618    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[0]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.500    22.693    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]/C
                         clock pessimism              0.264    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.079    22.734    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[0]
  -------------------------------------------------------------------
                         required time                         22.734    
                         arrival time                         -20.618    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.575ns  (logic 8.514ns (48.444%)  route 9.061ns (51.556%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT3=3 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.674     2.982    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X12Y34         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]/Q
                         net (fo=43, routed)          0.700     4.200    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer[0]
    SLICE_X14Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     4.798 f  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2/O[1]
                         net (fo=15, routed)          0.815     5.614    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[4]_i_2_n_6
    SLICE_X21Y33         LUT1 (Prop_lut1_I0_O)        0.303     5.917 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16/O
                         net (fo=1, routed)           0.000     5.917    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_16_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.467 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.467    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_11_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.801 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_133/O[1]
                         net (fo=18, routed)          1.100     7.901    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer4[6]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.331     8.232 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296/O
                         net (fo=3, routed)           0.856     9.088    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_296_n_0
    SLICE_X22Y34         LUT6 (Prop_lut6_I5_O)        0.332     9.420 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226/O
                         net (fo=4, routed)           0.848    10.268    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_226_n_0
    SLICE_X20Y33         LUT6 (Prop_lut6_I1_O)        0.124    10.392 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349/O
                         net (fo=1, routed)           0.000    10.392    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_349_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.925 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307/CO[3]
                         net (fo=1, routed)           0.000    10.925    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_307_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.042 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264/CO[3]
                         net (fo=1, routed)           0.000    11.042    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_264_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.159 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.159    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_165_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.398 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_145/O[2]
                         net (fo=2, routed)           0.796    12.193    design_1_i/AXIS_Test_Component_0/U0_n_51
    SLICE_X18Y36         LUT3 (Prop_lut3_I1_O)        0.330    12.523 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116/O
                         net (fo=2, routed)           0.690    13.213    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_116_n_0
    SLICE_X18Y36         LUT4 (Prop_lut4_I3_O)        0.327    13.540 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_120/O
                         net (fo=1, routed)           0.000    13.540    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[31]_2[3]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.941 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.941    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_53_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.180 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_40/O[2]
                         net (fo=2, routed)           0.867    15.047    design_1_i/AXIS_Test_Component_0/U0_n_99
    SLICE_X15Y34         LUT3 (Prop_lut3_I0_O)        0.331    15.378 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29/O
                         net (fo=2, routed)           0.593    15.972    design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_29_n_0
    SLICE_X15Y34         LUT4 (Prop_lut4_I3_O)        0.327    16.299 r  design_1_i/AXIS_Test_Component_0/saw_pointer[31]_i_33/O
                         net (fo=1, routed)           0.000    16.299    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_11[1]
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.700 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.700    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_20_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.034 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_13/O[1]
                         net (fo=2, routed)           0.732    17.766    design_1_i/AXIS_Test_Component_0/U0_n_103
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    18.316 r  design_1_i/AXIS_Test_Component_0/saw_pointer_reg[31]_i_12/O[0]
                         net (fo=1, routed)           0.440    18.756    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/ramp_pointer_reg[0]_12[0]
    SLICE_X12Y33         LUT4 (Prop_lut4_I3_O)        0.299    19.055 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9/O
                         net (fo=1, routed)           0.000    19.055    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[31]_i_9_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    19.633 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3/O[2]
                         net (fo=4, routed)           0.623    20.256    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[31]_i_3_n_5
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.301    20.557 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000    20.557    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer[2]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.500    22.693    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X10Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]/C
                         clock pessimism              0.264    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.077    22.732    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/saw_pointer_reg[2]
  -------------------------------------------------------------------
                         required time                         22.732    
                         arrival time                         -20.557    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.936ns (21.733%)  route 6.972ns (78.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.558    10.262    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.386 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][7]_i_1/O
                         net (fo=8, routed)           1.595    11.981    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[7]
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.488    22.681    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][3]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.205    22.303    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.936ns (21.733%)  route 6.972ns (78.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.558    10.262    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.386 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][7]_i_1/O
                         net (fo=8, routed)           1.595    11.981    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[7]
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.488    22.681    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][4]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.205    22.303    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.936ns (21.733%)  route 6.972ns (78.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.558    10.262    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.386 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][7]_i_1/O
                         net (fo=8, routed)           1.595    11.981    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[7]
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.488    22.681    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][5]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.205    22.303    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.323ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 1.936ns (21.733%)  route 6.972ns (78.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.558    10.262    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.386 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][7]_i_1/O
                         net (fo=8, routed)           1.595    11.981    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/p_1_in[7]
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.488    22.681    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y33         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][7]/C
                         clock pessimism              0.130    22.810    
                         clock uncertainty           -0.302    22.508    
    SLICE_X22Y33         FDRE (Setup_fdre_C_CE)      -0.205    22.303    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         22.303    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                 10.323    

Slack (MET) :             10.367ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.936ns (21.839%)  route 6.929ns (78.161%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.548    10.252    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y34         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][7]_i_1/O
                         net (fo=8, routed)           1.562    11.938    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[1][7]_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.490    22.683    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y35         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[1][7]/C
                         clock pessimism              0.130    22.812    
                         clock uncertainty           -0.302    22.510    
    SLICE_X23Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.305    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         22.305    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                 10.367    

Slack (MET) :             10.370ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[9][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 1.936ns (21.842%)  route 6.928ns (78.158%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           2.442     6.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X18Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.001 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           0.377     7.377    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X19Y51         LUT4 (Prop_lut4_I3_O)        0.326     7.703 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[0][31]_i_2/O
                         net (fo=40, routed)          2.219     9.922    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.046 r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][7]_i_1/O
                         net (fo=8, routed)           1.890    11.937    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg[9][7]_i_1_n_0
    SLICE_X22Y37         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[9][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        1.491    22.684    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y37         FDRE                                         r  design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[9][7]/C
                         clock pessimism              0.130    22.813    
                         clock uncertainty           -0.302    22.511    
    SLICE_X22Y37         FDRE (Setup_fdre_C_CE)      -0.205    22.306    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_S00_AXI_inst/reg_reg[9][7]
  -------------------------------------------------------------------
                         required time                         22.306    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                 10.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.585     0.926    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X5Y6           FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.122    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X4Y6           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.853     1.223    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X4Y6           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y6           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.326%)  route 0.119ns (45.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.551     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X18Y26         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.151    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X20Y25         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.814     1.184    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y25         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism             -0.262     0.922    
    SLICE_X20Y25         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.105    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.733%)  route 0.126ns (47.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.554     0.895    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X7Y26          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.126     1.162    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X8Y27          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.821     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X8Y27          SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.262     0.929    
    SLICE_X8Y27          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.190ns (42.025%)  route 0.262ns (57.975%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=18, routed)          0.262     1.296    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRC3
    SLICE_X20Y19         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.049     1.345 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[10]
    SLICE_X20Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.820     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.131     1.287    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.508%)  route 0.262ns (58.492%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X22Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=18, routed)          0.262     1.296    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/ADDRC3
    SLICE_X20Y19         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.045     1.341 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg0[11]
    SLICE_X20Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.820     1.190    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X20Y19         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.101     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X10Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y44         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.548     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X21Y26         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.085    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X20Y26         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.815     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y26         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/CLK
                         clock pessimism             -0.283     0.901    
    SLICE_X20Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.018    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.521%)  route 0.216ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.565     0.906    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y8           FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=111, routed)         0.216     1.262    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD2
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.833     1.203    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y7           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.195    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.521%)  route 0.216ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.565     0.906    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y8           FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=111, routed)         0.216     1.262    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD2
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.833     1.203    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y7           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.195    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.521%)  route 0.216ns (60.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.565     0.906    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X7Y8           FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2]/Q
                         net (fo=111, routed)         0.216     1.262    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/ADDRD2
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3943, routed)        0.833     1.203    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X8Y7           RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y7           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.195    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y42    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y42    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y42    design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/FSM_onehot_mst_exec_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y34     design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/stream_data_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y34     design_1_i/AXIS_Test_Component_0/U0/AXIS_Peripheral_v2_0_M00_AXIS_inst/stream_data_out_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y7     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y7     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y7     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y7     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y6      design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y6      design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y5     design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y4     design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y4     design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



