// Seed: 1600105652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = "";
endmodule
module module_1 #(
    parameter id_1 = 32'd70
) (
    output wand id_0,
    input  tri0 _id_1,
    input  wire id_2,
    output wor  id_3
);
  assign id_0 = id_2;
  if (1) begin : LABEL_0
    wire id_5;
  end else begin : LABEL_1
    logic [7:0] id_6;
    assign id_6[id_1 : id_1] = id_1;
  end
  and primCall (id_3, id_12, id_13, id_11, id_8);
  logic [1 : 1] id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9
  );
endmodule
