{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733893219403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733893219403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 13:00:19 2024 " "Processing started: Wed Dec 11 13:00:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733893219403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893219403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893219403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733893219658 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733893219658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/FPGAProjects/dice/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.v 1 1 " "Found 1 design units, including 1 entities, in source file dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 2 2 " "Found 2 design units, including 2 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225640 ""} { "Info" "ISGN_ENTITY_NAME" "2 random2 " "Found entity 2: random2" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix " "Found entity 1: dot_matrix" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/is_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/is_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_roll " "Found entity 1: is_roll" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_music.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music " "Found entity 1: buzzer_music" {  } { { "buzzer_music.v" "" { Text "D:/FPGAProjects/dice/buzzer_music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_double.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_double.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_double " "Found entity 1: debounce_double" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225645 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "segment.v(16) " "Verilog HDL information at segment.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733893225646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "D:/FPGAProjects/dice/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225647 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score.v(123) " "Verilog HDL information at score.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733893225648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standby.v 1 1 " "Found 1 design units, including 1 entities, in source file standby.v" { { "Info" "ISGN_ENTITY_NAME" "1 standby " "Found entity 1: standby" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file score_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tb " "Found entity 1: score_tb" {  } { { "score_tb.v" "" { Text "D:/FPGAProjects/dice/score_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset dice.v(25) " "Verilog HDL Implicit Net warning at dice.v(25): created implicit net for \"reset\"" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_in is_roll.v(45) " "Verilog HDL Implicit Net warning at is_roll.v(45): created implicit net for \"key_in\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_pressed is_roll.v(46) " "Verilog HDL Implicit Net warning at is_roll.v(46): created implicit net for \"key_pressed\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_released is_roll.v(47) " "Verilog HDL Implicit Net warning at is_roll.v(47): created implicit net for \"key_released\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733893225675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u_prescaler " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u_prescaler\"" {  } { { "dice.v" "u_prescaler" { Text "D:/FPGAProjects/dice/dice.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_double debounce_double:uut_debounce " "Elaborating entity \"debounce_double\" for hierarchy \"debounce_double:uut_debounce\"" {  } { { "dice.v" "uut_debounce" { Text "D:/FPGAProjects/dice/dice.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225678 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(13) " "Verilog HDL warning at debounce_double.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1733893225678 "|dice|debounce_double:uut_debounce"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(14) " "Verilog HDL warning at debounce_double.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1733893225678 "|dice|debounce_double:uut_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 debounce_double.v(25) " "Verilog HDL assignment warning at debounce_double.v(25): truncated value with size 32 to match size of target (17)" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225678 "|dice|debounce_double:uut_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:u_segment " "Elaborating entity \"segment\" for hierarchy \"segment:u_segment\"" {  } { { "dice.v" "u_segment" { Text "D:/FPGAProjects/dice/dice.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_roll is_roll:u_roll " "Elaborating entity \"is_roll\" for hierarchy \"is_roll:u_roll\"" {  } { { "dice.v" "u_roll" { Text "D:/FPGAProjects/dice/dice.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt is_roll.v(14) " "Verilog HDL or VHDL warning at is_roll.v(14): object \"cnt\" assigned a value but never read" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733893225680 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 is_roll.v(56) " "Verilog HDL assignment warning at is_roll.v(56): truncated value with size 32 to match size of target (10)" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225680 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_div is_roll.v(6) " "Output port \"clk_div\" at is_roll.v(6) has no driver" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733893225680 "|dice|is_roll:u_roll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random2 is_roll:u_roll\|random2:u_random2 " "Elaborating entity \"random2\" for hierarchy \"is_roll:u_roll\|random2:u_random2\"" {  } { { "output_files/is_roll.v" "u_random2" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(60) " "Verilog HDL assignment warning at random.v(60): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225681 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random is_roll:u_roll\|random:u_random1 " "Elaborating entity \"random\" for hierarchy \"is_roll:u_roll\|random:u_random1\"" {  } { { "output_files/is_roll.v" "u_random1" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(27) " "Verilog HDL assignment warning at random.v(27): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225682 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce is_roll:u_roll\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"is_roll:u_roll\|debounce:u_debounce\"" {  } { { "output_files/is_roll.v" "u_debounce" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix dot_matrix:u_dot_matrix " "Elaborating entity \"dot_matrix\" for hierarchy \"dot_matrix:u_dot_matrix\"" {  } { { "dice.v" "u_dot_matrix" { Text "D:/FPGAProjects/dice/dice.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(151) " "Verilog HDL assignment warning at dot_matrix.v(151): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(156) " "Verilog HDL assignment warning at dot_matrix.v(156): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(161) " "Verilog HDL assignment warning at dot_matrix.v(161): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(165) " "Verilog HDL assignment warning at dot_matrix.v(165): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(170) " "Verilog HDL assignment warning at dot_matrix.v(170): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(175) " "Verilog HDL assignment warning at dot_matrix.v(175): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(180) " "Verilog HDL assignment warning at dot_matrix.v(180): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 "|dice|dot_matrix:u_dot_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "standby standby:standby_inst " "Elaborating entity \"standby\" for hierarchy \"standby:standby_inst\"" {  } { { "dice.v" "standby_inst" { Text "D:/FPGAProjects/dice/dice.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 standby.v(35) " "Verilog HDL assignment warning at standby.v(35): truncated value with size 32 to match size of target (20)" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225685 "|dice|standby:standby_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:socre_inst " "Elaborating entity \"score\" for hierarchy \"score:socre_inst\"" {  } { { "dice.v" "socre_inst" { Text "D:/FPGAProjects/dice/dice.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(93) " "Verilog HDL assignment warning at score.v(93): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(96) " "Verilog HDL assignment warning at score.v(96): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(109) " "Verilog HDL assignment warning at score.v(109): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(112) " "Verilog HDL assignment warning at score.v(112): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(140) " "Verilog HDL assignment warning at score.v(140): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(144) " "Verilog HDL assignment warning at score.v(144): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733893225749 "|dice|score:socre_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random:u_random1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random:u_random1\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733893225885 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random2:u_random2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random2:u_random2\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/FPGAProjects/dice/random.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733893225885 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733893225885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\"" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733893225916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Instantiated megafunction \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733893225916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733893225916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733893225916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733893225916 ""}  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733893225916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "D:/FPGAProjects/dice/db/lpm_divide_pnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/FPGAProjects/dice/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "D:/FPGAProjects/dice/db/alt_u_div_9ie.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893225975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893225975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893226006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893226037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893226068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733893226100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[3\] GND " "Pin \"r_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|r_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[4\] GND " "Pin \"r_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|r_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[5\] GND " "Pin \"r_col\[5\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|r_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[6\] GND " "Pin \"r_col\[6\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|r_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[7\] GND " "Pin \"r_col\[7\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|r_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[0\] GND " "Pin \"g_col\[0\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|g_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[1\] GND " "Pin \"g_col\[1\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|g_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[2\] GND " "Pin \"g_col\[2\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|g_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[3\] GND " "Pin \"g_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|g_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[4\] GND " "Pin \"g_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|g_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_div GND " "Pin \"clk_div\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|clk_div"} { "Warning" "WMLS_MLS_STUCK_PIN" "signal\[0\] GND " "Pin \"signal\[0\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|signal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[1\] VCC " "Pin \"cat\[1\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[2\] VCC " "Pin \"cat\[2\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[3\] VCC " "Pin \"cat\[3\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[4\] VCC " "Pin \"cat\[4\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[5\] VCC " "Pin \"cat\[5\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[6\] VCC " "Pin \"cat\[6\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733893226250 "|dice|cat[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733893226250 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 147 -1 0 } } { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 24 -1 0 } } { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 57 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733893226253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733893226385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733893226396 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733893226396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733893226396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733893226396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProjects/dice/output_files/dice.map.smsg " "Generated suppressed messages file D:/FPGAProjects/dice/output_files/dice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733893226446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 13:00:26 2024 " "Processing ended: Wed Dec 11 13:00:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733893226446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733893226446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733893226446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733893226446 ""}
