library verilog;
use verilog.vl_types.all;
entity six_three_comp is
    port(
        data            : in     vl_logic_vector(5 downto 0);
        sum             : out    vl_logic_vector(2 downto 0)
    );
end six_three_comp;
