INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/counter_baseN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_baseN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/synch_blank.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synch_blank'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dustin.Mock/code/ece383/Lab1/ece383_lab1.srcs/sources_1/new/VGA_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_tb'
