{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626381707558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626381707558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 15 22:41:47 2021 " "Processing started: Thu Jul 15 22:41:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626381707558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381707558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381707559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626381707839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626381707840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32_TB-BHV " "Found design unit 1: REGISTER32_TB-BHV" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381719984 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32_TB " "Found entity 1: REGISTER32_TB" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381719984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381719984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381719985 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626381719985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381719985 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "w_en register32_tb.vhd(60) " "VHDL Association List error at register32_tb.vhd(60): formal \"w_en\" does not exist" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 60 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1626381719985 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wr_en register32_tb.vhd(56) " "VHDL error at register32_tb.vhd(56): formal port or parameter \"wr_en\" must have actual or default value" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626381719985 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wr_en register32_tb.vhd(42) " "HDL error at register32_tb.vhd(42): see declaration for object \"wr_en\"" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626381719985 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "d_in register32_tb.vhd(56) " "VHDL error at register32_tb.vhd(56): formal port or parameter \"d_in\" must have actual or default value" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 56 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1626381719985 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "d_in register32_tb.vhd(43) " "HDL error at register32_tb.vhd(43): see declaration for object \"d_in\"" {  } { { "register32_tb.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/Register/register32_tb.vhd" 43 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626381719986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "411 " "Peak virtual memory: 411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626381720091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 15 22:42:00 2021 " "Processing ended: Thu Jul 15 22:42:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626381720091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626381720091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626381720091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381720091 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626381720338 ""}
