\subsection{arch Architecture Reference}
\label{classbus__synch_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{d8/dae/classbus__synch_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+264}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf signal\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf signal\+\_\+d2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 31} of file {\bf bus\+\_\+synch.\+vhd}.



\subsubsection{Member Function Documentation}
\index{bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+264@{P\+R\+O\+C\+E\+S\+S\+\_\+264}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+264@{P\+R\+O\+C\+E\+S\+S\+\_\+264}!bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+264reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+264(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classbus__synch_1_1arch_a3ad08eaea590df6b79515186b49a1921}


Definition at line {\bf 40} of file {\bf bus\+\_\+synch.\+vhd}.



\subsubsection{Member Data Documentation}
\index{bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}!signal\+\_\+d0@{signal\+\_\+d0}}
\index{signal\+\_\+d0@{signal\+\_\+d0}!bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}}
\paragraph[{signal\+\_\+d0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+d0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbus__synch_1_1arch_adc390ec9742edd072c55fb47a43115d2}


Definition at line {\bf 33} of file {\bf bus\+\_\+synch.\+vhd}.

\index{bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}!signal\+\_\+d1@{signal\+\_\+d1}}
\index{signal\+\_\+d1@{signal\+\_\+d1}!bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}}
\paragraph[{signal\+\_\+d1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+d1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbus__synch_1_1arch_a361717b5878695e57ac2b4c7274ee639}


Definition at line {\bf 34} of file {\bf bus\+\_\+synch.\+vhd}.

\index{bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}!signal\+\_\+d2@{signal\+\_\+d2}}
\index{signal\+\_\+d2@{signal\+\_\+d2}!bus\+\_\+synch\+::arch@{bus\+\_\+synch\+::arch}}
\paragraph[{signal\+\_\+d2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf signal\+\_\+d2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf bus\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classbus__synch_1_1arch_abe6f4bc66010547c1b2f259b388ab6f1}


Definition at line {\bf 35} of file {\bf bus\+\_\+synch.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf bus\+\_\+synch.\+vhd}\end{DoxyCompactItemize}
