$date
   Sun Mar 24 11:52:22 2024
$end
$version
  2021.2
$end
$timescale
  1ps
$end
$scope module rom_tb $end
$var reg 1 ! clk $end
$var reg 4 " rd_addr [3:0] $end
$var reg 8 # rd_data_1 [7:0] $end
$var reg 8 $ rd_data_2 [7:0] $end
$scope module rom_1_dut $end
$var wire 1 % clk $end
$var wire 4 & rd_addr [3:0] $end
$var reg 8 # rd_data [7:0] $end
$upscope $end
$scope module rom_2_dut $end
$var wire 1 ' clk $end
$var wire 4 ( rd_addr [3:0] $end
$var reg 8 $ rd_data [7:0] $end
$upscope $end
$scope begin Block47_6 $end
$var reg 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
bx #
bx $
0%
b0 &
0'
b0 (
b0 )
$end
#5000
1!
bx #
bx $
1%
1'
#10000
0!
b0 "
0%
0'
b0 )
#15000
1!
bx #
bx $
1%
1'
