   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"xmc4_scu.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.XMC_SCU_CLOCK_GetUsbClockSource,"ax",%progbits
  17              		.align	1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv4-sp-d16
  23              	XMC_SCU_CLOCK_GetUsbClockSource:
  24              	.LFB129:
  25              		.file 1 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @file xmc4_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-06-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Initial version
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2015-11-30:
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Documentation improved
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *      
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-03-09:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_EnableMonitor/XMC_SCU_POWER_DisableMonitor
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_POWER_GetEVRStatus, XMC_SCU_POWER_GetEVR13Voltage, XMC_SCU_POWER_GetEVR33Vol
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-04-15:
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Fixed naming of XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG peripheral clock.
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *       Added enable and disable for peripheral clocks       
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-05-19:
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_POWER_WaitForInterrupt() and XMC_SCU_POWER_WaitForEvent()
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Removed XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED, XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-14:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_IsWakeupEventDetected() and XMC_SCU_HIB_ClearWakeupEventDetectionStatus(
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 2016-06-15:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @endcond 
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifndef XMC4_SCU_H
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC4_SCU_H
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HEADER FILES
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #include "xmc_common.h"
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if UC_FAMILY == XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @addtogroup SCU
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @{
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * MACROS
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8MH
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 8M
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 8
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 12
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)  /* PDIV value for main PLL settings, fPLL = 120MHz with fOSC = 16
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)  /* NDIV value for main PLL settings, fPLL = 120MHz with fOSC = 1
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)  /* K2DIV value for main PLL settings, fPLL = 120MHz with fOSC = 
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * ENUMS
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU40)
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU40 peripheral. */
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU41 peripheral. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU42 peripheral. */
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU43 peripheral. */
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU80 peripheral. */
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  CCU81 peripheral. */
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. 
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_RESET = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_TRAP_t;
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PARITY_t;
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sup
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)  
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)  
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if(UC_SERIES != XMC45)
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DSD)
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU41)
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU42)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU80)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU81)
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF0)
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(POSIF1)
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(HRPWM0)
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CCU43)
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(LEDTS0)
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(CAN)
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(DAC)  
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC1)
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USIC2)
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(GPDMA1)
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(FCE)
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock Control Register. 
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for system clock 
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. 
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                              as the source for P-Di
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for USB clock (fU
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines options for selecting the ECAT clock source.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fOFI) as the source for
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for WDT clock (fW
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */ 
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             the source for external
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            source for external cloc
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                          (fOSI) as the source for R
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                         as the source for RTC Clock
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fOSI) as the source for 
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fULP) as the source for 
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                           (fSTDBY). */
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            sequence. */
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                            address 0. */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             address 1. */
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in SLEEP state.
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetSleepConfig before going to SLEEP state.
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The SLEEP state of the system corresponds to the SLEEP state of the CPU. The state is
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. Peripherals are only clocked when configured to stay enabled. 
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Peripherals can continue to operate unaffected and eventually generate an event to
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  wake-up the CPU. Any interrupt to the NVIC will bring the CPU back to operation. The
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  clock tree upon exit from SLEEP state is restored to what it was before entry into SLEEP
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  state.
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in SLEEP 
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  /**< fPLL used as syst
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in SLEEP state */
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  /**< USB clock enabled i
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in SLEEP state */
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,/**< SDMMC clock enabled
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in SLEEP state */
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  /**< ETH clock enabled 
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in SLEEP state */
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  /**< EBU clock enabled i
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,  /**< CCU clock disabled in SLEEP state */
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  /**< CCU clock enabled i
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,  /**< WDT clock disabled in SLEEP state */
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  /**< WDT clock enabled i
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines the source of the system clock and peripherals clock gating in DEEPSLEEP state.
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In addition the state of FLASH, PLL and PLLVCO during DEEPSLEEP state.
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use this enum as parameter of XMC_SCU_CLOCK_SetDeepSleepConfig before going to DEEPSLEEP state.
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The DEEPSLEEP state of the system corresponds to the DEEPSLEEP state of the CPU. The state is
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entered via WFI or WFE instruction of the CPU. In this state the clock to the CPU is
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  stopped. 
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  In Deep Sleep state the OSC_HP and the PLL may be switched off. The wake-up logic in the NVIC i
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  by a free-running clock. Peripherals are only clocked when configured to stay enabled. 
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Configuration of peripherals and any SRAM content is preserved.
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  The Flash module can be put into low-power mode to achieve a further power reduction.
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  On wake-up Flash module will be restarted again before instructions or data access is possible.
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Any interrupt will bring the system back to operation via the NVIC.The clock setup before
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  entering Deep Sleep state is restored upon wake-up.
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  /**< fOFI used as system clock source in DE
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_DSLEEPCR_SYSSEL_Msk,  /**< fPLL used as
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,/**< Flash power 
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  /**<  Switch of
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  /**<  Switch of
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(USB0)
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,  /**< USB clock disabled in DEEPSLEEP state 
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = SCU_CLK_DSLEEPCR_USBCR_Msk,  /**< USB clock enab
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(SDMMC)
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,/**< SDMMC clock disabled in DEEPSLEEP stat
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = SCU_CLK_DSLEEPCR_MMCCR_Msk,/**< SDMMC clock en
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ETH0)
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,  /**< ETH clock disabled in DEEPSLEEP state 
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = SCU_CLK_DSLEEPCR_ETH0CR_Msk,  /**< ETH clock ena
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,  /**< EBU clock disabled in DEEPSLEEP state 
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = SCU_CLK_DSLEEPCR_EBUCR_Msk,  /**< EBU clock enab
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,  /**< CCU clock disabled in DEEPSLEEP state 
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = SCU_CLK_DSLEEPCR_CCUCR_Msk,  /**< CCU clock enab
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,  /**< WDT clock disabled in DEEPSLEEP state 
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = SCU_CLK_DSLEEPCR_WDTCR_Msk,  /**< WDT clock enab
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Defines status of EVR13 regulator
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_EVR_STATUS
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_OK = 0, /**< EVR13 regulator No overvoltage condition */
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = SCU_POWER_EVRSTAT_OV13_Msk /**< EVR13 regulator is i
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_EVR_STATUS_t;
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Define status of external hibernate control  
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_CTRL_STATUS
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0, /**< Hibernate not driven active to pads */
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_CTRL_STATUS_ACTIVE = SCU_HIBERNATE_HDSTAT_HIBNOUT_Msk, /**< Hibernate driven active t
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_CTRL_STATUS_t;
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Hibernate domain event status
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_EVENT
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = SCU_HIBERNATE_HDCR_WKPEP_Msk, /**< Wake-up on positive edg
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = SCU_HIBERNATE_HDCR_WKPEN_Msk, /**< Wake-up on negative edg
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = SCU_HIBERNATE_HDCR_RTCE_Msk, /**< Wake-up on RTC event */
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_ULPWDG = SCU_HIBERNATE_HDCR_ULPWDGEN_Msk, /**< ULP watchdog alarm status */
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE = SCU_HIBERNATE_HDSTAT_VBATPEV_Msk, /**< Wake-up on LPAC posi
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE = SCU_HIBERNATE_HDSTAT_VBATNEV_Msk, /**< Wake-up on LPAC nega
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0PEV_Msk, /**< Wake-up on LP
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO0NEV_Msk, /**< Wake-up on LP
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Msk, /**< Wake-up on LP
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE = SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Msk, /**< Wake-up on LP
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_EVENT_t;
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /** 
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * Hibernate domain dedicated pins
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   */
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_0 = 0, /**< HIB_IO_0 pin. 
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                              At the first power-up and with every reset of the hibernate domain thi
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_1 = 1 /**< HIB_IO_1 pin. 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             At the first power-up and with every reset of the hibernate domain this
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                             @note : Only available in certain packages*/
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_t;
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB_IOx pin I/O control
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_PIN_MODE
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, 
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Direct input, in
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-p
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Push-pu
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Ope
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << SCU_HIBERNATE_HDCR_HIBIO0SEL_Pos, /**< Open d
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_PIN_MODE_t;
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the output polarity of the HIB_IOx
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos, /**< Direct value */
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << SCU_HIBERNATE_HDCR_HIBIO0POL_Pos /**< Inverted value */
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects hibernate mode
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_HIBERNATE_MODE
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0, /**< Request external hibernate mode */
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL = 1, /**< Request internal hibernate mode. @note Only availab
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_HIBERNATE_MODE_t;
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR0 of ERU0
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR0_INPUT
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI0SEL_Msk, /**< Set HIB_SR0 to HIB_IO_0 dig
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_PACKAGE == BGA196) || (UC_PACKAGE == BGA144) || (UC_PACKAGE == LQFP144
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR0 to HIB_IO_1 digital input. @note Only availa
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR0_INPUT_ACMP0 = SCU_HIBERNATE_HDCR_ADIG0SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP0. @n
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR0_INPUT_t;
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects input signal HIB_SR1 of ERU0. @note Only available in XMC44 in certain packages.
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_SR1_INPUT
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_0 = SCU_HIBERNATE_HDCR_GPI1SEL_Msk, /**< Set HIB_SR1 to HIB_IO_0 dig
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_HIB_IO_1 = 0, /**< Set HIB_SR1 to HIB_IO_1 digital input.  */
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_ACMP1 = SCU_HIBERNATE_HDCR_ADIG1SEL_Msk,  /**< Set HIB_SR0 to LPAC CMP1. */
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_SR1_INPUT_XTAL_GPI = SCU_HIBERNATE_HDCR_XTALGPI1SEL_Msk,  /**< Set HIB_SR0 to RTC_XTA
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_SR1_INPUT_t;
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC input selection
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_INPUT
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_DISABLED = 0 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator permanen
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_VBAT = 0x1 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activated 
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_0 = 0x2 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))      
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_INPUT_HIB_IO_1 = 0x4 << SCU_HIBERNATE_LPACCONF_CMPEN_Pos, /**< Comparator activa
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_INPUT_t;
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC start trigger selection for selected inputs
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_TRIGGER
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SUBSECOND_INTERVAL_COUNTER = 0 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /*
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_ALARM_EVENT = 0x1 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC al
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_RTC_PERIODIC_EVENT = 0x2 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< RTC
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_POSITIVE_EDGE_EVENT = 0x3 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_ON_WAKEUP_NEGATIVE_EDGE_EVENT = 0x5 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Po
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_CONTINOUS = 0x6 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Continuous m
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_TRIGGER_SINGLE_SHOT = 0x7 << SCU_HIBERNATE_LPACCONF_TRIGSEL_Pos, /**< Single sho
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_TRIGGER_t;
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * HIB LPAC status
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_HIB_LPAC_STATUS
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_COMPARE_DONE = SCU_HIBERNATE_LPACST_VBATSCMP_Msk, /**< VBAT compare 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO0SCMP_Msk, /**< HBI_IO
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_COMPARE_DONE = SCU_HIBERNATE_LPACST_AHIBIO1SCMP_Msk, /**< HBI_IO
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_VBAT_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_VBATVAL_Msk, /**< VBAT compar
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_0_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO0VAL_Msk, /**< HBI_
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))        
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_LPAC_STATUS_HIB_IO_1_ABOVE_THRESHOLD = SCU_HIBERNATE_LPACST_AHIBIO1VAL_Msk, /**< HBI_
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif  
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_HIB_LPAC_STATUS_t;
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif /* (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41)
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * DATA STRUCTURES
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Low power modes
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** typedef enum XMC_SCU_POWER_MODE_t
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_SLEEP = 0, /**< sleep mode stops the processor clock */
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   XMC_SCU_POWER_MODE_DEEPSLEEP = SCB_SCR_SLEEPDEEP_Msk /**< deep sleep mode stops the system clock 
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** } XMC_SCU_POWER_MODE_t;
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**************************************************************************************************
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API PROTOTYPES
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  **************************************************************************************************
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #ifdef __cplusplus
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** extern "C" {
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * 
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 0 or 1.
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of die temperature sensor. \n
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 127.
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 0 to 63.
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a DTSCON register.
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Offset is considered as a signed value.
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                           \b Range: \n 
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * conversion complete.\n
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The temperature measured in C is given by (RESULT - 605) / 2.05 [C]
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if (UC_SERIES != XMC45)
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps:\n
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * eventually handed over to the application program.\n
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0 to 15.
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                \b Range: 32 bit data.
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \a NMIREQEN register.
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is in reset state.\n
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * has been enabled.\n
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None  
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  26              		.loc 1 1708 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 00AF     		add	r7, sp, #0
  36              	.LCFI1:
  37              		.cfi_def_cfa_register 7
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
  38              		.loc 1 1709 0
  39 0004 044B     		ldr	r3, .L3
  40 0006 9B69     		ldr	r3, [r3, #24]
  41 0008 03F48033 		and	r3, r3, #65536
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  42              		.loc 1 1710 0
  43 000c 1846     		mov	r0, r3
  44 000e BD46     		mov	sp, r7
  45              	.LCFI2:
  46              		.cfi_def_cfa_register 13
  47              		@ sp needed
  48 0010 5DF8047B 		ldr	r7, [sp], #4
  49              	.LCFI3:
  50              		.cfi_restore 7
  51              		.cfi_def_cfa_offset 0
  52 0014 7047     		bx	lr
  53              	.L4:
  54 0016 00BF     		.align	2
  55              	.L3:
  56 0018 00460050 		.word	1342195200
  57              		.cfi_endproc
  58              	.LFE129:
  60              		.section	.text.XMC_SCU_CLOCK_GetWdtClockSource,"ax",%progbits
  61              		.align	1
  62              		.syntax unified
  63              		.thumb
  64              		.thumb_func
  65              		.fpu fpv4-sp-d16
  67              	XMC_SCU_CLOCK_GetWdtClockSource:
  68              	.LFB130:
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the clock source selected.
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
  69              		.loc 1 1749 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI4:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0002 00AF     		add	r7, sp, #0
  79              	.LCFI5:
  80              		.cfi_def_cfa_register 7
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
  81              		.loc 1 1750 0
  82 0004 044B     		ldr	r3, .L7
  83 0006 5B6A     		ldr	r3, [r3, #36]
  84 0008 03F44033 		and	r3, r3, #196608
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
  85              		.loc 1 1751 0
  86 000c 1846     		mov	r0, r3
  87 000e BD46     		mov	sp, r7
  88              	.LCFI6:
  89              		.cfi_def_cfa_register 13
  90              		@ sp needed
  91 0010 5DF8047B 		ldr	r7, [sp], #4
  92              	.LCFI7:
  93              		.cfi_restore 7
  94              		.cfi_def_cfa_offset 0
  95 0014 7047     		bx	lr
  96              	.L8:
  97 0016 00BF     		.align	2
  98              	.L7:
  99 0018 00460050 		.word	1342195200
 100              		.cfi_endproc
 101              	.LFE130:
 103              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockSource,"ax",%progbits
 104              		.align	1
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu fpv4-sp-d16
 110              	XMC_SCU_CLOCK_GetExternalOutputClockSource:
 111              	.LFB133:
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source   Source for standby clock.\n
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC42
1865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \if XMC41
1868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \endif
1870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 112              		.loc 1 1878 0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117 0000 80B4     		push	{r7}
 118              	.LCFI8:
 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 7, -4
 121 0002 00AF     		add	r7, sp, #0
 122              	.LCFI9:
 123              		.cfi_def_cfa_register 7
1879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 124              		.loc 1 1879 0
 125 0004 054B     		ldr	r3, .L11
 126 0006 9B6A     		ldr	r3, [r3, #40]
 127 0008 DBB2     		uxtb	r3, r3
 128 000a 03F00303 		and	r3, r3, #3
 129 000e DBB2     		uxtb	r3, r3
1880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 130              		.loc 1 1880 0
 131 0010 1846     		mov	r0, r3
 132 0012 BD46     		mov	sp, r7
 133              	.LCFI10:
 134              		.cfi_def_cfa_register 13
 135              		@ sp needed
 136 0014 5DF8047B 		ldr	r7, [sp], #4
 137              	.LCFI11:
 138              		.cfi_restore 7
 139              		.cfi_def_cfa_offset 0
 140 0018 7047     		bx	lr
 141              	.L12:
 142 001a 00BF     		.align	2
 143              	.L11:
 144 001c 00460050 		.word	1342195200
 145              		.cfi_endproc
 146              	.LFE133:
 148              		.section	.text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu fpv4-sp-d16
 155              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 156              	.LFB143:
1881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0) 
1919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param source  Source of ECAT clock.\n
1922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Selects the source of ECAT clock (fECAT).\n\n
1930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECATSEL bit of \a ECATCLKCR register.
1931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetECATClockSource() \n\n\n
1933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****                       ((uint32_t)source);
1938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return XMC_SCU_CLOCK_ECATCLKSRC_t   Source of ECAT clock.\n
1942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_CLOCK_ECATCLKSRC_t to identify the clock source.\n
1943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_USBPLL - USB PLL (fUSBPLL) as a source for ECAT c
1944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                       XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL - Main PLL output (fPLL) as a source for E
1945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the source of ECAT clock (fECAT).
1948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECATSEL bit of \a ECATCLKCR register.
1949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
1957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 to 256.
1962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * decremented by 1 before configuring.
1969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 to 255.
1977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
1984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
1986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
1988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
1989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
1990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 1 or 2.\n
1993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS \n
1994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  2-> fCCU= fSYS/2.
1995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
1997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
1998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
1999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
2000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
2001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
2002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
2005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
2007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
2010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *              \b Range: 0 or 1.\n
2011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
2012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
2013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
2016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
2017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
2020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
2022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
2024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
2029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS. \n
2031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            2-> fCPU= fSYS/2.
2032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
2037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
2038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
2040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
2042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
2045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
2047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
2048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
2051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
2052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
2054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
2056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
2058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
2063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 or 2.\n
2064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU.\n
2065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                2-> fPERIPH= fCPU/2.
2066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
2071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
2072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
2075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
2077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
2080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 or 1.\n
2081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
2082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
2083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
2086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
2087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
2089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
2091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
2093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 8.
2099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
2104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
2105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
2108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
2110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
2114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 7.
2115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
2118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
2119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
2121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
2123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
2125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(EBU)
2130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 64.
2134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
2139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
2140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
2142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
2144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
2148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 63.
2149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
2152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
2153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
2155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
2157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
2159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
2165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 256.
2166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
2171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
2172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
2173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
2174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
2176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
2178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
2182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 255.
2183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
2186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
2187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
2188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * the divider value.
2189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
2191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
2193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
2195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
2200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 512.
2201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
2206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
2207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
2208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
2209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
2210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
2212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
2214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
2218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 511.
2219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
2222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
2223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
2225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
2227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
2229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #if defined(ECAT0)
2232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @param ratio   Ratio between the source of ECAT clock and the ECAT clock.\n
2235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 1 to 4.
2236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Configures the ECAT clock by setting the clock divider for the ECAT clock source.\n\n
2241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is configured to \a ECADIV bits of \a ECATCLKCR register. The value of divider
2242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * is decremented by 1 before configuring.
2243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_GetECATClockDivider() \n\n\n
2245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
2247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Ratio between the source of ECAT clock and the ECAT clock.\n
2251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: 0 to 3.
2252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the ratio between the ECAT parent clock and the ECAT clock. \n\n
2255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value is obtained by reading \a ECADIV bits of \a ECATCLKCR register.
2256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetECATClockSource(), XMC_SCU_CLOCK_SetECATClockDivider() \n\n\n
2258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
2260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
2261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
2262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
2263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** #endif
2264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
2271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
2272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external clock input.
2273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The System Oscillator Watchdog is enabled. The user should check the status 
2274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable()
2275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
2279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
2285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
2286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * external oscillator. 
2287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
2291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of high performance oscillator
2295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_HP oscillator is stable and usable
2298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
2300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
2302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus to monitor the status of
2310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableHighPerformanceOscillator
2311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
2313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
2315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
2326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_HP XTAL1 pin
2330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_HP XTAL1 pin.
2333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput() \n\n\n
2335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
2337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
2344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
2345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
2346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
2347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * are handled internally.
2348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The OSC_ULP Oscillator Watchdog is enabled. The user should check the status 
2349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * of the oscillator using XMC_SCU_CLOCK_IsLowPowerOscillatorStable()
2350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() 
2352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_IsLowPowerOscillatorStable() \n\n\n
2353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status of low power oscillator
2372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Checks if the OSC_ULP oscillator is stable and usable
2375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
2379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Enables XTAL1 input of OSC_ULP as general purpose input.
2386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Use XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus to monitor the status of OSC_UL
2387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @Note OSC_ULP should be disabled previously using XMC_SCU_CLOCK_DisableLowPowerOscillator().
2388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
2396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return None
2400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Disables XTAL1 input of OSC_ULP as general purpose input.
2403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \note
2406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The register update in HIB domain is indicated by the MIRRST register which can be polled using 
2407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
2411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return Status OSC_ULP XTAL1 pin 
2415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Monitor the status of OSC_ULP XTAL1 pin.
2418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput() \n\n\n
2420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
2422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *            and the configured values of dividers.
2428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** 
2473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** /**
2474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  *
2477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Description</b><br>
2478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****  */
2485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** {
 157              		.loc 1 2486 0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161              		@ link register save eliminated.
 162 0000 80B4     		push	{r7}
 163              	.LCFI12:
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 7, -4
 166 0002 00AF     		add	r7, sp, #0
 167              	.LCFI13:
 168              		.cfi_def_cfa_register 7
2487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 169              		.loc 1 2487 0
 170 0004 064B     		ldr	r3, .L15
 171 0006 1A68     		ldr	r2, [r3]
 172 0008 064B     		ldr	r3, .L15+4
 173 000a 1B69     		ldr	r3, [r3, #16]
 174 000c 03F00103 		and	r3, r3, #1
 175 0010 02FA03F3 		lsl	r3, r2, r3
2488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc4_scu.h **** }
 176              		.loc 1 2488 0
 177 0014 1846     		mov	r0, r3
 178 0016 BD46     		mov	sp, r7
 179              	.LCFI14:
 180              		.cfi_def_cfa_register 13
 181              		@ sp needed
 182 0018 5DF8047B 		ldr	r7, [sp], #4
 183              	.LCFI15:
 184              		.cfi_restore 7
 185              		.cfi_def_cfa_offset 0
 186 001c 7047     		bx	lr
 187              	.L16:
 188 001e 00BF     		.align	2
 189              	.L15:
 190 0020 00000000 		.word	SystemCoreClock
 191 0024 00460050 		.word	1342195200
 192              		.cfi_endproc
 193              	.LFE143:
 195              		.section	.text.XMC_SCU_CLOCK_GetCpuClockFrequency,"ax",%progbits
 196              		.align	1
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv4-sp-d16
 202              	XMC_SCU_CLOCK_GetCpuClockFrequency:
 203              	.LFB160:
 204              		.file 2 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @file xmc_scu.h
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @date 2016-03-09
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2015-11-30:
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Documentation improved <br>
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 2016-03-09:
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *     - Optimization of write only registers
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *      
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @endcond 
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifndef XMC_SCU_H
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #define XMC_SCU_H
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * HEADER FILES
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc_common.h>
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @addtogroup SCU
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU provides the following features,
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Power control
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4 
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Hibernate control 
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Reset control
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Clock control
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic 
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * and miscellaneous control logic.<br>
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock driver features:
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Reset driver features:
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif <br>
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Interrupt driver features:
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Hibernate driver features:
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Trap driver features:
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Parity driver features:
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Power driver features:
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Miscellaneous features:
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC4
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \if XMC1
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  \endif
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @{
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * MACROS
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * ENUMS
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef enum XMC_SCU_STATUS 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****                                   processing another request. */
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** } XMC_SCU_STATUS_t;
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DATA TYPES
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * DEVICE EXTENSIONS
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if (UC_FAMILY == XMC1)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc1_scu.h>
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #include <xmc4_scu.h>
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #else
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #error "Unspecified chipset"
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**************************************************************************************************
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * API Prototypes
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  **************************************************************************************************
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #ifdef __cplusplus
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** extern "C" {
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    in the register CCUCON. <br>
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    combined using \a OR operation.
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the timer using this API.<BR>
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param config Pointer to structure holding the clock prescaler values and divider values for 
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                configuring clock generators and clock tree.\n
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                \b Range: Configure the members of structure @ref XMC_SCU_CLOCK_CONFIG_t for vari
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                parameters of clock setup.
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Initializes clock generators and clock tree.\n\n
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Peripheral clock and system clock are configured based on the input configuration \a config.
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The system clock frequency is tuned by configuring the FDIV and IDIV values of CLKCR register.
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The values of FDIV and IDIV can be provided as part of input configuration.
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The PCLK divider determines the ratio of peripheral clock to the system clock. 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The source of RTC clock is set based on the input configuration. 
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \a SystemCoreClock variable will be updated with the value of
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * system clock frequency. Access to protected bit fields are handled internally.
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the high precision oscillator(fOHP) input and configures the system and peripheral clock
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on the system clock source selected in \a config, either fPLL or fOFI will be chosen as sy
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Based on PLL mode(normal or prescaler mode) used, PLL ramps up in steps to achieve target freque
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The clock dividers for CPU, CCU and peripheral clocks will be set based on the input configurati
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The \a SystemCoreClock variable is set with the value of system clock frequency.
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GetCpuClockFrequency() \n\n\n
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to enable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the generation of interrupt for the input events.\n\n
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are enabled by setting the respective bit fields in the SRMSK register. \n
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should separately enable the NVIC node responsible for handling the SCU interrupt.
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The interrupt will be generated when the respective event occurs.
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERRUPT_DisableEvent()\n\n\n
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the event to disable. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Disables generation of interrupt on occurrence of the input event.\n\n
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are disabled by resetting the respective bit fields in the SRMSK register. \n
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_DisableIRQ(), XMC_SCU_INTERRUPT_EnableEvent()\n\n\n
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event Bit mask of the event to be triggered. \b Range: Use type @ref XMC_SCU_INTERRUPT_EV
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Triggers the event as if the hardware raised it.\n\n
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Event will be triggered by setting the respective bitfield in the SRSET register.\n
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: User should enable the NVIC node that handles the respective event for interrupt generatio
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * NVIC_EnableIRQ(), XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_ClearEventStatus() \n\n\n
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t  event);
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status of the SCU events.
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of all SCU events.\n\n
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The status is read from the SRRAW register. To check the status of a particular 
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * event, the returned value should be masked with the bit mask of the event. The bitmask
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * of events can be obtained using the type @ref XMC_SCU_INTERRUPT_EVENT_t. Multiple events'
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * status can be checked by combining the bit masks using \a OR operation. 
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * After detecting the event, the event status should be cleared using software to detect the event
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERRUPT_ClearEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent(), XMC_SCU_INTERRUPT_SetEve
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param event  Bit mask of the events to clear. \b Range: Use type @ref XMC_SCU_INTERRUPT_EVENT_t
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                for providing the input value. Multiple events can be combined using the \a OR op
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the event status bit in SRRAW register.\n\n
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The events are cleared by writing value 1 to their bit positions in the SRCLR register.
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The API can be used when polling method is used. After detecting the event, the event status
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * should be cleared using software to detect the event again.
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_INTERUPT_GetEventStatus(), XMC_SCU_INTERRUPT_TriggerEvent() \n\n\n
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Status representing the reason for device reset.
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the value representing the reason for device reset.\n\n
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The return value is an encoded word, which can indicate multiple reasons for the last reset. Eac
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * returned word is representative of a last reset cause. The returned value should be appropriatel
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the cause of reset. 
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The cause of the last reset gets automatically stored in 
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the \a SCU_RSTSTAT register. The reset status shall be reset after each
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * startup in order to ensure consistent source indication after the next reset.
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: The type @ref XMC_SCU_RESET_REASON_t can be used to get the bit masks of the reset cau
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_ClearDeviceResetReason() \n\n\n
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return ((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_RSTSTAT_Msk);
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None 
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clears the reset reason bits in the reset status register. \n\n
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clearing of the reset status information in the \a SCU_RSTSTAT register via register bit \a RSTC
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * recommended to ensure a clear indication of the cause of next reset.
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_RESET_GetDeviceResetReason() \n\n\n
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE void XMC_SCU_RESET_ClearDeviceResetReason(void)
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   /* Clear RSTSTAT.RSTSTAT bitfield */
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_RSCLR_Msk;
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of CPU clock frequency.
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of CPU clock frequency.\n\n
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is stored in a global variable \a \b SystemCoreClock.
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is updated when the clock configuration is done using the SCU LLD APIs.
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value represents the frequency of clock used for CPU operation.
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \b Range: Value is of type uint32_t, and gives the value of frequency in Hertz.
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 205              		.loc 2 426 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 1, uses_anonymous_args = 0
 209              		@ link register save eliminated.
 210 0000 80B4     		push	{r7}
 211              	.LCFI16:
 212              		.cfi_def_cfa_offset 4
 213              		.cfi_offset 7, -4
 214 0002 00AF     		add	r7, sp, #0
 215              	.LCFI17:
 216              		.cfi_def_cfa_register 7
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return SystemCoreClock;
 217              		.loc 2 427 0
 218 0004 034B     		ldr	r3, .L19
 219 0006 1B68     		ldr	r3, [r3]
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 220              		.loc 2 428 0
 221 0008 1846     		mov	r0, r3
 222 000a BD46     		mov	sp, r7
 223              	.LCFI18:
 224              		.cfi_def_cfa_register 13
 225              		@ sp needed
 226 000c 5DF8047B 		ldr	r7, [sp], #4
 227              	.LCFI19:
 228              		.cfi_restore 7
 229              		.cfi_def_cfa_offset 0
 230 0010 7047     		bx	lr
 231              	.L20:
 232 0012 00BF     		.align	2
 233              	.L19:
 234 0014 00000000 		.word	SystemCoreClock
 235              		.cfi_endproc
 236              	.LFE160:
 238              		.section	.text.XMC_SCU_GetMirrorStatus,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	XMC_SCU_GetMirrorStatus:
 246              	.LFB161:
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return uint32_t  Value of peripheral clock frequency in Hertz.
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the vlaue of clock frequency at which the peripherals are working.\n\n
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The value is derived from the CPU frequency. \b Range: Value is of type uint32_t. It is represen
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockFrequency(),XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void); 
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #if(UC_SERIES != XMC45)
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral The peripheral for which the clock has to be gated. \b Range: Use type @ref X
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral clock to be gated.
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Blocks the supply of clock to the selected peripheral.\n\n
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Clock gating helps in reducing the power consumption. User can selectively gate the clocks of un
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling the \a SCU_CGAT
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * register bit field. Every bit in \a SCU_CGATSET0 register is protected by the bit protection sch
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * bit fields are handled internally.
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate. Such a
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * the clock supply for the selected peripheral.
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual gating of such peripheral clocks by enabling one of the \a
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATSET0, \a SCU_CGATSET1 or \a SCU_CGATSET2 register bitfields.
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * 
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: Clock gating shall not be activated unless the module is in reset state. So use \a
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated() API before enabling the gating of any peripheral.
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_UngatePeripheralClock() \n\n\n
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the clock has to be ungated. \b Range: Use type @re
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    to identify the peripheral.
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return None
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Enables the supply of clock to the selected peripheral.\n\n
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * By default when the device powers on, the peripheral clock will be gated for the 
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * peripherals that support clock gating.
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The peripheral clock should be enabled before using it for any functionality.
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPCLK is the source of clock to various peripherals. Some peripherals support clock gate.
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting respective bit
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * in the \a SCU_CGATCLR0 register.
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * fPERI is the source of clock to various peripherals. Some peripherals support clock gate.
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Software can request for individual ungating of such peripheral clocks by setting the respective
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * SCU_CGATCLR0, \a SCU_CGATCLR1 or \a SCU_CGATCLR2 registers.
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_IsPeripheralClockGated(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @param  peripheral  The peripheral for which the check for clock gating has to be done. 
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_PERIPHERAL_CLOCK_t to identify the peripheral
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return bool Status of the peripheral clock gating. \b Range: true if the peripheral clock is ga
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *              false if the peripheral clock ungated(gate de-asserted).
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Gives the status of peripheral clock gating.\n\n
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC1
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using the register CGATSTAT0.
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \if XMC4
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Checks the status of peripheral clock gating using one of CGATSTAT0, CGATSTAT1 or CGATSTAT2 regi
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \endif
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * It is recommended to use this API before
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * enabling the gating of any peripherals through \a XMC_SCU_CLOCK_GatePeripheralClock() API.
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * XMC_SCU_CLOCK_UngatePeripheralClock(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral);
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** #endif
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** 
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** /**
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * @return  uint32_t  Status of the register mirror update.\n
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    \b Range: Use the bit mask of the SCU_GENERAL_MIRRSTS register for the mirror
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    interest. e.g.: SCU_GENERAL_MIRRSTS_RTC_CTR_Msk. Multiple update events can b
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *                    using \a OR operation.
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  *
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * \par<b>Description</b><br>
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Provides the status of hibernate domain register update, when the respective mirror registers ar
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * The hibernate domain is connected to the core domain via SPI serial communication. MIRRSTS is a 
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * representing the communication of changed value of a mirror register to its corresponding regist
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * hibernate domain. The bit fields of the register indicate
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * that a corresponding register of the hibernate domain is ready to accept a write or that the com
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * is busy with executing the previous operation.\n
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpos
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****  */
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** {
 247              		.loc 2 544 0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              	.LCFI20:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 7, -4
 256 0002 00AF     		add	r7, sp, #0
 257              	.LCFI21:
 258              		.cfi_def_cfa_register 7
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h ****   return(SCU_GENERAL->MIRRSTS);
 259              		.loc 2 545 0
 260 0004 034B     		ldr	r3, .L23
 261 0006 D3F8C430 		ldr	r3, [r3, #196]
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_scu.h **** }
 262              		.loc 2 546 0
 263 000a 1846     		mov	r0, r3
 264 000c BD46     		mov	sp, r7
 265              	.LCFI22:
 266              		.cfi_def_cfa_register 13
 267              		@ sp needed
 268 000e 5DF8047B 		ldr	r7, [sp], #4
 269              	.LCFI23:
 270              		.cfi_restore 7
 271              		.cfi_def_cfa_offset 0
 272 0012 7047     		bx	lr
 273              	.L24:
 274              		.align	2
 275              	.L23:
 276 0014 00400050 		.word	1342193664
 277              		.cfi_endproc
 278              	.LFE161:
 280              		.comm	event_handler_list,128,4
 281              		.section	.text.XMC_SCU_lDelay,"ax",%progbits
 282              		.align	1
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 286              		.fpu fpv4-sp-d16
 288              	XMC_SCU_lDelay:
 289              	.LFB162:
 290              		.file 3 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c"
   1:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
   2:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @file xmc4_scu.c
   3:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @date 2016-06-15
   4:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   5:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @cond
   6:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
   7:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
   9:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * All rights reserved.                        
  11:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                             
  12:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * following conditions are met:   
  14:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  15:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer.                        
  17:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  18:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 
  21:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * products derived from this software without specific prior written permission.                  
  23:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  24:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *                                                                              
  32:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
  35:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  36:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * Change History
  37:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * --------------
  38:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  39:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-02-20:
  40:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Initial <br>
  41:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *      
  42:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-05-20:
  43:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_ASSERT() hanging issues have fixed.  <br>
  44:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Line indentation aligned with 120 characters. <br>
  45:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     
  46:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-06-20:
  47:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_EnableEvent,XMC_SCU_INTERRUPT_DisableEvent,
  48:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_TriggerEvent,XMC_SCU_INTERUPT_GetEventStatus,
  49:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_INTERRUPT_ClearEventStatus are added
  50:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added Weak implementation for OSCHP_GetFrequency()
  51:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  52:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-11-30:
  53:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Documentation improved <br>
  54:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Following API functionalities are improved
  55:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_CLOCK_GatePeripheralClock, XMC_SCU_CLOCK_UngatePeripheralClock, XMC_SCU_CLOCK_IsPe
  56:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *       XMC_SCU_RESET_AssertPeripheralReset, XMC_SCU_RESET_DeassertPeripheralReset, XMC_SCU_RESET_
  57:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  58:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2015-12-08:
  59:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - XMC_SCU_GetTemperature renamed to XMC_SCU_GetTemperatureMeasurement
  60:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  61:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-03-09:
  62:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Optimize write only registers
  63:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetPinMode
  64:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_GetHibernateControlStatus,
  65:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_GetEventStatus, XMC_SCU_HIB_ClearEventStatus, XMC_SCU_HIB_TriggerEvent, 
  66:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_EnableEvent, XMC_SCU_HIB_DisableEvent
  67:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_SetWakeupTriggerInput, XMC_SCU_HIB_SetPinMode, XMC_SCU_HIB_SetOutputPinL
  68:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_HIB_SetInput0, XMC_SCU_HIB_EnterHibernateState
  69:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  70:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-04-06:
  71:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Fixed XMC_SCU_ReadFromRetentionMemory functionality
  72:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  73:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-05-19:
  74:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Changed XMC_SCU_CLOCK_StartSystemPll to avoid using floating point calculation which might
  75:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_IsLowPowerOscillatorStable() and XMC_SCU_CLOCK_IsHighPerformanceOscill
  76:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(), 
  77:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(),
  78:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus()
  79:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(), 
  80:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(),
  81:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *             XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus()
  82:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  83:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * 2016-06-15:
  84:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added XMC_SCU_HIB_EnterHibernateStateEx() which allows to select between external or inter
  85:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Extended wakeup hibernate events using LPAC wakeup on events. Only available in XMC44, XMC
  86:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *     - Added LPAC APIs. Only available in XMC44, XMC42 and XMC41 series.
  87:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  88:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @endcond 
  89:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  90:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
  91:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
  92:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
  93:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  94:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief SCU low level driver API prototype definition for XMC4 family of microcontrollers. 
  95:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
  96:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * <b>Detailed description of file:</b> <br>
  97:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * APIs provided in this file cover the following functional blocks of SCU: <br>
  98:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- GCU (APIs prefixed with XMC_SCU_GEN_) <br>
  99:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Temperature Monitoring, Bootmode selection, CCU Start, Comparator configuration etc  <br>
 100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- CCU (APIs prefixed with XMC_SCU_CLOCK_) <br>
 101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Clock sources init, Clock tree init, Clock gating, Sleep Management etc <br>
 102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- RCU (APIs prefixed with XMC_SCU_RESET_) <br>
 103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Reset Init, Cause, Manual Reset Assert/Deassert <br>
 104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- INTERRUPT (APIs prefixed with XMC_SCU_INTERRUPT_) <br>
 105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Manual Assert/Deassert, Acknowledge etc <br>
 106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- PARITY (APIs prefixed with XMC_SCU_PARITY_) <br>
 107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Acknowledge etc <br>
 108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- HIBERNATION (APIs prefixed with XMC_SCU_HIB_) <br>
 109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Hibernation entry/exit config, entry/wakeup sequences, LPAC configuration etc <br>
 110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * -- TRAP (APIs prefixed with XMC_SCU_TRAP_) <br>
 111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * ------ Init, Enable/Disable, Acknowledge etc <br>
 112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  *
 113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * HEADER FILES
 117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #include <xmc_scu.h>
 119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if UC_FAMILY == XMC4
 121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * MACROS
 124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FOSCREF   (2500000UL)    /**< Oscillator reference frequency (fOSCREF) monitored by Oscilla
 126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define FREQ_1MHZ (1000000UL)    /**< Used during calculation. */
 127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OFI_FREQUENCY
 129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OFI_FREQUENCY (24000000UL)    /**< Fast internal backup clock source. */
 130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSI_FREQUENCY
 133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSI_FREQUENCY (32768UL)    /**< Internal slow clock source. */
 134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #ifndef OSCHP_FREQUENCY
 137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define OSCHP_FREQUENCY (12000000U)    /**< External crystal High Precision Oscillator. */
 138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
 141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLLV_Msk | \
 142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                          SCU_PLL_PLLSTAT_PLLSP_Msk)  /**< Used to verify the OSC fr
 143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                           usable or not.*/
 144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_START_GROUP    (0UL)    /**< The ADC group whose channel input is compared 
 146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_ADC_END_GROUP      (1UL)    /**< The ADC group whose channel input is compared 
 150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC end 
 152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this group number. */
 153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_START_ADC_CHANNEL  (6UL)    /**< The ADC channel whose channel input is compare
 154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC star
 156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_ORC_END_ADC_CHANNEL    (7UL)    /**< The ADC channel whose channel input is compare
 158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      Comparator (ORC) to serves the purpose of over
 159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      for analog input pins of the chip and ORC ends
 160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                      this channel number. */
 161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_GRPNUM(GROUP_NUM)   (((GROUP_NUM) == XMC_SCU_ORC_ADC_START_GROUP) || \
 163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((GROUP_NUM) == XMC_SCU_ORC_ADC_END_GROUP) ) /**< Used to v
 164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end group num
 167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         
 168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_CHECK_CHNUM(CH_NUM)       (((CH_NUM) == XMC_SCU_ORC_START_ADC_CHANNEL) || \
 169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                         ((CH_NUM) == XMC_SCU_ORC_END_ADC_CHANNEL) )  /**< Used to v
 170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       provided ADC 
 171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       within specif
 172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                       end channel n
 173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_INTERRUPT_EVENT_MAX            (32U)      /**< Maximum supported SCU events. */
 175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_HDCR_HIBIOSEL_Size (4U)
 177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN (0x2U)
 179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB13V (0.0058F)
 181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #define XMC_SCU_POWER_LSB33V (0.0225F)
 182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL DATA
 185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler_list[XMC_SCU_INTERRUPT_EVENT_MAX]; /**< For registe
 187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         functions o
 188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                                         occurrence.
 189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * LOCAL ROUTINES
 192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  #if defined(UC_ID)
 194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a non-weak function, which retrieves high precision external oscillator frequency. */
 195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (OSCHP_FREQUENCY);
 198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** static void XMC_SCU_lDelay(uint32_t cycles);
 203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**************************************************************************************************
 205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API IMPLEMENTATION
 206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  **************************************************************************************************
 207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* This is a local function used to generate the delay until register get updated with new configur
 208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_lDelay(uint32_t delay)
 209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 291              		.loc 3 209 0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 16
 294              		@ frame_needed = 1, uses_anonymous_args = 0
 295 0000 80B5     		push	{r7, lr}
 296              	.LCFI24:
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 7, -8
 299              		.cfi_offset 14, -4
 300 0002 84B0     		sub	sp, sp, #16
 301              	.LCFI25:
 302              		.cfi_def_cfa_offset 24
 303 0004 00AF     		add	r7, sp, #0
 304              	.LCFI26:
 305              		.cfi_def_cfa_register 7
 306 0006 7860     		str	r0, [r7, #4]
 210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t i;
 211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 307              		.loc 3 212 0
 308 0008 FFF7FEFF 		bl	SystemCoreClockUpdate
 213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 309              		.loc 3 213 0
 310 000c 0C4B     		ldr	r3, .L28
 311 000e 1B68     		ldr	r3, [r3]
 312 0010 0C4A     		ldr	r2, .L28+4
 313 0012 A2FB0323 		umull	r2, r3, r2, r3
 314 0016 9A0C     		lsrs	r2, r3, #18
 315 0018 7B68     		ldr	r3, [r7, #4]
 316 001a 02FB03F3 		mul	r3, r2, r3
 317 001e 7B60     		str	r3, [r7, #4]
 214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   for (i = 0U; i < delay; ++i)
 318              		.loc 3 215 0
 319 0020 0023     		movs	r3, #0
 320 0022 FB60     		str	r3, [r7, #12]
 321 0024 03E0     		b	.L26
 322              	.L27:
 216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     __NOP();
 323              		.loc 3 217 0 discriminator 3
 324              		.syntax unified
 325              	@ 217 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c" 1
 326 0026 00BF     		nop
 327              	@ 0 "" 2
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 328              		.loc 3 215 0 discriminator 3
 329              		.thumb
 330              		.syntax unified
 331 0028 FB68     		ldr	r3, [r7, #12]
 332 002a 0133     		adds	r3, r3, #1
 333 002c FB60     		str	r3, [r7, #12]
 334              	.L26:
 215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 335              		.loc 3 215 0 is_stmt 0 discriminator 1
 336 002e FA68     		ldr	r2, [r7, #12]
 337 0030 7B68     		ldr	r3, [r7, #4]
 338 0032 9A42     		cmp	r2, r3
 339 0034 F7D3     		bcc	.L27
 218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 340              		.loc 3 219 0 is_stmt 1
 341 0036 00BF     		nop
 342 0038 1037     		adds	r7, r7, #16
 343              	.LCFI27:
 344              		.cfi_def_cfa_offset 8
 345 003a BD46     		mov	sp, r7
 346              	.LCFI28:
 347              		.cfi_def_cfa_register 13
 348              		@ sp needed
 349 003c 80BD     		pop	{r7, pc}
 350              	.L29:
 351 003e 00BF     		.align	2
 352              	.L28:
 353 0040 00000000 		.word	SystemCoreClock
 354 0044 83DE1B43 		.word	1125899907
 355              		.cfi_endproc
 356              	.LFE162:
 358              		.section	.text.XMC_SCU_INTERRUPT_EnableEvent,"ax",%progbits
 359              		.align	1
 360              		.global	XMC_SCU_INTERRUPT_EnableEvent
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 364              		.fpu fpv4-sp-d16
 366              	XMC_SCU_INTERRUPT_EnableEvent:
 367              	.LFB163:
 220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable the SCU event */
 222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 368              		.loc 3 223 0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 1, uses_anonymous_args = 0
 372              		@ link register save eliminated.
 373 0000 80B4     		push	{r7}
 374              	.LCFI29:
 375              		.cfi_def_cfa_offset 4
 376              		.cfi_offset 7, -4
 377 0002 83B0     		sub	sp, sp, #12
 378              	.LCFI30:
 379              		.cfi_def_cfa_offset 16
 380 0004 00AF     		add	r7, sp, #0
 381              	.LCFI31:
 382              		.cfi_def_cfa_register 7
 383 0006 7860     		str	r0, [r7, #4]
 224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 384              		.loc 3 224 0
 385 0008 054B     		ldr	r3, .L31
 386 000a 9A68     		ldr	r2, [r3, #8]
 387 000c 0449     		ldr	r1, .L31
 388 000e 7B68     		ldr	r3, [r7, #4]
 389 0010 1343     		orrs	r3, r3, r2
 390 0012 8B60     		str	r3, [r1, #8]
 225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 391              		.loc 3 225 0
 392 0014 00BF     		nop
 393 0016 0C37     		adds	r7, r7, #12
 394              	.LCFI32:
 395              		.cfi_def_cfa_offset 4
 396 0018 BD46     		mov	sp, r7
 397              	.LCFI33:
 398              		.cfi_def_cfa_register 13
 399              		@ sp needed
 400 001a 5DF8047B 		ldr	r7, [sp], #4
 401              	.LCFI34:
 402              		.cfi_restore 7
 403              		.cfi_def_cfa_offset 0
 404 001e 7047     		bx	lr
 405              	.L32:
 406              		.align	2
 407              	.L31:
 408 0020 74400050 		.word	1342193780
 409              		.cfi_endproc
 410              	.LFE163:
 412              		.section	.text.XMC_SCU_INTERRUPT_DisableEvent,"ax",%progbits
 413              		.align	1
 414              		.global	XMC_SCU_INTERRUPT_DisableEvent
 415              		.syntax unified
 416              		.thumb
 417              		.thumb_func
 418              		.fpu fpv4-sp-d16
 420              	XMC_SCU_INTERRUPT_DisableEvent:
 421              	.LFB164:
 226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the SCU event */
 228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 422              		.loc 3 229 0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 8
 425              		@ frame_needed = 1, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 427 0000 80B4     		push	{r7}
 428              	.LCFI35:
 429              		.cfi_def_cfa_offset 4
 430              		.cfi_offset 7, -4
 431 0002 83B0     		sub	sp, sp, #12
 432              	.LCFI36:
 433              		.cfi_def_cfa_offset 16
 434 0004 00AF     		add	r7, sp, #0
 435              	.LCFI37:
 436              		.cfi_def_cfa_register 7
 437 0006 7860     		str	r0, [r7, #4]
 230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 438              		.loc 3 230 0
 439 0008 064B     		ldr	r3, .L34
 440 000a 9A68     		ldr	r2, [r3, #8]
 441 000c 7B68     		ldr	r3, [r7, #4]
 442 000e DB43     		mvns	r3, r3
 443 0010 0449     		ldr	r1, .L34
 444 0012 1340     		ands	r3, r3, r2
 445 0014 8B60     		str	r3, [r1, #8]
 231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 446              		.loc 3 231 0
 447 0016 00BF     		nop
 448 0018 0C37     		adds	r7, r7, #12
 449              	.LCFI38:
 450              		.cfi_def_cfa_offset 4
 451 001a BD46     		mov	sp, r7
 452              	.LCFI39:
 453              		.cfi_def_cfa_register 13
 454              		@ sp needed
 455 001c 5DF8047B 		ldr	r7, [sp], #4
 456              	.LCFI40:
 457              		.cfi_restore 7
 458              		.cfi_def_cfa_offset 0
 459 0020 7047     		bx	lr
 460              	.L35:
 461 0022 00BF     		.align	2
 462              	.L34:
 463 0024 74400050 		.word	1342193780
 464              		.cfi_endproc
 465              	.LFE164:
 467              		.section	.text.XMC_SCU_INTERRUPT_TriggerEvent,"ax",%progbits
 468              		.align	1
 469              		.global	XMC_SCU_INTERRUPT_TriggerEvent
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv4-sp-d16
 475              	XMC_SCU_INTERRUPT_TriggerEvent:
 476              	.LFB165:
 232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to trigger the SCU event */
 234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
 235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 477              		.loc 3 235 0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 1, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 482 0000 80B4     		push	{r7}
 483              	.LCFI41:
 484              		.cfi_def_cfa_offset 4
 485              		.cfi_offset 7, -4
 486 0002 83B0     		sub	sp, sp, #12
 487              	.LCFI42:
 488              		.cfi_def_cfa_offset 16
 489 0004 00AF     		add	r7, sp, #0
 490              	.LCFI43:
 491              		.cfi_def_cfa_register 7
 492 0006 7860     		str	r0, [r7, #4]
 236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRSET |= (uint32_t)event;
 493              		.loc 3 236 0
 494 0008 054B     		ldr	r3, .L37
 495 000a 1A69     		ldr	r2, [r3, #16]
 496 000c 0449     		ldr	r1, .L37
 497 000e 7B68     		ldr	r3, [r7, #4]
 498 0010 1343     		orrs	r3, r3, r2
 499 0012 0B61     		str	r3, [r1, #16]
 237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 500              		.loc 3 237 0
 501 0014 00BF     		nop
 502 0016 0C37     		adds	r7, r7, #12
 503              	.LCFI44:
 504              		.cfi_def_cfa_offset 4
 505 0018 BD46     		mov	sp, r7
 506              	.LCFI45:
 507              		.cfi_def_cfa_register 13
 508              		@ sp needed
 509 001a 5DF8047B 		ldr	r7, [sp], #4
 510              	.LCFI46:
 511              		.cfi_restore 7
 512              		.cfi_def_cfa_offset 0
 513 001e 7047     		bx	lr
 514              	.L38:
 515              		.align	2
 516              	.L37:
 517 0020 74400050 		.word	1342193780
 518              		.cfi_endproc
 519              	.LFE165:
 521              		.section	.text.XMC_SCU_INTERUPT_GetEventStatus,"ax",%progbits
 522              		.align	1
 523              		.global	XMC_SCU_INTERUPT_GetEventStatus
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu fpv4-sp-d16
 529              	XMC_SCU_INTERUPT_GetEventStatus:
 530              	.LFB166:
 238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the SCU event status */
 240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
 241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 531              		.loc 3 241 0
 532              		.cfi_startproc
 533              		@ args = 0, pretend = 0, frame = 0
 534              		@ frame_needed = 1, uses_anonymous_args = 0
 535              		@ link register save eliminated.
 536 0000 80B4     		push	{r7}
 537              	.LCFI47:
 538              		.cfi_def_cfa_offset 4
 539              		.cfi_offset 7, -4
 540 0002 00AF     		add	r7, sp, #0
 541              	.LCFI48:
 542              		.cfi_def_cfa_register 7
 242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_INTERRUPT->SRRAW);
 543              		.loc 3 242 0
 544 0004 034B     		ldr	r3, .L41
 545 0006 5B68     		ldr	r3, [r3, #4]
 243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 546              		.loc 3 243 0
 547 0008 1846     		mov	r0, r3
 548 000a BD46     		mov	sp, r7
 549              	.LCFI49:
 550              		.cfi_def_cfa_register 13
 551              		@ sp needed
 552 000c 5DF8047B 		ldr	r7, [sp], #4
 553              	.LCFI50:
 554              		.cfi_restore 7
 555              		.cfi_def_cfa_offset 0
 556 0010 7047     		bx	lr
 557              	.L42:
 558 0012 00BF     		.align	2
 559              	.L41:
 560 0014 74400050 		.word	1342193780
 561              		.cfi_endproc
 562              	.LFE166:
 564              		.section	.text.XMC_SCU_INTERRUPT_ClearEventStatus,"ax",%progbits
 565              		.align	1
 566              		.global	XMC_SCU_INTERRUPT_ClearEventStatus
 567              		.syntax unified
 568              		.thumb
 569              		.thumb_func
 570              		.fpu fpv4-sp-d16
 572              	XMC_SCU_INTERRUPT_ClearEventStatus:
 573              	.LFB167:
 244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear the SCU event status */
 246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
 247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 574              		.loc 3 247 0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 8
 577              		@ frame_needed = 1, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 579 0000 80B4     		push	{r7}
 580              	.LCFI51:
 581              		.cfi_def_cfa_offset 4
 582              		.cfi_offset 7, -4
 583 0002 83B0     		sub	sp, sp, #12
 584              	.LCFI52:
 585              		.cfi_def_cfa_offset 16
 586 0004 00AF     		add	r7, sp, #0
 587              	.LCFI53:
 588              		.cfi_def_cfa_register 7
 589 0006 7860     		str	r0, [r7, #4]
 248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->SRCLR = (uint32_t)event;
 590              		.loc 3 248 0
 591 0008 044A     		ldr	r2, .L44
 592 000a 7B68     		ldr	r3, [r7, #4]
 593 000c D360     		str	r3, [r2, #12]
 249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 594              		.loc 3 249 0
 595 000e 00BF     		nop
 596 0010 0C37     		adds	r7, r7, #12
 597              	.LCFI54:
 598              		.cfi_def_cfa_offset 4
 599 0012 BD46     		mov	sp, r7
 600              	.LCFI55:
 601              		.cfi_def_cfa_register 13
 602              		@ sp needed
 603 0014 5DF8047B 		ldr	r7, [sp], #4
 604              	.LCFI56:
 605              		.cfi_restore 7
 606              		.cfi_def_cfa_offset 0
 607 0018 7047     		bx	lr
 608              	.L45:
 609 001a 00BF     		.align	2
 610              	.L44:
 611 001c 74400050 		.word	1342193780
 612              		.cfi_endproc
 613              	.LFE167:
 615              		.section	.text.XMC_SCU_GetBootMode,"ax",%progbits
 616              		.align	1
 617              		.global	XMC_SCU_GetBootMode
 618              		.syntax unified
 619              		.thumb
 620              		.thumb_func
 621              		.fpu fpv4-sp-d16
 623              	XMC_SCU_GetBootMode:
 624              	.LFB168:
 250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the currently deployed device bootmode */
 253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetBootMode(void)
 254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 625              		.loc 3 254 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 0
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629              		@ link register save eliminated.
 630 0000 80B4     		push	{r7}
 631              	.LCFI57:
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 7, -4
 634 0002 00AF     		add	r7, sp, #0
 635              	.LCFI58:
 636              		.cfi_def_cfa_register 7
 255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 637              		.loc 3 255 0
 638 0004 044B     		ldr	r3, .L48
 639 0006 1B69     		ldr	r3, [r3, #16]
 640 0008 03F47063 		and	r3, r3, #3840
 256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 641              		.loc 3 256 0
 642 000c 1846     		mov	r0, r3
 643 000e BD46     		mov	sp, r7
 644              	.LCFI59:
 645              		.cfi_def_cfa_register 13
 646              		@ sp needed
 647 0010 5DF8047B 		ldr	r7, [sp], #4
 648              	.LCFI60:
 649              		.cfi_restore 7
 650              		.cfi_def_cfa_offset 0
 651 0014 7047     		bx	lr
 652              	.L49:
 653 0016 00BF     		.align	2
 654              	.L48:
 655 0018 00400050 		.word	1342193664
 656              		.cfi_endproc
 657              	.LFE168:
 659              		.section	.text.XMC_SCU_SetBootMode,"ax",%progbits
 660              		.align	1
 661              		.global	XMC_SCU_SetBootMode
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	XMC_SCU_SetBootMode:
 668              	.LFB169:
 257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program a new device bootmode */
 259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
 260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 669              		.loc 3 260 0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 8
 672              		@ frame_needed = 1, uses_anonymous_args = 0
 673              		@ link register save eliminated.
 674 0000 80B4     		push	{r7}
 675              	.LCFI61:
 676              		.cfi_def_cfa_offset 4
 677              		.cfi_offset 7, -4
 678 0002 83B0     		sub	sp, sp, #12
 679              	.LCFI62:
 680              		.cfi_def_cfa_offset 16
 681 0004 00AF     		add	r7, sp, #0
 682              	.LCFI63:
 683              		.cfi_def_cfa_register 7
 684 0006 0346     		mov	r3, r0
 685 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->STCON = (uint32_t)bootmode;
 686              		.loc 3 261 0
 687 000a 044A     		ldr	r2, .L51
 688 000c FB88     		ldrh	r3, [r7, #6]
 689 000e 1361     		str	r3, [r2, #16]
 262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 690              		.loc 3 262 0
 691 0010 00BF     		nop
 692 0012 0C37     		adds	r7, r7, #12
 693              	.LCFI64:
 694              		.cfi_def_cfa_offset 4
 695 0014 BD46     		mov	sp, r7
 696              	.LCFI65:
 697              		.cfi_def_cfa_register 13
 698              		@ sp needed
 699 0016 5DF8047B 		ldr	r7, [sp], #4
 700              	.LCFI66:
 701              		.cfi_restore 7
 702              		.cfi_def_cfa_offset 0
 703 001a 7047     		bx	lr
 704              	.L52:
 705              		.align	2
 706              	.L51:
 707 001c 00400050 		.word	1342193664
 708              		.cfi_endproc
 709              	.LFE169:
 711              		.section	.text.XMC_SCU_ReadGPR,"ax",%progbits
 712              		.align	1
 713              		.global	XMC_SCU_ReadGPR
 714              		.syntax unified
 715              		.thumb
 716              		.thumb_func
 717              		.fpu fpv4-sp-d16
 719              	XMC_SCU_ReadGPR:
 720              	.LFB170:
 263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from General purpose register */
 265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadGPR(const uint32_t index)
 266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 721              		.loc 3 266 0
 722              		.cfi_startproc
 723              		@ args = 0, pretend = 0, frame = 8
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725              		@ link register save eliminated.
 726 0000 80B4     		push	{r7}
 727              	.LCFI67:
 728              		.cfi_def_cfa_offset 4
 729              		.cfi_offset 7, -4
 730 0002 83B0     		sub	sp, sp, #12
 731              	.LCFI68:
 732              		.cfi_def_cfa_offset 16
 733 0004 00AF     		add	r7, sp, #0
 734              	.LCFI69:
 735              		.cfi_def_cfa_register 7
 736 0006 7860     		str	r0, [r7, #4]
 267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->GPR[index]);
 737              		.loc 3 267 0
 738 0008 054A     		ldr	r2, .L55
 739 000a 7B68     		ldr	r3, [r7, #4]
 740 000c 0A33     		adds	r3, r3, #10
 741 000e 9B00     		lsls	r3, r3, #2
 742 0010 1344     		add	r3, r3, r2
 743 0012 5B68     		ldr	r3, [r3, #4]
 268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 744              		.loc 3 268 0
 745 0014 1846     		mov	r0, r3
 746 0016 0C37     		adds	r7, r7, #12
 747              	.LCFI70:
 748              		.cfi_def_cfa_offset 4
 749 0018 BD46     		mov	sp, r7
 750              	.LCFI71:
 751              		.cfi_def_cfa_register 13
 752              		@ sp needed
 753 001a 5DF8047B 		ldr	r7, [sp], #4
 754              	.LCFI72:
 755              		.cfi_restore 7
 756              		.cfi_def_cfa_offset 0
 757 001e 7047     		bx	lr
 758              	.L56:
 759              		.align	2
 760              	.L55:
 761 0020 00400050 		.word	1342193664
 762              		.cfi_endproc
 763              	.LFE170:
 765              		.section	.text.XMC_SCU_WriteGPR,"ax",%progbits
 766              		.align	1
 767              		.global	XMC_SCU_WriteGPR
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv4-sp-d16
 773              	XMC_SCU_WriteGPR:
 774              	.LFB171:
 269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write to GPR */
 271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
 272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 775              		.loc 3 272 0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 8
 778              		@ frame_needed = 1, uses_anonymous_args = 0
 779              		@ link register save eliminated.
 780 0000 80B4     		push	{r7}
 781              	.LCFI73:
 782              		.cfi_def_cfa_offset 4
 783              		.cfi_offset 7, -4
 784 0002 83B0     		sub	sp, sp, #12
 785              	.LCFI74:
 786              		.cfi_def_cfa_offset 16
 787 0004 00AF     		add	r7, sp, #0
 788              	.LCFI75:
 789              		.cfi_def_cfa_register 7
 790 0006 7860     		str	r0, [r7, #4]
 791 0008 3960     		str	r1, [r7]
 273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GPR[index] = data;
 792              		.loc 3 273 0
 793 000a 064A     		ldr	r2, .L58
 794 000c 7B68     		ldr	r3, [r7, #4]
 795 000e 0A33     		adds	r3, r3, #10
 796 0010 9B00     		lsls	r3, r3, #2
 797 0012 1344     		add	r3, r3, r2
 798 0014 3A68     		ldr	r2, [r7]
 799 0016 5A60     		str	r2, [r3, #4]
 274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 800              		.loc 3 274 0
 801 0018 00BF     		nop
 802 001a 0C37     		adds	r7, r7, #12
 803              	.LCFI76:
 804              		.cfi_def_cfa_offset 4
 805 001c BD46     		mov	sp, r7
 806              	.LCFI77:
 807              		.cfi_def_cfa_register 13
 808              		@ sp needed
 809 001e 5DF8047B 		ldr	r7, [sp], #4
 810              	.LCFI78:
 811              		.cfi_restore 7
 812              		.cfi_def_cfa_offset 0
 813 0022 7047     		bx	lr
 814              	.L59:
 815              		.align	2
 816              	.L58:
 817 0024 00400050 		.word	1342193664
 818              		.cfi_endproc
 819              	.LFE171:
 821              		.section	.text.XMC_SCU_EnableOutOfRangeComparator,"ax",%progbits
 822              		.align	1
 823              		.global	XMC_SCU_EnableOutOfRangeComparator
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu fpv4-sp-d16
 829              	XMC_SCU_EnableOutOfRangeComparator:
 830              	.LFB172:
 275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 831              		.loc 3 278 0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 8
 834              		@ frame_needed = 1, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 836 0000 80B4     		push	{r7}
 837              	.LCFI79:
 838              		.cfi_def_cfa_offset 4
 839              		.cfi_offset 7, -4
 840 0002 83B0     		sub	sp, sp, #12
 841              	.LCFI80:
 842              		.cfi_def_cfa_offset 16
 843 0004 00AF     		add	r7, sp, #0
 844              	.LCFI81:
 845              		.cfi_def_cfa_register 7
 846 0006 7860     		str	r0, [r7, #4]
 847 0008 3960     		str	r1, [r7]
 279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel))
 281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 848              		.loc 3 282 0
 849 000a 0A4A     		ldr	r2, .L61
 850 000c 7B68     		ldr	r3, [r7, #4]
 851 000e 2833     		adds	r3, r3, #40
 852 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 853 0014 0121     		movs	r1, #1
 854 0016 3B68     		ldr	r3, [r7]
 855 0018 01FA03F3 		lsl	r3, r1, r3
 856 001c 0549     		ldr	r1, .L61
 857 001e 1A43     		orrs	r2, r2, r3
 858 0020 7B68     		ldr	r3, [r7, #4]
 859 0022 2833     		adds	r3, r3, #40
 860 0024 41F82320 		str	r2, [r1, r3, lsl #2]
 283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 861              		.loc 3 283 0
 862 0028 00BF     		nop
 863 002a 0C37     		adds	r7, r7, #12
 864              	.LCFI82:
 865              		.cfi_def_cfa_offset 4
 866 002c BD46     		mov	sp, r7
 867              	.LCFI83:
 868              		.cfi_def_cfa_register 13
 869              		@ sp needed
 870 002e 5DF8047B 		ldr	r7, [sp], #4
 871              	.LCFI84:
 872              		.cfi_restore 7
 873              		.cfi_def_cfa_offset 0
 874 0032 7047     		bx	lr
 875              	.L62:
 876              		.align	2
 877              	.L61:
 878 0034 00400050 		.word	1342193664
 879              		.cfi_endproc
 880              	.LFE172:
 882              		.section	.text.XMC_SCU_DisableOutOfRangeComparator,"ax",%progbits
 883              		.align	1
 884              		.global	XMC_SCU_DisableOutOfRangeComparator
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 888              		.fpu fpv4-sp-d16
 890              	XMC_SCU_DisableOutOfRangeComparator:
 891              	.LFB173:
 284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
 286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
 287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 892              		.loc 3 287 0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 8
 895              		@ frame_needed = 1, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 897 0000 80B4     		push	{r7}
 898              	.LCFI85:
 899              		.cfi_def_cfa_offset 4
 900              		.cfi_offset 7, -4
 901 0002 83B0     		sub	sp, sp, #12
 902              	.LCFI86:
 903              		.cfi_def_cfa_offset 16
 904 0004 00AF     		add	r7, sp, #0
 905              	.LCFI87:
 906              		.cfi_def_cfa_register 7
 907 0006 7860     		str	r0, [r7, #4]
 908 0008 3960     		str	r1, [r7]
 288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
 289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel
 290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 909              		.loc 3 291 0
 910 000a 0B4A     		ldr	r2, .L64
 911 000c 7B68     		ldr	r3, [r7, #4]
 912 000e 2833     		adds	r3, r3, #40
 913 0010 52F82320 		ldr	r2, [r2, r3, lsl #2]
 914 0014 0121     		movs	r1, #1
 915 0016 3B68     		ldr	r3, [r7]
 916 0018 01FA03F3 		lsl	r3, r1, r3
 917 001c DB43     		mvns	r3, r3
 918 001e 0649     		ldr	r1, .L64
 919 0020 1A40     		ands	r2, r2, r3
 920 0022 7B68     		ldr	r3, [r7, #4]
 921 0024 2833     		adds	r3, r3, #40
 922 0026 41F82320 		str	r2, [r1, r3, lsl #2]
 292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 923              		.loc 3 292 0
 924 002a 00BF     		nop
 925 002c 0C37     		adds	r7, r7, #12
 926              	.LCFI88:
 927              		.cfi_def_cfa_offset 4
 928 002e BD46     		mov	sp, r7
 929              	.LCFI89:
 930              		.cfi_def_cfa_register 13
 931              		@ sp needed
 932 0030 5DF8047B 		ldr	r7, [sp], #4
 933              	.LCFI90:
 934              		.cfi_restore 7
 935              		.cfi_def_cfa_offset 0
 936 0034 7047     		bx	lr
 937              	.L65:
 938 0036 00BF     		.align	2
 939              	.L64:
 940 0038 00400050 		.word	1342193664
 941              		.cfi_endproc
 942              	.LFE173:
 944              		.section	.text.XMC_SCU_CalibrateTemperatureSensor,"ax",%progbits
 945              		.align	1
 946              		.global	XMC_SCU_CalibrateTemperatureSensor
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 950              		.fpu fpv4-sp-d16
 952              	XMC_SCU_CalibrateTemperatureSensor:
 953              	.LFB174:
 293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to calibrate temperature sensor */
 295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
 296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 954              		.loc 3 296 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 8
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959 0000 80B4     		push	{r7}
 960              	.LCFI91:
 961              		.cfi_def_cfa_offset 4
 962              		.cfi_offset 7, -4
 963 0002 83B0     		sub	sp, sp, #12
 964              	.LCFI92:
 965              		.cfi_def_cfa_offset 16
 966 0004 00AF     		add	r7, sp, #0
 967              	.LCFI93:
 968              		.cfi_def_cfa_register 7
 969 0006 7860     		str	r0, [r7, #4]
 970 0008 3960     		str	r1, [r7]
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 971              		.loc 3 297 0
 972 000a 7B68     		ldr	r3, [r7, #4]
 973 000c 1A01     		lsls	r2, r3, #4
 298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 974              		.loc 3 298 0
 975 000e 3B68     		ldr	r3, [r7]
 976 0010 DB02     		lsls	r3, r3, #11
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 977              		.loc 3 297 0
 978 0012 1343     		orrs	r3, r3, r2
 979 0014 054A     		ldr	r2, .L67
 299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 980              		.loc 3 299 0
 981 0016 43F40803 		orr	r3, r3, #8912896
 297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 982              		.loc 3 297 0
 983 001a C2F88C30 		str	r3, [r2, #140]
 300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
 301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 984              		.loc 3 301 0
 985 001e 00BF     		nop
 986 0020 0C37     		adds	r7, r7, #12
 987              	.LCFI94:
 988              		.cfi_def_cfa_offset 4
 989 0022 BD46     		mov	sp, r7
 990              	.LCFI95:
 991              		.cfi_def_cfa_register 13
 992              		@ sp needed
 993 0024 5DF8047B 		ldr	r7, [sp], #4
 994              	.LCFI96:
 995              		.cfi_restore 7
 996              		.cfi_def_cfa_offset 0
 997 0028 7047     		bx	lr
 998              	.L68:
 999 002a 00BF     		.align	2
 1000              	.L67:
 1001 002c 00400050 		.word	1342193664
 1002              		.cfi_endproc
 1003              	.LFE174:
 1005              		.section	.text.XMC_SCU_EnableTemperatureSensor,"ax",%progbits
 1006              		.align	1
 1007              		.global	XMC_SCU_EnableTemperatureSensor
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	XMC_SCU_EnableTemperatureSensor:
 1014              	.LFB175:
 302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable die temperature measurement by powering the DTS module. */
 303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_EnableTemperatureSensor(void)
 304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1015              		.loc 3 304 0
 1016              		.cfi_startproc
 1017              		@ args = 0, pretend = 0, frame = 0
 1018              		@ frame_needed = 1, uses_anonymous_args = 0
 1019              		@ link register save eliminated.
 1020 0000 80B4     		push	{r7}
 1021              	.LCFI97:
 1022              		.cfi_def_cfa_offset 4
 1023              		.cfi_offset 7, -4
 1024 0002 00AF     		add	r7, sp, #0
 1025              	.LCFI98:
 1026              		.cfi_def_cfa_register 7
 305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 1027              		.loc 3 305 0
 1028 0004 064B     		ldr	r3, .L70
 1029 0006 D3F88C30 		ldr	r3, [r3, #140]
 1030 000a 054A     		ldr	r2, .L70
 1031 000c 23F00103 		bic	r3, r3, #1
 1032 0010 C2F88C30 		str	r3, [r2, #140]
 306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1033              		.loc 3 306 0
 1034 0014 00BF     		nop
 1035 0016 BD46     		mov	sp, r7
 1036              	.LCFI99:
 1037              		.cfi_def_cfa_register 13
 1038              		@ sp needed
 1039 0018 5DF8047B 		ldr	r7, [sp], #4
 1040              	.LCFI100:
 1041              		.cfi_restore 7
 1042              		.cfi_def_cfa_offset 0
 1043 001c 7047     		bx	lr
 1044              	.L71:
 1045 001e 00BF     		.align	2
 1046              	.L70:
 1047 0020 00400050 		.word	1342193664
 1048              		.cfi_endproc
 1049              	.LFE175:
 1051              		.section	.text.XMC_SCU_DisableTemperatureSensor,"ax",%progbits
 1052              		.align	1
 1053              		.global	XMC_SCU_DisableTemperatureSensor
 1054              		.syntax unified
 1055              		.thumb
 1056              		.thumb_func
 1057              		.fpu fpv4-sp-d16
 1059              	XMC_SCU_DisableTemperatureSensor:
 1060              	.LFB176:
 307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable die temperature measurement by powering the DTS module off. */
 309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_DisableTemperatureSensor(void)
 310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1061              		.loc 3 310 0
 1062              		.cfi_startproc
 1063              		@ args = 0, pretend = 0, frame = 0
 1064              		@ frame_needed = 1, uses_anonymous_args = 0
 1065              		@ link register save eliminated.
 1066 0000 80B4     		push	{r7}
 1067              	.LCFI101:
 1068              		.cfi_def_cfa_offset 4
 1069              		.cfi_offset 7, -4
 1070 0002 00AF     		add	r7, sp, #0
 1071              	.LCFI102:
 1072              		.cfi_def_cfa_register 7
 311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 1073              		.loc 3 311 0
 1074 0004 064B     		ldr	r3, .L73
 1075 0006 D3F88C30 		ldr	r3, [r3, #140]
 1076 000a 054A     		ldr	r2, .L73
 1077 000c 43F00103 		orr	r3, r3, #1
 1078 0010 C2F88C30 		str	r3, [r2, #140]
 312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1079              		.loc 3 312 0
 1080 0014 00BF     		nop
 1081 0016 BD46     		mov	sp, r7
 1082              	.LCFI103:
 1083              		.cfi_def_cfa_register 13
 1084              		@ sp needed
 1085 0018 5DF8047B 		ldr	r7, [sp], #4
 1086              	.LCFI104:
 1087              		.cfi_restore 7
 1088              		.cfi_def_cfa_offset 0
 1089 001c 7047     		bx	lr
 1090              	.L74:
 1091 001e 00BF     		.align	2
 1092              	.L73:
 1093 0020 00400050 		.word	1342193664
 1094              		.cfi_endproc
 1095              	.LFE176:
 1097              		.section	.text.XMC_SCU_IsTemperatureSensorEnabled,"ax",%progbits
 1098              		.align	1
 1099              		.global	XMC_SCU_IsTemperatureSensorEnabled
 1100              		.syntax unified
 1101              		.thumb
 1102              		.thumb_func
 1103              		.fpu fpv4-sp-d16
 1105              	XMC_SCU_IsTemperatureSensorEnabled:
 1106              	.LFB177:
 313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to provide the die temperature sensor power status. */
 315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorEnabled(void)
 316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1107              		.loc 3 316 0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 0
 1110              		@ frame_needed = 1, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 1112 0000 80B4     		push	{r7}
 1113              	.LCFI105:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 7, -4
 1116 0002 00AF     		add	r7, sp, #0
 1117              	.LCFI106:
 1118              		.cfi_def_cfa_register 7
 317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 1119              		.loc 3 317 0
 1120 0004 074B     		ldr	r3, .L77
 1121 0006 D3F88C30 		ldr	r3, [r3, #140]
 1122 000a 03F00103 		and	r3, r3, #1
 1123 000e 002B     		cmp	r3, #0
 1124 0010 0CBF     		ite	eq
 1125 0012 0123     		moveq	r3, #1
 1126 0014 0023     		movne	r3, #0
 1127 0016 DBB2     		uxtb	r3, r3
 318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1128              		.loc 3 318 0
 1129 0018 1846     		mov	r0, r3
 1130 001a BD46     		mov	sp, r7
 1131              	.LCFI107:
 1132              		.cfi_def_cfa_register 13
 1133              		@ sp needed
 1134 001c 5DF8047B 		ldr	r7, [sp], #4
 1135              	.LCFI108:
 1136              		.cfi_restore 7
 1137              		.cfi_def_cfa_offset 0
 1138 0020 7047     		bx	lr
 1139              	.L78:
 1140 0022 00BF     		.align	2
 1141              	.L77:
 1142 0024 00400050 		.word	1342193664
 1143              		.cfi_endproc
 1144              	.LFE177:
 1146              		.section	.text.XMC_SCU_IsTemperatureSensorReady,"ax",%progbits
 1147              		.align	1
 1148              		.global	XMC_SCU_IsTemperatureSensorReady
 1149              		.syntax unified
 1150              		.thumb
 1151              		.thumb_func
 1152              		.fpu fpv4-sp-d16
 1154              	XMC_SCU_IsTemperatureSensorReady:
 1155              	.LFB178:
 319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check if the die temperature sensor is ready to start a measurement. */
 321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorReady(void)
 322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1156              		.loc 3 322 0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 0
 1159              		@ frame_needed = 1, uses_anonymous_args = 0
 1160              		@ link register save eliminated.
 1161 0000 80B4     		push	{r7}
 1162              	.LCFI109:
 1163              		.cfi_def_cfa_offset 4
 1164              		.cfi_offset 7, -4
 1165 0002 00AF     		add	r7, sp, #0
 1166              	.LCFI110:
 1167              		.cfi_def_cfa_register 7
 323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 1168              		.loc 3 323 0
 1169 0004 074B     		ldr	r3, .L81
 1170 0006 D3F89030 		ldr	r3, [r3, #144]
 1171 000a 03F48043 		and	r3, r3, #16384
 1172 000e 002B     		cmp	r3, #0
 1173 0010 14BF     		ite	ne
 1174 0012 0123     		movne	r3, #1
 1175 0014 0023     		moveq	r3, #0
 1176 0016 DBB2     		uxtb	r3, r3
 324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1177              		.loc 3 324 0
 1178 0018 1846     		mov	r0, r3
 1179 001a BD46     		mov	sp, r7
 1180              	.LCFI111:
 1181              		.cfi_def_cfa_register 13
 1182              		@ sp needed
 1183 001c 5DF8047B 		ldr	r7, [sp], #4
 1184              	.LCFI112:
 1185              		.cfi_restore 7
 1186              		.cfi_def_cfa_offset 0
 1187 0020 7047     		bx	lr
 1188              	.L82:
 1189 0022 00BF     		.align	2
 1190              	.L81:
 1191 0024 00400050 		.word	1342193664
 1192              		.cfi_endproc
 1193              	.LFE178:
 1195              		.section	.text.XMC_SCU_StartTemperatureMeasurement,"ax",%progbits
 1196              		.align	1
 1197              		.global	XMC_SCU_StartTemperatureMeasurement
 1198              		.syntax unified
 1199              		.thumb
 1200              		.thumb_func
 1201              		.fpu fpv4-sp-d16
 1203              	XMC_SCU_StartTemperatureMeasurement:
 1204              	.LFB179:
 325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to start device temperature measurements */
 326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
 327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1205              		.loc 3 327 0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 8
 1208              		@ frame_needed = 1, uses_anonymous_args = 0
 1209 0000 80B5     		push	{r7, lr}
 1210              	.LCFI113:
 1211              		.cfi_def_cfa_offset 8
 1212              		.cfi_offset 7, -8
 1213              		.cfi_offset 14, -4
 1214 0002 82B0     		sub	sp, sp, #8
 1215              	.LCFI114:
 1216              		.cfi_def_cfa_offset 16
 1217 0004 00AF     		add	r7, sp, #0
 1218              	.LCFI115:
 1219              		.cfi_def_cfa_register 7
 328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 1220              		.loc 3 328 0
 1221 0006 0023     		movs	r3, #0
 1222 0008 FB71     		strb	r3, [r7, #7]
 329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1223              		.loc 3 330 0
 1224 000a FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1225 000e 0346     		mov	r3, r0
 1226 0010 83F00103 		eor	r3, r3, #1
 1227 0014 DBB2     		uxtb	r3, r3
 1228 0016 002B     		cmp	r3, #0
 1229 0018 01D0     		beq	.L84
 331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 1230              		.loc 3 332 0
 1231 001a 0123     		movs	r3, #1
 1232 001c FB71     		strb	r3, [r7, #7]
 1233              	.L84:
 333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****    
 335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorBusy() == true)
 1234              		.loc 3 335 0
 1235 001e FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorBusy
 1236 0022 0346     		mov	r3, r0
 1237 0024 002B     		cmp	r3, #0
 1238 0026 01D0     		beq	.L85
 336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_BUSY;
 1239              		.loc 3 337 0
 1240 0028 0223     		movs	r3, #2
 1241 002a FB71     		strb	r3, [r7, #7]
 1242              	.L85:
 338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* And start the measurement */
 341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 1243              		.loc 3 341 0
 1244 002c 064B     		ldr	r3, .L87
 1245 002e D3F88C30 		ldr	r3, [r3, #140]
 1246 0032 054A     		ldr	r2, .L87
 1247 0034 43F00203 		orr	r3, r3, #2
 1248 0038 C2F88C30 		str	r3, [r2, #140]
 342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 1249              		.loc 3 343 0
 1250 003c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1251              		.loc 3 344 0
 1252 003e 1846     		mov	r0, r3
 1253 0040 0837     		adds	r7, r7, #8
 1254              	.LCFI116:
 1255              		.cfi_def_cfa_offset 8
 1256 0042 BD46     		mov	sp, r7
 1257              	.LCFI117:
 1258              		.cfi_def_cfa_register 13
 1259              		@ sp needed
 1260 0044 80BD     		pop	{r7, pc}
 1261              	.L88:
 1262 0046 00BF     		.align	2
 1263              	.L87:
 1264 0048 00400050 		.word	1342193664
 1265              		.cfi_endproc
 1266              	.LFE179:
 1268              		.section	.text.XMC_SCU_GetTemperatureMeasurement,"ax",%progbits
 1269              		.align	1
 1270              		.global	XMC_SCU_GetTemperatureMeasurement
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
 1274              		.fpu fpv4-sp-d16
 1276              	XMC_SCU_GetTemperatureMeasurement:
 1277              	.LFB180:
 345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to retrieve the temperature measured */
 347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_GetTemperatureMeasurement(void)
 348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1278              		.loc 3 348 0
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 8
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282 0000 80B5     		push	{r7, lr}
 1283              	.LCFI118:
 1284              		.cfi_def_cfa_offset 8
 1285              		.cfi_offset 7, -8
 1286              		.cfi_offset 14, -4
 1287 0002 82B0     		sub	sp, sp, #8
 1288              	.LCFI119:
 1289              		.cfi_def_cfa_offset 16
 1290 0004 00AF     		add	r7, sp, #0
 1291              	.LCFI120:
 1292              		.cfi_def_cfa_register 7
 349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t temperature;
 350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 1293              		.loc 3 351 0
 1294 0006 FFF7FEFF 		bl	XMC_SCU_IsTemperatureSensorEnabled
 1295 000a 0346     		mov	r3, r0
 1296 000c 83F00103 		eor	r3, r3, #1
 1297 0010 DBB2     		uxtb	r3, r3
 1298 0012 002B     		cmp	r3, #0
 1299 0014 03D0     		beq	.L90
 352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = 0x7FFFFFFFUL;
 1300              		.loc 3 353 0
 1301 0016 6FF00043 		mvn	r3, #-2147483648
 1302 001a 7B60     		str	r3, [r7, #4]
 1303 001c 05E0     		b	.L91
 1304              	.L90:
 354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL
 1305              		.loc 3 357 0
 1306 001e 054B     		ldr	r3, .L93
 1307 0020 D3F89030 		ldr	r3, [r3, #144]
 1308 0024 C3F30903 		ubfx	r3, r3, #0, #10
 1309 0028 7B60     		str	r3, [r7, #4]
 1310              	.L91:
 358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((uint32_t)temperature);
 1311              		.loc 3 360 0
 1312 002a 7B68     		ldr	r3, [r7, #4]
 361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1313              		.loc 3 361 0
 1314 002c 1846     		mov	r0, r3
 1315 002e 0837     		adds	r7, r7, #8
 1316              	.LCFI121:
 1317              		.cfi_def_cfa_offset 8
 1318 0030 BD46     		mov	sp, r7
 1319              	.LCFI122:
 1320              		.cfi_def_cfa_register 13
 1321              		@ sp needed
 1322 0032 80BD     		pop	{r7, pc}
 1323              	.L94:
 1324              		.align	2
 1325              	.L93:
 1326 0034 00400050 		.word	1342193664
 1327              		.cfi_endproc
 1328              	.LFE180:
 1330              		.section	.text.XMC_SCU_IsTemperatureSensorBusy,"ax",%progbits
 1331              		.align	1
 1332              		.global	XMC_SCU_IsTemperatureSensorBusy
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1336              		.fpu fpv4-sp-d16
 1338              	XMC_SCU_IsTemperatureSensorBusy:
 1339              	.LFB181:
 362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to know whether Die temperature sensor is busy */
 364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_IsTemperatureSensorBusy(void)
 365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1340              		.loc 3 365 0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 1, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 1345 0000 80B4     		push	{r7}
 1346              	.LCFI123:
 1347              		.cfi_def_cfa_offset 4
 1348              		.cfi_offset 7, -4
 1349 0002 00AF     		add	r7, sp, #0
 1350              	.LCFI124:
 1351              		.cfi_def_cfa_register 7
 366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 1352              		.loc 3 366 0
 1353 0004 074B     		ldr	r3, .L97
 1354 0006 D3F89030 		ldr	r3, [r3, #144]
 1355 000a 03F40043 		and	r3, r3, #32768
 1356 000e 002B     		cmp	r3, #0
 1357 0010 14BF     		ite	ne
 1358 0012 0123     		movne	r3, #1
 1359 0014 0023     		moveq	r3, #0
 1360 0016 DBB2     		uxtb	r3, r3
 367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1361              		.loc 3 367 0
 1362 0018 1846     		mov	r0, r3
 1363 001a BD46     		mov	sp, r7
 1364              	.LCFI125:
 1365              		.cfi_def_cfa_register 13
 1366              		@ sp needed
 1367 001c 5DF8047B 		ldr	r7, [sp], #4
 1368              	.LCFI126:
 1369              		.cfi_restore 7
 1370              		.cfi_def_cfa_offset 0
 1371 0020 7047     		bx	lr
 1372              	.L98:
 1373 0022 00BF     		.align	2
 1374              	.L97:
 1375 0024 00400050 		.word	1342193664
 1376              		.cfi_endproc
 1377              	.LFE181:
 1379              		.section	.text.XMC_SCU_WriteToRetentionMemory,"ax",%progbits
 1380              		.align	1
 1381              		.global	XMC_SCU_WriteToRetentionMemory
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1385              		.fpu fpv4-sp-d16
 1387              	XMC_SCU_WriteToRetentionMemory:
 1388              	.LFB182:
 368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(SCU_GENERAL_DTEMPLIM_LOWER_Msk) && defined(SCU_GENERAL_DTEMPLIM_UPPER_Msk)
 371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone past the ceiling */
 372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HighTemperature(void)
 373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_OVERFL_Msk;
 393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program raw values of temperature limits into the DTS */
 407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp)
 408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up the DTS module */
 410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTSCON &= (uint32_t)~SCU_GENERAL_DTSCON_PWD_Msk;
 411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = 0;
 412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM = (lower_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk);
 413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->DTEMPLIM |= (uint32_t)((upper_temp & SCU_GENERAL_DTEMPLIM_LOWER_Msk) << SCU_GENERAL_
 414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if device temperature has gone below the stipulated limit */
 417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_LowTemperature(void)
 418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   bool ret_val;
 420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtscon;
 421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t   dtempalarm;
 422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = SCU_GENERAL->DTSCON;
 423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   dtscon = dtscon & SCU_GENERAL_DTSCON_PWD_Msk;
 424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   ret_val = false;
 426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Any audit makes sense only if the DTS were powered up */  
 428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(dtscon)
 429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered down - return false */
 431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     ret_val = false;
 432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Powered up - Read the overflow bit and decide accordingly*/
 436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = SCU_GENERAL->DTEMPALARM;
 437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     dtempalarm = dtempalarm & SCU_GENERAL_DTEMPALARM_UNDERFL_Msk;
 438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if(dtempalarm)
 440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = true;
 442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
 444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       ret_val = false;
 446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
 447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (ret_val);
 450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
 452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to write into Retention memory in hibernate domain */
 454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
 455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1389              		.loc 3 455 0
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 16
 1392              		@ frame_needed = 1, uses_anonymous_args = 0
 1393              		@ link register save eliminated.
 1394 0000 80B4     		push	{r7}
 1395              	.LCFI127:
 1396              		.cfi_def_cfa_offset 4
 1397              		.cfi_offset 7, -4
 1398 0002 85B0     		sub	sp, sp, #20
 1399              	.LCFI128:
 1400              		.cfi_def_cfa_offset 24
 1401 0004 00AF     		add	r7, sp, #0
 1402              	.LCFI129:
 1403              		.cfi_def_cfa_register 7
 1404 0006 7860     		str	r0, [r7, #4]
 1405 0008 3960     		str	r1, [r7]
 456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1406              		.loc 3 459 0
 1407 000a 7B68     		ldr	r3, [r7, #4]
 1408 000c 1B04     		lsls	r3, r3, #16
 1409 000e 03F47023 		and	r3, r3, #983040
 1410 0012 FB60     		str	r3, [r7, #12]
 460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 1411              		.loc 3 462 0
 1412 0014 FB68     		ldr	r3, [r7, #12]
 1413 0016 43F00103 		orr	r3, r3, #1
 1414 001a FB60     		str	r3, [r7, #12]
 463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write desired data into RMDATA register */  
 465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMDATA = data;
 1415              		.loc 3 465 0
 1416 001c 0A4A     		ldr	r2, .L101
 1417 001e 3B68     		ldr	r3, [r7]
 1418 0020 C2F8CC30 		str	r3, [r2, #204]
 466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Write address & direction of transfer into RMACR register */  
 468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1419              		.loc 3 468 0
 1420 0024 084A     		ldr	r2, .L101
 1421 0026 FB68     		ldr	r3, [r7, #12]
 1422 0028 C2F8C830 		str	r3, [r2, #200]
 469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1423              		.loc 3 471 0
 1424 002c 00BF     		nop
 1425              	.L100:
 1426              		.loc 3 471 0 is_stmt 0 discriminator 1
 1427 002e 064B     		ldr	r3, .L101
 1428 0030 D3F8C430 		ldr	r3, [r3, #196]
 1429 0034 03F40053 		and	r3, r3, #8192
 1430 0038 002B     		cmp	r3, #0
 1431 003a F8D1     		bne	.L100
 472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1432              		.loc 3 474 0 is_stmt 1
 1433 003c 00BF     		nop
 1434 003e 1437     		adds	r7, r7, #20
 1435              	.LCFI130:
 1436              		.cfi_def_cfa_offset 4
 1437 0040 BD46     		mov	sp, r7
 1438              	.LCFI131:
 1439              		.cfi_def_cfa_register 13
 1440              		@ sp needed
 1441 0042 5DF8047B 		ldr	r7, [sp], #4
 1442              	.LCFI132:
 1443              		.cfi_restore 7
 1444              		.cfi_def_cfa_offset 0
 1445 0046 7047     		bx	lr
 1446              	.L102:
 1447              		.align	2
 1448              	.L101:
 1449 0048 00400050 		.word	1342193664
 1450              		.cfi_endproc
 1451              	.LFE182:
 1453              		.section	.text.XMC_SCU_ReadFromRetentionMemory,"ax",%progbits
 1454              		.align	1
 1455              		.global	XMC_SCU_ReadFromRetentionMemory
 1456              		.syntax unified
 1457              		.thumb
 1458              		.thumb_func
 1459              		.fpu fpv4-sp-d16
 1461              	XMC_SCU_ReadFromRetentionMemory:
 1462              	.LFB183:
 475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to read from Retention memory in hibernate domain */
 477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
 478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1463              		.loc 3 478 0
 1464              		.cfi_startproc
 1465              		@ args = 0, pretend = 0, frame = 16
 1466              		@ frame_needed = 1, uses_anonymous_args = 0
 1467              		@ link register save eliminated.
 1468 0000 80B4     		push	{r7}
 1469              	.LCFI133:
 1470              		.cfi_def_cfa_offset 4
 1471              		.cfi_offset 7, -4
 1472 0002 85B0     		sub	sp, sp, #20
 1473              	.LCFI134:
 1474              		.cfi_def_cfa_offset 24
 1475 0004 00AF     		add	r7, sp, #0
 1476              	.LCFI135:
 1477              		.cfi_def_cfa_register 7
 1478 0006 7860     		str	r0, [r7, #4]
 479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t rmacr;
 480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Get the address right */  
 482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk
 1479              		.loc 3 482 0
 1480 0008 7B68     		ldr	r3, [r7, #4]
 1481 000a 1B04     		lsls	r3, r3, #16
 1482 000c 03F47023 		and	r3, r3, #983040
 1483 0010 FB60     		str	r3, [r7, #12]
 483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Transfer from RMDATA to Retention memory */
 485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 1484              		.loc 3 485 0
 1485 0012 FB68     		ldr	r3, [r7, #12]
 1486 0014 23F00103 		bic	r3, r3, #1
 1487 0018 FB60     		str	r3, [r7, #12]
 486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Writing an adress & direction of transfer into RMACR register */  
 488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_GENERAL->RMACR = rmacr;
 1488              		.loc 3 488 0
 1489 001a 0A4A     		ldr	r2, .L106
 1490 001c FB68     		ldr	r3, [r7, #12]
 1491 001e C2F8C830 		str	r3, [r2, #200]
 489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of RMX register in hibernate domain is completed */
 491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 1492              		.loc 3 491 0
 1493 0022 00BF     		nop
 1494              	.L104:
 1495              		.loc 3 491 0 is_stmt 0 discriminator 1
 1496 0024 074B     		ldr	r3, .L106
 1497 0026 D3F8C430 		ldr	r3, [r3, #196]
 1498 002a 03F40053 		and	r3, r3, #8192
 1499 002e 002B     		cmp	r3, #0
 1500 0030 F8D1     		bne	.L104
 492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_GENERAL->RMDATA);
 1501              		.loc 3 495 0 is_stmt 1
 1502 0032 044B     		ldr	r3, .L106
 1503 0034 D3F8CC30 		ldr	r3, [r3, #204]
 496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1504              		.loc 3 496 0
 1505 0038 1846     		mov	r0, r3
 1506 003a 1437     		adds	r7, r7, #20
 1507              	.LCFI136:
 1508              		.cfi_def_cfa_offset 4
 1509 003c BD46     		mov	sp, r7
 1510              	.LCFI137:
 1511              		.cfi_def_cfa_register 13
 1512              		@ sp needed
 1513 003e 5DF8047B 		ldr	r7, [sp], #4
 1514              	.LCFI138:
 1515              		.cfi_restore 7
 1516              		.cfi_def_cfa_offset 0
 1517 0042 7047     		bx	lr
 1518              	.L107:
 1519              		.align	2
 1520              	.L106:
 1521 0044 00400050 		.word	1342193664
 1522              		.cfi_endproc
 1523              	.LFE183:
 1525              		.section	.text.XMC_SCU_CLOCK_Init,"ax",%progbits
 1526              		.align	1
 1527              		.global	XMC_SCU_CLOCK_Init
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1531              		.fpu fpv4-sp-d16
 1533              	XMC_SCU_CLOCK_Init:
 1534              	.LFB184:
 497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to initialize the clock tree */
 499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
 500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1535              		.loc 3 500 0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 8
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
 1539 0000 90B5     		push	{r4, r7, lr}
 1540              	.LCFI139:
 1541              		.cfi_def_cfa_offset 12
 1542              		.cfi_offset 4, -12
 1543              		.cfi_offset 7, -8
 1544              		.cfi_offset 14, -4
 1545 0002 85B0     		sub	sp, sp, #20
 1546              	.LCFI140:
 1547              		.cfi_def_cfa_offset 32
 1548 0004 02AF     		add	r7, sp, #8
 1549              	.LCFI141:
 1550              		.cfi_def_cfa 7, 24
 1551 0006 7860     		str	r0, [r7, #4]
 501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fsys_clkdiv != 0);
 502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fcpu_clkdiv != 0);
 503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fccu_clkdiv != 0);
 504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", config->fperipheral_clkdiv != 0);
 505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.p_div != 0) &&
 506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.n_div != 0) &&
 509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)) ||
 510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR));
 511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", (config->syspll_config.k_div != 0) &&
 512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL) ||
 515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_OFI)) &&
 516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  ((config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL) ||
 517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                   (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR)));
 518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_oscu
 519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
 520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
 521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_
 522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 1552              		.loc 3 523 0
 1553 0008 0020     		movs	r0, #0
 1554 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_EnableHibernateDomain();
 1555              		.loc 3 525 0
 1556 000e FFF7FEFF 		bl	XMC_SCU_HIB_EnableHibernateDomain
 526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_osculp == true)
 1557              		.loc 3 527 0
 1558 0012 7B68     		ldr	r3, [r7, #4]
 1559 0014 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 1560 0016 002B     		cmp	r3, #0
 1561 0018 0AD0     		beq	.L109
 528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableLowPowerOscillator();
 1562              		.loc 3 529 0
 1563 001a FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableLowPowerOscillator
 530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 1564              		.loc 3 530 0
 1565 001e 00BF     		nop
 1566              	.L110:
 1567              		.loc 3 530 0 is_stmt 0 discriminator 1
 1568 0020 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 1569 0024 0346     		mov	r3, r0
 1570 0026 83F00103 		eor	r3, r3, #1
 1571 002a DBB2     		uxtb	r3, r3
 1572 002c 002B     		cmp	r3, #0
 1573 002e F7D1     		bne	.L110
 1574              	.L109:
 531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 1575              		.loc 3 533 0 is_stmt 1
 1576 0030 7B68     		ldr	r3, [r7, #4]
 1577 0032 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 1578 0034 1846     		mov	r0, r3
 1579 0036 FFF7FEFF 		bl	XMC_SCU_HIB_SetStandbyClockSource
 534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 1580              		.loc 3 534 0
 1581 003a 00BF     		nop
 1582              	.L111:
 1583              		.loc 3 534 0 is_stmt 0 discriminator 1
 1584 003c FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 1585 0040 0346     		mov	r3, r0
 1586 0042 002B     		cmp	r3, #0
 1587 0044 FAD1     		bne	.L111
 535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
 537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 1588              		.loc 3 539 0 is_stmt 1
 1589 0046 7B68     		ldr	r3, [r7, #4]
 1590 0048 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1591 004a 1846     		mov	r0, r3
 1592 004c FFF7FEFF 		bl	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 1593              		.loc 3 541 0
 1594 0050 7B68     		ldr	r3, [r7, #4]
 1595 0052 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 1596 0054 1846     		mov	r0, r3
 1597 0056 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockDivider
 542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 1598              		.loc 3 542 0
 1599 005a 7B68     		ldr	r3, [r7, #4]
 1600 005c 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 1601 005e 1846     		mov	r0, r3
 1602 0060 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCpuClockDivider
 543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 1603              		.loc 3 543 0
 1604 0064 7B68     		ldr	r3, [r7, #4]
 1605 0066 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 1606 0068 1846     		mov	r0, r3
 1607 006a FFF7FEFF 		bl	XMC_SCU_CLOCK_SetCcuClockDivider
 544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 1608              		.loc 3 544 0
 1609 006e 7B68     		ldr	r3, [r7, #4]
 1610 0070 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 1611 0072 1846     		mov	r0, r3
 1612 0074 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetPeripheralClockDivider
 545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->enable_oschp == true)
 1613              		.loc 3 546 0
 1614 0078 7B68     		ldr	r3, [r7, #4]
 1615 007a 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 1616 007c 002B     		cmp	r3, #0
 1617 007e 0AD0     		beq	.L112
 547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 1618              		.loc 3 548 0
 1619 0080 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 1620              		.loc 3 549 0
 1621 0084 00BF     		nop
 1622              	.L113:
 1623              		.loc 3 549 0 is_stmt 0 discriminator 1
 1624 0086 FFF7FEFF 		bl	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 1625 008a 0346     		mov	r3, r0
 1626 008c 83F00103 		eor	r3, r3, #1
 1627 0090 DBB2     		uxtb	r3, r3
 1628 0092 002B     		cmp	r3, #0
 1629 0094 F7D1     		bne	.L113
 1630              	.L112:
 550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 1631              		.loc 3 552 0 is_stmt 1
 1632 0096 7B68     		ldr	r3, [r7, #4]
 1633 0098 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1634 009a 002B     		cmp	r3, #0
 1635 009c 02D1     		bne	.L114
 553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_DisableSystemPll();
 1636              		.loc 3 554 0
 1637 009e FFF7FEFF 		bl	XMC_SCU_CLOCK_DisableSystemPll
 1638 00a2 11E0     		b	.L115
 1639              	.L114:
 555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_EnableSystemPll();
 1640              		.loc 3 559 0
 1641 00a4 FFF7FEFF 		bl	XMC_SCU_CLOCK_EnableSystemPll
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1642              		.loc 3 560 0
 1643 00a8 7B68     		ldr	r3, [r7, #4]
 1644 00aa 9888     		ldrh	r0, [r3, #4]
 1645 00ac 7B68     		ldr	r3, [r7, #4]
 1646 00ae D978     		ldrb	r1, [r3, #3]	@ zero_extendqisi2
 561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.p_div,
 1647              		.loc 3 562 0
 1648 00b0 7B68     		ldr	r3, [r7, #4]
 1649 00b2 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1650              		.loc 3 560 0
 1651 00b4 1A46     		mov	r2, r3
 563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.n_div,
 1652              		.loc 3 563 0
 1653 00b6 7B68     		ldr	r3, [r7, #4]
 1654 00b8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 1655              		.loc 3 560 0
 1656 00ba 1C46     		mov	r4, r3
 564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  (uint32_t)config->syspll_config.k_div);
 1657              		.loc 3 564 0
 1658 00bc 7B68     		ldr	r3, [r7, #4]
 1659 00be 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                  config->syspll_config.mode,
 1660              		.loc 3 560 0
 1661 00c0 0093     		str	r3, [sp]
 1662 00c2 2346     		mov	r3, r4
 1663 00c4 FFF7FEFF 		bl	XMC_SCU_CLOCK_StartSystemPll
 1664              	.L115:
 565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* use SYSPLL? */
 568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 1665              		.loc 3 568 0
 1666 00c8 7B68     		ldr	r3, [r7, #4]
 1667 00ca DB68     		ldr	r3, [r3, #12]
 1668 00cc B3F5803F 		cmp	r3, #65536
 1669 00d0 03D1     		bne	.L116
 569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 1670              		.loc 3 570 0
 1671 00d2 4FF48030 		mov	r0, #65536
 1672 00d6 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemClockSource
 1673              	.L116:
 571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SystemCoreClockUpdate();
 1674              		.loc 3 572 0
 1675 00da FFF7FEFF 		bl	SystemCoreClockUpdate
 573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1676              		.loc 3 573 0
 1677 00de 00BF     		nop
 1678 00e0 0C37     		adds	r7, r7, #12
 1679              	.LCFI142:
 1680              		.cfi_def_cfa_offset 12
 1681 00e2 BD46     		mov	sp, r7
 1682              	.LCFI143:
 1683              		.cfi_def_cfa_register 13
 1684              		@ sp needed
 1685 00e4 90BD     		pop	{r4, r7, pc}
 1686              		.cfi_endproc
 1687              	.LFE184:
 1689              		.section	.text.XMC_SCU_TRAP_Enable,"ax",%progbits
 1690              		.align	1
 1691              		.global	XMC_SCU_TRAP_Enable
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1695              		.fpu fpv4-sp-d16
 1697              	XMC_SCU_TRAP_Enable:
 1698              	.LFB185:
 574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a trap source */
 576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Enable(const uint32_t trap)
 577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1699              		.loc 3 577 0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 8
 1702              		@ frame_needed = 1, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
 1704 0000 80B4     		push	{r7}
 1705              	.LCFI144:
 1706              		.cfi_def_cfa_offset 4
 1707              		.cfi_offset 7, -4
 1708 0002 83B0     		sub	sp, sp, #12
 1709              	.LCFI145:
 1710              		.cfi_def_cfa_offset 16
 1711 0004 00AF     		add	r7, sp, #0
 1712              	.LCFI146:
 1713              		.cfi_def_cfa_register 7
 1714 0006 7860     		str	r0, [r7, #4]
 578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 1715              		.loc 3 578 0
 1716 0008 064B     		ldr	r3, .L118
 1717 000a 9A68     		ldr	r2, [r3, #8]
 1718 000c 7B68     		ldr	r3, [r7, #4]
 1719 000e DB43     		mvns	r3, r3
 1720 0010 0449     		ldr	r1, .L118
 1721 0012 1340     		ands	r3, r3, r2
 1722 0014 8B60     		str	r3, [r1, #8]
 579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1723              		.loc 3 579 0
 1724 0016 00BF     		nop
 1725 0018 0C37     		adds	r7, r7, #12
 1726              	.LCFI147:
 1727              		.cfi_def_cfa_offset 4
 1728 001a BD46     		mov	sp, r7
 1729              	.LCFI148:
 1730              		.cfi_def_cfa_register 13
 1731              		@ sp needed
 1732 001c 5DF8047B 		ldr	r7, [sp], #4
 1733              	.LCFI149:
 1734              		.cfi_restore 7
 1735              		.cfi_def_cfa_offset 0
 1736 0020 7047     		bx	lr
 1737              	.L119:
 1738 0022 00BF     		.align	2
 1739              	.L118:
 1740 0024 60410050 		.word	1342194016
 1741              		.cfi_endproc
 1742              	.LFE185:
 1744              		.section	.text.XMC_SCU_TRAP_Disable,"ax",%progbits
 1745              		.align	1
 1746              		.global	XMC_SCU_TRAP_Disable
 1747              		.syntax unified
 1748              		.thumb
 1749              		.thumb_func
 1750              		.fpu fpv4-sp-d16
 1752              	XMC_SCU_TRAP_Disable:
 1753              	.LFB186:
 580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a trap source */
 582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Disable(const uint32_t trap)
 583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1754              		.loc 3 583 0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 8
 1757              		@ frame_needed = 1, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
 1759 0000 80B4     		push	{r7}
 1760              	.LCFI150:
 1761              		.cfi_def_cfa_offset 4
 1762              		.cfi_offset 7, -4
 1763 0002 83B0     		sub	sp, sp, #12
 1764              	.LCFI151:
 1765              		.cfi_def_cfa_offset 16
 1766 0004 00AF     		add	r7, sp, #0
 1767              	.LCFI152:
 1768              		.cfi_def_cfa_register 7
 1769 0006 7860     		str	r0, [r7, #4]
 584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 1770              		.loc 3 584 0
 1771 0008 054B     		ldr	r3, .L121
 1772 000a 9A68     		ldr	r2, [r3, #8]
 1773 000c 0449     		ldr	r1, .L121
 1774 000e 7B68     		ldr	r3, [r7, #4]
 1775 0010 1343     		orrs	r3, r3, r2
 1776 0012 8B60     		str	r3, [r1, #8]
 585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1777              		.loc 3 585 0
 1778 0014 00BF     		nop
 1779 0016 0C37     		adds	r7, r7, #12
 1780              	.LCFI153:
 1781              		.cfi_def_cfa_offset 4
 1782 0018 BD46     		mov	sp, r7
 1783              	.LCFI154:
 1784              		.cfi_def_cfa_register 13
 1785              		@ sp needed
 1786 001a 5DF8047B 		ldr	r7, [sp], #4
 1787              	.LCFI155:
 1788              		.cfi_restore 7
 1789              		.cfi_def_cfa_offset 0
 1790 001e 7047     		bx	lr
 1791              	.L122:
 1792              		.align	2
 1793              	.L121:
 1794 0020 60410050 		.word	1342194016
 1795              		.cfi_endproc
 1796              	.LFE186:
 1798              		.section	.text.XMC_SCU_TRAP_GetStatus,"ax",%progbits
 1799              		.align	1
 1800              		.global	XMC_SCU_TRAP_GetStatus
 1801              		.syntax unified
 1802              		.thumb
 1803              		.thumb_func
 1804              		.fpu fpv4-sp-d16
 1806              	XMC_SCU_TRAP_GetStatus:
 1807              	.LFB187:
 586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if a trap source has generated event */
 588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_TRAP_GetStatus(void)
 589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1808              		.loc 3 589 0
 1809              		.cfi_startproc
 1810              		@ args = 0, pretend = 0, frame = 0
 1811              		@ frame_needed = 1, uses_anonymous_args = 0
 1812              		@ link register save eliminated.
 1813 0000 80B4     		push	{r7}
 1814              	.LCFI156:
 1815              		.cfi_def_cfa_offset 4
 1816              		.cfi_offset 7, -4
 1817 0002 00AF     		add	r7, sp, #0
 1818              	.LCFI157:
 1819              		.cfi_def_cfa_register 7
 590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_TRAP->TRAPRAW);
 1820              		.loc 3 590 0
 1821 0004 034B     		ldr	r3, .L125
 1822 0006 5B68     		ldr	r3, [r3, #4]
 591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1823              		.loc 3 591 0
 1824 0008 1846     		mov	r0, r3
 1825 000a BD46     		mov	sp, r7
 1826              	.LCFI158:
 1827              		.cfi_def_cfa_register 13
 1828              		@ sp needed
 1829 000c 5DF8047B 		ldr	r7, [sp], #4
 1830              	.LCFI159:
 1831              		.cfi_restore 7
 1832              		.cfi_def_cfa_offset 0
 1833 0010 7047     		bx	lr
 1834              	.L126:
 1835 0012 00BF     		.align	2
 1836              	.L125:
 1837 0014 60410050 		.word	1342194016
 1838              		.cfi_endproc
 1839              	.LFE187:
 1841              		.section	.text.XMC_SCU_TRAP_Trigger,"ax",%progbits
 1842              		.align	1
 1843              		.global	XMC_SCU_TRAP_Trigger
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
 1847              		.fpu fpv4-sp-d16
 1849              	XMC_SCU_TRAP_Trigger:
 1850              	.LFB188:
 592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually trigger a trap event */
 594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_Trigger(const uint32_t trap)
 595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1851              		.loc 3 595 0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 8
 1854              		@ frame_needed = 1, uses_anonymous_args = 0
 1855              		@ link register save eliminated.
 1856 0000 80B4     		push	{r7}
 1857              	.LCFI160:
 1858              		.cfi_def_cfa_offset 4
 1859              		.cfi_offset 7, -4
 1860 0002 83B0     		sub	sp, sp, #12
 1861              	.LCFI161:
 1862              		.cfi_def_cfa_offset 16
 1863 0004 00AF     		add	r7, sp, #0
 1864              	.LCFI162:
 1865              		.cfi_def_cfa_register 7
 1866 0006 7860     		str	r0, [r7, #4]
 596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPSET = (uint32_t)trap;
 1867              		.loc 3 596 0
 1868 0008 044A     		ldr	r2, .L128
 1869 000a 7B68     		ldr	r3, [r7, #4]
 1870 000c 1361     		str	r3, [r2, #16]
 597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1871              		.loc 3 597 0
 1872 000e 00BF     		nop
 1873 0010 0C37     		adds	r7, r7, #12
 1874              	.LCFI163:
 1875              		.cfi_def_cfa_offset 4
 1876 0012 BD46     		mov	sp, r7
 1877              	.LCFI164:
 1878              		.cfi_def_cfa_register 13
 1879              		@ sp needed
 1880 0014 5DF8047B 		ldr	r7, [sp], #4
 1881              	.LCFI165:
 1882              		.cfi_restore 7
 1883              		.cfi_def_cfa_offset 0
 1884 0018 7047     		bx	lr
 1885              	.L129:
 1886 001a 00BF     		.align	2
 1887              	.L128:
 1888 001c 60410050 		.word	1342194016
 1889              		.cfi_endproc
 1890              	.LFE188:
 1892              		.section	.text.XMC_SCU_TRAP_ClearStatus,"ax",%progbits
 1893              		.align	1
 1894              		.global	XMC_SCU_TRAP_ClearStatus
 1895              		.syntax unified
 1896              		.thumb
 1897              		.thumb_func
 1898              		.fpu fpv4-sp-d16
 1900              	XMC_SCU_TRAP_ClearStatus:
 1901              	.LFB189:
 598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear a trap event */
 600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
 601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1902              		.loc 3 601 0
 1903              		.cfi_startproc
 1904              		@ args = 0, pretend = 0, frame = 8
 1905              		@ frame_needed = 1, uses_anonymous_args = 0
 1906              		@ link register save eliminated.
 1907 0000 80B4     		push	{r7}
 1908              	.LCFI166:
 1909              		.cfi_def_cfa_offset 4
 1910              		.cfi_offset 7, -4
 1911 0002 83B0     		sub	sp, sp, #12
 1912              	.LCFI167:
 1913              		.cfi_def_cfa_offset 16
 1914 0004 00AF     		add	r7, sp, #0
 1915              	.LCFI168:
 1916              		.cfi_def_cfa_register 7
 1917 0006 7860     		str	r0, [r7, #4]
 602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_TRAP->TRAPCLR = (uint32_t)trap;
 1918              		.loc 3 602 0
 1919 0008 044A     		ldr	r2, .L131
 1920 000a 7B68     		ldr	r3, [r7, #4]
 1921 000c D360     		str	r3, [r2, #12]
 603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1922              		.loc 3 603 0
 1923 000e 00BF     		nop
 1924 0010 0C37     		adds	r7, r7, #12
 1925              	.LCFI169:
 1926              		.cfi_def_cfa_offset 4
 1927 0012 BD46     		mov	sp, r7
 1928              	.LCFI170:
 1929              		.cfi_def_cfa_register 13
 1930              		@ sp needed
 1931 0014 5DF8047B 		ldr	r7, [sp], #4
 1932              	.LCFI171:
 1933              		.cfi_restore 7
 1934              		.cfi_def_cfa_offset 0
 1935 0018 7047     		bx	lr
 1936              	.L132:
 1937 001a 00BF     		.align	2
 1938              	.L131:
 1939 001c 60410050 		.word	1342194016
 1940              		.cfi_endproc
 1941              	.LFE189:
 1943              		.section	.text.XMC_SCU_PARITY_ClearStatus,"ax",%progbits
 1944              		.align	1
 1945              		.global	XMC_SCU_PARITY_ClearStatus
 1946              		.syntax unified
 1947              		.thumb
 1948              		.thumb_func
 1949              		.fpu fpv4-sp-d16
 1951              	XMC_SCU_PARITY_ClearStatus:
 1952              	.LFB190:
 604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to clear parity error event */
 606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
 607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 1953              		.loc 3 607 0
 1954              		.cfi_startproc
 1955              		@ args = 0, pretend = 0, frame = 8
 1956              		@ frame_needed = 1, uses_anonymous_args = 0
 1957              		@ link register save eliminated.
 1958 0000 80B4     		push	{r7}
 1959              	.LCFI172:
 1960              		.cfi_def_cfa_offset 4
 1961              		.cfi_offset 7, -4
 1962 0002 83B0     		sub	sp, sp, #12
 1963              	.LCFI173:
 1964              		.cfi_def_cfa_offset 16
 1965 0004 00AF     		add	r7, sp, #0
 1966              	.LCFI174:
 1967              		.cfi_def_cfa_register 7
 1968 0006 7860     		str	r0, [r7, #4]
 608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 1969              		.loc 3 608 0
 1970 0008 054B     		ldr	r3, .L134
 1971 000a 5A69     		ldr	r2, [r3, #20]
 1972 000c 0449     		ldr	r1, .L134
 1973 000e 7B68     		ldr	r3, [r7, #4]
 1974 0010 1343     		orrs	r3, r3, r2
 1975 0012 4B61     		str	r3, [r1, #20]
 609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 1976              		.loc 3 609 0
 1977 0014 00BF     		nop
 1978 0016 0C37     		adds	r7, r7, #12
 1979              	.LCFI175:
 1980              		.cfi_def_cfa_offset 4
 1981 0018 BD46     		mov	sp, r7
 1982              	.LCFI176:
 1983              		.cfi_def_cfa_register 13
 1984              		@ sp needed
 1985 001a 5DF8047B 		ldr	r7, [sp], #4
 1986              	.LCFI177:
 1987              		.cfi_restore 7
 1988              		.cfi_def_cfa_offset 0
 1989 001e 7047     		bx	lr
 1990              	.L135:
 1991              		.align	2
 1992              	.L134:
 1993 0020 3C410050 		.word	1342193980
 1994              		.cfi_endproc
 1995              	.LFE190:
 1997              		.section	.text.XMC_SCU_PARITY_GetStatus,"ax",%progbits
 1998              		.align	1
 1999              		.global	XMC_SCU_PARITY_GetStatus
 2000              		.syntax unified
 2001              		.thumb
 2002              		.thumb_func
 2003              		.fpu fpv4-sp-d16
 2005              	XMC_SCU_PARITY_GetStatus:
 2006              	.LFB191:
 610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if the specified parity error has occured or not */
 612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_PARITY_GetStatus(void)
 613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2007              		.loc 3 613 0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 0
 2010              		@ frame_needed = 1, uses_anonymous_args = 0
 2011              		@ link register save eliminated.
 2012 0000 80B4     		push	{r7}
 2013              	.LCFI178:
 2014              		.cfi_def_cfa_offset 4
 2015              		.cfi_offset 7, -4
 2016 0002 00AF     		add	r7, sp, #0
 2017              	.LCFI179:
 2018              		.cfi_def_cfa_register 7
 614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_PARITY->PEFLAG);
 2019              		.loc 3 614 0
 2020 0004 034B     		ldr	r3, .L138
 2021 0006 5B69     		ldr	r3, [r3, #20]
 615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** } 
 2022              		.loc 3 615 0
 2023 0008 1846     		mov	r0, r3
 2024 000a BD46     		mov	sp, r7
 2025              	.LCFI180:
 2026              		.cfi_def_cfa_register 13
 2027              		@ sp needed
 2028 000c 5DF8047B 		ldr	r7, [sp], #4
 2029              	.LCFI181:
 2030              		.cfi_restore 7
 2031              		.cfi_def_cfa_offset 0
 2032 0010 7047     		bx	lr
 2033              	.L139:
 2034 0012 00BF     		.align	2
 2035              	.L138:
 2036 0014 3C410050 		.word	1342193980
 2037              		.cfi_endproc
 2038              	.LFE191:
 2040              		.section	.text.XMC_SCU_PARITY_Enable,"ax",%progbits
 2041              		.align	1
 2042              		.global	XMC_SCU_PARITY_Enable
 2043              		.syntax unified
 2044              		.thumb
 2045              		.thumb_func
 2046              		.fpu fpv4-sp-d16
 2048              	XMC_SCU_PARITY_Enable:
 2049              	.LFB192:
 616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable parity error checking for the selected on-chip RAM type */
 618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Enable(const uint32_t memory)
 619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2050              		.loc 3 619 0
 2051              		.cfi_startproc
 2052              		@ args = 0, pretend = 0, frame = 8
 2053              		@ frame_needed = 1, uses_anonymous_args = 0
 2054              		@ link register save eliminated.
 2055 0000 80B4     		push	{r7}
 2056              	.LCFI182:
 2057              		.cfi_def_cfa_offset 4
 2058              		.cfi_offset 7, -4
 2059 0002 83B0     		sub	sp, sp, #12
 2060              	.LCFI183:
 2061              		.cfi_def_cfa_offset 16
 2062 0004 00AF     		add	r7, sp, #0
 2063              	.LCFI184:
 2064              		.cfi_def_cfa_register 7
 2065 0006 7860     		str	r0, [r7, #4]
 620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN |= (uint32_t)memory; 
 2066              		.loc 3 620 0
 2067 0008 054B     		ldr	r3, .L141
 2068 000a 1A68     		ldr	r2, [r3]
 2069 000c 0449     		ldr	r1, .L141
 2070 000e 7B68     		ldr	r3, [r7, #4]
 2071 0010 1343     		orrs	r3, r3, r2
 2072 0012 0B60     		str	r3, [r1]
 621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2073              		.loc 3 621 0
 2074 0014 00BF     		nop
 2075 0016 0C37     		adds	r7, r7, #12
 2076              	.LCFI185:
 2077              		.cfi_def_cfa_offset 4
 2078 0018 BD46     		mov	sp, r7
 2079              	.LCFI186:
 2080              		.cfi_def_cfa_register 13
 2081              		@ sp needed
 2082 001a 5DF8047B 		ldr	r7, [sp], #4
 2083              	.LCFI187:
 2084              		.cfi_restore 7
 2085              		.cfi_def_cfa_offset 0
 2086 001e 7047     		bx	lr
 2087              	.L142:
 2088              		.align	2
 2089              	.L141:
 2090 0020 3C410050 		.word	1342193980
 2091              		.cfi_endproc
 2092              	.LFE192:
 2094              		.section	.text.XMC_SCU_PARITY_Disable,"ax",%progbits
 2095              		.align	1
 2096              		.global	XMC_SCU_PARITY_Disable
 2097              		.syntax unified
 2098              		.thumb
 2099              		.thumb_func
 2100              		.fpu fpv4-sp-d16
 2102              	XMC_SCU_PARITY_Disable:
 2103              	.LFB193:
 622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable parity error checking for the selected on-chip RAM type */
 624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_Disable(const uint32_t memory)
 625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2104              		.loc 3 625 0
 2105              		.cfi_startproc
 2106              		@ args = 0, pretend = 0, frame = 8
 2107              		@ frame_needed = 1, uses_anonymous_args = 0
 2108              		@ link register save eliminated.
 2109 0000 80B4     		push	{r7}
 2110              	.LCFI188:
 2111              		.cfi_def_cfa_offset 4
 2112              		.cfi_offset 7, -4
 2113 0002 83B0     		sub	sp, sp, #12
 2114              	.LCFI189:
 2115              		.cfi_def_cfa_offset 16
 2116 0004 00AF     		add	r7, sp, #0
 2117              	.LCFI190:
 2118              		.cfi_def_cfa_register 7
 2119 0006 7860     		str	r0, [r7, #4]
 626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PEEN &= (uint32_t)~memory; 
 2120              		.loc 3 626 0
 2121 0008 064B     		ldr	r3, .L144
 2122 000a 1A68     		ldr	r2, [r3]
 2123 000c 7B68     		ldr	r3, [r7, #4]
 2124 000e DB43     		mvns	r3, r3
 2125 0010 0449     		ldr	r1, .L144
 2126 0012 1340     		ands	r3, r3, r2
 2127 0014 0B60     		str	r3, [r1]
 627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2128              		.loc 3 627 0
 2129 0016 00BF     		nop
 2130 0018 0C37     		adds	r7, r7, #12
 2131              	.LCFI191:
 2132              		.cfi_def_cfa_offset 4
 2133 001a BD46     		mov	sp, r7
 2134              	.LCFI192:
 2135              		.cfi_def_cfa_register 13
 2136              		@ sp needed
 2137 001c 5DF8047B 		ldr	r7, [sp], #4
 2138              	.LCFI193:
 2139              		.cfi_restore 7
 2140              		.cfi_def_cfa_offset 0
 2141 0020 7047     		bx	lr
 2142              	.L145:
 2143 0022 00BF     		.align	2
 2144              	.L144:
 2145 0024 3C410050 		.word	1342193980
 2146              		.cfi_endproc
 2147              	.LFE193:
 2149              		.section	.text.XMC_SCU_PARITY_EnableTrapGeneration,"ax",%progbits
 2150              		.align	1
 2151              		.global	XMC_SCU_PARITY_EnableTrapGeneration
 2152              		.syntax unified
 2153              		.thumb
 2154              		.thumb_func
 2155              		.fpu fpv4-sp-d16
 2157              	XMC_SCU_PARITY_EnableTrapGeneration:
 2158              	.LFB194:
 628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable trap assertion for the parity error source */
 630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
 631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2159              		.loc 3 631 0
 2160              		.cfi_startproc
 2161              		@ args = 0, pretend = 0, frame = 8
 2162              		@ frame_needed = 1, uses_anonymous_args = 0
 2163              		@ link register save eliminated.
 2164 0000 80B4     		push	{r7}
 2165              	.LCFI194:
 2166              		.cfi_def_cfa_offset 4
 2167              		.cfi_offset 7, -4
 2168 0002 83B0     		sub	sp, sp, #12
 2169              	.LCFI195:
 2170              		.cfi_def_cfa_offset 16
 2171 0004 00AF     		add	r7, sp, #0
 2172              	.LCFI196:
 2173              		.cfi_def_cfa_register 7
 2174 0006 7860     		str	r0, [r7, #4]
 632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE |= (uint32_t)memory; 
 2175              		.loc 3 632 0
 2176 0008 054B     		ldr	r3, .L147
 2177 000a 9A68     		ldr	r2, [r3, #8]
 2178 000c 0449     		ldr	r1, .L147
 2179 000e 7B68     		ldr	r3, [r7, #4]
 2180 0010 1343     		orrs	r3, r3, r2
 2181 0012 8B60     		str	r3, [r1, #8]
 633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2182              		.loc 3 633 0
 2183 0014 00BF     		nop
 2184 0016 0C37     		adds	r7, r7, #12
 2185              	.LCFI197:
 2186              		.cfi_def_cfa_offset 4
 2187 0018 BD46     		mov	sp, r7
 2188              	.LCFI198:
 2189              		.cfi_def_cfa_register 13
 2190              		@ sp needed
 2191 001a 5DF8047B 		ldr	r7, [sp], #4
 2192              	.LCFI199:
 2193              		.cfi_restore 7
 2194              		.cfi_def_cfa_offset 0
 2195 001e 7047     		bx	lr
 2196              	.L148:
 2197              		.align	2
 2198              	.L147:
 2199 0020 3C410050 		.word	1342193980
 2200              		.cfi_endproc
 2201              	.LFE194:
 2203              		.section	.text.XMC_SCU_PARITY_DisableTrapGeneration,"ax",%progbits
 2204              		.align	1
 2205              		.global	XMC_SCU_PARITY_DisableTrapGeneration
 2206              		.syntax unified
 2207              		.thumb
 2208              		.thumb_func
 2209              		.fpu fpv4-sp-d16
 2211              	XMC_SCU_PARITY_DisableTrapGeneration:
 2212              	.LFB195:
 634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable the assertion of trap for the parity error source */
 636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
 637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2213              		.loc 3 637 0
 2214              		.cfi_startproc
 2215              		@ args = 0, pretend = 0, frame = 8
 2216              		@ frame_needed = 1, uses_anonymous_args = 0
 2217              		@ link register save eliminated.
 2218 0000 80B4     		push	{r7}
 2219              	.LCFI200:
 2220              		.cfi_def_cfa_offset 4
 2221              		.cfi_offset 7, -4
 2222 0002 83B0     		sub	sp, sp, #12
 2223              	.LCFI201:
 2224              		.cfi_def_cfa_offset 16
 2225 0004 00AF     		add	r7, sp, #0
 2226              	.LCFI202:
 2227              		.cfi_def_cfa_register 7
 2228 0006 7860     		str	r0, [r7, #4]
 638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PARITY->PETE &= (uint32_t)~memory; 
 2229              		.loc 3 638 0
 2230 0008 064B     		ldr	r3, .L150
 2231 000a 9A68     		ldr	r2, [r3, #8]
 2232 000c 7B68     		ldr	r3, [r7, #4]
 2233 000e DB43     		mvns	r3, r3
 2234 0010 0449     		ldr	r1, .L150
 2235 0012 1340     		ands	r3, r3, r2
 2236 0014 8B60     		str	r3, [r1, #8]
 639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2237              		.loc 3 639 0
 2238 0016 00BF     		nop
 2239 0018 0C37     		adds	r7, r7, #12
 2240              	.LCFI203:
 2241              		.cfi_def_cfa_offset 4
 2242 001a BD46     		mov	sp, r7
 2243              	.LCFI204:
 2244              		.cfi_def_cfa_register 13
 2245              		@ sp needed
 2246 001c 5DF8047B 		ldr	r7, [sp], #4
 2247              	.LCFI205:
 2248              		.cfi_restore 7
 2249              		.cfi_def_cfa_offset 0
 2250 0020 7047     		bx	lr
 2251              	.L151:
 2252 0022 00BF     		.align	2
 2253              	.L150:
 2254 0024 3C410050 		.word	1342193980
 2255              		.cfi_endproc
 2256              	.LFE195:
 2258              		.section	.text.XMC_SCU_INTERRUPT_EnableNmiRequest,"ax",%progbits
 2259              		.align	1
 2260              		.global	XMC_SCU_INTERRUPT_EnableNmiRequest
 2261              		.syntax unified
 2262              		.thumb
 2263              		.thumb_func
 2264              		.fpu fpv4-sp-d16
 2266              	XMC_SCU_INTERRUPT_EnableNmiRequest:
 2267              	.LFB196:
 640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Enables a NMI source */
 642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
 643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2268              		.loc 3 643 0
 2269              		.cfi_startproc
 2270              		@ args = 0, pretend = 0, frame = 8
 2271              		@ frame_needed = 1, uses_anonymous_args = 0
 2272              		@ link register save eliminated.
 2273 0000 80B4     		push	{r7}
 2274              	.LCFI206:
 2275              		.cfi_def_cfa_offset 4
 2276              		.cfi_offset 7, -4
 2277 0002 83B0     		sub	sp, sp, #12
 2278              	.LCFI207:
 2279              		.cfi_def_cfa_offset 16
 2280 0004 00AF     		add	r7, sp, #0
 2281              	.LCFI208:
 2282              		.cfi_def_cfa_register 7
 2283 0006 7860     		str	r0, [r7, #4]
 644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 2284              		.loc 3 644 0
 2285 0008 054B     		ldr	r3, .L153
 2286 000a 5A69     		ldr	r2, [r3, #20]
 2287 000c 0449     		ldr	r1, .L153
 2288 000e 7B68     		ldr	r3, [r7, #4]
 2289 0010 1343     		orrs	r3, r3, r2
 2290 0012 4B61     		str	r3, [r1, #20]
 645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2291              		.loc 3 645 0
 2292 0014 00BF     		nop
 2293 0016 0C37     		adds	r7, r7, #12
 2294              	.LCFI209:
 2295              		.cfi_def_cfa_offset 4
 2296 0018 BD46     		mov	sp, r7
 2297              	.LCFI210:
 2298              		.cfi_def_cfa_register 13
 2299              		@ sp needed
 2300 001a 5DF8047B 		ldr	r7, [sp], #4
 2301              	.LCFI211:
 2302              		.cfi_restore 7
 2303              		.cfi_def_cfa_offset 0
 2304 001e 7047     		bx	lr
 2305              	.L154:
 2306              		.align	2
 2307              	.L153:
 2308 0020 74400050 		.word	1342193780
 2309              		.cfi_endproc
 2310              	.LFE196:
 2312              		.section	.text.XMC_SCU_INTERRUPT_DisableNmiRequest,"ax",%progbits
 2313              		.align	1
 2314              		.global	XMC_SCU_INTERRUPT_DisableNmiRequest
 2315              		.syntax unified
 2316              		.thumb
 2317              		.thumb_func
 2318              		.fpu fpv4-sp-d16
 2320              	XMC_SCU_INTERRUPT_DisableNmiRequest:
 2321              	.LFB197:
 646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Disables a NMI source */
 648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
 649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2322              		.loc 3 649 0
 2323              		.cfi_startproc
 2324              		@ args = 0, pretend = 0, frame = 8
 2325              		@ frame_needed = 1, uses_anonymous_args = 0
 2326              		@ link register save eliminated.
 2327 0000 80B4     		push	{r7}
 2328              	.LCFI212:
 2329              		.cfi_def_cfa_offset 4
 2330              		.cfi_offset 7, -4
 2331 0002 83B0     		sub	sp, sp, #12
 2332              	.LCFI213:
 2333              		.cfi_def_cfa_offset 16
 2334 0004 00AF     		add	r7, sp, #0
 2335              	.LCFI214:
 2336              		.cfi_def_cfa_register 7
 2337 0006 7860     		str	r0, [r7, #4]
 650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 2338              		.loc 3 650 0
 2339 0008 064B     		ldr	r3, .L156
 2340 000a 5A69     		ldr	r2, [r3, #20]
 2341 000c 7B68     		ldr	r3, [r7, #4]
 2342 000e DB43     		mvns	r3, r3
 2343 0010 0449     		ldr	r1, .L156
 2344 0012 1340     		ands	r3, r3, r2
 2345 0014 4B61     		str	r3, [r1, #20]
 651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2346              		.loc 3 651 0
 2347 0016 00BF     		nop
 2348 0018 0C37     		adds	r7, r7, #12
 2349              	.LCFI215:
 2350              		.cfi_def_cfa_offset 4
 2351 001a BD46     		mov	sp, r7
 2352              	.LCFI216:
 2353              		.cfi_def_cfa_register 13
 2354              		@ sp needed
 2355 001c 5DF8047B 		ldr	r7, [sp], #4
 2356              	.LCFI217:
 2357              		.cfi_restore 7
 2358              		.cfi_def_cfa_offset 0
 2359 0020 7047     		bx	lr
 2360              	.L157:
 2361 0022 00BF     		.align	2
 2362              	.L156:
 2363 0024 74400050 		.word	1342193780
 2364              		.cfi_endproc
 2365              	.LFE197:
 2367              		.section	.text.XMC_SCU_RESET_AssertPeripheralReset,"ax",%progbits
 2368              		.align	1
 2369              		.global	XMC_SCU_RESET_AssertPeripheralReset
 2370              		.syntax unified
 2371              		.thumb
 2372              		.thumb_func
 2373              		.fpu fpv4-sp-d16
 2375              	XMC_SCU_RESET_AssertPeripheralReset:
 2376              	.LFB198:
 652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually assert a reset request */
 654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2377              		.loc 3 655 0
 2378              		.cfi_startproc
 2379              		@ args = 0, pretend = 0, frame = 16
 2380              		@ frame_needed = 1, uses_anonymous_args = 0
 2381              		@ link register save eliminated.
 2382 0000 80B4     		push	{r7}
 2383              	.LCFI218:
 2384              		.cfi_def_cfa_offset 4
 2385              		.cfi_offset 7, -4
 2386 0002 85B0     		sub	sp, sp, #20
 2387              	.LCFI219:
 2388              		.cfi_def_cfa_offset 24
 2389 0004 00AF     		add	r7, sp, #0
 2390              	.LCFI220:
 2391              		.cfi_def_cfa_register 7
 2392 0006 7860     		str	r0, [r7, #4]
 656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2393              		.loc 3 656 0
 2394 0008 7B68     		ldr	r3, [r7, #4]
 2395 000a 1B0F     		lsrs	r3, r3, #28
 2396 000c FB60     		str	r3, [r7, #12]
 657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2397              		.loc 3 657 0
 2398 000e 7B68     		ldr	r3, [r7, #4]
 2399 0010 23F07043 		bic	r3, r3, #-268435456
 2400 0014 BB60     		str	r3, [r7, #8]
 658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 2401              		.loc 3 659 0
 2402 0016 FA68     		ldr	r2, [r7, #12]
 2403 0018 1346     		mov	r3, r2
 2404 001a 5B00     		lsls	r3, r3, #1
 2405 001c 1344     		add	r3, r3, r2
 2406 001e 9B00     		lsls	r3, r3, #2
 2407 0020 1A46     		mov	r2, r3
 2408 0022 054B     		ldr	r3, .L159
 2409 0024 1344     		add	r3, r3, r2
 2410 0026 BA68     		ldr	r2, [r7, #8]
 2411 0028 1A60     		str	r2, [r3]
 660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2412              		.loc 3 660 0
 2413 002a 00BF     		nop
 2414 002c 1437     		adds	r7, r7, #20
 2415              	.LCFI221:
 2416              		.cfi_def_cfa_offset 4
 2417 002e BD46     		mov	sp, r7
 2418              	.LCFI222:
 2419              		.cfi_def_cfa_register 13
 2420              		@ sp needed
 2421 0030 5DF8047B 		ldr	r7, [sp], #4
 2422              	.LCFI223:
 2423              		.cfi_restore 7
 2424              		.cfi_def_cfa_offset 0
 2425 0034 7047     		bx	lr
 2426              	.L160:
 2427 0036 00BF     		.align	2
 2428              	.L159:
 2429 0038 10440050 		.word	1342194704
 2430              		.cfi_endproc
 2431              	.LFE198:
 2433              		.section	.text.XMC_SCU_RESET_DeassertPeripheralReset,"ax",%progbits
 2434              		.align	1
 2435              		.global	XMC_SCU_RESET_DeassertPeripheralReset
 2436              		.syntax unified
 2437              		.thumb
 2438              		.thumb_func
 2439              		.fpu fpv4-sp-d16
 2441              	XMC_SCU_RESET_DeassertPeripheralReset:
 2442              	.LFB199:
 661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to manually de-assert a reset request */
 663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2443              		.loc 3 664 0
 2444              		.cfi_startproc
 2445              		@ args = 0, pretend = 0, frame = 16
 2446              		@ frame_needed = 1, uses_anonymous_args = 0
 2447              		@ link register save eliminated.
 2448 0000 80B4     		push	{r7}
 2449              	.LCFI224:
 2450              		.cfi_def_cfa_offset 4
 2451              		.cfi_offset 7, -4
 2452 0002 85B0     		sub	sp, sp, #20
 2453              	.LCFI225:
 2454              		.cfi_def_cfa_offset 24
 2455 0004 00AF     		add	r7, sp, #0
 2456              	.LCFI226:
 2457              		.cfi_def_cfa_register 7
 2458 0006 7860     		str	r0, [r7, #4]
 665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2459              		.loc 3 665 0
 2460 0008 7B68     		ldr	r3, [r7, #4]
 2461 000a 1B0F     		lsrs	r3, r3, #28
 2462 000c FB60     		str	r3, [r7, #12]
 666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2463              		.loc 3 666 0
 2464 000e 7B68     		ldr	r3, [r7, #4]
 2465 0010 23F07043 		bic	r3, r3, #-268435456
 2466 0014 BB60     		str	r3, [r7, #8]
 667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 2467              		.loc 3 668 0
 2468 0016 FA68     		ldr	r2, [r7, #12]
 2469 0018 1346     		mov	r3, r2
 2470 001a 5B00     		lsls	r3, r3, #1
 2471 001c 1344     		add	r3, r3, r2
 2472 001e 9B00     		lsls	r3, r3, #2
 2473 0020 1A46     		mov	r2, r3
 2474 0022 054B     		ldr	r3, .L162
 2475 0024 1344     		add	r3, r3, r2
 2476 0026 BA68     		ldr	r2, [r7, #8]
 2477 0028 1A60     		str	r2, [r3]
 669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2478              		.loc 3 669 0
 2479 002a 00BF     		nop
 2480 002c 1437     		adds	r7, r7, #20
 2481              	.LCFI227:
 2482              		.cfi_def_cfa_offset 4
 2483 002e BD46     		mov	sp, r7
 2484              	.LCFI228:
 2485              		.cfi_def_cfa_register 13
 2486              		@ sp needed
 2487 0030 5DF8047B 		ldr	r7, [sp], #4
 2488              	.LCFI229:
 2489              		.cfi_restore 7
 2490              		.cfi_def_cfa_offset 0
 2491 0034 7047     		bx	lr
 2492              	.L163:
 2493 0036 00BF     		.align	2
 2494              	.L162:
 2495 0038 14440050 		.word	1342194708
 2496              		.cfi_endproc
 2497              	.LFE199:
 2499              		.section	.text.XMC_SCU_RESET_IsPeripheralResetAsserted,"ax",%progbits
 2500              		.align	1
 2501              		.global	XMC_SCU_RESET_IsPeripheralResetAsserted
 2502              		.syntax unified
 2503              		.thumb
 2504              		.thumb_func
 2505              		.fpu fpv4-sp-d16
 2507              	XMC_SCU_RESET_IsPeripheralResetAsserted:
 2508              	.LFB200:
 670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* Find out if the peripheral reset is asserted */
 672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
 673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2509              		.loc 3 673 0
 2510              		.cfi_startproc
 2511              		@ args = 0, pretend = 0, frame = 16
 2512              		@ frame_needed = 1, uses_anonymous_args = 0
 2513              		@ link register save eliminated.
 2514 0000 80B4     		push	{r7}
 2515              	.LCFI230:
 2516              		.cfi_def_cfa_offset 4
 2517              		.cfi_offset 7, -4
 2518 0002 85B0     		sub	sp, sp, #20
 2519              	.LCFI231:
 2520              		.cfi_def_cfa_offset 24
 2521 0004 00AF     		add	r7, sp, #0
 2522              	.LCFI232:
 2523              		.cfi_def_cfa_register 7
 2524 0006 7860     		str	r0, [r7, #4]
 674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 2525              		.loc 3 674 0
 2526 0008 7B68     		ldr	r3, [r7, #4]
 2527 000a 1B0F     		lsrs	r3, r3, #28
 2528 000c FB60     		str	r3, [r7, #12]
 675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 2529              		.loc 3 675 0
 2530 000e 7B68     		ldr	r3, [r7, #4]
 2531 0010 23F07043 		bic	r3, r3, #-268435456
 2532 0014 BB60     		str	r3, [r7, #8]
 676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 2533              		.loc 3 677 0
 2534 0016 FA68     		ldr	r2, [r7, #12]
 2535 0018 1346     		mov	r3, r2
 2536 001a 5B00     		lsls	r3, r3, #1
 2537 001c 1344     		add	r3, r3, r2
 2538 001e 9B00     		lsls	r3, r3, #2
 2539 0020 1A46     		mov	r2, r3
 2540 0022 084B     		ldr	r3, .L166
 2541 0024 1344     		add	r3, r3, r2
 2542 0026 1A68     		ldr	r2, [r3]
 2543 0028 BB68     		ldr	r3, [r7, #8]
 2544 002a 1340     		ands	r3, r3, r2
 2545 002c 002B     		cmp	r3, #0
 2546 002e 14BF     		ite	ne
 2547 0030 0123     		movne	r3, #1
 2548 0032 0023     		moveq	r3, #0
 2549 0034 DBB2     		uxtb	r3, r3
 678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2550              		.loc 3 678 0
 2551 0036 1846     		mov	r0, r3
 2552 0038 1437     		adds	r7, r7, #20
 2553              	.LCFI233:
 2554              		.cfi_def_cfa_offset 4
 2555 003a BD46     		mov	sp, r7
 2556              	.LCFI234:
 2557              		.cfi_def_cfa_register 13
 2558              		@ sp needed
 2559 003c 5DF8047B 		ldr	r7, [sp], #4
 2560              	.LCFI235:
 2561              		.cfi_restore 7
 2562              		.cfi_def_cfa_offset 0
 2563 0040 7047     		bx	lr
 2564              	.L167:
 2565 0042 00BF     		.align	2
 2566              	.L166:
 2567 0044 0C440050 		.word	1342194700
 2568              		.cfi_endproc
 2569              	.LFE200:
 2571              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockFrequency,"ax",%progbits
 2572              		.align	1
 2573              		.global	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2574              		.syntax unified
 2575              		.thumb
 2576              		.thumb_func
 2577              		.fpu fpv4-sp-d16
 2579              	XMC_SCU_CLOCK_GetSystemPllClockFrequency:
 2580              	.LFB201:
 679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL output clock
 682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
 684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2581              		.loc 3 684 0
 2582              		.cfi_startproc
 2583              		@ args = 0, pretend = 0, frame = 16
 2584              		@ frame_needed = 1, uses_anonymous_args = 0
 2585 0000 80B5     		push	{r7, lr}
 2586              	.LCFI236:
 2587              		.cfi_def_cfa_offset 8
 2588              		.cfi_offset 7, -8
 2589              		.cfi_offset 14, -4
 2590 0002 84B0     		sub	sp, sp, #16
 2591              	.LCFI237:
 2592              		.cfi_def_cfa_offset 24
 2593 0004 00AF     		add	r7, sp, #0
 2594              	.LCFI238:
 2595              		.cfi_def_cfa_register 7
 685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t k2_div;
 689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 2596              		.loc 3 690 0
 2597 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2598 000a F860     		str	r0, [r7, #12]
 691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 2599              		.loc 3 691 0
 2600 000c 1A4B     		ldr	r3, .L172
 2601 000e 1B68     		ldr	r3, [r3]
 2602 0010 03F00103 		and	r3, r3, #1
 2603 0014 002B     		cmp	r3, #0
 2604 0016 09D0     		beq	.L169
 692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Prescalar mode - fOSC is the parent*/
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)(clock_frequency / 
 695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2605              		.loc 3 695 0
 2606 0018 174B     		ldr	r3, .L172
 2607 001a 9B68     		ldr	r3, [r3, #8]
 2608 001c 03F07F03 		and	r3, r3, #127
 2609 0020 0133     		adds	r3, r3, #1
 694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_P
 2610              		.loc 3 694 0
 2611 0022 FA68     		ldr	r2, [r7, #12]
 2612 0024 B2FBF3F3 		udiv	r3, r2, r3
 2613 0028 FB60     		str	r3, [r7, #12]
 2614 002a 1FE0     		b	.L170
 2615              	.L169:
 696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Po
 2616              		.loc 3 699 0
 2617 002c 124B     		ldr	r3, .L172
 2618 002e 9B68     		ldr	r3, [r3, #8]
 2619 0030 1B0E     		lsrs	r3, r3, #24
 2620 0032 03F00F03 		and	r3, r3, #15
 2621 0036 0133     		adds	r3, r3, #1
 2622 0038 BB60     		str	r3, [r7, #8]
 700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Po
 2623              		.loc 3 700 0
 2624 003a 0F4B     		ldr	r3, .L172
 2625 003c 9B68     		ldr	r3, [r3, #8]
 2626 003e 1B0A     		lsrs	r3, r3, #8
 2627 0040 03F07F03 		and	r3, r3, #127
 2628 0044 0133     		adds	r3, r3, #1
 2629 0046 7B60     		str	r3, [r7, #4]
 701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_
 2630              		.loc 3 701 0
 2631 0048 0B4B     		ldr	r3, .L172
 2632 004a 9B68     		ldr	r3, [r3, #8]
 2633 004c 1B0C     		lsrs	r3, r3, #16
 2634 004e 03F07F03 		and	r3, r3, #127
 2635 0052 0133     		adds	r3, r3, #1
 2636 0054 3B60     		str	r3, [r7]
 702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****        
 703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 2637              		.loc 3 703 0
 2638 0056 FB68     		ldr	r3, [r7, #12]
 2639 0058 7A68     		ldr	r2, [r7, #4]
 2640 005a 02FB03F2 		mul	r2, r2, r3
 2641 005e BB68     		ldr	r3, [r7, #8]
 2642 0060 3968     		ldr	r1, [r7]
 2643 0062 01FB03F3 		mul	r3, r1, r3
 2644 0066 B2FBF3F3 		udiv	r3, r2, r3
 2645 006a FB60     		str	r3, [r7, #12]
 2646              	.L170:
 704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2647              		.loc 3 706 0
 2648 006c FB68     		ldr	r3, [r7, #12]
 707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2649              		.loc 3 707 0
 2650 006e 1846     		mov	r0, r3
 2651 0070 1037     		adds	r7, r7, #16
 2652              	.LCFI239:
 2653              		.cfi_def_cfa_offset 8
 2654 0072 BD46     		mov	sp, r7
 2655              	.LCFI240:
 2656              		.cfi_def_cfa_register 13
 2657              		@ sp needed
 2658 0074 80BD     		pop	{r7, pc}
 2659              	.L173:
 2660 0076 00BF     		.align	2
 2661              	.L172:
 2662 0078 10470050 		.word	1342195472
 2663              		.cfi_endproc
 2664              	.LFE201:
 2666              		.section	.text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency,"ax",%progbits
 2667              		.align	1
 2668              		.global	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
 2669              		.syntax unified
 2670              		.thumb
 2671              		.thumb_func
 2672              		.fpu fpv4-sp-d16
 2674              	XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:
 2675              	.LFB202:
 708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of System PLL VCO input clock
 711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
 713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2676              		.loc 3 713 0
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 8
 2679              		@ frame_needed = 1, uses_anonymous_args = 0
 2680 0000 80B5     		push	{r7, lr}
 2681              	.LCFI241:
 2682              		.cfi_def_cfa_offset 8
 2683              		.cfi_offset 7, -8
 2684              		.cfi_offset 14, -4
 2685 0002 82B0     		sub	sp, sp, #8
 2686              	.LCFI242:
 2687              		.cfi_def_cfa_offset 16
 2688 0004 00AF     		add	r7, sp, #0
 2689              	.LCFI243:
 2690              		.cfi_def_cfa_register 7
 714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Prescalar mode - fOSC is the parent*/
 717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 2691              		.loc 3 717 0
 2692 0006 084B     		ldr	r3, .L178
 2693 0008 DB68     		ldr	r3, [r3, #12]
 2694 000a 03F00103 		and	r3, r3, #1
 2695 000e 002B     		cmp	r3, #0
 2696 0010 03D1     		bne	.L175
 718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OSCHP_GetFrequency();
 2697              		.loc 3 719 0
 2698 0012 FFF7FEFF 		bl	OSCHP_GetFrequency
 2699 0016 7860     		str	r0, [r7, #4]
 2700 0018 01E0     		b	.L176
 2701              	.L175:
 720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = OFI_FREQUENCY;
 2702              		.loc 3 723 0
 2703 001a 044B     		ldr	r3, .L178+4
 2704 001c 7B60     		str	r3, [r7, #4]
 2705              	.L176:
 724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2706              		.loc 3 726 0
 2707 001e 7B68     		ldr	r3, [r7, #4]
 727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2708              		.loc 3 727 0
 2709 0020 1846     		mov	r0, r3
 2710 0022 0837     		adds	r7, r7, #8
 2711              	.LCFI244:
 2712              		.cfi_def_cfa_offset 8
 2713 0024 BD46     		mov	sp, r7
 2714              	.LCFI245:
 2715              		.cfi_def_cfa_register 13
 2716              		@ sp needed
 2717 0026 80BD     		pop	{r7, pc}
 2718              	.L179:
 2719              		.align	2
 2720              	.L178:
 2721 0028 10470050 		.word	1342195472
 2722 002c 00366E01 		.word	24000000
 2723              		.cfi_endproc
 2724              	.LFE202:
 2726              		.section	.text.XMC_SCU_CLOCK_GetUsbPllClockFrequency,"ax",%progbits
 2727              		.align	1
 2728              		.global	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2729              		.syntax unified
 2730              		.thumb
 2731              		.thumb_func
 2732              		.fpu fpv4-sp-d16
 2734              	XMC_SCU_CLOCK_GetUsbPllClockFrequency:
 2735              	.LFB203:
 728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of USB PLL output clock
 731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
 733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2736              		.loc 3 733 0
 2737              		.cfi_startproc
 2738              		@ args = 0, pretend = 0, frame = 16
 2739              		@ frame_needed = 1, uses_anonymous_args = 0
 2740 0000 80B5     		push	{r7, lr}
 2741              	.LCFI246:
 2742              		.cfi_def_cfa_offset 8
 2743              		.cfi_offset 7, -8
 2744              		.cfi_offset 14, -4
 2745 0002 84B0     		sub	sp, sp, #16
 2746              	.LCFI247:
 2747              		.cfi_def_cfa_offset 24
 2748 0004 00AF     		add	r7, sp, #0
 2749              	.LCFI248:
 2750              		.cfi_def_cfa_register 7
 734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t clock_frequency;
 735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t n_div;
 736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t p_div;
 737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clock_frequency = OSCHP_GetFrequency();
 2751              		.loc 3 738 0
 2752 0006 FFF7FEFF 		bl	OSCHP_GetFrequency
 2753 000a F860     		str	r0, [r7, #12]
 739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 2754              		.loc 3 739 0
 2755 000c 104B     		ldr	r3, .L183
 2756 000e 1B69     		ldr	r3, [r3, #16]
 2757 0010 03F00103 		and	r3, r3, #1
 2758 0014 002B     		cmp	r3, #0
 2759 0016 16D1     		bne	.L181
 740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Normal mode - fVCO is the parent*/
 742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_ND
 2760              		.loc 3 742 0
 2761 0018 0D4B     		ldr	r3, .L183
 2762 001a 5B69     		ldr	r3, [r3, #20]
 2763 001c 1B0A     		lsrs	r3, r3, #8
 2764 001e 03F07F03 		and	r3, r3, #127
 2765 0022 0133     		adds	r3, r3, #1
 2766 0024 BB60     		str	r3, [r7, #8]
 743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PD
 2767              		.loc 3 743 0
 2768 0026 0A4B     		ldr	r3, .L183
 2769 0028 5B69     		ldr	r3, [r3, #20]
 2770 002a 1B0E     		lsrs	r3, r3, #24
 2771 002c 03F00F03 		and	r3, r3, #15
 2772 0030 0133     		adds	r3, r3, #1
 2773 0032 7B60     		str	r3, [r7, #4]
 744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 2774              		.loc 3 744 0
 2775 0034 FB68     		ldr	r3, [r7, #12]
 2776 0036 BA68     		ldr	r2, [r7, #8]
 2777 0038 02FB03F2 		mul	r2, r2, r3
 2778 003c 7B68     		ldr	r3, [r7, #4]
 2779 003e 5B00     		lsls	r3, r3, #1
 2780 0040 B2FBF3F3 		udiv	r3, r2, r3
 2781 0044 FB60     		str	r3, [r7, #12]
 2782              	.L181:
 745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (clock_frequency);
 2783              		.loc 3 746 0
 2784 0046 FB68     		ldr	r3, [r7, #12]
 747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2785              		.loc 3 747 0
 2786 0048 1846     		mov	r0, r3
 2787 004a 1037     		adds	r7, r7, #16
 2788              	.LCFI249:
 2789              		.cfi_def_cfa_offset 8
 2790 004c BD46     		mov	sp, r7
 2791              	.LCFI250:
 2792              		.cfi_def_cfa_register 13
 2793              		@ sp needed
 2794 004e 80BD     		pop	{r7, pc}
 2795              	.L184:
 2796              		.align	2
 2797              	.L183:
 2798 0050 10470050 		.word	1342195472
 2799              		.cfi_endproc
 2800              	.LFE203:
 2802              		.section	.text.XMC_SCU_CLOCK_GetCcuClockFrequency,"ax",%progbits
 2803              		.align	1
 2804              		.global	XMC_SCU_CLOCK_GetCcuClockFrequency
 2805              		.syntax unified
 2806              		.thumb
 2807              		.thumb_func
 2808              		.fpu fpv4-sp-d16
 2810              	XMC_SCU_CLOCK_GetCcuClockFrequency:
 2811              	.LFB204:
 748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve frequency of CCU clock frequency
 751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
 753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2812              		.loc 3 753 0
 2813              		.cfi_startproc
 2814              		@ args = 0, pretend = 0, frame = 8
 2815              		@ frame_needed = 1, uses_anonymous_args = 0
 2816 0000 80B5     		push	{r7, lr}
 2817              	.LCFI251:
 2818              		.cfi_def_cfa_offset 8
 2819              		.cfi_offset 7, -8
 2820              		.cfi_offset 14, -4
 2821 0002 82B0     		sub	sp, sp, #8
 2822              	.LCFI252:
 2823              		.cfi_def_cfa_offset 16
 2824 0004 00AF     		add	r7, sp, #0
 2825              	.LCFI253:
 2826              		.cfi_def_cfa_register 7
 754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2827              		.loc 3 754 0
 2828 0006 0023     		movs	r3, #0
 2829 0008 7B60     		str	r3, [r7, #4]
 755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 2830              		.loc 3 755 0
 2831 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 2832 000e 7860     		str	r0, [r7, #4]
 756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 2833              		.loc 3 757 0
 2834 0010 054B     		ldr	r3, .L187
 2835 0012 1B6A     		ldr	r3, [r3, #32]
 2836 0014 03F00103 		and	r3, r3, #1
 2837 0018 7A68     		ldr	r2, [r7, #4]
 2838 001a 22FA03F3 		lsr	r3, r2, r3
 758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                               SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
 759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2839              		.loc 3 759 0
 2840 001e 1846     		mov	r0, r3
 2841 0020 0837     		adds	r7, r7, #8
 2842              	.LCFI254:
 2843              		.cfi_def_cfa_offset 8
 2844 0022 BD46     		mov	sp, r7
 2845              	.LCFI255:
 2846              		.cfi_def_cfa_register 13
 2847              		@ sp needed
 2848 0024 80BD     		pop	{r7, pc}
 2849              	.L188:
 2850 0026 00BF     		.align	2
 2851              	.L187:
 2852 0028 00460050 		.word	1342195200
 2853              		.cfi_endproc
 2854              	.LFE204:
 2856              		.section	.text.XMC_SCU_CLOCK_GetUsbClockFrequency,"ax",%progbits
 2857              		.align	1
 2858              		.global	XMC_SCU_CLOCK_GetUsbClockFrequency
 2859              		.syntax unified
 2860              		.thumb
 2861              		.thumb_func
 2862              		.fpu fpv4-sp-d16
 2864              	XMC_SCU_CLOCK_GetUsbClockFrequency:
 2865              	.LFB205:
 760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve USB and SDMMC clock frequency
 763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
 765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2866              		.loc 3 765 0
 2867              		.cfi_startproc
 2868              		@ args = 0, pretend = 0, frame = 8
 2869              		@ frame_needed = 1, uses_anonymous_args = 0
 2870 0000 80B5     		push	{r7, lr}
 2871              	.LCFI256:
 2872              		.cfi_def_cfa_offset 8
 2873              		.cfi_offset 7, -8
 2874              		.cfi_offset 14, -4
 2875 0002 82B0     		sub	sp, sp, #8
 2876              	.LCFI257:
 2877              		.cfi_def_cfa_offset 16
 2878 0004 00AF     		add	r7, sp, #0
 2879              	.LCFI258:
 2880              		.cfi_def_cfa_register 7
 766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 2881              		.loc 3 766 0
 2882 0006 0023     		movs	r3, #0
 2883 0008 7B60     		str	r3, [r7, #4]
 767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_USBCLKSRC_t clksrc;
 768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 2884              		.loc 3 769 0
 2885 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbClockSource
 2886 000e 3860     		str	r0, [r7]
 770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 2887              		.loc 3 771 0
 2888 0010 3B68     		ldr	r3, [r7]
 2889 0012 B3F5803F 		cmp	r3, #65536
 2890 0016 03D1     		bne	.L190
 772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2891              		.loc 3 773 0
 2892 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2893 001c 7860     		str	r0, [r7, #4]
 2894 001e 05E0     		b	.L191
 2895              	.L190:
 774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 2896              		.loc 3 775 0
 2897 0020 3B68     		ldr	r3, [r7]
 2898 0022 002B     		cmp	r3, #0
 2899 0024 02D1     		bne	.L191
 776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 2900              		.loc 3 777 0
 2901 0026 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 2902 002a 7860     		str	r0, [r7, #4]
 2903              	.L191:
 778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 2904              		.loc 3 783 0
 2905 002c 054B     		ldr	r3, .L193
 2906 002e 9B69     		ldr	r3, [r3, #24]
 2907 0030 03F00703 		and	r3, r3, #7
 784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2908              		.loc 3 784 0
 2909 0034 0133     		adds	r3, r3, #1
 783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 2910              		.loc 3 783 0
 2911 0036 7A68     		ldr	r2, [r7, #4]
 2912 0038 B2FBF3F3 		udiv	r3, r2, r3
 785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2913              		.loc 3 785 0
 2914 003c 1846     		mov	r0, r3
 2915 003e 0837     		adds	r7, r7, #8
 2916              	.LCFI259:
 2917              		.cfi_def_cfa_offset 8
 2918 0040 BD46     		mov	sp, r7
 2919              	.LCFI260:
 2920              		.cfi_def_cfa_register 13
 2921              		@ sp needed
 2922 0042 80BD     		pop	{r7, pc}
 2923              	.L194:
 2924              		.align	2
 2925              	.L193:
 2926 0044 00460050 		.word	1342195200
 2927              		.cfi_endproc
 2928              	.LFE205:
 2930              		.section	.text.XMC_SCU_CLOCK_GetEbuClockFrequency,"ax",%progbits
 2931              		.align	1
 2932              		.global	XMC_SCU_CLOCK_GetEbuClockFrequency
 2933              		.syntax unified
 2934              		.thumb
 2935              		.thumb_func
 2936              		.fpu fpv4-sp-d16
 2938              	XMC_SCU_CLOCK_GetEbuClockFrequency:
 2939              	.LFB206:
 786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
 788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve EBU clock frequency
 790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
 792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2940              		.loc 3 792 0
 2941              		.cfi_startproc
 2942              		@ args = 0, pretend = 0, frame = 8
 2943              		@ frame_needed = 1, uses_anonymous_args = 0
 2944 0000 80B5     		push	{r7, lr}
 2945              	.LCFI261:
 2946              		.cfi_def_cfa_offset 8
 2947              		.cfi_offset 7, -8
 2948              		.cfi_offset 14, -4
 2949 0002 82B0     		sub	sp, sp, #8
 2950              	.LCFI262:
 2951              		.cfi_def_cfa_offset 16
 2952 0004 00AF     		add	r7, sp, #0
 2953              	.LCFI263:
 2954              		.cfi_def_cfa_register 7
 793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 2955              		.loc 3 793 0
 2956 0006 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 2957 000a 7860     		str	r0, [r7, #4]
 794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 2958              		.loc 3 795 0
 2959 000c 054B     		ldr	r3, .L197
 2960 000e DB69     		ldr	r3, [r3, #28]
 2961 0010 03F03F03 		and	r3, r3, #63
 796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2962              		.loc 3 796 0
 2963 0014 0133     		adds	r3, r3, #1
 795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 2964              		.loc 3 795 0
 2965 0016 7A68     		ldr	r2, [r7, #4]
 2966 0018 B2FBF3F3 		udiv	r3, r2, r3
 797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 2967              		.loc 3 797 0
 2968 001c 1846     		mov	r0, r3
 2969 001e 0837     		adds	r7, r7, #8
 2970              	.LCFI264:
 2971              		.cfi_def_cfa_offset 8
 2972 0020 BD46     		mov	sp, r7
 2973              	.LCFI265:
 2974              		.cfi_def_cfa_register 13
 2975              		@ sp needed
 2976 0022 80BD     		pop	{r7, pc}
 2977              	.L198:
 2978              		.align	2
 2979              	.L197:
 2980 0024 00460050 		.word	1342195200
 2981              		.cfi_endproc
 2982              	.LFE206:
 2984              		.section	.text.XMC_SCU_CLOCK_GetWdtClockFrequency,"ax",%progbits
 2985              		.align	1
 2986              		.global	XMC_SCU_CLOCK_GetWdtClockFrequency
 2987              		.syntax unified
 2988              		.thumb
 2989              		.thumb_func
 2990              		.fpu fpv4-sp-d16
 2992              	XMC_SCU_CLOCK_GetWdtClockFrequency:
 2993              	.LFB207:
 798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
 801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve ECAT clock frequency
 803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetECATClockFrequency(void)
 805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency;
 807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if ((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) != 0U)
 809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency =  XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (XMC_SCU_CLOCK_GetECATClockDivider() + 1UL)));
 818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
 820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve WDT clock frequency
 823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
 825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 2994              		.loc 3 825 0
 2995              		.cfi_startproc
 2996              		@ args = 0, pretend = 0, frame = 8
 2997              		@ frame_needed = 1, uses_anonymous_args = 0
 2998 0000 80B5     		push	{r7, lr}
 2999              	.LCFI266:
 3000              		.cfi_def_cfa_offset 8
 3001              		.cfi_offset 7, -8
 3002              		.cfi_offset 14, -4
 3003 0002 82B0     		sub	sp, sp, #8
 3004              	.LCFI267:
 3005              		.cfi_def_cfa_offset 16
 3006 0004 00AF     		add	r7, sp, #0
 3007              	.LCFI268:
 3008              		.cfi_def_cfa_register 7
 826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3009              		.loc 3 826 0
 3010 0006 0023     		movs	r3, #0
 3011 0008 7B60     		str	r3, [r7, #4]
 827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;
 828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 3012              		.loc 3 829 0
 3013 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetWdtClockSource
 3014 000e 3860     		str	r0, [r7]
 830:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 831:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 3015              		.loc 3 831 0
 3016 0010 3B68     		ldr	r3, [r7]
 3017 0012 B3F5003F 		cmp	r3, #131072
 3018 0016 03D1     		bne	.L200
 832:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 833:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3019              		.loc 3 833 0
 3020 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3021 001c 7860     		str	r0, [r7, #4]
 3022 001e 0CE0     		b	.L201
 3023              	.L200:
 834:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 835:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 3024              		.loc 3 835 0
 3025 0020 3B68     		ldr	r3, [r7]
 3026 0022 002B     		cmp	r3, #0
 3027 0024 02D1     		bne	.L202
 836:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 837:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OFI_FREQUENCY;
 3028              		.loc 3 837 0
 3029 0026 0A4B     		ldr	r3, .L204
 3030 0028 7B60     		str	r3, [r7, #4]
 3031 002a 06E0     		b	.L201
 3032              	.L202:
 838:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 839:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 3033              		.loc 3 839 0
 3034 002c 3B68     		ldr	r3, [r7]
 3035 002e B3F5803F 		cmp	r3, #65536
 3036 0032 02D1     		bne	.L201
 840:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 841:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = OSI_FREQUENCY;
 3037              		.loc 3 841 0
 3038 0034 4FF40043 		mov	r3, #32768
 3039 0038 7B60     		str	r3, [r7, #4]
 3040              	.L201:
 842:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 843:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 844:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 845:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 846:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 847:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 3041              		.loc 3 848 0
 3042 003a 064B     		ldr	r3, .L204+4
 3043 003c 5B6A     		ldr	r3, [r3, #36]
 3044 003e DBB2     		uxtb	r3, r3
 849:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3045              		.loc 3 849 0
 3046 0040 0133     		adds	r3, r3, #1
 848:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                     SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 3047              		.loc 3 848 0
 3048 0042 7A68     		ldr	r2, [r7, #4]
 3049 0044 B2FBF3F3 		udiv	r3, r2, r3
 850:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3050              		.loc 3 850 0
 3051 0048 1846     		mov	r0, r3
 3052 004a 0837     		adds	r7, r7, #8
 3053              	.LCFI269:
 3054              		.cfi_def_cfa_offset 8
 3055 004c BD46     		mov	sp, r7
 3056              	.LCFI270:
 3057              		.cfi_def_cfa_register 13
 3058              		@ sp needed
 3059 004e 80BD     		pop	{r7, pc}
 3060              	.L205:
 3061              		.align	2
 3062              	.L204:
 3063 0050 00366E01 		.word	24000000
 3064 0054 00460050 		.word	1342195200
 3065              		.cfi_endproc
 3066              	.LFE207:
 3068              		.section	.text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency,"ax",%progbits
 3069              		.align	1
 3070              		.global	XMC_SCU_CLOCK_GetExternalOutputClockFrequency
 3071              		.syntax unified
 3072              		.thumb
 3073              		.thumb_func
 3074              		.fpu fpv4-sp-d16
 3076              	XMC_SCU_CLOCK_GetExternalOutputClockFrequency:
 3077              	.LFB208:
 851:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 852:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /**
 853:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @brief API to retrieve EXTERNAL-OUT clock frequency
 854:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * @retval Clock frequency
 855:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 856:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
 857:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3078              		.loc 3 857 0
 3079              		.cfi_startproc
 3080              		@ args = 0, pretend = 0, frame = 8
 3081              		@ frame_needed = 1, uses_anonymous_args = 0
 3082 0000 80B5     		push	{r7, lr}
 3083              	.LCFI271:
 3084              		.cfi_def_cfa_offset 8
 3085              		.cfi_offset 7, -8
 3086              		.cfi_offset 14, -4
 3087 0002 82B0     		sub	sp, sp, #8
 3088              	.LCFI272:
 3089              		.cfi_def_cfa_offset 16
 3090 0004 00AF     		add	r7, sp, #0
 3091              	.LCFI273:
 3092              		.cfi_def_cfa_register 7
 858:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t frequency = 0UL;
 3093              		.loc 3 858 0
 3094 0006 0023     		movs	r3, #0
 3095 0008 7B60     		str	r3, [r7, #4]
 859:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;
 860:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 861:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 3096              		.loc 3 861 0
 3097 000a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetExternalOutputClockSource
 3098 000e 0346     		mov	r3, r0
 3099 0010 FB70     		strb	r3, [r7, #3]
 862:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 863:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 3100              		.loc 3 863 0
 3101 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3102 0014 032B     		cmp	r3, #3
 3103 0016 0DD1     		bne	.L207
 864:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 865:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 3104              		.loc 3 865 0
 3105 0018 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemPllClockFrequency
 3106 001c 7860     		str	r0, [r7, #4]
 866:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3107              		.loc 3 867 0
 3108 001e 134B     		ldr	r3, .L211
 3109 0020 9B6A     		ldr	r3, [r3, #40]
 3110 0022 1B0C     		lsrs	r3, r3, #16
 3111 0024 C3F30803 		ubfx	r3, r3, #0, #9
 868:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3112              		.loc 3 868 0
 3113 0028 0133     		adds	r3, r3, #1
 867:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3114              		.loc 3 867 0
 3115 002a 7A68     		ldr	r2, [r7, #4]
 3116 002c B2FBF3F3 		udiv	r3, r2, r3
 3117 0030 7B60     		str	r3, [r7, #4]
 3118 0032 16E0     		b	.L208
 3119              	.L207:
 869:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 870:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 3120              		.loc 3 870 0
 3121 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3122 0036 002B     		cmp	r3, #0
 3123 0038 03D1     		bne	.L209
 871:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 872:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 3124              		.loc 3 872 0
 3125 003a FFF7FEFF 		bl	XMC_SCU_CLOCK_GetSystemClockFrequency
 3126 003e 7860     		str	r0, [r7, #4]
 3127 0040 0FE0     		b	.L208
 3128              	.L209:
 873:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 874:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 3129              		.loc 3 874 0
 3130 0042 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3131 0044 022B     		cmp	r3, #2
 3132 0046 0CD1     		bne	.L208
 875:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 876:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 3133              		.loc 3 876 0
 3134 0048 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetUsbPllClockFrequency
 3135 004c 7860     		str	r0, [r7, #4]
 877:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 3136              		.loc 3 878 0
 3137 004e 074B     		ldr	r3, .L211
 3138 0050 9B6A     		ldr	r3, [r3, #40]
 3139 0052 1B0C     		lsrs	r3, r3, #16
 3140 0054 C3F30803 		ubfx	r3, r3, #0, #9
 879:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3141              		.loc 3 879 0
 3142 0058 0133     		adds	r3, r3, #1
 878:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                  SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 3143              		.loc 3 878 0
 3144 005a 7A68     		ldr	r2, [r7, #4]
 3145 005c B2FBF3F3 		udiv	r3, r2, r3
 3146 0060 7B60     		str	r3, [r7, #4]
 3147              	.L208:
 880:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 881:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 882:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 883:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 884:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 885:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 886:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (frequency);
 3148              		.loc 3 886 0
 3149 0062 7B68     		ldr	r3, [r7, #4]
 887:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3150              		.loc 3 887 0
 3151 0064 1846     		mov	r0, r3
 3152 0066 0837     		adds	r7, r7, #8
 3153              	.LCFI274:
 3154              		.cfi_def_cfa_offset 8
 3155 0068 BD46     		mov	sp, r7
 3156              	.LCFI275:
 3157              		.cfi_def_cfa_register 13
 3158              		@ sp needed
 3159 006a 80BD     		pop	{r7, pc}
 3160              	.L212:
 3161              		.align	2
 3162              	.L211:
 3163 006c 00460050 		.word	1342195200
 3164              		.cfi_endproc
 3165              	.LFE208:
 3167              		.section	.text.XMC_SCU_CLOCK_GetPeripheralClockFrequency,"ax",%progbits
 3168              		.align	1
 3169              		.global	XMC_SCU_CLOCK_GetPeripheralClockFrequency
 3170              		.syntax unified
 3171              		.thumb
 3172              		.thumb_func
 3173              		.fpu fpv4-sp-d16
 3175              	XMC_SCU_CLOCK_GetPeripheralClockFrequency:
 3176              	.LFB209:
 888:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 889:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
 890:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional c
 891:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
 892:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
 893:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3177              		.loc 3 893 0
 3178              		.cfi_startproc
 3179              		@ args = 0, pretend = 0, frame = 0
 3180              		@ frame_needed = 1, uses_anonymous_args = 0
 3181 0000 80B5     		push	{r7, lr}
 3182              	.LCFI276:
 3183              		.cfi_def_cfa_offset 8
 3184              		.cfi_offset 7, -8
 3185              		.cfi_offset 14, -4
 3186 0002 00AF     		add	r7, sp, #0
 3187              	.LCFI277:
 3188              		.cfi_def_cfa_register 7
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3189              		.loc 3 894 0
 3190 0004 FFF7FEFF 		bl	XMC_SCU_CLOCK_GetCpuClockFrequency
 3191 0008 0246     		mov	r2, r0
 895:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****          ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 3192              		.loc 3 895 0
 3193 000a 044B     		ldr	r3, .L215
 3194 000c 5B69     		ldr	r3, [r3, #20]
 3195 000e 03F00103 		and	r3, r3, #1
 894:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 3196              		.loc 3 894 0
 3197 0012 22FA03F3 		lsr	r3, r2, r3
 896:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3198              		.loc 3 896 0
 3199 0016 1846     		mov	r0, r3
 3200 0018 80BD     		pop	{r7, pc}
 3201              	.L216:
 3202 001a 00BF     		.align	2
 3203              	.L215:
 3204 001c 00460050 		.word	1342195200
 3205              		.cfi_endproc
 3206              	.LFE209:
 3208              		.section	.text.XMC_SCU_CLOCK_SetSystemClockSource,"ax",%progbits
 3209              		.align	1
 3210              		.global	XMC_SCU_CLOCK_SetSystemClockSource
 3211              		.syntax unified
 3212              		.thumb
 3213              		.thumb_func
 3214              		.fpu fpv4-sp-d16
 3216              	XMC_SCU_CLOCK_SetSystemClockSource:
 3217              	.LFB210:
 897:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 898:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSYS */
 899:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
 900:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3218              		.loc 3 900 0
 3219              		.cfi_startproc
 3220              		@ args = 0, pretend = 0, frame = 8
 3221              		@ frame_needed = 1, uses_anonymous_args = 0
 3222              		@ link register save eliminated.
 3223 0000 80B4     		push	{r7}
 3224              	.LCFI278:
 3225              		.cfi_def_cfa_offset 4
 3226              		.cfi_offset 7, -4
 3227 0002 83B0     		sub	sp, sp, #12
 3228              	.LCFI279:
 3229              		.cfi_def_cfa_offset 16
 3230 0004 00AF     		add	r7, sp, #0
 3231              	.LCFI280:
 3232              		.cfi_def_cfa_register 7
 3233 0006 7860     		str	r0, [r7, #4]
 901:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 3234              		.loc 3 901 0
 3235 0008 064B     		ldr	r3, .L218
 3236 000a DB68     		ldr	r3, [r3, #12]
 3237 000c 23F48032 		bic	r2, r3, #65536
 3238 0010 0449     		ldr	r1, .L218
 3239 0012 7B68     		ldr	r3, [r7, #4]
 3240 0014 1343     		orrs	r3, r3, r2
 3241 0016 CB60     		str	r3, [r1, #12]
 902:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 903:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3242              		.loc 3 903 0
 3243 0018 00BF     		nop
 3244 001a 0C37     		adds	r7, r7, #12
 3245              	.LCFI281:
 3246              		.cfi_def_cfa_offset 4
 3247 001c BD46     		mov	sp, r7
 3248              	.LCFI282:
 3249              		.cfi_def_cfa_register 13
 3250              		@ sp needed
 3251 001e 5DF8047B 		ldr	r7, [sp], #4
 3252              	.LCFI283:
 3253              		.cfi_restore 7
 3254              		.cfi_def_cfa_offset 0
 3255 0022 7047     		bx	lr
 3256              	.L219:
 3257              		.align	2
 3258              	.L218:
 3259 0024 00460050 		.word	1342195200
 3260              		.cfi_endproc
 3261              	.LFE210:
 3263              		.section	.text.XMC_SCU_CLOCK_SetUsbClockSource,"ax",%progbits
 3264              		.align	1
 3265              		.global	XMC_SCU_CLOCK_SetUsbClockSource
 3266              		.syntax unified
 3267              		.thumb
 3268              		.thumb_func
 3269              		.fpu fpv4-sp-d16
 3271              	XMC_SCU_CLOCK_SetUsbClockSource:
 3272              	.LFB211:
 904:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 905:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fUSB */
 906:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
 907:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3273              		.loc 3 907 0
 3274              		.cfi_startproc
 3275              		@ args = 0, pretend = 0, frame = 8
 3276              		@ frame_needed = 1, uses_anonymous_args = 0
 3277              		@ link register save eliminated.
 3278 0000 80B4     		push	{r7}
 3279              	.LCFI284:
 3280              		.cfi_def_cfa_offset 4
 3281              		.cfi_offset 7, -4
 3282 0002 83B0     		sub	sp, sp, #12
 3283              	.LCFI285:
 3284              		.cfi_def_cfa_offset 16
 3285 0004 00AF     		add	r7, sp, #0
 3286              	.LCFI286:
 3287              		.cfi_def_cfa_register 7
 3288 0006 7860     		str	r0, [r7, #4]
 908:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 3289              		.loc 3 908 0
 3290 0008 064B     		ldr	r3, .L221
 3291 000a 9B69     		ldr	r3, [r3, #24]
 3292 000c 23F48032 		bic	r2, r3, #65536
 3293 0010 0449     		ldr	r1, .L221
 3294 0012 7B68     		ldr	r3, [r7, #4]
 3295 0014 1343     		orrs	r3, r3, r2
 3296 0016 8B61     		str	r3, [r1, #24]
 909:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 910:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3297              		.loc 3 910 0
 3298 0018 00BF     		nop
 3299 001a 0C37     		adds	r7, r7, #12
 3300              	.LCFI287:
 3301              		.cfi_def_cfa_offset 4
 3302 001c BD46     		mov	sp, r7
 3303              	.LCFI288:
 3304              		.cfi_def_cfa_register 13
 3305              		@ sp needed
 3306 001e 5DF8047B 		ldr	r7, [sp], #4
 3307              	.LCFI289:
 3308              		.cfi_restore 7
 3309              		.cfi_def_cfa_offset 0
 3310 0022 7047     		bx	lr
 3311              	.L222:
 3312              		.align	2
 3313              	.L221:
 3314 0024 00460050 		.word	1342195200
 3315              		.cfi_endproc
 3316              	.LFE211:
 3318              		.section	.text.XMC_SCU_CLOCK_SetWdtClockSource,"ax",%progbits
 3319              		.align	1
 3320              		.global	XMC_SCU_CLOCK_SetWdtClockSource
 3321              		.syntax unified
 3322              		.thumb
 3323              		.thumb_func
 3324              		.fpu fpv4-sp-d16
 3326              	XMC_SCU_CLOCK_SetWdtClockSource:
 3327              	.LFB212:
 911:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 912:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fWDT */
 913:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
 914:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3328              		.loc 3 914 0
 3329              		.cfi_startproc
 3330              		@ args = 0, pretend = 0, frame = 8
 3331              		@ frame_needed = 1, uses_anonymous_args = 0
 3332              		@ link register save eliminated.
 3333 0000 80B4     		push	{r7}
 3334              	.LCFI290:
 3335              		.cfi_def_cfa_offset 4
 3336              		.cfi_offset 7, -4
 3337 0002 83B0     		sub	sp, sp, #12
 3338              	.LCFI291:
 3339              		.cfi_def_cfa_offset 16
 3340 0004 00AF     		add	r7, sp, #0
 3341              	.LCFI292:
 3342              		.cfi_def_cfa_register 7
 3343 0006 7860     		str	r0, [r7, #4]
 915:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 3344              		.loc 3 915 0
 3345 0008 064B     		ldr	r3, .L224
 3346 000a 5B6A     		ldr	r3, [r3, #36]
 3347 000c 23F44032 		bic	r2, r3, #196608
 3348 0010 0449     		ldr	r1, .L224
 3349 0012 7B68     		ldr	r3, [r7, #4]
 3350 0014 1343     		orrs	r3, r3, r2
 3351 0016 4B62     		str	r3, [r1, #36]
 916:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 917:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3352              		.loc 3 917 0
 3353 0018 00BF     		nop
 3354 001a 0C37     		adds	r7, r7, #12
 3355              	.LCFI293:
 3356              		.cfi_def_cfa_offset 4
 3357 001c BD46     		mov	sp, r7
 3358              	.LCFI294:
 3359              		.cfi_def_cfa_register 13
 3360              		@ sp needed
 3361 001e 5DF8047B 		ldr	r7, [sp], #4
 3362              	.LCFI295:
 3363              		.cfi_restore 7
 3364              		.cfi_def_cfa_offset 0
 3365 0022 7047     		bx	lr
 3366              	.L225:
 3367              		.align	2
 3368              	.L224:
 3369 0024 00460050 		.word	1342195200
 3370              		.cfi_endproc
 3371              	.LFE212:
 3373              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockSource,"ax",%progbits
 3374              		.align	1
 3375              		.global	XMC_SCU_CLOCK_SetExternalOutputClockSource
 3376              		.syntax unified
 3377              		.thumb
 3378              		.thumb_func
 3379              		.fpu fpv4-sp-d16
 3381              	XMC_SCU_CLOCK_SetExternalOutputClockSource:
 3382              	.LFB213:
 918:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 919:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fEXT */
 920:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
 921:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3383              		.loc 3 921 0
 3384              		.cfi_startproc
 3385              		@ args = 0, pretend = 0, frame = 8
 3386              		@ frame_needed = 1, uses_anonymous_args = 0
 3387              		@ link register save eliminated.
 3388 0000 80B4     		push	{r7}
 3389              	.LCFI296:
 3390              		.cfi_def_cfa_offset 4
 3391              		.cfi_offset 7, -4
 3392 0002 83B0     		sub	sp, sp, #12
 3393              	.LCFI297:
 3394              		.cfi_def_cfa_offset 16
 3395 0004 00AF     		add	r7, sp, #0
 3396              	.LCFI298:
 3397              		.cfi_def_cfa_register 7
 3398 0006 0346     		mov	r3, r0
 3399 0008 FB71     		strb	r3, [r7, #7]
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3400              		.loc 3 922 0
 3401 000a 074B     		ldr	r3, .L227
 3402 000c 9B6A     		ldr	r3, [r3, #40]
 3403 000e 23F00302 		bic	r2, r3, #3
 923:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)source);
 3404              		.loc 3 923 0
 3405 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 922:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 3406              		.loc 3 922 0
 3407 0014 0449     		ldr	r1, .L227
 3408 0016 1343     		orrs	r3, r3, r2
 3409 0018 8B62     		str	r3, [r1, #40]
 924:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3410              		.loc 3 924 0
 3411 001a 00BF     		nop
 3412 001c 0C37     		adds	r7, r7, #12
 3413              	.LCFI299:
 3414              		.cfi_def_cfa_offset 4
 3415 001e BD46     		mov	sp, r7
 3416              	.LCFI300:
 3417              		.cfi_def_cfa_register 13
 3418              		@ sp needed
 3419 0020 5DF8047B 		ldr	r7, [sp], #4
 3420              	.LCFI301:
 3421              		.cfi_restore 7
 3422              		.cfi_def_cfa_offset 0
 3423 0024 7047     		bx	lr
 3424              	.L228:
 3425 0026 00BF     		.align	2
 3426              	.L227:
 3427 0028 00460050 		.word	1342195200
 3428              		.cfi_endproc
 3429              	.LFE213:
 3431              		.section	.text.XMC_SCU_CLOCK_SetSystemPllClockSource,"ax",%progbits
 3432              		.align	1
 3433              		.global	XMC_SCU_CLOCK_SetSystemPllClockSource
 3434              		.syntax unified
 3435              		.thumb
 3436              		.thumb_func
 3437              		.fpu fpv4-sp-d16
 3439              	XMC_SCU_CLOCK_SetSystemPllClockSource:
 3440              	.LFB214:
 925:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 926:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fPLL */
 927:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
 928:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3441              		.loc 3 928 0
 3442              		.cfi_startproc
 3443              		@ args = 0, pretend = 0, frame = 8
 3444              		@ frame_needed = 1, uses_anonymous_args = 0
 3445              		@ link register save eliminated.
 3446 0000 80B4     		push	{r7}
 3447              	.LCFI302:
 3448              		.cfi_def_cfa_offset 4
 3449              		.cfi_offset 7, -4
 3450 0002 83B0     		sub	sp, sp, #12
 3451              	.LCFI303:
 3452              		.cfi_def_cfa_offset 16
 3453 0004 00AF     		add	r7, sp, #0
 3454              	.LCFI304:
 3455              		.cfi_def_cfa_register 7
 3456 0006 0346     		mov	r3, r0
 3457 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 929:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Check input clock */
 930:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 3458              		.loc 3 930 0
 3459 000a FB88     		ldrh	r3, [r7, #6]
 3460 000c 002B     		cmp	r3, #0
 3461 000e 08D1     		bne	.L230
 931:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 932:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 3462              		.loc 3 932 0
 3463 0010 0B4B     		ldr	r3, .L233
 3464 0012 DB68     		ldr	r3, [r3, #12]
 3465 0014 0A4A     		ldr	r2, .L233
 3466 0016 23F48073 		bic	r3, r3, #256
 3467 001a 23F00103 		bic	r3, r3, #1
 3468 001e D360     		str	r3, [r2, #12]
 933:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 934:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
 935:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 937:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 938:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3469              		.loc 3 938 0
 3470 0020 07E0     		b	.L232
 3471              	.L230:
 936:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 3472              		.loc 3 936 0
 3473 0022 074B     		ldr	r3, .L233
 3474 0024 DB68     		ldr	r3, [r3, #12]
 3475 0026 064A     		ldr	r2, .L233
 3476 0028 43F48073 		orr	r3, r3, #256
 3477 002c 43F00103 		orr	r3, r3, #1
 3478 0030 D360     		str	r3, [r2, #12]
 3479              	.L232:
 3480              		.loc 3 938 0
 3481 0032 00BF     		nop
 3482 0034 0C37     		adds	r7, r7, #12
 3483              	.LCFI305:
 3484              		.cfi_def_cfa_offset 4
 3485 0036 BD46     		mov	sp, r7
 3486              	.LCFI306:
 3487              		.cfi_def_cfa_register 13
 3488              		@ sp needed
 3489 0038 5DF8047B 		ldr	r7, [sp], #4
 3490              	.LCFI307:
 3491              		.cfi_restore 7
 3492              		.cfi_def_cfa_offset 0
 3493 003c 7047     		bx	lr
 3494              	.L234:
 3495 003e 00BF     		.align	2
 3496              	.L233:
 3497 0040 10470050 		.word	1342195472
 3498              		.cfi_endproc
 3499              	.LFE214:
 3501              		.section	.text.XMC_SCU_HIB_SetRtcClockSource,"ax",%progbits
 3502              		.align	1
 3503              		.global	XMC_SCU_HIB_SetRtcClockSource
 3504              		.syntax unified
 3505              		.thumb
 3506              		.thumb_func
 3507              		.fpu fpv4-sp-d16
 3509              	XMC_SCU_HIB_SetRtcClockSource:
 3510              	.LFB215:
 939:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 940:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fRTC */
 941:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
 942:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** { 
 3511              		.loc 3 942 0
 3512              		.cfi_startproc
 3513              		@ args = 0, pretend = 0, frame = 8
 3514              		@ frame_needed = 1, uses_anonymous_args = 0
 3515              		@ link register save eliminated.
 3516 0000 80B4     		push	{r7}
 3517              	.LCFI308:
 3518              		.cfi_def_cfa_offset 4
 3519              		.cfi_offset 7, -4
 3520 0002 83B0     		sub	sp, sp, #12
 3521              	.LCFI309:
 3522              		.cfi_def_cfa_offset 16
 3523 0004 00AF     		add	r7, sp, #0
 3524              	.LCFI310:
 3525              		.cfi_def_cfa_register 7
 3526 0006 0346     		mov	r3, r0
 3527 0008 FB71     		strb	r3, [r7, #7]
 943:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Wait until the update of HDCR register in hibernate domain is completed */
 944:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3528              		.loc 3 944 0
 3529 000a 00BF     		nop
 3530              	.L236:
 3531              		.loc 3 944 0 is_stmt 0 discriminator 1
 3532 000c 0A4B     		ldr	r3, .L237
 3533 000e D3F8C430 		ldr	r3, [r3, #196]
 3534 0012 03F00803 		and	r3, r3, #8
 3535 0016 002B     		cmp	r3, #0
 3536 0018 F8D1     		bne	.L236
 945:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 946:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 947:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 3537              		.loc 3 948 0 is_stmt 1
 3538 001a 084B     		ldr	r3, .L237+4
 3539 001c DB68     		ldr	r3, [r3, #12]
 3540 001e 23F04002 		bic	r2, r3, #64
 949:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3541              		.loc 3 949 0
 3542 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 948:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3543              		.loc 3 948 0
 3544 0024 0549     		ldr	r1, .L237+4
 3545 0026 1343     		orrs	r3, r3, r2
 3546 0028 CB60     		str	r3, [r1, #12]
 950:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3547              		.loc 3 950 0
 3548 002a 00BF     		nop
 3549 002c 0C37     		adds	r7, r7, #12
 3550              	.LCFI311:
 3551              		.cfi_def_cfa_offset 4
 3552 002e BD46     		mov	sp, r7
 3553              	.LCFI312:
 3554              		.cfi_def_cfa_register 13
 3555              		@ sp needed
 3556 0030 5DF8047B 		ldr	r7, [sp], #4
 3557              	.LCFI313:
 3558              		.cfi_restore 7
 3559              		.cfi_def_cfa_offset 0
 3560 0034 7047     		bx	lr
 3561              	.L238:
 3562 0036 00BF     		.align	2
 3563              	.L237:
 3564 0038 00400050 		.word	1342193664
 3565 003c 00430050 		.word	1342194432
 3566              		.cfi_endproc
 3567              	.LFE215:
 3569              		.section	.text.XMC_SCU_HIB_SetStandbyClockSource,"ax",%progbits
 3570              		.align	1
 3571              		.global	XMC_SCU_HIB_SetStandbyClockSource
 3572              		.syntax unified
 3573              		.thumb
 3574              		.thumb_func
 3575              		.fpu fpv4-sp-d16
 3577              	XMC_SCU_HIB_SetStandbyClockSource:
 3578              	.LFB216:
 951:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 952:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to select fSTDBY */
 953:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
 954:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3579              		.loc 3 954 0
 3580              		.cfi_startproc
 3581              		@ args = 0, pretend = 0, frame = 8
 3582              		@ frame_needed = 1, uses_anonymous_args = 0
 3583              		@ link register save eliminated.
 3584 0000 80B4     		push	{r7}
 3585              	.LCFI314:
 3586              		.cfi_def_cfa_offset 4
 3587              		.cfi_offset 7, -4
 3588 0002 83B0     		sub	sp, sp, #12
 3589              	.LCFI315:
 3590              		.cfi_def_cfa_offset 16
 3591 0004 00AF     		add	r7, sp, #0
 3592              	.LCFI316:
 3593              		.cfi_def_cfa_register 7
 3594 0006 0346     		mov	r3, r0
 3595 0008 FB71     		strb	r3, [r7, #7]
 955:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 3596              		.loc 3 955 0
 3597 000a 00BF     		nop
 3598              	.L240:
 3599              		.loc 3 955 0 is_stmt 0 discriminator 1
 3600 000c 0A4B     		ldr	r3, .L241
 3601 000e D3F8C430 		ldr	r3, [r3, #196]
 3602 0012 03F00803 		and	r3, r3, #8
 3603 0016 002B     		cmp	r3, #0
 3604 0018 F8D1     		bne	.L240
 956:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
 957:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 958:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 3605              		.loc 3 959 0 is_stmt 1
 3606 001a 084B     		ldr	r3, .L241+4
 3607 001c DB68     		ldr	r3, [r3, #12]
 3608 001e 23F08002 		bic	r2, r3, #128
 960:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3609              		.loc 3 960 0
 3610 0022 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 959:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         ((uint32_t)source);
 3611              		.loc 3 959 0
 3612 0024 0549     		ldr	r1, .L241+4
 3613 0026 1343     		orrs	r3, r3, r2
 3614 0028 CB60     		str	r3, [r1, #12]
 961:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3615              		.loc 3 961 0
 3616 002a 00BF     		nop
 3617 002c 0C37     		adds	r7, r7, #12
 3618              	.LCFI317:
 3619              		.cfi_def_cfa_offset 4
 3620 002e BD46     		mov	sp, r7
 3621              	.LCFI318:
 3622              		.cfi_def_cfa_register 13
 3623              		@ sp needed
 3624 0030 5DF8047B 		ldr	r7, [sp], #4
 3625              	.LCFI319:
 3626              		.cfi_restore 7
 3627              		.cfi_def_cfa_offset 0
 3628 0034 7047     		bx	lr
 3629              	.L242:
 3630 0036 00BF     		.align	2
 3631              	.L241:
 3632 0038 00400050 		.word	1342193664
 3633 003c 00430050 		.word	1342194432
 3634              		.cfi_endproc
 3635              	.LFE216:
 3637              		.section	.text.XMC_SCU_CLOCK_SetSystemClockDivider,"ax",%progbits
 3638              		.align	1
 3639              		.global	XMC_SCU_CLOCK_SetSystemClockDivider
 3640              		.syntax unified
 3641              		.thumb
 3642              		.thumb_func
 3643              		.fpu fpv4-sp-d16
 3645              	XMC_SCU_CLOCK_SetSystemClockDivider:
 3646              	.LFB217:
 962:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 963:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsys and its parent */
 964:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
 965:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3647              		.loc 3 965 0
 3648              		.cfi_startproc
 3649              		@ args = 0, pretend = 0, frame = 8
 3650              		@ frame_needed = 1, uses_anonymous_args = 0
 3651              		@ link register save eliminated.
 3652 0000 80B4     		push	{r7}
 3653              	.LCFI320:
 3654              		.cfi_def_cfa_offset 4
 3655              		.cfi_offset 7, -4
 3656 0002 83B0     		sub	sp, sp, #12
 3657              	.LCFI321:
 3658              		.cfi_def_cfa_offset 16
 3659 0004 00AF     		add	r7, sp, #0
 3660              	.LCFI322:
 3661              		.cfi_def_cfa_register 7
 3662 0006 7860     		str	r0, [r7, #4]
 966:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
 967:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );
 968:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 3663              		.loc 3 969 0
 3664 0008 074B     		ldr	r3, .L244
 3665 000a DB68     		ldr	r3, [r3, #12]
 3666 000c 23F0FF02 		bic	r2, r3, #255
 970:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3667              		.loc 3 970 0
 3668 0010 7B68     		ldr	r3, [r7, #4]
 3669 0012 013B     		subs	r3, r3, #1
 969:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 3670              		.loc 3 969 0
 3671 0014 0449     		ldr	r1, .L244
 3672 0016 1343     		orrs	r3, r3, r2
 3673 0018 CB60     		str	r3, [r1, #12]
 971:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3674              		.loc 3 971 0
 3675 001a 00BF     		nop
 3676 001c 0C37     		adds	r7, r7, #12
 3677              	.LCFI323:
 3678              		.cfi_def_cfa_offset 4
 3679 001e BD46     		mov	sp, r7
 3680              	.LCFI324:
 3681              		.cfi_def_cfa_register 13
 3682              		@ sp needed
 3683 0020 5DF8047B 		ldr	r7, [sp], #4
 3684              	.LCFI325:
 3685              		.cfi_restore 7
 3686              		.cfi_def_cfa_offset 0
 3687 0024 7047     		bx	lr
 3688              	.L245:
 3689 0026 00BF     		.align	2
 3690              	.L244:
 3691 0028 00460050 		.word	1342195200
 3692              		.cfi_endproc
 3693              	.LFE217:
 3695              		.section	.text.XMC_SCU_CLOCK_SetCcuClockDivider,"ax",%progbits
 3696              		.align	1
 3697              		.global	XMC_SCU_CLOCK_SetCcuClockDivider
 3698              		.syntax unified
 3699              		.thumb
 3700              		.thumb_func
 3701              		.fpu fpv4-sp-d16
 3703              	XMC_SCU_CLOCK_SetCcuClockDivider:
 3704              	.LFB218:
 972:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 973:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fccu and its parent */
 974:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
 975:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3705              		.loc 3 975 0
 3706              		.cfi_startproc
 3707              		@ args = 0, pretend = 0, frame = 8
 3708              		@ frame_needed = 1, uses_anonymous_args = 0
 3709              		@ link register save eliminated.
 3710 0000 80B4     		push	{r7}
 3711              	.LCFI326:
 3712              		.cfi_def_cfa_offset 4
 3713              		.cfi_offset 7, -4
 3714 0002 83B0     		sub	sp, sp, #12
 3715              	.LCFI327:
 3716              		.cfi_def_cfa_offset 16
 3717 0004 00AF     		add	r7, sp, #0
 3718              	.LCFI328:
 3719              		.cfi_def_cfa_register 7
 3720 0006 7860     		str	r0, [r7, #4]
 976:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );
 977:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 3721              		.loc 3 978 0
 3722 0008 074B     		ldr	r3, .L247
 3723 000a 1B6A     		ldr	r3, [r3, #32]
 3724 000c 23F00102 		bic	r2, r3, #1
 979:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3725              		.loc 3 979 0
 3726 0010 7B68     		ldr	r3, [r7, #4]
 3727 0012 013B     		subs	r3, r3, #1
 978:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 3728              		.loc 3 978 0
 3729 0014 0449     		ldr	r1, .L247
 3730 0016 1343     		orrs	r3, r3, r2
 3731 0018 0B62     		str	r3, [r1, #32]
 980:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3732              		.loc 3 980 0
 3733 001a 00BF     		nop
 3734 001c 0C37     		adds	r7, r7, #12
 3735              	.LCFI329:
 3736              		.cfi_def_cfa_offset 4
 3737 001e BD46     		mov	sp, r7
 3738              	.LCFI330:
 3739              		.cfi_def_cfa_register 13
 3740              		@ sp needed
 3741 0020 5DF8047B 		ldr	r7, [sp], #4
 3742              	.LCFI331:
 3743              		.cfi_restore 7
 3744              		.cfi_def_cfa_offset 0
 3745 0024 7047     		bx	lr
 3746              	.L248:
 3747 0026 00BF     		.align	2
 3748              	.L247:
 3749 0028 00460050 		.word	1342195200
 3750              		.cfi_endproc
 3751              	.LFE218:
 3753              		.section	.text.XMC_SCU_CLOCK_SetCpuClockDivider,"ax",%progbits
 3754              		.align	1
 3755              		.global	XMC_SCU_CLOCK_SetCpuClockDivider
 3756              		.syntax unified
 3757              		.thumb
 3758              		.thumb_func
 3759              		.fpu fpv4-sp-d16
 3761              	XMC_SCU_CLOCK_SetCpuClockDivider:
 3762              	.LFB219:
 981:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 982:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fcpu and its parent */
 983:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
 984:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3763              		.loc 3 984 0
 3764              		.cfi_startproc
 3765              		@ args = 0, pretend = 0, frame = 8
 3766              		@ frame_needed = 1, uses_anonymous_args = 0
 3767              		@ link register save eliminated.
 3768 0000 80B4     		push	{r7}
 3769              	.LCFI332:
 3770              		.cfi_def_cfa_offset 4
 3771              		.cfi_offset 7, -4
 3772 0002 83B0     		sub	sp, sp, #12
 3773              	.LCFI333:
 3774              		.cfi_def_cfa_offset 16
 3775 0004 00AF     		add	r7, sp, #0
 3776              	.LCFI334:
 3777              		.cfi_def_cfa_register 7
 3778 0006 7860     		str	r0, [r7, #4]
 985:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );
 986:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 3779              		.loc 3 987 0
 3780 0008 074B     		ldr	r3, .L250
 3781 000a 1B69     		ldr	r3, [r3, #16]
 3782 000c 23F00102 		bic	r2, r3, #1
 988:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3783              		.loc 3 988 0
 3784 0010 7B68     		ldr	r3, [r7, #4]
 3785 0012 013B     		subs	r3, r3, #1
 987:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 3786              		.loc 3 987 0
 3787 0014 0449     		ldr	r1, .L250
 3788 0016 1343     		orrs	r3, r3, r2
 3789 0018 0B61     		str	r3, [r1, #16]
 989:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3790              		.loc 3 989 0
 3791 001a 00BF     		nop
 3792 001c 0C37     		adds	r7, r7, #12
 3793              	.LCFI335:
 3794              		.cfi_def_cfa_offset 4
 3795 001e BD46     		mov	sp, r7
 3796              	.LCFI336:
 3797              		.cfi_def_cfa_register 13
 3798              		@ sp needed
 3799 0020 5DF8047B 		ldr	r7, [sp], #4
 3800              	.LCFI337:
 3801              		.cfi_restore 7
 3802              		.cfi_def_cfa_offset 0
 3803 0024 7047     		bx	lr
 3804              	.L251:
 3805 0026 00BF     		.align	2
 3806              	.L250:
 3807 0028 00460050 		.word	1342195200
 3808              		.cfi_endproc
 3809              	.LFE219:
 3811              		.section	.text.XMC_SCU_CLOCK_SetPeripheralClockDivider,"ax",%progbits
 3812              		.align	1
 3813              		.global	XMC_SCU_CLOCK_SetPeripheralClockDivider
 3814              		.syntax unified
 3815              		.thumb
 3816              		.thumb_func
 3817              		.fpu fpv4-sp-d16
 3819              	XMC_SCU_CLOCK_SetPeripheralClockDivider:
 3820              	.LFB220:
 990:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 991:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fperiph and its parent */
 992:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
 993:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3821              		.loc 3 993 0
 3822              		.cfi_startproc
 3823              		@ args = 0, pretend = 0, frame = 8
 3824              		@ frame_needed = 1, uses_anonymous_args = 0
 3825              		@ link register save eliminated.
 3826 0000 80B4     		push	{r7}
 3827              	.LCFI338:
 3828              		.cfi_def_cfa_offset 4
 3829              		.cfi_offset 7, -4
 3830 0002 83B0     		sub	sp, sp, #12
 3831              	.LCFI339:
 3832              		.cfi_def_cfa_offset 16
 3833 0004 00AF     		add	r7, sp, #0
 3834              	.LCFI340:
 3835              		.cfi_def_cfa_register 7
 3836 0006 7860     		str	r0, [r7, #4]
 994:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) 
 995:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 3837              		.loc 3 996 0
 3838 0008 074B     		ldr	r3, .L253
 3839 000a 5B69     		ldr	r3, [r3, #20]
 3840 000c 23F00102 		bic	r2, r3, #1
 997:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3841              		.loc 3 997 0
 3842 0010 7B68     		ldr	r3, [r7, #4]
 3843 0012 013B     		subs	r3, r3, #1
 996:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 3844              		.loc 3 996 0
 3845 0014 0449     		ldr	r1, .L253
 3846 0016 1343     		orrs	r3, r3, r2
 3847 0018 4B61     		str	r3, [r1, #20]
 998:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3848              		.loc 3 998 0
 3849 001a 00BF     		nop
 3850 001c 0C37     		adds	r7, r7, #12
 3851              	.LCFI341:
 3852              		.cfi_def_cfa_offset 4
 3853 001e BD46     		mov	sp, r7
 3854              	.LCFI342:
 3855              		.cfi_def_cfa_register 13
 3856              		@ sp needed
 3857 0020 5DF8047B 		ldr	r7, [sp], #4
 3858              	.LCFI343:
 3859              		.cfi_restore 7
 3860              		.cfi_def_cfa_offset 0
 3861 0024 7047     		bx	lr
 3862              	.L254:
 3863 0026 00BF     		.align	2
 3864              	.L253:
 3865 0028 00460050 		.word	1342195200
 3866              		.cfi_endproc
 3867              	.LFE220:
 3869              		.section	.text.XMC_SCU_CLOCK_SetUsbClockDivider,"ax",%progbits
 3870              		.align	1
 3871              		.global	XMC_SCU_CLOCK_SetUsbClockDivider
 3872              		.syntax unified
 3873              		.thumb
 3874              		.thumb_func
 3875              		.fpu fpv4-sp-d16
 3877              	XMC_SCU_CLOCK_SetUsbClockDivider:
 3878              	.LFB221:
 999:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1000:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fsdmmc and its parent */
1001:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
1002:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3879              		.loc 3 1002 0
 3880              		.cfi_startproc
 3881              		@ args = 0, pretend = 0, frame = 8
 3882              		@ frame_needed = 1, uses_anonymous_args = 0
 3883              		@ link register save eliminated.
 3884 0000 80B4     		push	{r7}
 3885              	.LCFI344:
 3886              		.cfi_def_cfa_offset 4
 3887              		.cfi_offset 7, -4
 3888 0002 83B0     		sub	sp, sp, #12
 3889              	.LCFI345:
 3890              		.cfi_def_cfa_offset 16
 3891 0004 00AF     		add	r7, sp, #0
 3892              	.LCFI346:
 3893              		.cfi_def_cfa_register 7
 3894 0006 7860     		str	r0, [r7, #4]
1003:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
1004:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );
1005:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 3895              		.loc 3 1006 0
 3896 0008 074B     		ldr	r3, .L256
 3897 000a 9B69     		ldr	r3, [r3, #24]
 3898 000c 23F00702 		bic	r2, r3, #7
1007:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3899              		.loc 3 1007 0
 3900 0010 7B68     		ldr	r3, [r7, #4]
 3901 0012 013B     		subs	r3, r3, #1
1006:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 3902              		.loc 3 1006 0
 3903 0014 0449     		ldr	r1, .L256
 3904 0016 1343     		orrs	r3, r3, r2
 3905 0018 8B61     		str	r3, [r1, #24]
1008:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3906              		.loc 3 1008 0
 3907 001a 00BF     		nop
 3908 001c 0C37     		adds	r7, r7, #12
 3909              	.LCFI347:
 3910              		.cfi_def_cfa_offset 4
 3911 001e BD46     		mov	sp, r7
 3912              	.LCFI348:
 3913              		.cfi_def_cfa_register 13
 3914              		@ sp needed
 3915 0020 5DF8047B 		ldr	r7, [sp], #4
 3916              	.LCFI349:
 3917              		.cfi_restore 7
 3918              		.cfi_def_cfa_offset 0
 3919 0024 7047     		bx	lr
 3920              	.L257:
 3921 0026 00BF     		.align	2
 3922              	.L256:
 3923 0028 00460050 		.word	1342195200
 3924              		.cfi_endproc
 3925              	.LFE221:
 3927              		.section	.text.XMC_SCU_CLOCK_SetEbuClockDivider,"ax",%progbits
 3928              		.align	1
 3929              		.global	XMC_SCU_CLOCK_SetEbuClockDivider
 3930              		.syntax unified
 3931              		.thumb
 3932              		.thumb_func
 3933              		.fpu fpv4-sp-d16
 3935              	XMC_SCU_CLOCK_SetEbuClockDivider:
 3936              	.LFB222:
1009:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1010:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(EBU)
1011:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between febu and its parent */
1012:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
1013:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3937              		.loc 3 1013 0
 3938              		.cfi_startproc
 3939              		@ args = 0, pretend = 0, frame = 8
 3940              		@ frame_needed = 1, uses_anonymous_args = 0
 3941              		@ link register save eliminated.
 3942 0000 80B4     		push	{r7}
 3943              	.LCFI350:
 3944              		.cfi_def_cfa_offset 4
 3945              		.cfi_offset 7, -4
 3946 0002 83B0     		sub	sp, sp, #12
 3947              	.LCFI351:
 3948              		.cfi_def_cfa_offset 16
 3949 0004 00AF     		add	r7, sp, #0
 3950              	.LCFI352:
 3951              		.cfi_def_cfa_register 7
 3952 0006 7860     		str	r0, [r7, #4]
1014:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
1015:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );
1016:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 3953              		.loc 3 1017 0
 3954 0008 074B     		ldr	r3, .L259
 3955 000a DB69     		ldr	r3, [r3, #28]
 3956 000c 23F03F02 		bic	r2, r3, #63
1018:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3957              		.loc 3 1018 0
 3958 0010 7B68     		ldr	r3, [r7, #4]
 3959 0012 013B     		subs	r3, r3, #1
1017:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 3960              		.loc 3 1017 0
 3961 0014 0449     		ldr	r1, .L259
 3962 0016 1343     		orrs	r3, r3, r2
 3963 0018 CB61     		str	r3, [r1, #28]
1019:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 3964              		.loc 3 1019 0
 3965 001a 00BF     		nop
 3966 001c 0C37     		adds	r7, r7, #12
 3967              	.LCFI353:
 3968              		.cfi_def_cfa_offset 4
 3969 001e BD46     		mov	sp, r7
 3970              	.LCFI354:
 3971              		.cfi_def_cfa_register 13
 3972              		@ sp needed
 3973 0020 5DF8047B 		ldr	r7, [sp], #4
 3974              	.LCFI355:
 3975              		.cfi_restore 7
 3976              		.cfi_def_cfa_offset 0
 3977 0024 7047     		bx	lr
 3978              	.L260:
 3979 0026 00BF     		.align	2
 3980              	.L259:
 3981 0028 00460050 		.word	1342195200
 3982              		.cfi_endproc
 3983              	.LFE222:
 3985              		.section	.text.XMC_SCU_CLOCK_SetWdtClockDivider,"ax",%progbits
 3986              		.align	1
 3987              		.global	XMC_SCU_CLOCK_SetWdtClockDivider
 3988              		.syntax unified
 3989              		.thumb
 3990              		.thumb_func
 3991              		.fpu fpv4-sp-d16
 3993              	XMC_SCU_CLOCK_SetWdtClockDivider:
 3994              	.LFB223:
1020:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1021:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1022:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fwdt and its parent */
1023:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
1024:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 3995              		.loc 3 1024 0
 3996              		.cfi_startproc
 3997              		@ args = 0, pretend = 0, frame = 8
 3998              		@ frame_needed = 1, uses_anonymous_args = 0
 3999              		@ link register save eliminated.
 4000 0000 80B4     		push	{r7}
 4001              	.LCFI356:
 4002              		.cfi_def_cfa_offset 4
 4003              		.cfi_offset 7, -4
 4004 0002 83B0     		sub	sp, sp, #12
 4005              	.LCFI357:
 4006              		.cfi_def_cfa_offset 16
 4007 0004 00AF     		add	r7, sp, #0
 4008              	.LCFI358:
 4009              		.cfi_def_cfa_register 7
 4010 0006 7860     		str	r0, [r7, #4]
1025:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
1026:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );
1027:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 4011              		.loc 3 1028 0
 4012 0008 074B     		ldr	r3, .L262
 4013 000a 5B6A     		ldr	r3, [r3, #36]
 4014 000c 23F0FF02 		bic	r2, r3, #255
1029:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4015              		.loc 3 1029 0
 4016 0010 7B68     		ldr	r3, [r7, #4]
 4017 0012 013B     		subs	r3, r3, #1
1028:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 4018              		.loc 3 1028 0
 4019 0014 0449     		ldr	r1, .L262
 4020 0016 1343     		orrs	r3, r3, r2
 4021 0018 4B62     		str	r3, [r1, #36]
1030:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4022              		.loc 3 1030 0
 4023 001a 00BF     		nop
 4024 001c 0C37     		adds	r7, r7, #12
 4025              	.LCFI359:
 4026              		.cfi_def_cfa_offset 4
 4027 001e BD46     		mov	sp, r7
 4028              	.LCFI360:
 4029              		.cfi_def_cfa_register 13
 4030              		@ sp needed
 4031 0020 5DF8047B 		ldr	r7, [sp], #4
 4032              	.LCFI361:
 4033              		.cfi_restore 7
 4034              		.cfi_def_cfa_offset 0
 4035 0024 7047     		bx	lr
 4036              	.L263:
 4037 0026 00BF     		.align	2
 4038              	.L262:
 4039 0028 00460050 		.word	1342195200
 4040              		.cfi_endproc
 4041              	.LFE223:
 4043              		.section	.text.XMC_SCU_CLOCK_SetExternalOutputClockDivider,"ax",%progbits
 4044              		.align	1
 4045              		.global	XMC_SCU_CLOCK_SetExternalOutputClockDivider
 4046              		.syntax unified
 4047              		.thumb
 4048              		.thumb_func
 4049              		.fpu fpv4-sp-d16
 4051              	XMC_SCU_CLOCK_SetExternalOutputClockDivider:
 4052              	.LFB224:
1031:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1032:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to program the divider placed between fext and its parent */
1033:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
1034:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4053              		.loc 3 1034 0
 4054              		.cfi_startproc
 4055              		@ args = 0, pretend = 0, frame = 8
 4056              		@ frame_needed = 1, uses_anonymous_args = 0
 4057              		@ link register save eliminated.
 4058 0000 80B4     		push	{r7}
 4059              	.LCFI362:
 4060              		.cfi_def_cfa_offset 4
 4061              		.cfi_offset 7, -4
 4062 0002 83B0     		sub	sp, sp, #12
 4063              	.LCFI363:
 4064              		.cfi_def_cfa_offset 16
 4065 0004 00AF     		add	r7, sp, #0
 4066              	.LCFI364:
 4067              		.cfi_def_cfa_register 7
 4068 0006 7860     		str	r0, [r7, #4]
1035:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
1036:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****               (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );
1037:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 4069              		.loc 3 1038 0
 4070 0008 084B     		ldr	r3, .L265
 4071 000a 9B6A     		ldr	r3, [r3, #40]
 4072 000c 23F0FF73 		bic	r3, r3, #33423360
 4073 0010 23F48033 		bic	r3, r3, #65536
1039:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4074              		.loc 3 1039 0
 4075 0014 7A68     		ldr	r2, [r7, #4]
 4076 0016 013A     		subs	r2, r2, #1
 4077 0018 1204     		lsls	r2, r2, #16
1038:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                       (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 4078              		.loc 3 1038 0
 4079 001a 0449     		ldr	r1, .L265
 4080 001c 1343     		orrs	r3, r3, r2
 4081 001e 8B62     		str	r3, [r1, #40]
1040:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4082              		.loc 3 1040 0
 4083 0020 00BF     		nop
 4084 0022 0C37     		adds	r7, r7, #12
 4085              	.LCFI365:
 4086              		.cfi_def_cfa_offset 4
 4087 0024 BD46     		mov	sp, r7
 4088              	.LCFI366:
 4089              		.cfi_def_cfa_register 13
 4090              		@ sp needed
 4091 0026 5DF8047B 		ldr	r7, [sp], #4
 4092              	.LCFI367:
 4093              		.cfi_restore 7
 4094              		.cfi_def_cfa_offset 0
 4095 002a 7047     		bx	lr
 4096              	.L266:
 4097              		.align	2
 4098              	.L265:
 4099 002c 00460050 		.word	1342195200
 4100              		.cfi_endproc
 4101              	.LFE224:
 4103              		.section	.text.XMC_SCU_CLOCK_EnableClock,"ax",%progbits
 4104              		.align	1
 4105              		.global	XMC_SCU_CLOCK_EnableClock
 4106              		.syntax unified
 4107              		.thumb
 4108              		.thumb_func
 4109              		.fpu fpv4-sp-d16
 4111              	XMC_SCU_CLOCK_EnableClock:
 4112              	.LFB225:
1041:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1042:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(ECAT0)
1043:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the ECAT clock by setting the clock divider for the ECAT clock source */
1044:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider)
1045:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1046:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ~SCU_CLK_ECATCLKCR_ECADIV_Msk) |
1047:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_ECATCLKCR_ECADIV_Pos);
1048:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1049:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1050:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1051:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable a given module clock */
1052:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
1053:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4113              		.loc 3 1053 0
 4114              		.cfi_startproc
 4115              		@ args = 0, pretend = 0, frame = 8
 4116              		@ frame_needed = 1, uses_anonymous_args = 0
 4117              		@ link register save eliminated.
 4118 0000 80B4     		push	{r7}
 4119              	.LCFI368:
 4120              		.cfi_def_cfa_offset 4
 4121              		.cfi_offset 7, -4
 4122 0002 83B0     		sub	sp, sp, #12
 4123              	.LCFI369:
 4124              		.cfi_def_cfa_offset 16
 4125 0004 00AF     		add	r7, sp, #0
 4126              	.LCFI370:
 4127              		.cfi_def_cfa_register 7
 4128 0006 0346     		mov	r3, r0
 4129 0008 FB71     		strb	r3, [r7, #7]
1054:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKSET = ((uint32_t)clock);
 4130              		.loc 3 1054 0
 4131 000a 044A     		ldr	r2, .L268
 4132 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4133 000e 5360     		str	r3, [r2, #4]
1055:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4134              		.loc 3 1055 0
 4135 0010 00BF     		nop
 4136 0012 0C37     		adds	r7, r7, #12
 4137              	.LCFI371:
 4138              		.cfi_def_cfa_offset 4
 4139 0014 BD46     		mov	sp, r7
 4140              	.LCFI372:
 4141              		.cfi_def_cfa_register 13
 4142              		@ sp needed
 4143 0016 5DF8047B 		ldr	r7, [sp], #4
 4144              	.LCFI373:
 4145              		.cfi_restore 7
 4146              		.cfi_def_cfa_offset 0
 4147 001a 7047     		bx	lr
 4148              	.L269:
 4149              		.align	2
 4150              	.L268:
 4151 001c 00460050 		.word	1342195200
 4152              		.cfi_endproc
 4153              	.LFE225:
 4155              		.section	.text.XMC_SCU_CLOCK_DisableClock,"ax",%progbits
 4156              		.align	1
 4157              		.global	XMC_SCU_CLOCK_DisableClock
 4158              		.syntax unified
 4159              		.thumb
 4160              		.thumb_func
 4161              		.fpu fpv4-sp-d16
 4163              	XMC_SCU_CLOCK_DisableClock:
 4164              	.LFB226:
1056:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1057:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable a given module clock */
1058:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
1059:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4165              		.loc 3 1059 0
 4166              		.cfi_startproc
 4167              		@ args = 0, pretend = 0, frame = 8
 4168              		@ frame_needed = 1, uses_anonymous_args = 0
 4169              		@ link register save eliminated.
 4170 0000 80B4     		push	{r7}
 4171              	.LCFI374:
 4172              		.cfi_def_cfa_offset 4
 4173              		.cfi_offset 7, -4
 4174 0002 83B0     		sub	sp, sp, #12
 4175              	.LCFI375:
 4176              		.cfi_def_cfa_offset 16
 4177 0004 00AF     		add	r7, sp, #0
 4178              	.LCFI376:
 4179              		.cfi_def_cfa_register 7
 4180 0006 0346     		mov	r3, r0
 4181 0008 FB71     		strb	r3, [r7, #7]
1060:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_CLK->CLKCLR = ((uint32_t)clock);
 4182              		.loc 3 1060 0
 4183 000a 044A     		ldr	r2, .L271
 4184 000c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4185 000e 9360     		str	r3, [r2, #8]
1061:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4186              		.loc 3 1061 0
 4187 0010 00BF     		nop
 4188 0012 0C37     		adds	r7, r7, #12
 4189              	.LCFI377:
 4190              		.cfi_def_cfa_offset 4
 4191 0014 BD46     		mov	sp, r7
 4192              	.LCFI378:
 4193              		.cfi_def_cfa_register 13
 4194              		@ sp needed
 4195 0016 5DF8047B 		ldr	r7, [sp], #4
 4196              	.LCFI379:
 4197              		.cfi_restore 7
 4198              		.cfi_def_cfa_offset 0
 4199 001a 7047     		bx	lr
 4200              	.L272:
 4201              		.align	2
 4202              	.L271:
 4203 001c 00460050 		.word	1342195200
 4204              		.cfi_endproc
 4205              	.LFE226:
 4207              		.section	.text.XMC_SCU_CLOCK_IsClockEnabled,"ax",%progbits
 4208              		.align	1
 4209              		.global	XMC_SCU_CLOCK_IsClockEnabled
 4210              		.syntax unified
 4211              		.thumb
 4212              		.thumb_func
 4213              		.fpu fpv4-sp-d16
 4215              	XMC_SCU_CLOCK_IsClockEnabled:
 4216              	.LFB227:
1062:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1063:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to determine if module clock of the given peripheral is enabled */
1064:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
1065:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4217              		.loc 3 1065 0
 4218              		.cfi_startproc
 4219              		@ args = 0, pretend = 0, frame = 8
 4220              		@ frame_needed = 1, uses_anonymous_args = 0
 4221              		@ link register save eliminated.
 4222 0000 80B4     		push	{r7}
 4223              	.LCFI380:
 4224              		.cfi_def_cfa_offset 4
 4225              		.cfi_offset 7, -4
 4226 0002 83B0     		sub	sp, sp, #12
 4227              	.LCFI381:
 4228              		.cfi_def_cfa_offset 16
 4229 0004 00AF     		add	r7, sp, #0
 4230              	.LCFI382:
 4231              		.cfi_def_cfa_register 7
 4232 0006 0346     		mov	r3, r0
 4233 0008 FB71     		strb	r3, [r7, #7]
1066:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 4234              		.loc 3 1066 0
 4235 000a 074B     		ldr	r3, .L275
 4236 000c 1A68     		ldr	r2, [r3]
 4237 000e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4238 0010 1340     		ands	r3, r3, r2
 4239 0012 002B     		cmp	r3, #0
 4240 0014 14BF     		ite	ne
 4241 0016 0123     		movne	r3, #1
 4242 0018 0023     		moveq	r3, #0
 4243 001a DBB2     		uxtb	r3, r3
1067:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4244              		.loc 3 1067 0
 4245 001c 1846     		mov	r0, r3
 4246 001e 0C37     		adds	r7, r7, #12
 4247              	.LCFI383:
 4248              		.cfi_def_cfa_offset 4
 4249 0020 BD46     		mov	sp, r7
 4250              	.LCFI384:
 4251              		.cfi_def_cfa_register 13
 4252              		@ sp needed
 4253 0022 5DF8047B 		ldr	r7, [sp], #4
 4254              	.LCFI385:
 4255              		.cfi_restore 7
 4256              		.cfi_def_cfa_offset 0
 4257 0026 7047     		bx	lr
 4258              	.L276:
 4259              		.align	2
 4260              	.L275:
 4261 0028 00460050 		.word	1342195200
 4262              		.cfi_endproc
 4263              	.LFE227:
 4265              		.section	.text.XMC_SCU_POWER_GetEVR13Voltage,"ax",%progbits
 4266              		.align	1
 4267              		.global	XMC_SCU_POWER_GetEVR13Voltage
 4268              		.syntax unified
 4269              		.thumb
 4270              		.thumb_func
 4271              		.fpu fpv4-sp-d16
 4273              	XMC_SCU_POWER_GetEVR13Voltage:
 4274              	.LFB228:
1068:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1069:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(CLOCK_GATING_SUPPORTED)
1070:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to gate a given module clock */
1071:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_GatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1072:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1073:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (peripheral & 0xf0000000UL) >> 28UL;
1074:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1075:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1076:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)((&(SCU_CLK->CGATSET0)) + (index * 3U)) = (uint32_t)mask;
1077:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1078:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1079:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1080:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1081:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1082:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = (uint32_t)((peripheral & 0xf0000000UL) >> 28UL);
1083:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1084:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1085:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   *(uint32_t *)(&(SCU_CLK->CGATCLR0) + (index * 3U)) = (uint32_t)mask;
1086:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1087:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1088:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to ungate a given module clock */
1089:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsPeripheralClockGated(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
1090:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1091:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index = ((peripheral & 0xf0000000UL) >> 28UL);
1092:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t mask = (peripheral & (uint32_t)~0xf0000000UL);
1093:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1094:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
1095:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1096:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1097:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1098:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR13Voltage(void)
1099:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4275              		.loc 3 1099 0
 4276              		.cfi_startproc
 4277              		@ args = 0, pretend = 0, frame = 0
 4278              		@ frame_needed = 1, uses_anonymous_args = 0
 4279              		@ link register save eliminated.
 4280 0000 80B4     		push	{r7}
 4281              	.LCFI386:
 4282              		.cfi_def_cfa_offset 4
 4283              		.cfi_offset 7, -4
 4284 0002 00AF     		add	r7, sp, #0
 4285              	.LCFI387:
 4286              		.cfi_def_cfa_register 7
1100:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 4287              		.loc 3 1100 0
 4288 0004 084B     		ldr	r3, .L279
 4289 0006 5B69     		ldr	r3, [r3, #20]
 4290 0008 DBB2     		uxtb	r3, r3
 4291 000a 07EE903A 		vmov	s15, r3	@ int
 4292 000e F8EE677A 		vcvt.f32.u32	s15, s15
 4293 0012 9FED067A 		vldr.32	s14, .L279+4
 4294 0016 67EE877A 		vmul.f32	s15, s15, s14
 4295 001a 17EE903A 		vmov	r3, s15
1101:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4296              		.loc 3 1101 0
 4297 001e 1846     		mov	r0, r3	@ float
 4298 0020 BD46     		mov	sp, r7
 4299              	.LCFI388:
 4300              		.cfi_def_cfa_register 13
 4301              		@ sp needed
 4302 0022 5DF8047B 		ldr	r7, [sp], #4
 4303              	.LCFI389:
 4304              		.cfi_restore 7
 4305              		.cfi_def_cfa_offset 0
 4306 0026 7047     		bx	lr
 4307              	.L280:
 4308              		.align	2
 4309              	.L279:
 4310 0028 00420050 		.word	1342194176
 4311 002c ED0DBE3B 		.word	1002311149
 4312              		.cfi_endproc
 4313              	.LFE228:
 4315              		.section	.text.XMC_SCU_POWER_GetEVR33Voltage,"ax",%progbits
 4316              		.align	1
 4317              		.global	XMC_SCU_POWER_GetEVR33Voltage
 4318              		.syntax unified
 4319              		.thumb
 4320              		.thumb_func
 4321              		.fpu fpv4-sp-d16
 4323              	XMC_SCU_POWER_GetEVR33Voltage:
 4324              	.LFB229:
1102:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1103:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** float XMC_SCU_POWER_GetEVR33Voltage(void)
1104:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4325              		.loc 3 1104 0
 4326              		.cfi_startproc
 4327              		@ args = 0, pretend = 0, frame = 0
 4328              		@ frame_needed = 1, uses_anonymous_args = 0
 4329              		@ link register save eliminated.
 4330 0000 80B4     		push	{r7}
 4331              	.LCFI390:
 4332              		.cfi_def_cfa_offset 4
 4333              		.cfi_offset 7, -4
 4334 0002 00AF     		add	r7, sp, #0
 4335              	.LCFI391:
 4336              		.cfi_def_cfa_register 7
1105:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VAD
 4337              		.loc 3 1105 0
 4338 0004 094B     		ldr	r3, .L283
 4339 0006 5B69     		ldr	r3, [r3, #20]
 4340 0008 1B0A     		lsrs	r3, r3, #8
 4341 000a DBB2     		uxtb	r3, r3
 4342 000c 07EE903A 		vmov	s15, r3	@ int
 4343 0010 F8EE677A 		vcvt.f32.u32	s15, s15
 4344 0014 9FED067A 		vldr.32	s14, .L283+4
 4345 0018 67EE877A 		vmul.f32	s15, s15, s14
 4346 001c 17EE903A 		vmov	r3, s15
1106:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4347              		.loc 3 1106 0
 4348 0020 1846     		mov	r0, r3	@ float
 4349 0022 BD46     		mov	sp, r7
 4350              	.LCFI392:
 4351              		.cfi_def_cfa_register 13
 4352              		@ sp needed
 4353 0024 5DF8047B 		ldr	r7, [sp], #4
 4354              	.LCFI393:
 4355              		.cfi_restore 7
 4356              		.cfi_def_cfa_offset 0
 4357 0028 7047     		bx	lr
 4358              	.L284:
 4359 002a 00BF     		.align	2
 4360              	.L283:
 4361 002c 00420050 		.word	1342194176
 4362 0030 EC51B83C 		.word	1018712556
 4363              		.cfi_endproc
 4364              	.LFE229:
 4366              		.section	.text.XMC_SCU_CLOCK_EnableUsbPll,"ax",%progbits
 4367              		.align	1
 4368              		.global	XMC_SCU_CLOCK_EnableUsbPll
 4369              		.syntax unified
 4370              		.thumb
 4371              		.thumb_func
 4372              		.fpu fpv4-sp-d16
 4374              	XMC_SCU_CLOCK_EnableUsbPll:
 4375              	.LFB230:
1107:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1108:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB PLL for USB clock */
1109:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableUsbPll(void)
1110:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4376              		.loc 3 1110 0
 4377              		.cfi_startproc
 4378              		@ args = 0, pretend = 0, frame = 0
 4379              		@ frame_needed = 1, uses_anonymous_args = 0
 4380              		@ link register save eliminated.
 4381 0000 80B4     		push	{r7}
 4382              	.LCFI394:
 4383              		.cfi_def_cfa_offset 4
 4384              		.cfi_offset 7, -4
 4385 0002 00AF     		add	r7, sp, #0
 4386              	.LCFI395:
 4387              		.cfi_def_cfa_register 7
1111:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4388              		.loc 3 1111 0
 4389 0004 064B     		ldr	r3, .L286
 4390 0006 5B69     		ldr	r3, [r3, #20]
 4391 0008 054A     		ldr	r2, .L286
 4392 000a 23F48033 		bic	r3, r3, #65536
 4393 000e 23F00203 		bic	r3, r3, #2
 4394 0012 5361     		str	r3, [r2, #20]
1112:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4395              		.loc 3 1112 0
 4396 0014 00BF     		nop
 4397 0016 BD46     		mov	sp, r7
 4398              	.LCFI396:
 4399              		.cfi_def_cfa_register 13
 4400              		@ sp needed
 4401 0018 5DF8047B 		ldr	r7, [sp], #4
 4402              	.LCFI397:
 4403              		.cfi_restore 7
 4404              		.cfi_def_cfa_offset 0
 4405 001c 7047     		bx	lr
 4406              	.L287:
 4407 001e 00BF     		.align	2
 4408              	.L286:
 4409 0020 10470050 		.word	1342195472
 4410              		.cfi_endproc
 4411              	.LFE230:
 4413              		.section	.text.XMC_SCU_CLOCK_DisableUsbPll,"ax",%progbits
 4414              		.align	1
 4415              		.global	XMC_SCU_CLOCK_DisableUsbPll
 4416              		.syntax unified
 4417              		.thumb
 4418              		.thumb_func
 4419              		.fpu fpv4-sp-d16
 4421              	XMC_SCU_CLOCK_DisableUsbPll:
 4422              	.LFB231:
1113:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1114:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL for USB clock */
1115:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableUsbPll(void)
1116:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4423              		.loc 3 1116 0
 4424              		.cfi_startproc
 4425              		@ args = 0, pretend = 0, frame = 0
 4426              		@ frame_needed = 1, uses_anonymous_args = 0
 4427              		@ link register save eliminated.
 4428 0000 80B4     		push	{r7}
 4429              	.LCFI398:
 4430              		.cfi_def_cfa_offset 4
 4431              		.cfi_offset 7, -4
 4432 0002 00AF     		add	r7, sp, #0
 4433              	.LCFI399:
 4434              		.cfi_def_cfa_register 7
1117:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 4435              		.loc 3 1117 0
 4436 0004 064B     		ldr	r3, .L289
 4437 0006 5B69     		ldr	r3, [r3, #20]
 4438 0008 054A     		ldr	r2, .L289
 4439 000a 43F48033 		orr	r3, r3, #65536
 4440 000e 43F00203 		orr	r3, r3, #2
 4441 0012 5361     		str	r3, [r2, #20]
1118:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4442              		.loc 3 1118 0
 4443 0014 00BF     		nop
 4444 0016 BD46     		mov	sp, r7
 4445              	.LCFI400:
 4446              		.cfi_def_cfa_register 13
 4447              		@ sp needed
 4448 0018 5DF8047B 		ldr	r7, [sp], #4
 4449              	.LCFI401:
 4450              		.cfi_restore 7
 4451              		.cfi_def_cfa_offset 0
 4452 001c 7047     		bx	lr
 4453              	.L290:
 4454 001e 00BF     		.align	2
 4455              	.L289:
 4456 0020 10470050 		.word	1342195472
 4457              		.cfi_endproc
 4458              	.LFE231:
 4460              		.section	.text.XMC_SCU_CLOCK_StartUsbPll,"ax",%progbits
 4461              		.align	1
 4462              		.global	XMC_SCU_CLOCK_StartUsbPll
 4463              		.syntax unified
 4464              		.thumb
 4465              		.thumb_func
 4466              		.fpu fpv4-sp-d16
 4468              	XMC_SCU_CLOCK_StartUsbPll:
 4469              	.LFB232:
1119:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1120:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure USB PLL */
1121:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
1122:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4470              		.loc 3 1122 0
 4471              		.cfi_startproc
 4472              		@ args = 0, pretend = 0, frame = 8
 4473              		@ frame_needed = 1, uses_anonymous_args = 0
 4474              		@ link register save eliminated.
 4475 0000 80B4     		push	{r7}
 4476              	.LCFI402:
 4477              		.cfi_def_cfa_offset 4
 4478              		.cfi_offset 7, -4
 4479 0002 83B0     		sub	sp, sp, #12
 4480              	.LCFI403:
 4481              		.cfi_def_cfa_offset 16
 4482 0004 00AF     		add	r7, sp, #0
 4483              	.LCFI404:
 4484              		.cfi_def_cfa_register 7
 4485 0006 7860     		str	r0, [r7, #4]
 4486 0008 3960     		str	r1, [r7]
1123:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Go to bypass the USB PLL */
1124:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 4487              		.loc 3 1124 0
 4488 000a 1A4B     		ldr	r3, .L293
 4489 000c 5B69     		ldr	r3, [r3, #20]
 4490 000e 194A     		ldr	r2, .L293
 4491 0010 43F00103 		orr	r3, r3, #1
 4492 0014 5361     		str	r3, [r2, #20]
1125:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1126:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* disconnect Oscillator from USB PLL */
1127:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 4493              		.loc 3 1127 0
 4494 0016 174B     		ldr	r3, .L293
 4495 0018 5B69     		ldr	r3, [r3, #20]
 4496 001a 164A     		ldr	r2, .L293
 4497 001c 43F01003 		orr	r3, r3, #16
 4498 0020 5361     		str	r3, [r2, #20]
1128:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1129:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Setup Divider settings for USB PLL */
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 4499              		.loc 3 1130 0
 4500 0022 3B68     		ldr	r3, [r7]
 4501 0024 013B     		subs	r3, r3, #1
 4502 0026 1A02     		lsls	r2, r3, #8
1131:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4503              		.loc 3 1131 0
 4504 0028 7B68     		ldr	r3, [r7, #4]
 4505 002a 013B     		subs	r3, r3, #1
 4506 002c 1B06     		lsls	r3, r3, #24
1130:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 4507              		.loc 3 1130 0
 4508 002e 1149     		ldr	r1, .L293
 4509 0030 1343     		orrs	r3, r3, r2
 4510 0032 4B61     		str	r3, [r1, #20]
1132:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1133:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Set OSCDISCDIS */
1134:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 4511              		.loc 3 1134 0
 4512 0034 0F4B     		ldr	r3, .L293
 4513 0036 5B69     		ldr	r3, [r3, #20]
 4514 0038 0E4A     		ldr	r2, .L293
 4515 003a 43F04003 		orr	r3, r3, #64
 4516 003e 5361     		str	r3, [r2, #20]
1135:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1136:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* connect Oscillator to USB PLL */
1137:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 4517              		.loc 3 1137 0
 4518 0040 0C4B     		ldr	r3, .L293
 4519 0042 5B69     		ldr	r3, [r3, #20]
 4520 0044 0B4A     		ldr	r2, .L293
 4521 0046 23F01003 		bic	r3, r3, #16
 4522 004a 5361     		str	r3, [r2, #20]
1138:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1139:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart PLL Lock detection */
1140:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 4523              		.loc 3 1140 0
 4524 004c 094B     		ldr	r3, .L293
 4525 004e 5B69     		ldr	r3, [r3, #20]
 4526 0050 084A     		ldr	r2, .L293
 4527 0052 43F48023 		orr	r3, r3, #262144
 4528 0056 5361     		str	r3, [r2, #20]
1141:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1142:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 4529              		.loc 3 1142 0
 4530 0058 00BF     		nop
 4531              	.L292:
 4532              		.loc 3 1142 0 is_stmt 0 discriminator 1
 4533 005a 064B     		ldr	r3, .L293
 4534 005c 1B69     		ldr	r3, [r3, #16]
 4535 005e 03F00403 		and	r3, r3, #4
 4536 0062 002B     		cmp	r3, #0
 4537 0064 F9D0     		beq	.L292
1143:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1144:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* wait for PLL Lock */
1145:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1146:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1147:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4538              		.loc 3 1147 0 is_stmt 1
 4539 0066 00BF     		nop
 4540 0068 0C37     		adds	r7, r7, #12
 4541              	.LCFI405:
 4542              		.cfi_def_cfa_offset 4
 4543 006a BD46     		mov	sp, r7
 4544              	.LCFI406:
 4545              		.cfi_def_cfa_register 13
 4546              		@ sp needed
 4547 006c 5DF8047B 		ldr	r7, [sp], #4
 4548              	.LCFI407:
 4549              		.cfi_restore 7
 4550              		.cfi_def_cfa_offset 0
 4551 0070 7047     		bx	lr
 4552              	.L294:
 4553 0072 00BF     		.align	2
 4554              	.L293:
 4555 0074 10470050 		.word	1342195472
 4556              		.cfi_endproc
 4557              	.LFE232:
 4559              		.section	.text.XMC_SCU_CLOCK_StopUsbPll,"ax",%progbits
 4560              		.align	1
 4561              		.global	XMC_SCU_CLOCK_StopUsbPll
 4562              		.syntax unified
 4563              		.thumb
 4564              		.thumb_func
 4565              		.fpu fpv4-sp-d16
 4567              	XMC_SCU_CLOCK_StopUsbPll:
 4568              	.LFB233:
1148:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1149:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable USB PLL operation */
1150:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopUsbPll(void)
1151:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4569              		.loc 3 1151 0
 4570              		.cfi_startproc
 4571              		@ args = 0, pretend = 0, frame = 0
 4572              		@ frame_needed = 1, uses_anonymous_args = 0
 4573              		@ link register save eliminated.
 4574 0000 80B4     		push	{r7}
 4575              	.LCFI408:
 4576              		.cfi_def_cfa_offset 4
 4577              		.cfi_offset 7, -4
 4578 0002 00AF     		add	r7, sp, #0
 4579              	.LCFI409:
 4580              		.cfi_def_cfa_register 7
1152:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 4581              		.loc 3 1152 0
 4582 0004 034B     		ldr	r3, .L296
 4583 0006 044A     		ldr	r2, .L296+4
 4584 0008 5A61     		str	r2, [r3, #20]
1153:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   SCU_PLL_USBPLLCON_VCOBYP_Msk);
1154:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4585              		.loc 3 1154 0
 4586 000a 00BF     		nop
 4587 000c BD46     		mov	sp, r7
 4588              	.LCFI410:
 4589              		.cfi_def_cfa_register 13
 4590              		@ sp needed
 4591 000e 5DF8047B 		ldr	r7, [sp], #4
 4592              	.LCFI411:
 4593              		.cfi_restore 7
 4594              		.cfi_def_cfa_offset 0
 4595 0012 7047     		bx	lr
 4596              	.L297:
 4597              		.align	2
 4598              	.L296:
 4599 0014 10470050 		.word	1342195472
 4600 0018 03000100 		.word	65539
 4601              		.cfi_endproc
 4602              	.LFE233:
 4604              		.section	.text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode,"ax",%progbits
 4605              		.align	1
 4606              		.global	XMC_SCU_CLOCK_SetBackupClockCalibrationMode
 4607              		.syntax unified
 4608              		.thumb
 4609              		.thumb_func
 4610              		.fpu fpv4-sp-d16
 4612              	XMC_SCU_CLOCK_SetBackupClockCalibrationMode:
 4613              	.LFB234:
1155:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1156:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to onfigure the calibration mode for internal oscillator */
1157:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
1158:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4614              		.loc 3 1158 0
 4615              		.cfi_startproc
 4616              		@ args = 0, pretend = 0, frame = 8
 4617              		@ frame_needed = 1, uses_anonymous_args = 0
 4618 0000 80B5     		push	{r7, lr}
 4619              	.LCFI412:
 4620              		.cfi_def_cfa_offset 8
 4621              		.cfi_offset 7, -8
 4622              		.cfi_offset 14, -4
 4623 0002 82B0     		sub	sp, sp, #8
 4624              	.LCFI413:
 4625              		.cfi_def_cfa_offset 16
 4626 0004 00AF     		add	r7, sp, #0
 4627              	.LCFI414:
 4628              		.cfi_def_cfa_register 7
 4629 0006 0346     		mov	r3, r0
 4630 0008 FB71     		strb	r3, [r7, #7]
1159:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable factory calibration based trimming */
1160:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 4631              		.loc 3 1160 0
 4632 000a 0F4B     		ldr	r3, .L300
 4633 000c 5B68     		ldr	r3, [r3, #4]
 4634 000e 0E4A     		ldr	r2, .L300
 4635 0010 43F48013 		orr	r3, r3, #1048576
 4636 0014 5360     		str	r3, [r2, #4]
1161:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1162:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 4637              		.loc 3 1162 0
 4638 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 4639 0018 012B     		cmp	r3, #1
 4640 001a 0ED1     		bne	.L299
1163:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1164:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Disable factory calibration based trimming */
1165:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 4641              		.loc 3 1165 0
 4642 001c 0A4B     		ldr	r3, .L300
 4643 001e 5B68     		ldr	r3, [r3, #4]
 4644 0020 094A     		ldr	r2, .L300
 4645 0022 23F48013 		bic	r3, r3, #1048576
 4646 0026 5360     		str	r3, [r2, #4]
1166:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_lDelay(100UL);
 4647              		.loc 3 1166 0
 4648 0028 6420     		movs	r0, #100
 4649 002a FFF7FEFF 		bl	XMC_SCU_lDelay
1167:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1168:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Enable automatic calibration */
1169:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 4650              		.loc 3 1169 0
 4651 002e 064B     		ldr	r3, .L300
 4652 0030 5B68     		ldr	r3, [r3, #4]
 4653 0032 054A     		ldr	r2, .L300
 4654 0034 43F40023 		orr	r3, r3, #524288
 4655 0038 5360     		str	r3, [r2, #4]
 4656              	.L299:
1170:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1171:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1172:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(100UL);
 4657              		.loc 3 1172 0
 4658 003a 6420     		movs	r0, #100
 4659 003c FFF7FEFF 		bl	XMC_SCU_lDelay
1173:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4660              		.loc 3 1173 0
 4661 0040 00BF     		nop
 4662 0042 0837     		adds	r7, r7, #8
 4663              	.LCFI415:
 4664              		.cfi_def_cfa_offset 8
 4665 0044 BD46     		mov	sp, r7
 4666              	.LCFI416:
 4667              		.cfi_def_cfa_register 13
 4668              		@ sp needed
 4669 0046 80BD     		pop	{r7, pc}
 4670              	.L301:
 4671              		.align	2
 4672              	.L300:
 4673 0048 10470050 		.word	1342195472
 4674              		.cfi_endproc
 4675              	.LFE234:
 4677              		.section	.text.XMC_SCU_POWER_EnableUsb,"ax",%progbits
 4678              		.align	1
 4679              		.global	XMC_SCU_POWER_EnableUsb
 4680              		.syntax unified
 4681              		.thumb
 4682              		.thumb_func
 4683              		.fpu fpv4-sp-d16
 4685              	XMC_SCU_POWER_EnableUsb:
 4686              	.LFB235:
1174:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1175:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1176:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1177:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable USB Phy and comparator */
1178:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_EnableUsb(void)
1179:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4687              		.loc 3 1179 0
 4688              		.cfi_startproc
 4689              		@ args = 0, pretend = 0, frame = 0
 4690              		@ frame_needed = 1, uses_anonymous_args = 0
 4691              		@ link register save eliminated.
 4692 0000 80B4     		push	{r7}
 4693              	.LCFI417:
 4694              		.cfi_def_cfa_offset 4
 4695              		.cfi_offset 7, -4
 4696 0002 00AF     		add	r7, sp, #0
 4697              	.LCFI418:
 4698              		.cfi_def_cfa_register 7
1180:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1181:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4699              		.loc 3 1181 0
 4700 0004 044B     		ldr	r3, .L303
 4701 0006 4FF44032 		mov	r2, #196608
 4702 000a 5A60     		str	r2, [r3, #4]
1182:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1183:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
1184:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1185:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4703              		.loc 3 1185 0
 4704 000c 00BF     		nop
 4705 000e BD46     		mov	sp, r7
 4706              	.LCFI419:
 4707              		.cfi_def_cfa_register 13
 4708              		@ sp needed
 4709 0010 5DF8047B 		ldr	r7, [sp], #4
 4710              	.LCFI420:
 4711              		.cfi_restore 7
 4712              		.cfi_def_cfa_offset 0
 4713 0014 7047     		bx	lr
 4714              	.L304:
 4715 0016 00BF     		.align	2
 4716              	.L303:
 4717 0018 00420050 		.word	1342194176
 4718              		.cfi_endproc
 4719              	.LFE235:
 4721              		.section	.text.XMC_SCU_POWER_DisableUsb,"ax",%progbits
 4722              		.align	1
 4723              		.global	XMC_SCU_POWER_DisableUsb
 4724              		.syntax unified
 4725              		.thumb
 4726              		.thumb_func
 4727              		.fpu fpv4-sp-d16
 4729              	XMC_SCU_POWER_DisableUsb:
 4730              	.LFB236:
1186:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1187:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down USB Phy and comparator */
1188:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_POWER_DisableUsb(void)
1189:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4731              		.loc 3 1189 0
 4732              		.cfi_startproc
 4733              		@ args = 0, pretend = 0, frame = 0
 4734              		@ frame_needed = 1, uses_anonymous_args = 0
 4735              		@ link register save eliminated.
 4736 0000 80B4     		push	{r7}
 4737              	.LCFI421:
 4738              		.cfi_def_cfa_offset 4
 4739              		.cfi_offset 7, -4
 4740 0002 00AF     		add	r7, sp, #0
 4741              	.LCFI422:
 4742              		.cfi_def_cfa_register 7
1190:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if defined(USB_OTG_SUPPORTED)
1191:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 4743              		.loc 3 1191 0
 4744 0004 044B     		ldr	r3, .L306
 4745 0006 4FF44032 		mov	r2, #196608
 4746 000a 9A60     		str	r2, [r3, #8]
1192:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1193:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
1194:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif    
1195:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4747              		.loc 3 1195 0
 4748 000c 00BF     		nop
 4749 000e BD46     		mov	sp, r7
 4750              	.LCFI423:
 4751              		.cfi_def_cfa_register 13
 4752              		@ sp needed
 4753 0010 5DF8047B 		ldr	r7, [sp], #4
 4754              	.LCFI424:
 4755              		.cfi_restore 7
 4756              		.cfi_def_cfa_offset 0
 4757 0014 7047     		bx	lr
 4758              	.L307:
 4759 0016 00BF     		.align	2
 4760              	.L306:
 4761 0018 00420050 		.word	1342194176
 4762              		.cfi_endproc
 4763              	.LFE236:
 4765              		.section	.text.XMC_SCU_CLOCK_IsUsbPllLocked,"ax",%progbits
 4766              		.align	1
 4767              		.global	XMC_SCU_CLOCK_IsUsbPllLocked
 4768              		.syntax unified
 4769              		.thumb
 4770              		.thumb_func
 4771              		.fpu fpv4-sp-d16
 4773              	XMC_SCU_CLOCK_IsUsbPllLocked:
 4774              	.LFB237:
1196:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1197:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check USB PLL is locked or not */
1198:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
1199:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4775              		.loc 3 1199 0
 4776              		.cfi_startproc
 4777              		@ args = 0, pretend = 0, frame = 0
 4778              		@ frame_needed = 1, uses_anonymous_args = 0
 4779              		@ link register save eliminated.
 4780 0000 80B4     		push	{r7}
 4781              	.LCFI425:
 4782              		.cfi_def_cfa_offset 4
 4783              		.cfi_offset 7, -4
 4784 0002 00AF     		add	r7, sp, #0
 4785              	.LCFI426:
 4786              		.cfi_def_cfa_register 7
1200:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 4787              		.loc 3 1200 0
 4788 0004 064B     		ldr	r3, .L310
 4789 0006 1B69     		ldr	r3, [r3, #16]
 4790 0008 03F00403 		and	r3, r3, #4
 4791 000c 002B     		cmp	r3, #0
 4792 000e 14BF     		ite	ne
 4793 0010 0123     		movne	r3, #1
 4794 0012 0023     		moveq	r3, #0
 4795 0014 DBB2     		uxtb	r3, r3
1201:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4796              		.loc 3 1201 0
 4797 0016 1846     		mov	r0, r3
 4798 0018 BD46     		mov	sp, r7
 4799              	.LCFI427:
 4800              		.cfi_def_cfa_register 13
 4801              		@ sp needed
 4802 001a 5DF8047B 		ldr	r7, [sp], #4
 4803              	.LCFI428:
 4804              		.cfi_restore 7
 4805              		.cfi_def_cfa_offset 0
 4806 001e 7047     		bx	lr
 4807              	.L311:
 4808              		.align	2
 4809              	.L310:
 4810 0020 10470050 		.word	1342195472
 4811              		.cfi_endproc
 4812              	.LFE237:
 4814              		.section	.text.XMC_SCU_HIB_EnableHibernateDomain,"ax",%progbits
 4815              		.align	1
 4816              		.global	XMC_SCU_HIB_EnableHibernateDomain
 4817              		.syntax unified
 4818              		.thumb
 4819              		.thumb_func
 4820              		.fpu fpv4-sp-d16
 4822              	XMC_SCU_HIB_EnableHibernateDomain:
 4823              	.LFB238:
1202:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1203:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power up the hibernation domain */
1204:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableHibernateDomain(void)
1205:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4824              		.loc 3 1205 0
 4825              		.cfi_startproc
 4826              		@ args = 0, pretend = 0, frame = 0
 4827              		@ frame_needed = 1, uses_anonymous_args = 0
 4828              		@ link register save eliminated.
 4829 0000 80B4     		push	{r7}
 4830              	.LCFI429:
 4831              		.cfi_def_cfa_offset 4
 4832              		.cfi_offset 7, -4
 4833 0002 00AF     		add	r7, sp, #0
 4834              	.LCFI430:
 4835              		.cfi_def_cfa_register 7
1206:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Power up HIB domain if and only if it is currently powered down */
1207:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4836              		.loc 3 1207 0
 4837 0004 124B     		ldr	r3, .L318
 4838 0006 1B68     		ldr	r3, [r3]
 4839 0008 03F00103 		and	r3, r3, #1
 4840 000c 002B     		cmp	r3, #0
 4841 000e 09D1     		bne	.L313
1208:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1209:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 4842              		.loc 3 1209 0
 4843 0010 0F4B     		ldr	r3, .L318
 4844 0012 0122     		movs	r2, #1
 4845 0014 5A60     		str	r2, [r3, #4]
1210:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     
1211:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 4846              		.loc 3 1211 0
 4847 0016 00BF     		nop
 4848              	.L314:
 4849              		.loc 3 1211 0 is_stmt 0 discriminator 1
 4850 0018 0D4B     		ldr	r3, .L318
 4851 001a 1B68     		ldr	r3, [r3]
 4852 001c 03F00103 		and	r3, r3, #1
 4853 0020 002B     		cmp	r3, #0
 4854 0022 F9D0     		beq	.L314
 4855              	.L313:
1212:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1213:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1214:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }    
1215:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1216:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1217:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Remove the reset only if HIB domain were in a state of reset */
1218:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 4856              		.loc 3 1218 0 is_stmt 1
 4857 0024 0B4B     		ldr	r3, .L318+4
 4858 0026 1B68     		ldr	r3, [r3]
 4859 0028 03F40073 		and	r3, r3, #512
 4860 002c 002B     		cmp	r3, #0
 4861 002e 0AD0     		beq	.L317
1219:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1220:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 4862              		.loc 3 1220 0
 4863 0030 084B     		ldr	r3, .L318+4
 4864 0032 4FF40072 		mov	r2, #512
 4865 0036 9A60     		str	r2, [r3, #8]
1221:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 4866              		.loc 3 1221 0
 4867 0038 00BF     		nop
 4868              	.L316:
 4869              		.loc 3 1221 0 is_stmt 0 discriminator 1
 4870 003a 064B     		ldr	r3, .L318+4
 4871 003c 1B68     		ldr	r3, [r3]
 4872 003e 03F40073 		and	r3, r3, #512
 4873 0042 002B     		cmp	r3, #0
 4874 0044 F9D1     		bne	.L316
 4875              	.L317:
1222:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1223:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait until HIB domain is enabled */
1224:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1225:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1226:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4876              		.loc 3 1226 0 is_stmt 1
 4877 0046 00BF     		nop
 4878 0048 BD46     		mov	sp, r7
 4879              	.LCFI431:
 4880              		.cfi_def_cfa_register 13
 4881              		@ sp needed
 4882 004a 5DF8047B 		ldr	r7, [sp], #4
 4883              	.LCFI432:
 4884              		.cfi_restore 7
 4885              		.cfi_def_cfa_offset 0
 4886 004e 7047     		bx	lr
 4887              	.L319:
 4888              		.align	2
 4889              	.L318:
 4890 0050 00420050 		.word	1342194176
 4891 0054 00440050 		.word	1342194688
 4892              		.cfi_endproc
 4893              	.LFE238:
 4895              		.section	.text.XMC_SCU_HIB_DisableHibernateDomain,"ax",%progbits
 4896              		.align	1
 4897              		.global	XMC_SCU_HIB_DisableHibernateDomain
 4898              		.syntax unified
 4899              		.thumb
 4900              		.thumb_func
 4901              		.fpu fpv4-sp-d16
 4903              	XMC_SCU_HIB_DisableHibernateDomain:
 4904              	.LFB239:
1227:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1228:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to power down the hibernation domain */
1229:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableHibernateDomain(void)
1230:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4905              		.loc 3 1230 0
 4906              		.cfi_startproc
 4907              		@ args = 0, pretend = 0, frame = 0
 4908              		@ frame_needed = 1, uses_anonymous_args = 0
 4909              		@ link register save eliminated.
 4910 0000 80B4     		push	{r7}
 4911              	.LCFI433:
 4912              		.cfi_def_cfa_offset 4
 4913              		.cfi_offset 7, -4
 4914 0002 00AF     		add	r7, sp, #0
 4915              	.LCFI434:
 4916              		.cfi_def_cfa_register 7
1231:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Disable hibernate domain */   
1232:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 4917              		.loc 3 1232 0
 4918 0004 054B     		ldr	r3, .L321
 4919 0006 0122     		movs	r2, #1
 4920 0008 9A60     		str	r2, [r3, #8]
1233:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Reset of hibernate domain reset */  
1234:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 4921              		.loc 3 1234 0
 4922 000a 054B     		ldr	r3, .L321+4
 4923 000c 4FF40072 		mov	r2, #512
 4924 0010 5A60     		str	r2, [r3, #4]
1235:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4925              		.loc 3 1235 0
 4926 0012 00BF     		nop
 4927 0014 BD46     		mov	sp, r7
 4928              	.LCFI435:
 4929              		.cfi_def_cfa_register 13
 4930              		@ sp needed
 4931 0016 5DF8047B 		ldr	r7, [sp], #4
 4932              	.LCFI436:
 4933              		.cfi_restore 7
 4934              		.cfi_def_cfa_offset 0
 4935 001a 7047     		bx	lr
 4936              	.L322:
 4937              		.align	2
 4938              	.L321:
 4939 001c 00420050 		.word	1342194176
 4940 0020 00440050 		.word	1342194688
 4941              		.cfi_endproc
 4942              	.LFE239:
 4944              		.section	.text.XMC_SCU_HIB_IsHibernateDomainEnabled,"ax",%progbits
 4945              		.align	1
 4946              		.global	XMC_SCU_HIB_IsHibernateDomainEnabled
 4947              		.syntax unified
 4948              		.thumb
 4949              		.thumb_func
 4950              		.fpu fpv4-sp-d16
 4952              	XMC_SCU_HIB_IsHibernateDomainEnabled:
 4953              	.LFB240:
1236:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1237:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check the hibernation domain is enabled or not */
1238:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
1239:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 4954              		.loc 3 1239 0
 4955              		.cfi_startproc
 4956              		@ args = 0, pretend = 0, frame = 0
 4957              		@ frame_needed = 1, uses_anonymous_args = 0
 4958              		@ link register save eliminated.
 4959 0000 80B4     		push	{r7}
 4960              	.LCFI437:
 4961              		.cfi_def_cfa_offset 4
 4962              		.cfi_offset 7, -4
 4963 0002 00AF     		add	r7, sp, #0
 4964              	.LCFI438:
 4965              		.cfi_def_cfa_register 7
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4966              		.loc 3 1240 0
 4967 0004 0B4B     		ldr	r3, .L327
 4968 0006 1B68     		ldr	r3, [r3]
 4969 0008 03F00103 		and	r3, r3, #1
 4970 000c 002B     		cmp	r3, #0
 4971 000e 07D0     		beq	.L324
1241:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 4972              		.loc 3 1241 0 discriminator 1
 4973 0010 094B     		ldr	r3, .L327+4
 4974 0012 1B68     		ldr	r3, [r3]
 4975 0014 03F40073 		and	r3, r3, #512
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4976              		.loc 3 1240 0 discriminator 1
 4977 0018 002B     		cmp	r3, #0
 4978 001a 01D1     		bne	.L324
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4979              		.loc 3 1240 0 is_stmt 0 discriminator 3
 4980 001c 0123     		movs	r3, #1
 4981 001e 00E0     		b	.L325
 4982              	.L324:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4983              		.loc 3 1240 0 discriminator 4
 4984 0020 0023     		movs	r3, #0
 4985              	.L325:
1240:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 4986              		.loc 3 1240 0 discriminator 6
 4987 0022 03F00103 		and	r3, r3, #1
 4988 0026 DBB2     		uxtb	r3, r3
1242:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 4989              		.loc 3 1242 0 is_stmt 1 discriminator 6
 4990 0028 1846     		mov	r0, r3
 4991 002a BD46     		mov	sp, r7
 4992              	.LCFI439:
 4993              		.cfi_def_cfa_register 13
 4994              		@ sp needed
 4995 002c 5DF8047B 		ldr	r7, [sp], #4
 4996              	.LCFI440:
 4997              		.cfi_restore 7
 4998              		.cfi_def_cfa_offset 0
 4999 0030 7047     		bx	lr
 5000              	.L328:
 5001 0032 00BF     		.align	2
 5002              	.L327:
 5003 0034 00420050 		.word	1342194176
 5004 0038 00440050 		.word	1342194688
 5005              		.cfi_endproc
 5006              	.LFE240:
 5008              		.section	.text.XMC_SCU_HIB_EnableInternalSlowClock,"ax",%progbits
 5009              		.align	1
 5010              		.global	XMC_SCU_HIB_EnableInternalSlowClock
 5011              		.syntax unified
 5012              		.thumb
 5013              		.thumb_func
 5014              		.fpu fpv4-sp-d16
 5016              	XMC_SCU_HIB_EnableInternalSlowClock:
 5017              	.LFB241:
1243:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1244:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1245:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableInternalSlowClock(void)
1246:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5018              		.loc 3 1246 0
 5019              		.cfi_startproc
 5020              		@ args = 0, pretend = 0, frame = 0
 5021              		@ frame_needed = 1, uses_anonymous_args = 0
 5022              		@ link register save eliminated.
 5023 0000 80B4     		push	{r7}
 5024              	.LCFI441:
 5025              		.cfi_def_cfa_offset 4
 5026              		.cfi_offset 7, -4
 5027 0002 00AF     		add	r7, sp, #0
 5028              	.LCFI442:
 5029              		.cfi_def_cfa_register 7
1247:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5030              		.loc 3 1247 0
 5031 0004 00BF     		nop
 5032              	.L330:
 5033              		.loc 3 1247 0 is_stmt 0 discriminator 1
 5034 0006 094B     		ldr	r3, .L331
 5035 0008 D3F8C430 		ldr	r3, [r3, #196]
 5036 000c 03F02003 		and	r3, r3, #32
 5037 0010 002B     		cmp	r3, #0
 5038 0012 F8D1     		bne	.L330
1248:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1249:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1250:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1251:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 5039              		.loc 3 1251 0 is_stmt 1
 5040 0014 064B     		ldr	r3, .L331+4
 5041 0016 5B69     		ldr	r3, [r3, #20]
 5042 0018 054A     		ldr	r2, .L331+4
 5043 001a 23F00103 		bic	r3, r3, #1
 5044 001e 5361     		str	r3, [r2, #20]
1252:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5045              		.loc 3 1252 0
 5046 0020 00BF     		nop
 5047 0022 BD46     		mov	sp, r7
 5048              	.LCFI443:
 5049              		.cfi_def_cfa_register 13
 5050              		@ sp needed
 5051 0024 5DF8047B 		ldr	r7, [sp], #4
 5052              	.LCFI444:
 5053              		.cfi_restore 7
 5054              		.cfi_def_cfa_offset 0
 5055 0028 7047     		bx	lr
 5056              	.L332:
 5057 002a 00BF     		.align	2
 5058              	.L331:
 5059 002c 00400050 		.word	1342193664
 5060 0030 00430050 		.word	1342194432
 5061              		.cfi_endproc
 5062              	.LFE241:
 5064              		.section	.text.XMC_SCU_HIB_DisableInternalSlowClock,"ax",%progbits
 5065              		.align	1
 5066              		.global	XMC_SCU_HIB_DisableInternalSlowClock
 5067              		.syntax unified
 5068              		.thumb
 5069              		.thumb_func
 5070              		.fpu fpv4-sp-d16
 5072              	XMC_SCU_HIB_DisableInternalSlowClock:
 5073              	.LFB242:
1253:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1254:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
1255:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableInternalSlowClock(void)
1256:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5074              		.loc 3 1256 0
 5075              		.cfi_startproc
 5076              		@ args = 0, pretend = 0, frame = 0
 5077              		@ frame_needed = 1, uses_anonymous_args = 0
 5078              		@ link register save eliminated.
 5079 0000 80B4     		push	{r7}
 5080              	.LCFI445:
 5081              		.cfi_def_cfa_offset 4
 5082              		.cfi_offset 7, -4
 5083 0002 00AF     		add	r7, sp, #0
 5084              	.LCFI446:
 5085              		.cfi_def_cfa_register 7
1257:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 5086              		.loc 3 1257 0
 5087 0004 00BF     		nop
 5088              	.L334:
 5089              		.loc 3 1257 0 is_stmt 0 discriminator 1
 5090 0006 094B     		ldr	r3, .L335
 5091 0008 D3F8C430 		ldr	r3, [r3, #196]
 5092 000c 03F02003 		and	r3, r3, #32
 5093 0010 002B     		cmp	r3, #0
 5094 0012 F8D1     		bne	.L334
1258:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1259:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
1260:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1261:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 5095              		.loc 3 1261 0 is_stmt 1
 5096 0014 064B     		ldr	r3, .L335+4
 5097 0016 5B69     		ldr	r3, [r3, #20]
 5098 0018 054A     		ldr	r2, .L335+4
 5099 001a 43F00103 		orr	r3, r3, #1
 5100 001e 5361     		str	r3, [r2, #20]
1262:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5101              		.loc 3 1262 0
 5102 0020 00BF     		nop
 5103 0022 BD46     		mov	sp, r7
 5104              	.LCFI447:
 5105              		.cfi_def_cfa_register 13
 5106              		@ sp needed
 5107 0024 5DF8047B 		ldr	r7, [sp], #4
 5108              	.LCFI448:
 5109              		.cfi_restore 7
 5110              		.cfi_def_cfa_offset 0
 5111 0028 7047     		bx	lr
 5112              	.L336:
 5113 002a 00BF     		.align	2
 5114              	.L335:
 5115 002c 00400050 		.word	1342193664
 5116 0030 00430050 		.word	1342194432
 5117              		.cfi_endproc
 5118              	.LFE242:
 5120              		.section	.text.XMC_SCU_HIB_ClearEventStatus,"ax",%progbits
 5121              		.align	1
 5122              		.global	XMC_SCU_HIB_ClearEventStatus
 5123              		.syntax unified
 5124              		.thumb
 5125              		.thumb_func
 5126              		.fpu fpv4-sp-d16
 5128              	XMC_SCU_HIB_ClearEventStatus:
 5129              	.LFB243:
1263:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1264:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_ClearEventStatus(int32_t event)
1265:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5130              		.loc 3 1265 0
 5131              		.cfi_startproc
 5132              		@ args = 0, pretend = 0, frame = 8
 5133              		@ frame_needed = 1, uses_anonymous_args = 0
 5134              		@ link register save eliminated.
 5135 0000 80B4     		push	{r7}
 5136              	.LCFI449:
 5137              		.cfi_def_cfa_offset 4
 5138              		.cfi_offset 7, -4
 5139 0002 83B0     		sub	sp, sp, #12
 5140              	.LCFI450:
 5141              		.cfi_def_cfa_offset 16
 5142 0004 00AF     		add	r7, sp, #0
 5143              	.LCFI451:
 5144              		.cfi_def_cfa_register 7
 5145 0006 7860     		str	r0, [r7, #4]
1266:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 5146              		.loc 3 1266 0
 5147 0008 00BF     		nop
 5148              	.L338:
 5149              		.loc 3 1266 0 is_stmt 0 discriminator 1
 5150 000a 084B     		ldr	r3, .L339
 5151 000c D3F8C430 		ldr	r3, [r3, #196]
 5152 0010 03F00203 		and	r3, r3, #2
 5153 0014 002B     		cmp	r3, #0
 5154 0016 F8D1     		bne	.L338
1267:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1268:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
1269:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1270:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCLR = event;
 5155              		.loc 3 1270 0 is_stmt 1
 5156 0018 054A     		ldr	r2, .L339+4
 5157 001a 7B68     		ldr	r3, [r7, #4]
 5158 001c 5360     		str	r3, [r2, #4]
1271:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5159              		.loc 3 1271 0
 5160 001e 00BF     		nop
 5161 0020 0C37     		adds	r7, r7, #12
 5162              	.LCFI452:
 5163              		.cfi_def_cfa_offset 4
 5164 0022 BD46     		mov	sp, r7
 5165              	.LCFI453:
 5166              		.cfi_def_cfa_register 13
 5167              		@ sp needed
 5168 0024 5DF8047B 		ldr	r7, [sp], #4
 5169              	.LCFI454:
 5170              		.cfi_restore 7
 5171              		.cfi_def_cfa_offset 0
 5172 0028 7047     		bx	lr
 5173              	.L340:
 5174 002a 00BF     		.align	2
 5175              	.L339:
 5176 002c 00400050 		.word	1342193664
 5177 0030 00430050 		.word	1342194432
 5178              		.cfi_endproc
 5179              	.LFE243:
 5181              		.section	.text.XMC_SCU_HIB_TriggerEvent,"ax",%progbits
 5182              		.align	1
 5183              		.global	XMC_SCU_HIB_TriggerEvent
 5184              		.syntax unified
 5185              		.thumb
 5186              		.thumb_func
 5187              		.fpu fpv4-sp-d16
 5189              	XMC_SCU_HIB_TriggerEvent:
 5190              	.LFB244:
1272:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1273:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_TriggerEvent(int32_t event)
1274:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5191              		.loc 3 1274 0
 5192              		.cfi_startproc
 5193              		@ args = 0, pretend = 0, frame = 8
 5194              		@ frame_needed = 1, uses_anonymous_args = 0
 5195              		@ link register save eliminated.
 5196 0000 80B4     		push	{r7}
 5197              	.LCFI455:
 5198              		.cfi_def_cfa_offset 4
 5199              		.cfi_offset 7, -4
 5200 0002 83B0     		sub	sp, sp, #12
 5201              	.LCFI456:
 5202              		.cfi_def_cfa_offset 16
 5203 0004 00AF     		add	r7, sp, #0
 5204              	.LCFI457:
 5205              		.cfi_def_cfa_register 7
 5206 0006 7860     		str	r0, [r7, #4]
1275:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5207              		.loc 3 1275 0
 5208 0008 00BF     		nop
 5209              	.L342:
 5210              		.loc 3 1275 0 is_stmt 0 discriminator 1
 5211 000a 084B     		ldr	r3, .L343
 5212 000c D3F8C430 		ldr	r3, [r3, #196]
 5213 0010 03F00403 		and	r3, r3, #4
 5214 0014 002B     		cmp	r3, #0
 5215 0016 F8D1     		bne	.L342
1276:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1277:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDSET register in hibernate domain is ready to accept a write */    
1278:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1279:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = event;
 5216              		.loc 3 1279 0 is_stmt 1
 5217 0018 054A     		ldr	r2, .L343+4
 5218 001a 7B68     		ldr	r3, [r7, #4]
 5219 001c 9360     		str	r3, [r2, #8]
1280:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5220              		.loc 3 1280 0
 5221 001e 00BF     		nop
 5222 0020 0C37     		adds	r7, r7, #12
 5223              	.LCFI458:
 5224              		.cfi_def_cfa_offset 4
 5225 0022 BD46     		mov	sp, r7
 5226              	.LCFI459:
 5227              		.cfi_def_cfa_register 13
 5228              		@ sp needed
 5229 0024 5DF8047B 		ldr	r7, [sp], #4
 5230              	.LCFI460:
 5231              		.cfi_restore 7
 5232              		.cfi_def_cfa_offset 0
 5233 0028 7047     		bx	lr
 5234              	.L344:
 5235 002a 00BF     		.align	2
 5236              	.L343:
 5237 002c 00400050 		.word	1342193664
 5238 0030 00430050 		.word	1342194432
 5239              		.cfi_endproc
 5240              	.LFE244:
 5242              		.section	.text.XMC_SCU_HIB_EnableEvent,"ax",%progbits
 5243              		.align	1
 5244              		.global	XMC_SCU_HIB_EnableEvent
 5245              		.syntax unified
 5246              		.thumb
 5247              		.thumb_func
 5248              		.fpu fpv4-sp-d16
 5250              	XMC_SCU_HIB_EnableEvent:
 5251              	.LFB245:
1281:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1282:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnableEvent(int32_t event)
1283:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5252              		.loc 3 1283 0
 5253              		.cfi_startproc
 5254              		@ args = 0, pretend = 0, frame = 8
 5255              		@ frame_needed = 1, uses_anonymous_args = 0
 5256              		@ link register save eliminated.
 5257 0000 80B4     		push	{r7}
 5258              	.LCFI461:
 5259              		.cfi_def_cfa_offset 4
 5260              		.cfi_offset 7, -4
 5261 0002 83B0     		sub	sp, sp, #12
 5262              	.LCFI462:
 5263              		.cfi_def_cfa_offset 16
 5264 0004 00AF     		add	r7, sp, #0
 5265              	.LCFI463:
 5266              		.cfi_def_cfa_register 7
 5267 0006 7860     		str	r0, [r7, #4]
1284:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1285:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1286:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1287:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1288:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1289:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1290:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1291:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1292:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1293:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1294:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1295:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5268              		.loc 3 1295 0
 5269 0008 00BF     		nop
 5270              	.L346:
 5271              		.loc 3 1295 0 is_stmt 0 discriminator 1
 5272 000a 094B     		ldr	r3, .L347
 5273 000c D3F8C430 		ldr	r3, [r3, #196]
 5274 0010 03F00803 		and	r3, r3, #8
 5275 0014 002B     		cmp	r3, #0
 5276 0016 F8D1     		bne	.L346
1296:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1297:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1298:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1299:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= event;
 5277              		.loc 3 1299 0 is_stmt 1
 5278 0018 064B     		ldr	r3, .L347+4
 5279 001a DA68     		ldr	r2, [r3, #12]
 5280 001c 7B68     		ldr	r3, [r7, #4]
 5281 001e 0549     		ldr	r1, .L347+4
 5282 0020 1343     		orrs	r3, r3, r2
 5283 0022 CB60     		str	r3, [r1, #12]
1300:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5284              		.loc 3 1300 0
 5285 0024 00BF     		nop
 5286 0026 0C37     		adds	r7, r7, #12
 5287              	.LCFI464:
 5288              		.cfi_def_cfa_offset 4
 5289 0028 BD46     		mov	sp, r7
 5290              	.LCFI465:
 5291              		.cfi_def_cfa_register 13
 5292              		@ sp needed
 5293 002a 5DF8047B 		ldr	r7, [sp], #4
 5294              	.LCFI466:
 5295              		.cfi_restore 7
 5296              		.cfi_def_cfa_offset 0
 5297 002e 7047     		bx	lr
 5298              	.L348:
 5299              		.align	2
 5300              	.L347:
 5301 0030 00400050 		.word	1342193664
 5302 0034 00430050 		.word	1342194432
 5303              		.cfi_endproc
 5304              	.LFE245:
 5306              		.section	.text.XMC_SCU_HIB_DisableEvent,"ax",%progbits
 5307              		.align	1
 5308              		.global	XMC_SCU_HIB_DisableEvent
 5309              		.syntax unified
 5310              		.thumb
 5311              		.thumb_func
 5312              		.fpu fpv4-sp-d16
 5314              	XMC_SCU_HIB_DisableEvent:
 5315              	.LFB246:
1301:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1302:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_DisableEvent(int32_t event)
1303:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5316              		.loc 3 1303 0
 5317              		.cfi_startproc
 5318              		@ args = 0, pretend = 0, frame = 8
 5319              		@ frame_needed = 1, uses_anonymous_args = 0
 5320              		@ link register save eliminated.
 5321 0000 80B4     		push	{r7}
 5322              	.LCFI467:
 5323              		.cfi_def_cfa_offset 4
 5324              		.cfi_offset 7, -4
 5325 0002 83B0     		sub	sp, sp, #12
 5326              	.LCFI468:
 5327              		.cfi_def_cfa_offset 16
 5328 0004 00AF     		add	r7, sp, #0
 5329              	.LCFI469:
 5330              		.cfi_def_cfa_register 7
 5331 0006 7860     		str	r0, [r7, #4]
1304:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || (UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1305:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_POSEDGE) << (SCU_HIBERNATE_HDCR_VBATHI_Pos - SCU_HI
1306:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_VBAT_NEGEDGE) << (SCU_HIBERNATE_HDCR_VBATLO_Pos - SCU_HI
1307:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0HI_Pos -
1308:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_0_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO0LO_Pos -
1309:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if (defined(DOXYGEN) || ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100)))
1310:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos -
1311:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos -
1312:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1313:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1314:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1315:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5332              		.loc 3 1315 0
 5333 0008 00BF     		nop
 5334              	.L350:
 5335              		.loc 3 1315 0 is_stmt 0 discriminator 1
 5336 000a 0A4B     		ldr	r3, .L351
 5337 000c D3F8C430 		ldr	r3, [r3, #196]
 5338 0010 03F00803 		and	r3, r3, #8
 5339 0014 002B     		cmp	r3, #0
 5340 0016 F8D1     		bne	.L350
1316:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1317:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1318:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1319:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR &= ~event;
 5341              		.loc 3 1319 0 is_stmt 1
 5342 0018 074B     		ldr	r3, .L351+4
 5343 001a DB68     		ldr	r3, [r3, #12]
 5344 001c 7A68     		ldr	r2, [r7, #4]
 5345 001e D243     		mvns	r2, r2
 5346 0020 1146     		mov	r1, r2
 5347 0022 054A     		ldr	r2, .L351+4
 5348 0024 0B40     		ands	r3, r3, r1
 5349 0026 D360     		str	r3, [r2, #12]
1320:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5350              		.loc 3 1320 0
 5351 0028 00BF     		nop
 5352 002a 0C37     		adds	r7, r7, #12
 5353              	.LCFI470:
 5354              		.cfi_def_cfa_offset 4
 5355 002c BD46     		mov	sp, r7
 5356              	.LCFI471:
 5357              		.cfi_def_cfa_register 13
 5358              		@ sp needed
 5359 002e 5DF8047B 		ldr	r7, [sp], #4
 5360              	.LCFI472:
 5361              		.cfi_restore 7
 5362              		.cfi_def_cfa_offset 0
 5363 0032 7047     		bx	lr
 5364              	.L352:
 5365              		.align	2
 5366              	.L351:
 5367 0034 00400050 		.word	1342193664
 5368 0038 00430050 		.word	1342194432
 5369              		.cfi_endproc
 5370              	.LFE246:
 5372              		.section	.text.XMC_SCU_HIB_EnterHibernateState,"ax",%progbits
 5373              		.align	1
 5374              		.global	XMC_SCU_HIB_EnterHibernateState
 5375              		.syntax unified
 5376              		.thumb
 5377              		.thumb_func
 5378              		.fpu fpv4-sp-d16
 5380              	XMC_SCU_HIB_EnterHibernateState:
 5381              	.LFB247:
1321:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1322:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateState(void) 
1323:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5382              		.loc 3 1323 0
 5383              		.cfi_startproc
 5384              		@ args = 0, pretend = 0, frame = 0
 5385              		@ frame_needed = 1, uses_anonymous_args = 0
 5386              		@ link register save eliminated.
 5387 0000 80B4     		push	{r7}
 5388              	.LCFI473:
 5389              		.cfi_def_cfa_offset 4
 5390              		.cfi_offset 7, -4
 5391 0002 00AF     		add	r7, sp, #0
 5392              	.LCFI474:
 5393              		.cfi_def_cfa_register 7
1324:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5394              		.loc 3 1324 0
 5395 0004 00BF     		nop
 5396              	.L354:
 5397              		.loc 3 1324 0 is_stmt 0 discriminator 1
 5398 0006 094B     		ldr	r3, .L355
 5399 0008 D3F8C430 		ldr	r3, [r3, #196]
 5400 000c 03F00803 		and	r3, r3, #8
 5401 0010 002B     		cmp	r3, #0
 5402 0012 F8D1     		bne	.L354
1325:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1326:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1327:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1328:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 5403              		.loc 3 1328 0 is_stmt 1
 5404 0014 064B     		ldr	r3, .L355+4
 5405 0016 DB68     		ldr	r3, [r3, #12]
 5406 0018 054A     		ldr	r2, .L355+4
 5407 001a 43F01003 		orr	r3, r3, #16
 5408 001e D360     		str	r3, [r2, #12]
1329:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5409              		.loc 3 1329 0
 5410 0020 00BF     		nop
 5411 0022 BD46     		mov	sp, r7
 5412              	.LCFI475:
 5413              		.cfi_def_cfa_register 13
 5414              		@ sp needed
 5415 0024 5DF8047B 		ldr	r7, [sp], #4
 5416              	.LCFI476:
 5417              		.cfi_restore 7
 5418              		.cfi_def_cfa_offset 0
 5419 0028 7047     		bx	lr
 5420              	.L356:
 5421 002a 00BF     		.align	2
 5422              	.L355:
 5423 002c 00400050 		.word	1342193664
 5424 0030 00430050 		.word	1342194432
 5425              		.cfi_endproc
 5426              	.LFE247:
 5428              		.section	.text.XMC_SCU_HIB_EnterHibernateStateEx,"ax",%progbits
 5429              		.align	1
 5430              		.global	XMC_SCU_HIB_EnterHibernateStateEx
 5431              		.syntax unified
 5432              		.thumb
 5433              		.thumb_func
 5434              		.fpu fpv4-sp-d16
 5436              	XMC_SCU_HIB_EnterHibernateStateEx:
 5437              	.LFB248:
1330:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1331:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
1332:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5438              		.loc 3 1332 0
 5439              		.cfi_startproc
 5440              		@ args = 0, pretend = 0, frame = 8
 5441              		@ frame_needed = 1, uses_anonymous_args = 0
 5442 0000 80B5     		push	{r7, lr}
 5443              	.LCFI477:
 5444              		.cfi_def_cfa_offset 8
 5445              		.cfi_offset 7, -8
 5446              		.cfi_offset 14, -4
 5447 0002 82B0     		sub	sp, sp, #8
 5448              	.LCFI478:
 5449              		.cfi_def_cfa_offset 16
 5450 0004 00AF     		add	r7, sp, #0
 5451              	.LCFI479:
 5452              		.cfi_def_cfa_register 7
 5453 0006 0346     		mov	r3, r0
 5454 0008 FB71     		strb	r3, [r7, #7]
1333:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 5455              		.loc 3 1333 0
 5456 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5457 000c 002B     		cmp	r3, #0
 5458 000e 01D1     		bne	.L359
1334:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1335:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_HIB_EnterHibernateState();
 5459              		.loc 3 1335 0
 5460 0010 FFF7FEFF 		bl	XMC_SCU_HIB_EnterHibernateState
 5461              	.L359:
1336:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1337:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1338:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_HIB_HIBERNATE_MODE_INTERNAL)
1339:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1340:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HINTSET_Msk)
1341:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1342:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* Wait until HDCR register in hibernate domain is ready to accept a write */
1343:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1344:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
1345:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1346:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1347:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5462              		.loc 3 1347 0
 5463 0014 00BF     		nop
 5464 0016 0837     		adds	r7, r7, #8
 5465              	.LCFI480:
 5466              		.cfi_def_cfa_offset 8
 5467 0018 BD46     		mov	sp, r7
 5468              	.LCFI481:
 5469              		.cfi_def_cfa_register 13
 5470              		@ sp needed
 5471 001a 80BD     		pop	{r7, pc}
 5472              		.cfi_endproc
 5473              	.LFE248:
 5475              		.section	.text.XMC_SCU_HIB_SetWakeupTriggerInput,"ax",%progbits
 5476              		.align	1
 5477              		.global	XMC_SCU_HIB_SetWakeupTriggerInput
 5478              		.syntax unified
 5479              		.thumb
 5480              		.thumb_func
 5481              		.fpu fpv4-sp-d16
 5483              	XMC_SCU_HIB_SetWakeupTriggerInput:
 5484              	.LFB249:
1348:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1349:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
1350:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5485              		.loc 3 1350 0
 5486              		.cfi_startproc
 5487              		@ args = 0, pretend = 0, frame = 8
 5488              		@ frame_needed = 1, uses_anonymous_args = 0
 5489              		@ link register save eliminated.
 5490 0000 80B4     		push	{r7}
 5491              	.LCFI482:
 5492              		.cfi_def_cfa_offset 4
 5493              		.cfi_offset 7, -4
 5494 0002 83B0     		sub	sp, sp, #12
 5495              	.LCFI483:
 5496              		.cfi_def_cfa_offset 16
 5497 0004 00AF     		add	r7, sp, #0
 5498              	.LCFI484:
 5499              		.cfi_def_cfa_register 7
 5500 0006 0346     		mov	r3, r0
 5501 0008 FB71     		strb	r3, [r7, #7]
1351:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5502              		.loc 3 1351 0
 5503 000a 00BF     		nop
 5504              	.L361:
 5505              		.loc 3 1351 0 is_stmt 0 discriminator 1
 5506 000c 0E4B     		ldr	r3, .L365
 5507 000e D3F8C430 		ldr	r3, [r3, #196]
 5508 0012 03F00803 		and	r3, r3, #8
 5509 0016 002B     		cmp	r3, #0
 5510 0018 F8D1     		bne	.L361
1352:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1353:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1354:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1355:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1356:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5511              		.loc 3 1356 0 is_stmt 1
 5512 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5513 001c 002B     		cmp	r3, #0
 5514 001e 06D1     		bne	.L362
1357:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1358:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 5515              		.loc 3 1358 0
 5516 0020 0A4B     		ldr	r3, .L365+4
 5517 0022 DB68     		ldr	r3, [r3, #12]
 5518 0024 094A     		ldr	r2, .L365+4
 5519 0026 43F48073 		orr	r3, r3, #256
 5520 002a D360     		str	r3, [r2, #12]
1359:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1360:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1361:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
1363:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1364:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5521              		.loc 3 1364 0
 5522 002c 05E0     		b	.L364
 5523              	.L362:
1362:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5524              		.loc 3 1362 0
 5525 002e 074B     		ldr	r3, .L365+4
 5526 0030 DB68     		ldr	r3, [r3, #12]
 5527 0032 064A     		ldr	r2, .L365+4
 5528 0034 23F48073 		bic	r3, r3, #256
 5529 0038 D360     		str	r3, [r2, #12]
 5530              	.L364:
 5531              		.loc 3 1364 0
 5532 003a 00BF     		nop
 5533 003c 0C37     		adds	r7, r7, #12
 5534              	.LCFI485:
 5535              		.cfi_def_cfa_offset 4
 5536 003e BD46     		mov	sp, r7
 5537              	.LCFI486:
 5538              		.cfi_def_cfa_register 13
 5539              		@ sp needed
 5540 0040 5DF8047B 		ldr	r7, [sp], #4
 5541              	.LCFI487:
 5542              		.cfi_restore 7
 5543              		.cfi_def_cfa_offset 0
 5544 0044 7047     		bx	lr
 5545              	.L366:
 5546 0046 00BF     		.align	2
 5547              	.L365:
 5548 0048 00400050 		.word	1342193664
 5549 004c 00430050 		.word	1342194432
 5550              		.cfi_endproc
 5551              	.LFE249:
 5553              		.section	.text.XMC_SCU_HIB_SetPinMode,"ax",%progbits
 5554              		.align	1
 5555              		.global	XMC_SCU_HIB_SetPinMode
 5556              		.syntax unified
 5557              		.thumb
 5558              		.thumb_func
 5559              		.fpu fpv4-sp-d16
 5561              	XMC_SCU_HIB_SetPinMode:
 5562              	.LFB250:
1365:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1366:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
1367:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5563              		.loc 3 1367 0
 5564              		.cfi_startproc
 5565              		@ args = 0, pretend = 0, frame = 8
 5566              		@ frame_needed = 1, uses_anonymous_args = 0
 5567              		@ link register save eliminated.
 5568 0000 80B4     		push	{r7}
 5569              	.LCFI488:
 5570              		.cfi_def_cfa_offset 4
 5571              		.cfi_offset 7, -4
 5572 0002 83B0     		sub	sp, sp, #12
 5573              	.LCFI489:
 5574              		.cfi_def_cfa_offset 16
 5575 0004 00AF     		add	r7, sp, #0
 5576              	.LCFI490:
 5577              		.cfi_def_cfa_register 7
 5578 0006 0346     		mov	r3, r0
 5579 0008 3960     		str	r1, [r7]
 5580 000a FB71     		strb	r3, [r7, #7]
1368:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5581              		.loc 3 1368 0
 5582 000c 00BF     		nop
 5583              	.L368:
 5584              		.loc 3 1368 0 is_stmt 0 discriminator 1
 5585 000e 0F4B     		ldr	r3, .L369
 5586 0010 D3F8C430 		ldr	r3, [r3, #196]
 5587 0014 03F00803 		and	r3, r3, #8
 5588 0018 002B     		cmp	r3, #0
 5589 001a F8D1     		bne	.L368
1369:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1370:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1371:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE
 5590              		.loc 3 1372 0 is_stmt 1
 5591 001c 0C4B     		ldr	r3, .L369+4
 5592 001e DA68     		ldr	r2, [r3, #12]
 5593 0020 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5594 0022 9B00     		lsls	r3, r3, #2
 5595 0024 4FF47021 		mov	r1, #983040
 5596 0028 01FA03F3 		lsl	r3, r1, r3
 5597 002c DB43     		mvns	r3, r3
 5598 002e 1A40     		ands	r2, r2, r3
1373:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5599              		.loc 3 1373 0
 5600 0030 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5601 0032 9B00     		lsls	r3, r3, #2
 5602 0034 3968     		ldr	r1, [r7]
 5603 0036 01FA03F3 		lsl	r3, r1, r3
1372:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 5604              		.loc 3 1372 0
 5605 003a 0549     		ldr	r1, .L369+4
 5606 003c 1343     		orrs	r3, r3, r2
 5607 003e CB60     		str	r3, [r1, #12]
1374:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5608              		.loc 3 1374 0
 5609 0040 00BF     		nop
 5610 0042 0C37     		adds	r7, r7, #12
 5611              	.LCFI491:
 5612              		.cfi_def_cfa_offset 4
 5613 0044 BD46     		mov	sp, r7
 5614              	.LCFI492:
 5615              		.cfi_def_cfa_register 13
 5616              		@ sp needed
 5617 0046 5DF8047B 		ldr	r7, [sp], #4
 5618              	.LCFI493:
 5619              		.cfi_restore 7
 5620              		.cfi_def_cfa_offset 0
 5621 004a 7047     		bx	lr
 5622              	.L370:
 5623              		.align	2
 5624              	.L369:
 5625 004c 00400050 		.word	1342193664
 5626 0050 00430050 		.word	1342194432
 5627              		.cfi_endproc
 5628              	.LFE250:
 5630              		.section	.text.XMC_SCU_HIB_SetPinOutputLevel,"ax",%progbits
 5631              		.align	1
 5632              		.global	XMC_SCU_HIB_SetPinOutputLevel
 5633              		.syntax unified
 5634              		.thumb
 5635              		.thumb_func
 5636              		.fpu fpv4-sp-d16
 5638              	XMC_SCU_HIB_SetPinOutputLevel:
 5639              	.LFB251:
1375:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1376:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
1377:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5640              		.loc 3 1377 0
 5641              		.cfi_startproc
 5642              		@ args = 0, pretend = 0, frame = 8
 5643              		@ frame_needed = 1, uses_anonymous_args = 0
 5644              		@ link register save eliminated.
 5645 0000 80B4     		push	{r7}
 5646              	.LCFI494:
 5647              		.cfi_def_cfa_offset 4
 5648              		.cfi_offset 7, -4
 5649 0002 83B0     		sub	sp, sp, #12
 5650              	.LCFI495:
 5651              		.cfi_def_cfa_offset 16
 5652 0004 00AF     		add	r7, sp, #0
 5653              	.LCFI496:
 5654              		.cfi_def_cfa_register 7
 5655 0006 0346     		mov	r3, r0
 5656 0008 0A46     		mov	r2, r1
 5657 000a FB71     		strb	r3, [r7, #7]
 5658 000c 1346     		mov	r3, r2	@ movhi
 5659 000e BB80     		strh	r3, [r7, #4]	@ movhi
1378:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5660              		.loc 3 1378 0
 5661 0010 00BF     		nop
 5662              	.L372:
 5663              		.loc 3 1378 0 is_stmt 0 discriminator 1
 5664 0012 0F4B     		ldr	r3, .L373
 5665 0014 D3F8C430 		ldr	r3, [r3, #196]
 5666 0018 03F00803 		and	r3, r3, #8
 5667 001c 002B     		cmp	r3, #0
 5668 001e F8D1     		bne	.L372
1379:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1380:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1381:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 5669              		.loc 3 1382 0 is_stmt 1
 5670 0020 0C4B     		ldr	r3, .L373+4
 5671 0022 DA68     		ldr	r2, [r3, #12]
 5672 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5673 0026 4FF48051 		mov	r1, #4096
 5674 002a 01FA03F3 		lsl	r3, r1, r3
 5675 002e DB43     		mvns	r3, r3
 5676 0030 1340     		ands	r3, r3, r2
1383:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5677              		.loc 3 1383 0
 5678 0032 B988     		ldrh	r1, [r7, #4]
 5679 0034 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 5680 0036 01FA02F2 		lsl	r2, r1, r2
 5681 003a 1146     		mov	r1, r2
1382:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         (level << pin);
 5682              		.loc 3 1382 0
 5683 003c 054A     		ldr	r2, .L373+4
 5684 003e 0B43     		orrs	r3, r3, r1
 5685 0040 D360     		str	r3, [r2, #12]
1384:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5686              		.loc 3 1384 0
 5687 0042 00BF     		nop
 5688 0044 0C37     		adds	r7, r7, #12
 5689              	.LCFI497:
 5690              		.cfi_def_cfa_offset 4
 5691 0046 BD46     		mov	sp, r7
 5692              	.LCFI498:
 5693              		.cfi_def_cfa_register 13
 5694              		@ sp needed
 5695 0048 5DF8047B 		ldr	r7, [sp], #4
 5696              	.LCFI499:
 5697              		.cfi_restore 7
 5698              		.cfi_def_cfa_offset 0
 5699 004c 7047     		bx	lr
 5700              	.L374:
 5701 004e 00BF     		.align	2
 5702              	.L373:
 5703 0050 00400050 		.word	1342193664
 5704 0054 00430050 		.word	1342194432
 5705              		.cfi_endproc
 5706              	.LFE251:
 5708              		.section	.text.XMC_SCU_HIB_SetInput0,"ax",%progbits
 5709              		.align	1
 5710              		.global	XMC_SCU_HIB_SetInput0
 5711              		.syntax unified
 5712              		.thumb
 5713              		.thumb_func
 5714              		.fpu fpv4-sp-d16
 5716              	XMC_SCU_HIB_SetInput0:
 5717              	.LFB252:
1385:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1386:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
1387:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5718              		.loc 3 1387 0
 5719              		.cfi_startproc
 5720              		@ args = 0, pretend = 0, frame = 8
 5721              		@ frame_needed = 1, uses_anonymous_args = 0
 5722              		@ link register save eliminated.
 5723 0000 80B4     		push	{r7}
 5724              	.LCFI500:
 5725              		.cfi_def_cfa_offset 4
 5726              		.cfi_offset 7, -4
 5727 0002 83B0     		sub	sp, sp, #12
 5728              	.LCFI501:
 5729              		.cfi_def_cfa_offset 16
 5730 0004 00AF     		add	r7, sp, #0
 5731              	.LCFI502:
 5732              		.cfi_def_cfa_register 7
 5733 0006 0346     		mov	r3, r0
 5734 0008 FB71     		strb	r3, [r7, #7]
1388:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5735              		.loc 3 1388 0
 5736 000a 00BF     		nop
 5737              	.L376:
 5738              		.loc 3 1388 0 is_stmt 0 discriminator 1
 5739 000c 0E4B     		ldr	r3, .L380
 5740 000e D3F8C430 		ldr	r3, [r3, #196]
 5741 0012 03F00803 		and	r3, r3, #8
 5742 0016 002B     		cmp	r3, #0
 5743 0018 F8D1     		bne	.L376
1389:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1390:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */    
1391:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1392:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1393:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (pin == XMC_SCU_HIB_IO_0)
 5744              		.loc 3 1393 0 is_stmt 1
 5745 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 5746 001c 002B     		cmp	r3, #0
 5747 001e 06D1     		bne	.L377
1394:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1395:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 5748              		.loc 3 1395 0
 5749 0020 0A4B     		ldr	r3, .L380+4
 5750 0022 DB68     		ldr	r3, [r3, #12]
 5751 0024 094A     		ldr	r2, .L380+4
 5752 0026 43F48063 		orr	r3, r3, #1024
 5753 002a D360     		str	r3, [r2, #12]
1396:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1397:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1398:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
1400:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1401:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5754              		.loc 3 1401 0
 5755 002c 05E0     		b	.L379
 5756              	.L377:
1399:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
 5757              		.loc 3 1399 0
 5758 002e 074B     		ldr	r3, .L380+4
 5759 0030 DB68     		ldr	r3, [r3, #12]
 5760 0032 064A     		ldr	r2, .L380+4
 5761 0034 23F48063 		bic	r3, r3, #1024
 5762 0038 D360     		str	r3, [r2, #12]
 5763              	.L379:
 5764              		.loc 3 1401 0
 5765 003a 00BF     		nop
 5766 003c 0C37     		adds	r7, r7, #12
 5767              	.LCFI503:
 5768              		.cfi_def_cfa_offset 4
 5769 003e BD46     		mov	sp, r7
 5770              	.LCFI504:
 5771              		.cfi_def_cfa_register 13
 5772              		@ sp needed
 5773 0040 5DF8047B 		ldr	r7, [sp], #4
 5774              	.LCFI505:
 5775              		.cfi_restore 7
 5776              		.cfi_def_cfa_offset 0
 5777 0044 7047     		bx	lr
 5778              	.L381:
 5779 0046 00BF     		.align	2
 5780              	.L380:
 5781 0048 00400050 		.word	1342193664
 5782 004c 00430050 		.word	1342194432
 5783              		.cfi_endproc
 5784              	.LFE252:
 5786              		.section	.text.XMC_SCU_HIB_SetSR0Input,"ax",%progbits
 5787              		.align	1
 5788              		.global	XMC_SCU_HIB_SetSR0Input
 5789              		.syntax unified
 5790              		.thumb
 5791              		.thumb_func
 5792              		.fpu fpv4-sp-d16
 5794              	XMC_SCU_HIB_SetSR0Input:
 5795              	.LFB253:
1402:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1403:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
1404:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5796              		.loc 3 1404 0
 5797              		.cfi_startproc
 5798              		@ args = 0, pretend = 0, frame = 8
 5799              		@ frame_needed = 1, uses_anonymous_args = 0
 5800              		@ link register save eliminated.
 5801 0000 80B4     		push	{r7}
 5802              	.LCFI506:
 5803              		.cfi_def_cfa_offset 4
 5804              		.cfi_offset 7, -4
 5805 0002 83B0     		sub	sp, sp, #12
 5806              	.LCFI507:
 5807              		.cfi_def_cfa_offset 16
 5808 0004 00AF     		add	r7, sp, #0
 5809              	.LCFI508:
 5810              		.cfi_def_cfa_register 7
 5811 0006 0346     		mov	r3, r0
 5812 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1405:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5813              		.loc 3 1405 0
 5814 000a 00BF     		nop
 5815              	.L383:
 5816              		.loc 3 1405 0 is_stmt 0 discriminator 1
 5817 000c 0A4B     		ldr	r3, .L384
 5818 000e D3F8C430 		ldr	r3, [r3, #196]
 5819 0012 03F00803 		and	r3, r3, #8
 5820 0016 002B     		cmp	r3, #0
 5821 0018 F8D1     		bne	.L383
1406:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1407:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1408:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1409:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1410:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1411:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #else
1412:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 5822              		.loc 3 1412 0 is_stmt 1
 5823 001a 084B     		ldr	r3, .L384+4
 5824 001c DB68     		ldr	r3, [r3, #12]
 5825 001e 23F48062 		bic	r2, r3, #1024
 5826 0022 FB88     		ldrh	r3, [r7, #6]
 5827 0024 0549     		ldr	r1, .L384+4
 5828 0026 1343     		orrs	r3, r3, r2
 5829 0028 CB60     		str	r3, [r1, #12]
1413:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif  
1414:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1415:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5830              		.loc 3 1415 0
 5831 002a 00BF     		nop
 5832 002c 0C37     		adds	r7, r7, #12
 5833              	.LCFI509:
 5834              		.cfi_def_cfa_offset 4
 5835 002e BD46     		mov	sp, r7
 5836              	.LCFI510:
 5837              		.cfi_def_cfa_register 13
 5838              		@ sp needed
 5839 0030 5DF8047B 		ldr	r7, [sp], #4
 5840              	.LCFI511:
 5841              		.cfi_restore 7
 5842              		.cfi_def_cfa_offset 0
 5843 0034 7047     		bx	lr
 5844              	.L385:
 5845 0036 00BF     		.align	2
 5846              	.L384:
 5847 0038 00400050 		.word	1342193664
 5848 003c 00430050 		.word	1342194432
 5849              		.cfi_endproc
 5850              	.LFE253:
 5852              		.section	.text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable,"ax",%progbits
 5853              		.align	1
 5854              		.global	XMC_SCU_CLOCK_IsLowPowerOscillatorStable
 5855              		.syntax unified
 5856              		.thumb
 5857              		.thumb_func
 5858              		.fpu fpv4-sp-d16
 5860              	XMC_SCU_CLOCK_IsLowPowerOscillatorStable:
 5861              	.LFB254:
1416:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1417:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
1418:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1419:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1420:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_SetSR1Input(XMC_SCU_HIB_SR1_INPUT_t input)
1421:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1422:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
1423:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1424:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1425:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1426:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIB
1427:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                         input;
1428:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1429:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1430:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1431:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetInput(XMC_SCU_HIB_LPAC_INPUT_t input)
1432:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1433:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1434:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1435:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1436:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1437:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_CMPEN_Msk
1438:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             input;
1439:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1440:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1441:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTrigger(XMC_SCU_HIB_LPAC_TRIGGER_t trigger)
1442:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1443:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1444:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1445:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1446:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1447:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~SCU_HIBERNATE_LPACCONF_TRIGSEL_M
1448:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             trigger;
1449:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1450:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1451:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetTiming(bool enable_delay, uint16_t interval_count, uint8_t settle_count)
1452:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1453:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t config = 0;
1454:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1455:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (enable_delay)
1456:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1457:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     config = SCU_HIBERNATE_LPACCONF_CONVDEL_Msk;
1458:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1459:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1460:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= interval_count << SCU_HIBERNATE_LPACCONF_INTERVCNT_Pos;
1461:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   config |= settle_count << SCU_HIBERNATE_LPACCONF_SETTLECNT_Pos;
1462:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1463:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCONF_Msk)
1464:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1465:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1466:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1467:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1468:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCONF = (SCU_HIBERNATE->LPACCONF &  (uint32_t)~(SCU_HIBERNATE_LPACCONF_CONVDEL_
1469:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_INTERVCN
1470:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                                     SCU_HIBERNATE_LPACCONF_SETTLECN
1471:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                             config;
1472:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1473:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1474:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1475:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetVBATThresholds(uint8_t lower, uint8_t upper)
1476:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1477:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1478:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH0_Msk)
1479:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1480:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1481:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1482:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1483:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH0 = (lower << SCU_HIBERNATE_LPACTH0_VBATLO_Pos) | (upper << SCU_HIBERNATE_LP
1484:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1485:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1486:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1487:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1488:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1489:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO0Thresholds(uint8_t lower, uint8_t upper)
1490:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1491:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1492:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1493:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1494:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1495:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1496:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1497:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Ms
1498:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO0LO_Pos) |
1499:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO0HI_Pos);
1500:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1501:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1502:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #if ((UC_SERIES == XMC44) && (UC_PACKAGE == LQFP100))
1503:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_SetHIBIO1Thresholds(uint8_t lower, uint8_t upper)
1504:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1505:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1506:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACTH1_Msk)
1507:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1508:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until HDCR register in hibernate domain is ready to accept a write */
1509:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1510:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1511:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACTH1 = (SCU_HIBERNATE->LPACTH1 & (uint32_t)~(SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Ms
1512:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (lower << SCU_HIBERNATE_LPACTH1_AHIBIO1LO_Pos) |
1513:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                            (upper << SCU_HIBERNATE_LPACTH1_AHIBIO1HI_Pos);
1514:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1515:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1516:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1517:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** int32_t XMC_SCU_HIB_LPAC_GetStatus(void)
1518:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1519:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return SCU_HIBERNATE->LPACST;
1520:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1521:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1522:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_ClearStatus(int32_t status)
1523:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1524:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACCLR_Msk)
1525:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1526:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACCLR register in hibernate domain is ready to accept a write */
1527:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1528:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACCLR = status;;
1529:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1530:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1531:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_HIB_LPAC_TriggerCompare(XMC_SCU_HIB_LPAC_INPUT_t input)
1532:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
1533:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_LPACSET_Msk)
1534:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1535:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until LPACSET register in hibernate domain is ready to accept a write */
1536:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1537:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1538:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->LPACSET = input;
1539:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
1540:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1541:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** #endif
1542:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1543:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
1544:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5862              		.loc 3 1544 0
 5863              		.cfi_startproc
 5864              		@ args = 0, pretend = 0, frame = 0
 5865              		@ frame_needed = 1, uses_anonymous_args = 0
 5866              		@ link register save eliminated.
 5867 0000 80B4     		push	{r7}
 5868              	.LCFI512:
 5869              		.cfi_def_cfa_offset 4
 5870              		.cfi_offset 7, -4
 5871 0002 00AF     		add	r7, sp, #0
 5872              	.LCFI513:
 5873              		.cfi_def_cfa_register 7
1545:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 5874              		.loc 3 1545 0
 5875 0004 064B     		ldr	r3, .L388
 5876 0006 1B68     		ldr	r3, [r3]
 5877 0008 03F00803 		and	r3, r3, #8
 5878 000c 002B     		cmp	r3, #0
 5879 000e 0CBF     		ite	eq
 5880 0010 0123     		moveq	r3, #1
 5881 0012 0023     		movne	r3, #0
 5882 0014 DBB2     		uxtb	r3, r3
1546:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5883              		.loc 3 1546 0
 5884 0016 1846     		mov	r0, r3
 5885 0018 BD46     		mov	sp, r7
 5886              	.LCFI514:
 5887              		.cfi_def_cfa_register 13
 5888              		@ sp needed
 5889 001a 5DF8047B 		ldr	r7, [sp], #4
 5890              	.LCFI515:
 5891              		.cfi_restore 7
 5892              		.cfi_def_cfa_offset 0
 5893 001e 7047     		bx	lr
 5894              	.L389:
 5895              		.align	2
 5896              	.L388:
 5897 0020 00430050 		.word	1342194432
 5898              		.cfi_endproc
 5899              	.LFE254:
 5901              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillator,"ax",%progbits
 5902              		.align	1
 5903              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillator
 5904              		.syntax unified
 5905              		.thumb
 5906              		.thumb_func
 5907              		.fpu fpv4-sp-d16
 5909              	XMC_SCU_CLOCK_EnableLowPowerOscillator:
 5910              	.LFB255:
1547:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1548:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1549:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
1550:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5911              		.loc 3 1550 0
 5912              		.cfi_startproc
 5913              		@ args = 0, pretend = 0, frame = 0
 5914              		@ frame_needed = 1, uses_anonymous_args = 0
 5915 0000 80B5     		push	{r7, lr}
 5916              	.LCFI516:
 5917              		.cfi_def_cfa_offset 8
 5918              		.cfi_offset 7, -8
 5919              		.cfi_offset 14, -4
 5920 0002 00AF     		add	r7, sp, #0
 5921              	.LCFI517:
 5922              		.cfi_def_cfa_register 7
1551:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP */
1552:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 5923              		.loc 3 1552 0
 5924 0004 00BF     		nop
 5925              	.L391:
 5926              		.loc 3 1552 0 is_stmt 0 discriminator 1
 5927 0006 174B     		ldr	r3, .L395
 5928 0008 D3F8C430 		ldr	r3, [r3, #196]
 5929 000c 03F08003 		and	r3, r3, #128
 5930 0010 002B     		cmp	r3, #0
 5931 0012 F8D1     		bne	.L391
1553:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1554:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until no pending update to OSCULCTRL register in hibernate domain */
1555:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1556:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 5932              		.loc 3 1556 0 is_stmt 1
 5933 0014 144B     		ldr	r3, .L395+4
 5934 0016 DB69     		ldr	r3, [r3, #28]
 5935 0018 134A     		ldr	r2, .L395+4
 5936 001a 23F03003 		bic	r3, r3, #48
 5937 001e D361     		str	r3, [r2, #28]
1557:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1558:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1559:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 5938              		.loc 3 1559 0
 5939 0020 00BF     		nop
 5940              	.L392:
 5941              		.loc 3 1559 0 is_stmt 0 discriminator 1
 5942 0022 104B     		ldr	r3, .L395
 5943 0024 D3F8C430 		ldr	r3, [r3, #196]
 5944 0028 03F00803 		and	r3, r3, #8
 5945 002c 002B     		cmp	r3, #0
 5946 002e F8D1     		bne	.L392
1560:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1561:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1562:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1563:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 5947              		.loc 3 1563 0 is_stmt 1
 5948 0030 0D4B     		ldr	r3, .L395+4
 5949 0032 DB68     		ldr	r3, [r3, #12]
 5950 0034 0C4A     		ldr	r2, .L395+4
 5951 0036 43F00803 		orr	r3, r3, #8
 5952 003a D360     		str	r3, [r2, #12]
1564:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1565:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* Enable OSC_ULP Oscillator Watchdog*/
1566:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 5953              		.loc 3 1566 0
 5954 003c 00BF     		nop
 5955              	.L393:
 5956              		.loc 3 1566 0 is_stmt 0 discriminator 1
 5957 003e 094B     		ldr	r3, .L395
 5958 0040 D3F8C430 		ldr	r3, [r3, #196]
 5959 0044 03F00403 		and	r3, r3, #4
 5960 0048 002B     		cmp	r3, #0
 5961 004a F8D1     		bne	.L393
1567:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1568:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
1569:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1570:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 5962              		.loc 3 1570 0 is_stmt 1
 5963 004c 064B     		ldr	r3, .L395+4
 5964 004e 0822     		movs	r2, #8
 5965 0050 9A60     		str	r2, [r3, #8]
1571:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1572:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (XMC_SCU_GetMirrorStatus() != 0)
 5966              		.loc 3 1572 0
 5967 0052 00BF     		nop
 5968              	.L394:
 5969              		.loc 3 1572 0 is_stmt 0 discriminator 1
 5970 0054 FFF7FEFF 		bl	XMC_SCU_GetMirrorStatus
 5971 0058 0346     		mov	r3, r0
 5972 005a 002B     		cmp	r3, #0
 5973 005c FAD1     		bne	.L394
1573:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1574:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until update of the stanby clock source is done in the HIB domain */    
1575:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1576:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 5974              		.loc 3 1576 0 is_stmt 1
 5975 005e 00BF     		nop
 5976 0060 80BD     		pop	{r7, pc}
 5977              	.L396:
 5978 0062 00BF     		.align	2
 5979              	.L395:
 5980 0064 00400050 		.word	1342193664
 5981 0068 00430050 		.word	1342194432
 5982              		.cfi_endproc
 5983              	.LFE255:
 5985              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillator,"ax",%progbits
 5986              		.align	1
 5987              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillator
 5988              		.syntax unified
 5989              		.thumb
 5990              		.thumb_func
 5991              		.fpu fpv4-sp-d16
 5993              	XMC_SCU_CLOCK_DisableLowPowerOscillator:
 5994              	.LFB256:
1577:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1578:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure the 32khz Ultra Low Power oscillator */
1579:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
1580:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 5995              		.loc 3 1580 0
 5996              		.cfi_startproc
 5997              		@ args = 0, pretend = 0, frame = 0
 5998              		@ frame_needed = 1, uses_anonymous_args = 0
 5999              		@ link register save eliminated.
 6000 0000 80B4     		push	{r7}
 6001              	.LCFI518:
 6002              		.cfi_def_cfa_offset 4
 6003              		.cfi_offset 7, -4
 6004 0002 00AF     		add	r7, sp, #0
 6005              	.LCFI519:
 6006              		.cfi_def_cfa_register 7
1581:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6007              		.loc 3 1581 0
 6008 0004 00BF     		nop
 6009              	.L398:
 6010              		.loc 3 1581 0 is_stmt 0 discriminator 1
 6011 0006 094B     		ldr	r3, .L399
 6012 0008 D3F8C430 		ldr	r3, [r3, #196]
 6013 000c 03F08003 		and	r3, r3, #128
 6014 0010 002B     		cmp	r3, #0
 6015 0012 F8D1     		bne	.L398
1582:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1583:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1584:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1585:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6016              		.loc 3 1585 0 is_stmt 1
 6017 0014 064B     		ldr	r3, .L399+4
 6018 0016 DB69     		ldr	r3, [r3, #28]
 6019 0018 054A     		ldr	r2, .L399+4
 6020 001a 43F03003 		orr	r3, r3, #48
 6021 001e D361     		str	r3, [r2, #28]
1586:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6022              		.loc 3 1586 0
 6023 0020 00BF     		nop
 6024 0022 BD46     		mov	sp, r7
 6025              	.LCFI520:
 6026              		.cfi_def_cfa_register 13
 6027              		@ sp needed
 6028 0024 5DF8047B 		ldr	r7, [sp], #4
 6029              	.LCFI521:
 6030              		.cfi_restore 7
 6031              		.cfi_def_cfa_offset 0
 6032 0028 7047     		bx	lr
 6033              	.L400:
 6034 002a 00BF     		.align	2
 6035              	.L399:
 6036 002c 00400050 		.word	1342193664
 6037 0030 00430050 		.word	1342194432
 6038              		.cfi_endproc
 6039              	.LFE256:
 6041              		.section	.text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6042              		.align	1
 6043              		.global	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
 6044              		.syntax unified
 6045              		.thumb
 6046              		.thumb_func
 6047              		.fpu fpv4-sp-d16
 6049              	XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:
 6050              	.LFB257:
1587:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1588:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
1589:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6051              		.loc 3 1589 0
 6052              		.cfi_startproc
 6053              		@ args = 0, pretend = 0, frame = 0
 6054              		@ frame_needed = 1, uses_anonymous_args = 0
 6055              		@ link register save eliminated.
 6056 0000 80B4     		push	{r7}
 6057              	.LCFI522:
 6058              		.cfi_def_cfa_offset 4
 6059              		.cfi_offset 7, -4
 6060 0002 00AF     		add	r7, sp, #0
 6061              	.LCFI523:
 6062              		.cfi_def_cfa_register 7
1590:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6063              		.loc 3 1590 0
 6064 0004 00BF     		nop
 6065              	.L402:
 6066              		.loc 3 1590 0 is_stmt 0 discriminator 1
 6067 0006 094B     		ldr	r3, .L403
 6068 0008 D3F8C430 		ldr	r3, [r3, #196]
 6069 000c 03F08003 		and	r3, r3, #128
 6070 0010 002B     		cmp	r3, #0
 6071 0012 F8D1     		bne	.L402
1591:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1592:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1593:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1594:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 6072              		.loc 3 1594 0 is_stmt 1
 6073 0014 064B     		ldr	r3, .L403+4
 6074 0016 DB69     		ldr	r3, [r3, #28]
 6075 0018 054A     		ldr	r2, .L403+4
 6076 001a 43F03103 		orr	r3, r3, #49
 6077 001e D361     		str	r3, [r2, #28]
1595:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6078              		.loc 3 1595 0
 6079 0020 00BF     		nop
 6080 0022 BD46     		mov	sp, r7
 6081              	.LCFI524:
 6082              		.cfi_def_cfa_register 13
 6083              		@ sp needed
 6084 0024 5DF8047B 		ldr	r7, [sp], #4
 6085              	.LCFI525:
 6086              		.cfi_restore 7
 6087              		.cfi_def_cfa_offset 0
 6088 0028 7047     		bx	lr
 6089              	.L404:
 6090 002a 00BF     		.align	2
 6091              	.L403:
 6092 002c 00400050 		.word	1342193664
 6093 0030 00430050 		.word	1342194432
 6094              		.cfi_endproc
 6095              	.LFE257:
 6097              		.section	.text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput,"ax",%progbits
 6098              		.align	1
 6099              		.global	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
 6100              		.syntax unified
 6101              		.thumb
 6102              		.thumb_func
 6103              		.fpu fpv4-sp-d16
 6105              	XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:
 6106              	.LFB258:
1596:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1597:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
1598:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6107              		.loc 3 1598 0
 6108              		.cfi_startproc
 6109              		@ args = 0, pretend = 0, frame = 0
 6110              		@ frame_needed = 1, uses_anonymous_args = 0
 6111              		@ link register save eliminated.
 6112 0000 80B4     		push	{r7}
 6113              	.LCFI526:
 6114              		.cfi_def_cfa_offset 4
 6115              		.cfi_offset 7, -4
 6116 0002 00AF     		add	r7, sp, #0
 6117              	.LCFI527:
 6118              		.cfi_def_cfa_register 7
1599:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 6119              		.loc 3 1599 0
 6120 0004 00BF     		nop
 6121              	.L406:
 6122              		.loc 3 1599 0 is_stmt 0 discriminator 1
 6123 0006 0A4B     		ldr	r3, .L407
 6124 0008 D3F8C430 		ldr	r3, [r3, #196]
 6125 000c 03F08003 		and	r3, r3, #128
 6126 0010 002B     		cmp	r3, #0
 6127 0012 F8D1     		bne	.L406
1600:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1601:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
1602:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1603:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_
 6128              		.loc 3 1603 0 is_stmt 1
 6129 0014 074B     		ldr	r3, .L407+4
 6130 0016 DB69     		ldr	r3, [r3, #28]
 6131 0018 23F03103 		bic	r3, r3, #49
 6132 001c 054A     		ldr	r2, .L407+4
 6133 001e 43F02003 		orr	r3, r3, #32
 6134 0022 D361     		str	r3, [r2, #28]
1604:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                              (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTR
1605:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6135              		.loc 3 1605 0
 6136 0024 00BF     		nop
 6137 0026 BD46     		mov	sp, r7
 6138              	.LCFI528:
 6139              		.cfi_def_cfa_register 13
 6140              		@ sp needed
 6141 0028 5DF8047B 		ldr	r7, [sp], #4
 6142              	.LCFI529:
 6143              		.cfi_restore 7
 6144              		.cfi_def_cfa_offset 0
 6145 002c 7047     		bx	lr
 6146              	.L408:
 6147 002e 00BF     		.align	2
 6148              	.L407:
 6149 0030 00400050 		.word	1342193664
 6150 0034 00430050 		.word	1342194432
 6151              		.cfi_endproc
 6152              	.LFE258:
 6154              		.section	.text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6155              		.align	1
 6156              		.global	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
 6157              		.syntax unified
 6158              		.thumb
 6159              		.thumb_func
 6160              		.fpu fpv4-sp-d16
 6162              	XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:
 6163              	.LFB259:
1606:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1607:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
1608:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6164              		.loc 3 1608 0
 6165              		.cfi_startproc
 6166              		@ args = 0, pretend = 0, frame = 0
 6167              		@ frame_needed = 1, uses_anonymous_args = 0
 6168              		@ link register save eliminated.
 6169 0000 80B4     		push	{r7}
 6170              	.LCFI530:
 6171              		.cfi_def_cfa_offset 4
 6172              		.cfi_offset 7, -4
 6173 0002 00AF     		add	r7, sp, #0
 6174              	.LCFI531:
 6175              		.cfi_def_cfa_register 7
1609:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 6176              		.loc 3 1609 0
 6177 0004 044B     		ldr	r3, .L411
 6178 0006 9B69     		ldr	r3, [r3, #24]
 6179 0008 03F00103 		and	r3, r3, #1
1610:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6180              		.loc 3 1610 0
 6181 000c 1846     		mov	r0, r3
 6182 000e BD46     		mov	sp, r7
 6183              	.LCFI532:
 6184              		.cfi_def_cfa_register 13
 6185              		@ sp needed
 6186 0010 5DF8047B 		ldr	r7, [sp], #4
 6187              	.LCFI533:
 6188              		.cfi_restore 7
 6189              		.cfi_def_cfa_offset 0
 6190 0014 7047     		bx	lr
 6191              	.L412:
 6192 0016 00BF     		.align	2
 6193              	.L411:
 6194 0018 00430050 		.word	1342194432
 6195              		.cfi_endproc
 6196              	.LFE259:
 6198              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator,"ax",%progbits
 6199              		.align	1
 6200              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillator
 6201              		.syntax unified
 6202              		.thumb
 6203              		.thumb_func
 6204              		.fpu fpv4-sp-d16
 6206              	XMC_SCU_CLOCK_EnableHighPerformanceOscillator:
 6207              	.LFB260:
1611:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1612:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable High Precision High Speed oscillator */
1613:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
1614:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6208              		.loc 3 1614 0
 6209              		.cfi_startproc
 6210              		@ args = 0, pretend = 0, frame = 0
 6211              		@ frame_needed = 1, uses_anonymous_args = 0
 6212 0000 98B5     		push	{r3, r4, r7, lr}
 6213              	.LCFI534:
 6214              		.cfi_def_cfa_offset 16
 6215              		.cfi_offset 3, -16
 6216              		.cfi_offset 4, -12
 6217              		.cfi_offset 7, -8
 6218              		.cfi_offset 14, -4
 6219 0002 00AF     		add	r7, sp, #0
 6220              	.LCFI535:
 6221              		.cfi_def_cfa_register 7
1615:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 6222              		.loc 3 1615 0
 6223 0004 0F4B     		ldr	r3, .L414
 6224 0006 5B68     		ldr	r3, [r3, #4]
 6225 0008 0E4A     		ldr	r2, .L414
 6226 000a 23F48033 		bic	r3, r3, #65536
 6227 000e 5360     		str	r3, [r2, #4]
1616:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCH
 6228              		.loc 3 1617 0
 6229 0010 0D4B     		ldr	r3, .L414+4
 6230 0012 5B68     		ldr	r3, [r3, #4]
 6231 0014 23F47024 		bic	r4, r3, #983040
 6232 0018 24F03004 		bic	r4, r4, #48
1618:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6233              		.loc 3 1618 0
 6234 001c FFF7FEFF 		bl	OSCHP_GetFrequency
 6235 0020 0246     		mov	r2, r0
 6236 0022 0A4B     		ldr	r3, .L414+8
 6237 0024 A3FB0223 		umull	r2, r3, r3, r2
 6238 0028 1B0D     		lsrs	r3, r3, #20
 6239 002a 013B     		subs	r3, r3, #1
 6240 002c 1B04     		lsls	r3, r3, #16
1617:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OS
 6241              		.loc 3 1617 0
 6242 002e 064A     		ldr	r2, .L414+4
 6243 0030 2343     		orrs	r3, r3, r4
 6244 0032 5360     		str	r3, [r2, #4]
1619:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1620:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   /* restart OSC Watchdog */
1621:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 6245              		.loc 3 1621 0
 6246 0034 034B     		ldr	r3, .L414
 6247 0036 5B68     		ldr	r3, [r3, #4]
 6248 0038 024A     		ldr	r2, .L414
 6249 003a 23F40033 		bic	r3, r3, #131072
 6250 003e 5360     		str	r3, [r2, #4]
1622:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6251              		.loc 3 1622 0
 6252 0040 00BF     		nop
 6253 0042 98BD     		pop	{r3, r4, r7, pc}
 6254              	.L415:
 6255              		.align	2
 6256              	.L414:
 6257 0044 10470050 		.word	1342195472
 6258 0048 00470050 		.word	1342195456
 6259 004c 6BCA5F6B 		.word	1801439851
 6260              		.cfi_endproc
 6261              	.LFE260:
 6263              		.section	.text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable,"ax",%progbits
 6264              		.align	1
 6265              		.global	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
 6266              		.syntax unified
 6267              		.thumb
 6268              		.thumb_func
 6269              		.fpu fpv4-sp-d16
 6271              	XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:
 6272              	.LFB261:
1623:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1624:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
1625:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6273              		.loc 3 1625 0
 6274              		.cfi_startproc
 6275              		@ args = 0, pretend = 0, frame = 0
 6276              		@ frame_needed = 1, uses_anonymous_args = 0
 6277              		@ link register save eliminated.
 6278 0000 80B4     		push	{r7}
 6279              	.LCFI536:
 6280              		.cfi_def_cfa_offset 4
 6281              		.cfi_offset 7, -4
 6282 0002 00AF     		add	r7, sp, #0
 6283              	.LCFI537:
 6284              		.cfi_def_cfa_register 7
1626:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 6285              		.loc 3 1626 0
 6286 0004 074B     		ldr	r3, .L418
 6287 0006 1B68     		ldr	r3, [r3]
 6288 0008 03F46073 		and	r3, r3, #896
 6289 000c B3F5607F 		cmp	r3, #896
 6290 0010 0CBF     		ite	eq
 6291 0012 0123     		moveq	r3, #1
 6292 0014 0023     		movne	r3, #0
 6293 0016 DBB2     		uxtb	r3, r3
1627:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6294              		.loc 3 1627 0
 6295 0018 1846     		mov	r0, r3
 6296 001a BD46     		mov	sp, r7
 6297              	.LCFI538:
 6298              		.cfi_def_cfa_register 13
 6299              		@ sp needed
 6300 001c 5DF8047B 		ldr	r7, [sp], #4
 6301              	.LCFI539:
 6302              		.cfi_restore 7
 6303              		.cfi_def_cfa_offset 0
 6304 0020 7047     		bx	lr
 6305              	.L419:
 6306 0022 00BF     		.align	2
 6307              	.L418:
 6308 0024 10470050 		.word	1342195472
 6309              		.cfi_endproc
 6310              	.LFE261:
 6312              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator,"ax",%progbits
 6313              		.align	1
 6314              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillator
 6315              		.syntax unified
 6316              		.thumb
 6317              		.thumb_func
 6318              		.fpu fpv4-sp-d16
 6320              	XMC_SCU_CLOCK_DisableHighPerformanceOscillator:
 6321              	.LFB262:
1628:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1629:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable High Precision High Speed oscillator */
1630:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
1631:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6322              		.loc 3 1631 0
 6323              		.cfi_startproc
 6324              		@ args = 0, pretend = 0, frame = 0
 6325              		@ frame_needed = 1, uses_anonymous_args = 0
 6326              		@ link register save eliminated.
 6327 0000 80B4     		push	{r7}
 6328              	.LCFI540:
 6329              		.cfi_def_cfa_offset 4
 6330              		.cfi_offset 7, -4
 6331 0002 00AF     		add	r7, sp, #0
 6332              	.LCFI541:
 6333              		.cfi_def_cfa_register 7
1632:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 6334              		.loc 3 1632 0
 6335 0004 054B     		ldr	r3, .L421
 6336 0006 5B68     		ldr	r3, [r3, #4]
 6337 0008 044A     		ldr	r2, .L421
 6338 000a 43F03003 		orr	r3, r3, #48
 6339 000e 5360     		str	r3, [r2, #4]
1633:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6340              		.loc 3 1633 0
 6341 0010 00BF     		nop
 6342 0012 BD46     		mov	sp, r7
 6343              	.LCFI542:
 6344              		.cfi_def_cfa_register 13
 6345              		@ sp needed
 6346 0014 5DF8047B 		ldr	r7, [sp], #4
 6347              	.LCFI543:
 6348              		.cfi_restore 7
 6349              		.cfi_def_cfa_offset 0
 6350 0018 7047     		bx	lr
 6351              	.L422:
 6352 001a 00BF     		.align	2
 6353              	.L421:
 6354 001c 00470050 		.word	1342195456
 6355              		.cfi_endproc
 6356              	.LFE262:
 6358              		.section	.text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6359              		.align	1
 6360              		.global	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
 6361              		.syntax unified
 6362              		.thumb
 6363              		.thumb_func
 6364              		.fpu fpv4-sp-d16
 6366              	XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:
 6367              	.LFB263:
1634:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1635:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
1636:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6368              		.loc 3 1636 0
 6369              		.cfi_startproc
 6370              		@ args = 0, pretend = 0, frame = 0
 6371              		@ frame_needed = 1, uses_anonymous_args = 0
 6372              		@ link register save eliminated.
 6373 0000 80B4     		push	{r7}
 6374              	.LCFI544:
 6375              		.cfi_def_cfa_offset 4
 6376              		.cfi_offset 7, -4
 6377 0002 00AF     		add	r7, sp, #0
 6378              	.LCFI545:
 6379              		.cfi_def_cfa_register 7
1637:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6380              		.loc 3 1637 0
 6381 0004 054B     		ldr	r3, .L424
 6382 0006 5B68     		ldr	r3, [r3, #4]
 6383 0008 044A     		ldr	r2, .L424
 6384 000a 43F00103 		orr	r3, r3, #1
 6385 000e 5360     		str	r3, [r2, #4]
1638:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6386              		.loc 3 1638 0
 6387 0010 00BF     		nop
 6388 0012 BD46     		mov	sp, r7
 6389              	.LCFI546:
 6390              		.cfi_def_cfa_register 13
 6391              		@ sp needed
 6392 0014 5DF8047B 		ldr	r7, [sp], #4
 6393              	.LCFI547:
 6394              		.cfi_restore 7
 6395              		.cfi_def_cfa_offset 0
 6396 0018 7047     		bx	lr
 6397              	.L425:
 6398 001a 00BF     		.align	2
 6399              	.L424:
 6400 001c 00470050 		.word	1342195456
 6401              		.cfi_endproc
 6402              	.LFE263:
 6404              		.section	.text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput,"ax",%progbits
 6405              		.align	1
 6406              		.global	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
 6407              		.syntax unified
 6408              		.thumb
 6409              		.thumb_func
 6410              		.fpu fpv4-sp-d16
 6412              	XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:
 6413              	.LFB264:
1639:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1640:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
1641:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6414              		.loc 3 1641 0
 6415              		.cfi_startproc
 6416              		@ args = 0, pretend = 0, frame = 0
 6417              		@ frame_needed = 1, uses_anonymous_args = 0
 6418              		@ link register save eliminated.
 6419 0000 80B4     		push	{r7}
 6420              	.LCFI548:
 6421              		.cfi_def_cfa_offset 4
 6422              		.cfi_offset 7, -4
 6423 0002 00AF     		add	r7, sp, #0
 6424              	.LCFI549:
 6425              		.cfi_def_cfa_register 7
1642:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 6426              		.loc 3 1642 0
 6427 0004 054B     		ldr	r3, .L427
 6428 0006 5B68     		ldr	r3, [r3, #4]
 6429 0008 044A     		ldr	r2, .L427
 6430 000a 23F00103 		bic	r3, r3, #1
 6431 000e 5360     		str	r3, [r2, #4]
1643:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6432              		.loc 3 1643 0
 6433 0010 00BF     		nop
 6434 0012 BD46     		mov	sp, r7
 6435              	.LCFI550:
 6436              		.cfi_def_cfa_register 13
 6437              		@ sp needed
 6438 0014 5DF8047B 		ldr	r7, [sp], #4
 6439              	.LCFI551:
 6440              		.cfi_restore 7
 6441              		.cfi_def_cfa_offset 0
 6442 0018 7047     		bx	lr
 6443              	.L428:
 6444 001a 00BF     		.align	2
 6445              	.L427:
 6446 001c 00470050 		.word	1342195456
 6447              		.cfi_endproc
 6448              	.LFE264:
 6450              		.section	.text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus,"ax",%progbits
 6451              		.align	1
 6452              		.global	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
 6453              		.syntax unified
 6454              		.thumb
 6455              		.thumb_func
 6456              		.fpu fpv4-sp-d16
 6458              	XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:
 6459              	.LFB265:
1644:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1645:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
1646:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6460              		.loc 3 1646 0
 6461              		.cfi_startproc
 6462              		@ args = 0, pretend = 0, frame = 0
 6463              		@ frame_needed = 1, uses_anonymous_args = 0
 6464              		@ link register save eliminated.
 6465 0000 80B4     		push	{r7}
 6466              	.LCFI552:
 6467              		.cfi_def_cfa_offset 4
 6468              		.cfi_offset 7, -4
 6469 0002 00AF     		add	r7, sp, #0
 6470              	.LCFI553:
 6471              		.cfi_def_cfa_register 7
1647:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 6472              		.loc 3 1647 0
 6473 0004 044B     		ldr	r3, .L431
 6474 0006 1B68     		ldr	r3, [r3]
 6475 0008 03F00103 		and	r3, r3, #1
1648:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6476              		.loc 3 1648 0
 6477 000c 1846     		mov	r0, r3
 6478 000e BD46     		mov	sp, r7
 6479              	.LCFI554:
 6480              		.cfi_def_cfa_register 13
 6481              		@ sp needed
 6482 0010 5DF8047B 		ldr	r7, [sp], #4
 6483              	.LCFI555:
 6484              		.cfi_restore 7
 6485              		.cfi_def_cfa_offset 0
 6486 0014 7047     		bx	lr
 6487              	.L432:
 6488 0016 00BF     		.align	2
 6489              	.L431:
 6490 0018 00470050 		.word	1342195456
 6491              		.cfi_endproc
 6492              	.LFE265:
 6494              		.section	.text.XMC_SCU_CLOCK_EnableSystemPll,"ax",%progbits
 6495              		.align	1
 6496              		.global	XMC_SCU_CLOCK_EnableSystemPll
 6497              		.syntax unified
 6498              		.thumb
 6499              		.thumb_func
 6500              		.fpu fpv4-sp-d16
 6502              	XMC_SCU_CLOCK_EnableSystemPll:
 6503              	.LFB266:
1649:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1650:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to enable main PLL */
1651:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_EnableSystemPll(void)
1652:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6504              		.loc 3 1652 0
 6505              		.cfi_startproc
 6506              		@ args = 0, pretend = 0, frame = 0
 6507              		@ frame_needed = 1, uses_anonymous_args = 0
 6508              		@ link register save eliminated.
 6509 0000 80B4     		push	{r7}
 6510              	.LCFI556:
 6511              		.cfi_def_cfa_offset 4
 6512              		.cfi_offset 7, -4
 6513 0002 00AF     		add	r7, sp, #0
 6514              	.LCFI557:
 6515              		.cfi_def_cfa_register 7
1653:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6516              		.loc 3 1653 0
 6517 0004 064B     		ldr	r3, .L434
 6518 0006 5B68     		ldr	r3, [r3, #4]
 6519 0008 054A     		ldr	r2, .L434
 6520 000a 23F48033 		bic	r3, r3, #65536
 6521 000e 23F00203 		bic	r3, r3, #2
 6522 0012 5360     		str	r3, [r2, #4]
1654:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6523              		.loc 3 1654 0
 6524 0014 00BF     		nop
 6525 0016 BD46     		mov	sp, r7
 6526              	.LCFI558:
 6527              		.cfi_def_cfa_register 13
 6528              		@ sp needed
 6529 0018 5DF8047B 		ldr	r7, [sp], #4
 6530              	.LCFI559:
 6531              		.cfi_restore 7
 6532              		.cfi_def_cfa_offset 0
 6533 001c 7047     		bx	lr
 6534              	.L435:
 6535 001e 00BF     		.align	2
 6536              	.L434:
 6537 0020 10470050 		.word	1342195472
 6538              		.cfi_endproc
 6539              	.LFE266:
 6541              		.section	.text.XMC_SCU_CLOCK_DisableSystemPll,"ax",%progbits
 6542              		.align	1
 6543              		.global	XMC_SCU_CLOCK_DisableSystemPll
 6544              		.syntax unified
 6545              		.thumb
 6546              		.thumb_func
 6547              		.fpu fpv4-sp-d16
 6549              	XMC_SCU_CLOCK_DisableSystemPll:
 6550              	.LFB267:
1655:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1656:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to disable main PLL */
1657:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_DisableSystemPll(void)
1658:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6551              		.loc 3 1658 0
 6552              		.cfi_startproc
 6553              		@ args = 0, pretend = 0, frame = 0
 6554              		@ frame_needed = 1, uses_anonymous_args = 0
 6555              		@ link register save eliminated.
 6556 0000 80B4     		push	{r7}
 6557              	.LCFI560:
 6558              		.cfi_def_cfa_offset 4
 6559              		.cfi_offset 7, -4
 6560 0002 00AF     		add	r7, sp, #0
 6561              	.LCFI561:
 6562              		.cfi_def_cfa_register 7
1659:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 6563              		.loc 3 1659 0
 6564 0004 064B     		ldr	r3, .L437
 6565 0006 5B68     		ldr	r3, [r3, #4]
 6566 0008 054A     		ldr	r2, .L437
 6567 000a 43F48033 		orr	r3, r3, #65536
 6568 000e 43F00203 		orr	r3, r3, #2
 6569 0012 5360     		str	r3, [r2, #4]
1660:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6570              		.loc 3 1660 0
 6571 0014 00BF     		nop
 6572 0016 BD46     		mov	sp, r7
 6573              	.LCFI562:
 6574              		.cfi_def_cfa_register 13
 6575              		@ sp needed
 6576 0018 5DF8047B 		ldr	r7, [sp], #4
 6577              	.LCFI563:
 6578              		.cfi_restore 7
 6579              		.cfi_def_cfa_offset 0
 6580 001c 7047     		bx	lr
 6581              	.L438:
 6582 001e 00BF     		.align	2
 6583              	.L437:
 6584 0020 10470050 		.word	1342195472
 6585              		.cfi_endproc
 6586              	.LFE267:
 6588              		.section	.text.XMC_SCU_CLOCK_StartSystemPll,"ax",%progbits
 6589              		.align	1
 6590              		.global	XMC_SCU_CLOCK_StartSystemPll
 6591              		.syntax unified
 6592              		.thumb
 6593              		.thumb_func
 6594              		.fpu fpv4-sp-d16
 6596              	XMC_SCU_CLOCK_StartSystemPll:
 6597              	.LFB268:
1661:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1662:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to configure main PLL */
1663:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
1664:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
1665:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t pdiv,
1666:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t ndiv,
1667:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                   uint32_t kdiv)
1668:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6598              		.loc 3 1668 0
 6599              		.cfi_startproc
 6600              		@ args = 4, pretend = 0, frame = 24
 6601              		@ frame_needed = 1, uses_anonymous_args = 0
 6602 0000 80B5     		push	{r7, lr}
 6603              	.LCFI564:
 6604              		.cfi_def_cfa_offset 8
 6605              		.cfi_offset 7, -8
 6606              		.cfi_offset 14, -4
 6607 0002 86B0     		sub	sp, sp, #24
 6608              	.LCFI565:
 6609              		.cfi_def_cfa_offset 32
 6610 0004 00AF     		add	r7, sp, #0
 6611              	.LCFI566:
 6612              		.cfi_def_cfa_register 7
 6613 0006 BA60     		str	r2, [r7, #8]
 6614 0008 7B60     		str	r3, [r7, #4]
 6615 000a 0346     		mov	r3, r0	@ movhi
 6616 000c FB81     		strh	r3, [r7, #14]	@ movhi
 6617 000e 0B46     		mov	r3, r1
 6618 0010 7B73     		strb	r3, [r7, #13]
1669:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1670:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
1671:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t kdiv_temp;
1672:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1673:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 6619              		.loc 3 1673 0
 6620 0012 FB89     		ldrh	r3, [r7, #14]
 6621 0014 1846     		mov	r0, r3
 6622 0016 FFF7FEFF 		bl	XMC_SCU_CLOCK_SetSystemPllClockSource
1674:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1675:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 6623              		.loc 3 1675 0
 6624 001a 7B7B     		ldrb	r3, [r7, #13]	@ zero_extendqisi2
 6625 001c 012B     		cmp	r3, #1
 6626 001e 40F08480 		bne	.L440
1676:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1677:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Calculate initial step to be close to fOFI */
1678:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 6627              		.loc 3 1678 0
 6628 0022 FB89     		ldrh	r3, [r7, #14]
 6629 0024 002B     		cmp	r3, #0
 6630 0026 09D1     		bne	.L441
1679:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1680:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 6631              		.loc 3 1680 0
 6632 0028 FFF7FEFF 		bl	OSCHP_GetFrequency
 6633 002c 0246     		mov	r2, r0
 6634 002e 4C4B     		ldr	r3, .L450
 6635 0030 A3FB0223 		umull	r2, r3, r3, r2
 6636 0034 9B0C     		lsrs	r3, r3, #18
 6637 0036 9B05     		lsls	r3, r3, #22
 6638 0038 7B61     		str	r3, [r7, #20]
 6639 003a 02E0     		b	.L442
 6640              	.L441:
1681:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1682:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     else
1683:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1684:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 6641              		.loc 3 1684 0
 6642 003c 4FF0C063 		mov	r3, #100663296
 6643 0040 7B61     		str	r3, [r7, #20]
 6644              	.L442:
1685:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1686:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     vco_frequency = ((vco_frequency * ndiv) / pdiv);
 6645              		.loc 3 1686 0
 6646 0042 7B69     		ldr	r3, [r7, #20]
 6647 0044 7A68     		ldr	r2, [r7, #4]
 6648 0046 02FB03F2 		mul	r2, r2, r3
 6649 004a BB68     		ldr	r3, [r7, #8]
 6650 004c B2FBF3F3 		udiv	r3, r2, r3
 6651 0050 7B61     		str	r3, [r7, #20]
1687:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 6652              		.loc 3 1687 0
 6653 0052 7B69     		ldr	r3, [r7, #20]
 6654 0054 434A     		ldr	r2, .L450+4
 6655 0056 A2FB0323 		umull	r2, r3, r2, r3
 6656 005a 1B09     		lsrs	r3, r3, #4
 6657 005c 9B0D     		lsrs	r3, r3, #22
 6658 005e 3B61     		str	r3, [r7, #16]
1688:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1689:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1690:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 6659              		.loc 3 1690 0
 6660 0060 414B     		ldr	r3, .L450+8
 6661 0062 5B68     		ldr	r3, [r3, #4]
 6662 0064 404A     		ldr	r2, .L450+8
 6663 0066 43F00103 		orr	r3, r3, #1
 6664 006a 5360     		str	r3, [r2, #4]
1691:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1692:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* disconnect Oscillator from PLL */
1693:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 6665              		.loc 3 1693 0
 6666 006c 3E4B     		ldr	r3, .L450+8
 6667 006e 5B68     		ldr	r3, [r3, #4]
 6668 0070 3D4A     		ldr	r2, .L450+8
 6669 0072 43F01003 		orr	r3, r3, #16
 6670 0076 5360     		str	r3, [r2, #4]
1694:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1695:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Setup divider settings for main PLL */
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_
 6671              		.loc 3 1696 0
 6672 0078 3B4B     		ldr	r3, .L450+8
 6673 007a 9A68     		ldr	r2, [r3, #8]
 6674 007c 3B4B     		ldr	r3, .L450+12
 6675 007e 1340     		ands	r3, r3, r2
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6676              		.loc 3 1697 0
 6677 0080 7A68     		ldr	r2, [r7, #4]
 6678 0082 013A     		subs	r2, r2, #1
 6679 0084 1202     		lsls	r2, r2, #8
 6680 0086 1A43     		orrs	r2, r2, r3
1698:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 6681              		.loc 3 1698 0
 6682 0088 3B69     		ldr	r3, [r7, #16]
 6683 008a 013B     		subs	r3, r3, #1
 6684 008c 1B04     		lsls	r3, r3, #16
1697:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6685              		.loc 3 1697 0
 6686 008e 1A43     		orrs	r2, r2, r3
1699:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 6687              		.loc 3 1699 0
 6688 0090 BB68     		ldr	r3, [r7, #8]
 6689 0092 013B     		subs	r3, r3, #1
 6690 0094 1B06     		lsls	r3, r3, #24
1696:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                    SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_ND
 6691              		.loc 3 1696 0
 6692 0096 3449     		ldr	r1, .L450+8
 6693 0098 1343     		orrs	r3, r3, r2
 6694 009a 8B60     		str	r3, [r1, #8]
1700:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1701:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
1702:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 6695              		.loc 3 1702 0
 6696 009c 324B     		ldr	r3, .L450+8
 6697 009e 5B68     		ldr	r3, [r3, #4]
 6698 00a0 314A     		ldr	r2, .L450+8
 6699 00a2 43F04003 		orr	r3, r3, #64
 6700 00a6 5360     		str	r3, [r2, #4]
1703:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1704:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* connect Oscillator to PLL */
1705:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 6701              		.loc 3 1705 0
 6702 00a8 2F4B     		ldr	r3, .L450+8
 6703 00aa 5B68     		ldr	r3, [r3, #4]
 6704 00ac 2E4A     		ldr	r2, .L450+8
 6705 00ae 23F01003 		bic	r3, r3, #16
 6706 00b2 5360     		str	r3, [r2, #4]
1706:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1707:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* restart PLL Lock detection */
1708:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 6707              		.loc 3 1708 0
 6708 00b4 2C4B     		ldr	r3, .L450+8
 6709 00b6 5B68     		ldr	r3, [r3, #4]
 6710 00b8 2B4A     		ldr	r2, .L450+8
 6711 00ba 43F48023 		orr	r3, r3, #262144
 6712 00be 5360     		str	r3, [r2, #4]
1709:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 6713              		.loc 3 1709 0
 6714 00c0 00BF     		nop
 6715              	.L443:
 6716              		.loc 3 1709 0 is_stmt 0 discriminator 1
 6717 00c2 294B     		ldr	r3, .L450+8
 6718 00c4 1B68     		ldr	r3, [r3]
 6719 00c6 03F00403 		and	r3, r3, #4
 6720 00ca 002B     		cmp	r3, #0
 6721 00cc F9D0     		beq	.L443
1710:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1711:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for PLL Lock */
1712:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1713:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1714:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to normal mode */
1715:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 6722              		.loc 3 1715 0 is_stmt 1
 6723 00ce 264B     		ldr	r3, .L450+8
 6724 00d0 5B68     		ldr	r3, [r3, #4]
 6725 00d2 254A     		ldr	r2, .L450+8
 6726 00d4 23F00103 		bic	r3, r3, #1
 6727 00d8 5360     		str	r3, [r2, #4]
1716:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 6728              		.loc 3 1716 0
 6729 00da 00BF     		nop
 6730              	.L444:
 6731              		.loc 3 1716 0 is_stmt 0 discriminator 1
 6732 00dc 224B     		ldr	r3, .L450+8
 6733 00de 1B68     		ldr	r3, [r3]
 6734 00e0 03F00103 		and	r3, r3, #1
 6735 00e4 002B     		cmp	r3, #0
 6736 00e6 F9D1     		bne	.L444
1717:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1718:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for normal mode */
1719:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1720:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1721:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Ramp up PLL frequency in steps */
1722:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 60UL) >> 22;
 6737              		.loc 3 1722 0 is_stmt 1
 6738 00e8 7B69     		ldr	r3, [r7, #20]
 6739 00ea 214A     		ldr	r2, .L450+16
 6740 00ec A2FB0323 		umull	r2, r3, r2, r3
 6741 00f0 5B09     		lsrs	r3, r3, #5
 6742 00f2 9B0D     		lsrs	r3, r3, #22
 6743 00f4 3B61     		str	r3, [r7, #16]
1723:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6744              		.loc 3 1723 0
 6745 00f6 3A6A     		ldr	r2, [r7, #32]
 6746 00f8 3B69     		ldr	r3, [r7, #16]
 6747 00fa 9A42     		cmp	r2, r3
 6748 00fc 02D2     		bcs	.L445
1724:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1725:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6749              		.loc 3 1725 0
 6750 00fe 3869     		ldr	r0, [r7, #16]
 6751 0100 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 6752              	.L445:
1726:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1727:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1728:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     kdiv_temp = (vco_frequency / 90UL) >> 22;
 6753              		.loc 3 1728 0
 6754 0104 7B69     		ldr	r3, [r7, #20]
 6755 0106 5B08     		lsrs	r3, r3, #1
 6756 0108 1A4A     		ldr	r2, .L450+20
 6757 010a A2FB0323 		umull	r2, r3, r2, r3
 6758 010e 5B09     		lsrs	r3, r3, #5
 6759 0110 9B0D     		lsrs	r3, r3, #22
 6760 0112 3B61     		str	r3, [r7, #16]
1729:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if (kdiv < kdiv_temp)
 6761              		.loc 3 1729 0
 6762 0114 3A6A     		ldr	r2, [r7, #32]
 6763 0116 3B69     		ldr	r3, [r7, #16]
 6764 0118 9A42     		cmp	r2, r3
 6765 011a 02D2     		bcs	.L446
1730:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1731:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 6766              		.loc 3 1731 0
 6767 011c 3869     		ldr	r0, [r7, #16]
 6768 011e FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
 6769              	.L446:
1732:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1733:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1734:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 6770              		.loc 3 1734 0
 6771 0122 386A     		ldr	r0, [r7, #32]
 6772 0124 FFF7FEFF 		bl	XMC_SCU_CLOCK_StepSystemPllFrequency
1735:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1736:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1737:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
1740:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1741:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     /* Switch to prescaler mode */
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
1743:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
1745:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1746:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       /* wait for prescaler mode */
1747:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }
1748:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1749:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6773              		.loc 3 1749 0
 6774 0128 15E0     		b	.L449
 6775              	.L440:
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6776              		.loc 3 1738 0
 6777 012a 0F4B     		ldr	r3, .L450+8
 6778 012c 9B68     		ldr	r3, [r3, #8]
 6779 012e 23F07F02 		bic	r2, r3, #127
1739:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 6780              		.loc 3 1739 0
 6781 0132 3B6A     		ldr	r3, [r7, #32]
 6782 0134 013B     		subs	r3, r3, #1
1738:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                        ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 6783              		.loc 3 1738 0
 6784 0136 0C49     		ldr	r1, .L450+8
 6785 0138 1343     		orrs	r3, r3, r2
 6786 013a 8B60     		str	r3, [r1, #8]
1742:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
 6787              		.loc 3 1742 0
 6788 013c 0A4B     		ldr	r3, .L450+8
 6789 013e 5B68     		ldr	r3, [r3, #4]
 6790 0140 094A     		ldr	r2, .L450+8
 6791 0142 43F00103 		orr	r3, r3, #1
 6792 0146 5360     		str	r3, [r2, #4]
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 6793              		.loc 3 1744 0
 6794 0148 00BF     		nop
 6795              	.L448:
1744:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
 6796              		.loc 3 1744 0 is_stmt 0 discriminator 1
 6797 014a 074B     		ldr	r3, .L450+8
 6798 014c 1B68     		ldr	r3, [r3]
 6799 014e 03F00103 		and	r3, r3, #1
 6800 0152 002B     		cmp	r3, #0
 6801 0154 F9D0     		beq	.L448
 6802              	.L449:
 6803              		.loc 3 1749 0 is_stmt 1
 6804 0156 00BF     		nop
 6805 0158 1837     		adds	r7, r7, #24
 6806              	.LCFI567:
 6807              		.cfi_def_cfa_offset 8
 6808 015a BD46     		mov	sp, r7
 6809              	.LCFI568:
 6810              		.cfi_def_cfa_register 13
 6811              		@ sp needed
 6812 015c 80BD     		pop	{r7, pc}
 6813              	.L451:
 6814 015e 00BF     		.align	2
 6815              	.L450:
 6816 0160 83DE1B43 		.word	1125899907
 6817 0164 ABAAAAAA 		.word	-1431655765
 6818 0168 10470050 		.word	1342195472
 6819 016c FF8080F0 		.word	-260013825
 6820 0170 89888888 		.word	-2004318071
 6821 0174 B7600BB6 		.word	-1240768329
 6822              		.cfi_endproc
 6823              	.LFE268:
 6825              		.section	.text.XMC_SCU_CLOCK_StopSystemPll,"ax",%progbits
 6826              		.align	1
 6827              		.global	XMC_SCU_CLOCK_StopSystemPll
 6828              		.syntax unified
 6829              		.thumb
 6830              		.thumb_func
 6831              		.fpu fpv4-sp-d16
 6833              	XMC_SCU_CLOCK_StopSystemPll:
 6834              	.LFB269:
1750:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1751:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to stop main PLL operation */
1752:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StopSystemPll(void)
1753:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6835              		.loc 3 1753 0
 6836              		.cfi_startproc
 6837              		@ args = 0, pretend = 0, frame = 0
 6838              		@ frame_needed = 1, uses_anonymous_args = 0
 6839              		@ link register save eliminated.
 6840 0000 80B4     		push	{r7}
 6841              	.LCFI569:
 6842              		.cfi_def_cfa_offset 4
 6843              		.cfi_offset 7, -4
 6844 0002 00AF     		add	r7, sp, #0
 6845              	.LCFI570:
 6846              		.cfi_def_cfa_register 7
1754:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 6847              		.loc 3 1754 0
 6848 0004 054B     		ldr	r3, .L453
 6849 0006 5B68     		ldr	r3, [r3, #4]
 6850 0008 044A     		ldr	r2, .L453
 6851 000a 43F48033 		orr	r3, r3, #65536
 6852 000e 5360     		str	r3, [r2, #4]
1755:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6853              		.loc 3 1755 0
 6854 0010 00BF     		nop
 6855 0012 BD46     		mov	sp, r7
 6856              	.LCFI571:
 6857              		.cfi_def_cfa_register 13
 6858              		@ sp needed
 6859 0014 5DF8047B 		ldr	r7, [sp], #4
 6860              	.LCFI572:
 6861              		.cfi_restore 7
 6862              		.cfi_def_cfa_offset 0
 6863 0018 7047     		bx	lr
 6864              	.L454:
 6865 001a 00BF     		.align	2
 6866              	.L453:
 6867 001c 10470050 		.word	1342195472
 6868              		.cfi_endproc
 6869              	.LFE269:
 6871              		.section	.text.XMC_SCU_CLOCK_StepSystemPllFrequency,"ax",%progbits
 6872              		.align	1
 6873              		.global	XMC_SCU_CLOCK_StepSystemPllFrequency
 6874              		.syntax unified
 6875              		.thumb
 6876              		.thumb_func
 6877              		.fpu fpv4-sp-d16
 6879              	XMC_SCU_CLOCK_StepSystemPllFrequency:
 6880              	.LFB270:
1756:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1757:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to step up/down the main PLL frequency */
1758:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
1759:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6881              		.loc 3 1759 0
 6882              		.cfi_startproc
 6883              		@ args = 0, pretend = 0, frame = 8
 6884              		@ frame_needed = 1, uses_anonymous_args = 0
 6885 0000 80B5     		push	{r7, lr}
 6886              	.LCFI573:
 6887              		.cfi_def_cfa_offset 8
 6888              		.cfi_offset 7, -8
 6889              		.cfi_offset 14, -4
 6890 0002 82B0     		sub	sp, sp, #8
 6891              	.LCFI574:
 6892              		.cfi_def_cfa_offset 16
 6893 0004 00AF     		add	r7, sp, #0
 6894              	.LCFI575:
 6895              		.cfi_def_cfa_register 7
 6896 0006 7860     		str	r0, [r7, #4]
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6897              		.loc 3 1760 0
 6898 0008 084B     		ldr	r3, .L456
 6899 000a 9B68     		ldr	r3, [r3, #8]
 6900 000c 23F4FE02 		bic	r2, r3, #8323072
1761:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                      ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 6901              		.loc 3 1761 0
 6902 0010 7B68     		ldr	r3, [r7, #4]
 6903 0012 013B     		subs	r3, r3, #1
 6904 0014 1B04     		lsls	r3, r3, #16
1760:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 6905              		.loc 3 1760 0
 6906 0016 0549     		ldr	r1, .L456
 6907 0018 1343     		orrs	r3, r3, r2
 6908 001a 8B60     		str	r3, [r1, #8]
1762:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1763:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_lDelay(50U);
 6909              		.loc 3 1763 0
 6910 001c 3220     		movs	r0, #50
 6911 001e FFF7FEFF 		bl	XMC_SCU_lDelay
1764:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6912              		.loc 3 1764 0
 6913 0022 00BF     		nop
 6914 0024 0837     		adds	r7, r7, #8
 6915              	.LCFI576:
 6916              		.cfi_def_cfa_offset 8
 6917 0026 BD46     		mov	sp, r7
 6918              	.LCFI577:
 6919              		.cfi_def_cfa_register 13
 6920              		@ sp needed
 6921 0028 80BD     		pop	{r7, pc}
 6922              	.L457:
 6923 002a 00BF     		.align	2
 6924              	.L456:
 6925 002c 10470050 		.word	1342195472
 6926              		.cfi_endproc
 6927              	.LFE270:
 6929              		.section	.text.XMC_SCU_CLOCK_IsSystemPllLocked,"ax",%progbits
 6930              		.align	1
 6931              		.global	XMC_SCU_CLOCK_IsSystemPllLocked
 6932              		.syntax unified
 6933              		.thumb
 6934              		.thumb_func
 6935              		.fpu fpv4-sp-d16
 6937              	XMC_SCU_CLOCK_IsSystemPllLocked:
 6938              	.LFB271:
1765:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1766:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /* API to check main PLL is locked or not */
1767:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
1768:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6939              		.loc 3 1768 0
 6940              		.cfi_startproc
 6941              		@ args = 0, pretend = 0, frame = 0
 6942              		@ frame_needed = 1, uses_anonymous_args = 0
 6943              		@ link register save eliminated.
 6944 0000 80B4     		push	{r7}
 6945              	.LCFI578:
 6946              		.cfi_def_cfa_offset 4
 6947              		.cfi_offset 7, -4
 6948 0002 00AF     		add	r7, sp, #0
 6949              	.LCFI579:
 6950              		.cfi_def_cfa_register 7
1769:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 6951              		.loc 3 1769 0
 6952 0004 064B     		ldr	r3, .L460
 6953 0006 1B68     		ldr	r3, [r3]
 6954 0008 03F00403 		and	r3, r3, #4
 6955 000c 002B     		cmp	r3, #0
 6956 000e 14BF     		ite	ne
 6957 0010 0123     		movne	r3, #1
 6958 0012 0023     		moveq	r3, #0
 6959 0014 DBB2     		uxtb	r3, r3
1770:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 6960              		.loc 3 1770 0
 6961 0016 1846     		mov	r0, r3
 6962 0018 BD46     		mov	sp, r7
 6963              	.LCFI580:
 6964              		.cfi_def_cfa_register 13
 6965              		@ sp needed
 6966 001a 5DF8047B 		ldr	r7, [sp], #4
 6967              	.LCFI581:
 6968              		.cfi_restore 7
 6969              		.cfi_def_cfa_offset 0
 6970 001e 7047     		bx	lr
 6971              	.L461:
 6972              		.align	2
 6973              	.L460:
 6974 0020 10470050 		.word	1342195472
 6975              		.cfi_endproc
 6976              	.LFE271:
 6978              		.section	.text.XMC_SCU_INTERRUPT_SetEventHandler,"ax",%progbits
 6979              		.align	1
 6980              		.global	XMC_SCU_INTERRUPT_SetEventHandler
 6981              		.syntax unified
 6982              		.thumb
 6983              		.thumb_func
 6984              		.fpu fpv4-sp-d16
 6986              	XMC_SCU_INTERRUPT_SetEventHandler:
 6987              	.LFB272:
1771:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1772:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1773:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to assign the event handler function to be executed on occurrence of the selected event.
1774:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1775:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
1776:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****                                                    const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
1777:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 6988              		.loc 3 1777 0
 6989              		.cfi_startproc
 6990              		@ args = 0, pretend = 0, frame = 16
 6991              		@ frame_needed = 1, uses_anonymous_args = 0
 6992              		@ link register save eliminated.
 6993 0000 80B4     		push	{r7}
 6994              	.LCFI582:
 6995              		.cfi_def_cfa_offset 4
 6996              		.cfi_offset 7, -4
 6997 0002 85B0     		sub	sp, sp, #20
 6998              	.LCFI583:
 6999              		.cfi_def_cfa_offset 24
 7000 0004 00AF     		add	r7, sp, #0
 7001              	.LCFI584:
 7002              		.cfi_def_cfa_register 7
 7003 0006 7860     		str	r0, [r7, #4]
 7004 0008 3960     		str	r1, [r7]
1778:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1779:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_STATUS_t status;
1780:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1781:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7005              		.loc 3 1781 0
 7006 000a 0023     		movs	r3, #0
 7007 000c FB60     		str	r3, [r7, #12]
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7008              		.loc 3 1782 0
 7009 000e 02E0     		b	.L463
 7010              	.L465:
1783:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1784:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;
 7011              		.loc 3 1784 0
 7012 0010 FB68     		ldr	r3, [r7, #12]
 7013 0012 0133     		adds	r3, r3, #1
 7014 0014 FB60     		str	r3, [r7, #12]
 7015              	.L463:
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7016              		.loc 3 1782 0
 7017 0016 7A68     		ldr	r2, [r7, #4]
 7018 0018 FB68     		ldr	r3, [r7, #12]
 7019 001a 22FA03F3 		lsr	r3, r2, r3
 7020 001e 03F00103 		and	r3, r3, #1
 7021 0022 002B     		cmp	r3, #0
 7022 0024 02D1     		bne	.L464
1782:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EV
 7023              		.loc 3 1782 0 is_stmt 0 discriminator 1
 7024 0026 FB68     		ldr	r3, [r7, #12]
 7025 0028 1F2B     		cmp	r3, #31
 7026 002a F1D9     		bls	.L465
 7027              	.L464:
1785:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1786:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1787:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 7028              		.loc 3 1787 0 is_stmt 1
 7029 002c FB68     		ldr	r3, [r7, #12]
 7030 002e 202B     		cmp	r3, #32
 7031 0030 02D1     		bne	.L466
1788:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1789:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_ERROR;
 7032              		.loc 3 1789 0
 7033 0032 0123     		movs	r3, #1
 7034 0034 FB72     		strb	r3, [r7, #11]
 7035 0036 06E0     		b	.L467
 7036              	.L466:
1790:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1791:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   else
1792:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {
1793:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     event_handler_list[index] = handler;
 7037              		.loc 3 1793 0
 7038 0038 0649     		ldr	r1, .L469
 7039 003a FB68     		ldr	r3, [r7, #12]
 7040 003c 3A68     		ldr	r2, [r7]
 7041 003e 41F82320 		str	r2, [r1, r3, lsl #2]
1794:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     status = XMC_SCU_STATUS_OK;      
 7042              		.loc 3 1794 0
 7043 0042 0023     		movs	r3, #0
 7044 0044 FB72     		strb	r3, [r7, #11]
 7045              	.L467:
1795:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1796:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1797:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   return (status);
 7046              		.loc 3 1797 0
 7047 0046 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
1798:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7048              		.loc 3 1798 0
 7049 0048 1846     		mov	r0, r3
 7050 004a 1437     		adds	r7, r7, #20
 7051              	.LCFI585:
 7052              		.cfi_def_cfa_offset 4
 7053 004c BD46     		mov	sp, r7
 7054              	.LCFI586:
 7055              		.cfi_def_cfa_register 13
 7056              		@ sp needed
 7057 004e 5DF8047B 		ldr	r7, [sp], #4
 7058              	.LCFI587:
 7059              		.cfi_restore 7
 7060              		.cfi_def_cfa_offset 0
 7061 0052 7047     		bx	lr
 7062              	.L470:
 7063              		.align	2
 7064              	.L469:
 7065 0054 00000000 		.word	event_handler_list
 7066              		.cfi_endproc
 7067              	.LFE272:
 7069              		.section	.text.XMC_SCU_IRQHandler,"ax",%progbits
 7070              		.align	1
 7071              		.global	XMC_SCU_IRQHandler
 7072              		.syntax unified
 7073              		.thumb
 7074              		.thumb_func
 7075              		.fpu fpv4-sp-d16
 7077              	XMC_SCU_IRQHandler:
 7078              	.LFB273:
1799:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** 
1800:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** /*
1801:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  * API to execute callback functions for multiple events.
1802:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****  */
1803:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** void XMC_SCU_IRQHandler(uint32_t sr_num)
1804:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** {
 7079              		.loc 3 1804 0
 7080              		.cfi_startproc
 7081              		@ args = 0, pretend = 0, frame = 24
 7082              		@ frame_needed = 1, uses_anonymous_args = 0
 7083 0000 80B5     		push	{r7, lr}
 7084              	.LCFI588:
 7085              		.cfi_def_cfa_offset 8
 7086              		.cfi_offset 7, -8
 7087              		.cfi_offset 14, -4
 7088 0002 86B0     		sub	sp, sp, #24
 7089              	.LCFI589:
 7090              		.cfi_def_cfa_offset 32
 7091 0004 00AF     		add	r7, sp, #0
 7092              	.LCFI590:
 7093              		.cfi_def_cfa_register 7
 7094 0006 7860     		str	r0, [r7, #4]
1805:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   uint32_t index;
1806:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_t event;
1807:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
1808:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1809:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   XMC_UNUSED_ARG(sr_num);
1810:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   
1811:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   index = 0U;
 7095              		.loc 3 1811 0
 7096 0008 0023     		movs	r3, #0
 7097 000a 7B61     		str	r3, [r7, #20]
1812:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   event = XMC_SCU_INTERUPT_GetEventStatus();
 7098              		.loc 3 1812 0
 7099 000c FFF7FEFF 		bl	XMC_SCU_INTERUPT_GetEventStatus
 7100 0010 3861     		str	r0, [r7, #16]
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 7101              		.loc 3 1813 0
 7102 0012 1CE0     		b	.L472
 7103              	.L476:
1814:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
1815:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 7104              		.loc 3 1815 0
 7105 0014 3A69     		ldr	r2, [r7, #16]
 7106 0016 7B69     		ldr	r3, [r7, #20]
 7107 0018 22FA03F3 		lsr	r3, r2, r3
 7108 001c 03F00103 		and	r3, r3, #1
 7109 0020 002B     		cmp	r3, #0
 7110 0022 11D0     		beq	.L473
1816:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     {
1817:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       event_handler = event_handler_list[index];
 7111              		.loc 3 1817 0
 7112 0024 0D4A     		ldr	r2, .L477
 7113 0026 7B69     		ldr	r3, [r7, #20]
 7114 0028 52F82330 		ldr	r3, [r2, r3, lsl #2]
 7115 002c FB60     		str	r3, [r7, #12]
1818:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       if (event_handler != NULL)
 7116              		.loc 3 1818 0
 7117 002e FB68     		ldr	r3, [r7, #12]
 7118 0030 002B     		cmp	r3, #0
 7119 0032 01D0     		beq	.L474
1819:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       {
1820:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****           (event_handler)();
 7120              		.loc 3 1820 0
 7121 0034 FB68     		ldr	r3, [r7, #12]
 7122 0036 9847     		blx	r3
 7123              	.LVL0:
 7124              	.L474:
1821:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       }
1822:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1823:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 7125              		.loc 3 1823 0
 7126 0038 0122     		movs	r2, #1
 7127 003a 7B69     		ldr	r3, [r7, #20]
 7128 003c 02FA03F3 		lsl	r3, r2, r3
 7129 0040 1846     		mov	r0, r3
 7130 0042 FFF7FEFF 		bl	XMC_SCU_INTERRUPT_ClearEventStatus
1824:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       
1825:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****       break;
 7131              		.loc 3 1825 0
 7132 0046 05E0     		b	.L475
 7133              	.L473:
1826:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     }   
1827:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****     index++;    
 7134              		.loc 3 1827 0
 7135 0048 7B69     		ldr	r3, [r7, #20]
 7136 004a 0133     		adds	r3, r3, #1
 7137 004c 7B61     		str	r3, [r7, #20]
 7138              	.L472:
1813:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   {    
 7139              		.loc 3 1813 0
 7140 004e 7B69     		ldr	r3, [r7, #20]
 7141 0050 1F2B     		cmp	r3, #31
 7142 0052 DFD9     		bls	.L476
 7143              	.L475:
1828:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c ****   }
1829:/opt/XMClib/XMC_Peripheral_Library_v2.1.16/XMCLib/src/xmc4_scu.c **** }
 7144              		.loc 3 1829 0
 7145 0054 00BF     		nop
 7146 0056 1837     		adds	r7, r7, #24
 7147              	.LCFI591:
 7148              		.cfi_def_cfa_offset 8
 7149 0058 BD46     		mov	sp, r7
 7150              	.LCFI592:
 7151              		.cfi_def_cfa_register 13
 7152              		@ sp needed
 7153 005a 80BD     		pop	{r7, pc}
 7154              	.L478:
 7155              		.align	2
 7156              	.L477:
 7157 005c 00000000 		.word	event_handler_list
 7158              		.cfi_endproc
 7159              	.LFE273:
 7161              		.text
 7162              	.Letext0:
 7163              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 7164              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 7165              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 7166              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 7167              		.file 8 "/usr/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h"
 7168              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 7169              		.file 10 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h"
 7170              		.file 11 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/system_
 7171              		.file 12 "/opt/XMClib/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC4500_series/Include/XMC4500
DEFINED SYMBOLS
                            *ABS*:0000000000000000 xmc4_scu.c
     /tmp/cc9pKTSv.s:17     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:23     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_GetUsbClockSource
     /tmp/cc9pKTSv.s:56     .text.XMC_SCU_CLOCK_GetUsbClockSource:0000000000000018 $d
     /tmp/cc9pKTSv.s:61     .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:67     .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_GetWdtClockSource
     /tmp/cc9pKTSv.s:99     .text.XMC_SCU_CLOCK_GetWdtClockSource:0000000000000018 $d
     /tmp/cc9pKTSv.s:104    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:110    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockSource
     /tmp/cc9pKTSv.s:144    .text.XMC_SCU_CLOCK_GetExternalOutputClockSource:000000000000001c $d
     /tmp/cc9pKTSv.s:149    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:155    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemClockFrequency
     /tmp/cc9pKTSv.s:190    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:0000000000000020 $d
     /tmp/cc9pKTSv.s:196    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:202    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCpuClockFrequency
     /tmp/cc9pKTSv.s:234    .text.XMC_SCU_CLOCK_GetCpuClockFrequency:0000000000000014 $d
     /tmp/cc9pKTSv.s:239    .text.XMC_SCU_GetMirrorStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:245    .text.XMC_SCU_GetMirrorStatus:0000000000000000 XMC_SCU_GetMirrorStatus
     /tmp/cc9pKTSv.s:276    .text.XMC_SCU_GetMirrorStatus:0000000000000014 $d
                            *COM*:0000000000000080 event_handler_list
     /tmp/cc9pKTSv.s:282    .text.XMC_SCU_lDelay:0000000000000000 $t
     /tmp/cc9pKTSv.s:288    .text.XMC_SCU_lDelay:0000000000000000 XMC_SCU_lDelay
     /tmp/cc9pKTSv.s:353    .text.XMC_SCU_lDelay:0000000000000040 $d
     /tmp/cc9pKTSv.s:359    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:366    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000000 XMC_SCU_INTERRUPT_EnableEvent
     /tmp/cc9pKTSv.s:408    .text.XMC_SCU_INTERRUPT_EnableEvent:0000000000000020 $d
     /tmp/cc9pKTSv.s:413    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:420    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000000 XMC_SCU_INTERRUPT_DisableEvent
     /tmp/cc9pKTSv.s:463    .text.XMC_SCU_INTERRUPT_DisableEvent:0000000000000024 $d
     /tmp/cc9pKTSv.s:468    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:475    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000000 XMC_SCU_INTERRUPT_TriggerEvent
     /tmp/cc9pKTSv.s:517    .text.XMC_SCU_INTERRUPT_TriggerEvent:0000000000000020 $d
     /tmp/cc9pKTSv.s:522    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:529    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000000 XMC_SCU_INTERUPT_GetEventStatus
     /tmp/cc9pKTSv.s:560    .text.XMC_SCU_INTERUPT_GetEventStatus:0000000000000014 $d
     /tmp/cc9pKTSv.s:565    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:572    .text.XMC_SCU_INTERRUPT_ClearEventStatus:0000000000000000 XMC_SCU_INTERRUPT_ClearEventStatus
     /tmp/cc9pKTSv.s:611    .text.XMC_SCU_INTERRUPT_ClearEventStatus:000000000000001c $d
     /tmp/cc9pKTSv.s:616    .text.XMC_SCU_GetBootMode:0000000000000000 $t
     /tmp/cc9pKTSv.s:623    .text.XMC_SCU_GetBootMode:0000000000000000 XMC_SCU_GetBootMode
     /tmp/cc9pKTSv.s:655    .text.XMC_SCU_GetBootMode:0000000000000018 $d
     /tmp/cc9pKTSv.s:660    .text.XMC_SCU_SetBootMode:0000000000000000 $t
     /tmp/cc9pKTSv.s:667    .text.XMC_SCU_SetBootMode:0000000000000000 XMC_SCU_SetBootMode
     /tmp/cc9pKTSv.s:707    .text.XMC_SCU_SetBootMode:000000000000001c $d
     /tmp/cc9pKTSv.s:712    .text.XMC_SCU_ReadGPR:0000000000000000 $t
     /tmp/cc9pKTSv.s:719    .text.XMC_SCU_ReadGPR:0000000000000000 XMC_SCU_ReadGPR
     /tmp/cc9pKTSv.s:761    .text.XMC_SCU_ReadGPR:0000000000000020 $d
     /tmp/cc9pKTSv.s:766    .text.XMC_SCU_WriteGPR:0000000000000000 $t
     /tmp/cc9pKTSv.s:773    .text.XMC_SCU_WriteGPR:0000000000000000 XMC_SCU_WriteGPR
     /tmp/cc9pKTSv.s:817    .text.XMC_SCU_WriteGPR:0000000000000024 $d
     /tmp/cc9pKTSv.s:822    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 $t
     /tmp/cc9pKTSv.s:829    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000000 XMC_SCU_EnableOutOfRangeComparator
     /tmp/cc9pKTSv.s:878    .text.XMC_SCU_EnableOutOfRangeComparator:0000000000000034 $d
     /tmp/cc9pKTSv.s:883    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 $t
     /tmp/cc9pKTSv.s:890    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000000 XMC_SCU_DisableOutOfRangeComparator
     /tmp/cc9pKTSv.s:940    .text.XMC_SCU_DisableOutOfRangeComparator:0000000000000038 $d
     /tmp/cc9pKTSv.s:945    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 $t
     /tmp/cc9pKTSv.s:952    .text.XMC_SCU_CalibrateTemperatureSensor:0000000000000000 XMC_SCU_CalibrateTemperatureSensor
     /tmp/cc9pKTSv.s:1001   .text.XMC_SCU_CalibrateTemperatureSensor:000000000000002c $d
     /tmp/cc9pKTSv.s:1006   .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 $t
     /tmp/cc9pKTSv.s:1013   .text.XMC_SCU_EnableTemperatureSensor:0000000000000000 XMC_SCU_EnableTemperatureSensor
     /tmp/cc9pKTSv.s:1047   .text.XMC_SCU_EnableTemperatureSensor:0000000000000020 $d
     /tmp/cc9pKTSv.s:1052   .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 $t
     /tmp/cc9pKTSv.s:1059   .text.XMC_SCU_DisableTemperatureSensor:0000000000000000 XMC_SCU_DisableTemperatureSensor
     /tmp/cc9pKTSv.s:1093   .text.XMC_SCU_DisableTemperatureSensor:0000000000000020 $d
     /tmp/cc9pKTSv.s:1098   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 $t
     /tmp/cc9pKTSv.s:1105   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000000 XMC_SCU_IsTemperatureSensorEnabled
     /tmp/cc9pKTSv.s:1142   .text.XMC_SCU_IsTemperatureSensorEnabled:0000000000000024 $d
     /tmp/cc9pKTSv.s:1147   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 $t
     /tmp/cc9pKTSv.s:1154   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000000 XMC_SCU_IsTemperatureSensorReady
     /tmp/cc9pKTSv.s:1191   .text.XMC_SCU_IsTemperatureSensorReady:0000000000000024 $d
     /tmp/cc9pKTSv.s:1196   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 $t
     /tmp/cc9pKTSv.s:1203   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000000 XMC_SCU_StartTemperatureMeasurement
     /tmp/cc9pKTSv.s:1338   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 XMC_SCU_IsTemperatureSensorBusy
     /tmp/cc9pKTSv.s:1264   .text.XMC_SCU_StartTemperatureMeasurement:0000000000000048 $d
     /tmp/cc9pKTSv.s:1269   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 $t
     /tmp/cc9pKTSv.s:1276   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000000 XMC_SCU_GetTemperatureMeasurement
     /tmp/cc9pKTSv.s:1326   .text.XMC_SCU_GetTemperatureMeasurement:0000000000000034 $d
     /tmp/cc9pKTSv.s:1331   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000000 $t
     /tmp/cc9pKTSv.s:1375   .text.XMC_SCU_IsTemperatureSensorBusy:0000000000000024 $d
     /tmp/cc9pKTSv.s:1380   .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 $t
     /tmp/cc9pKTSv.s:1387   .text.XMC_SCU_WriteToRetentionMemory:0000000000000000 XMC_SCU_WriteToRetentionMemory
     /tmp/cc9pKTSv.s:1449   .text.XMC_SCU_WriteToRetentionMemory:0000000000000048 $d
     /tmp/cc9pKTSv.s:1454   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 $t
     /tmp/cc9pKTSv.s:1461   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000000 XMC_SCU_ReadFromRetentionMemory
     /tmp/cc9pKTSv.s:1521   .text.XMC_SCU_ReadFromRetentionMemory:0000000000000044 $d
     /tmp/cc9pKTSv.s:1526   .text.XMC_SCU_CLOCK_Init:0000000000000000 $t
     /tmp/cc9pKTSv.s:1533   .text.XMC_SCU_CLOCK_Init:0000000000000000 XMC_SCU_CLOCK_Init
     /tmp/cc9pKTSv.s:3216   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemClockSource
     /tmp/cc9pKTSv.s:4822   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 XMC_SCU_HIB_EnableHibernateDomain
     /tmp/cc9pKTSv.s:5909   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillator
     /tmp/cc9pKTSv.s:5860   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsLowPowerOscillatorStable
     /tmp/cc9pKTSv.s:3577   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 XMC_SCU_HIB_SetStandbyClockSource
     /tmp/cc9pKTSv.s:4612   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 XMC_SCU_CLOCK_SetBackupClockCalibrationMode
     /tmp/cc9pKTSv.s:3645   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 XMC_SCU_CLOCK_SetSystemClockDivider
     /tmp/cc9pKTSv.s:3761   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCpuClockDivider
     /tmp/cc9pKTSv.s:3703   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetCcuClockDivider
     /tmp/cc9pKTSv.s:3819   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 XMC_SCU_CLOCK_SetPeripheralClockDivider
     /tmp/cc9pKTSv.s:6206   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillator
     /tmp/cc9pKTSv.s:6271   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable
     /tmp/cc9pKTSv.s:6549   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 XMC_SCU_CLOCK_DisableSystemPll
     /tmp/cc9pKTSv.s:6502   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 XMC_SCU_CLOCK_EnableSystemPll
     /tmp/cc9pKTSv.s:6596   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 XMC_SCU_CLOCK_StartSystemPll
     /tmp/cc9pKTSv.s:1690   .text.XMC_SCU_TRAP_Enable:0000000000000000 $t
     /tmp/cc9pKTSv.s:1697   .text.XMC_SCU_TRAP_Enable:0000000000000000 XMC_SCU_TRAP_Enable
     /tmp/cc9pKTSv.s:1740   .text.XMC_SCU_TRAP_Enable:0000000000000024 $d
     /tmp/cc9pKTSv.s:1745   .text.XMC_SCU_TRAP_Disable:0000000000000000 $t
     /tmp/cc9pKTSv.s:1752   .text.XMC_SCU_TRAP_Disable:0000000000000000 XMC_SCU_TRAP_Disable
     /tmp/cc9pKTSv.s:1794   .text.XMC_SCU_TRAP_Disable:0000000000000020 $d
     /tmp/cc9pKTSv.s:1799   .text.XMC_SCU_TRAP_GetStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:1806   .text.XMC_SCU_TRAP_GetStatus:0000000000000000 XMC_SCU_TRAP_GetStatus
     /tmp/cc9pKTSv.s:1837   .text.XMC_SCU_TRAP_GetStatus:0000000000000014 $d
     /tmp/cc9pKTSv.s:1842   .text.XMC_SCU_TRAP_Trigger:0000000000000000 $t
     /tmp/cc9pKTSv.s:1849   .text.XMC_SCU_TRAP_Trigger:0000000000000000 XMC_SCU_TRAP_Trigger
     /tmp/cc9pKTSv.s:1888   .text.XMC_SCU_TRAP_Trigger:000000000000001c $d
     /tmp/cc9pKTSv.s:1893   .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:1900   .text.XMC_SCU_TRAP_ClearStatus:0000000000000000 XMC_SCU_TRAP_ClearStatus
     /tmp/cc9pKTSv.s:1939   .text.XMC_SCU_TRAP_ClearStatus:000000000000001c $d
     /tmp/cc9pKTSv.s:1944   .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:1951   .text.XMC_SCU_PARITY_ClearStatus:0000000000000000 XMC_SCU_PARITY_ClearStatus
     /tmp/cc9pKTSv.s:1993   .text.XMC_SCU_PARITY_ClearStatus:0000000000000020 $d
     /tmp/cc9pKTSv.s:1998   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:2005   .text.XMC_SCU_PARITY_GetStatus:0000000000000000 XMC_SCU_PARITY_GetStatus
     /tmp/cc9pKTSv.s:2036   .text.XMC_SCU_PARITY_GetStatus:0000000000000014 $d
     /tmp/cc9pKTSv.s:2041   .text.XMC_SCU_PARITY_Enable:0000000000000000 $t
     /tmp/cc9pKTSv.s:2048   .text.XMC_SCU_PARITY_Enable:0000000000000000 XMC_SCU_PARITY_Enable
     /tmp/cc9pKTSv.s:2090   .text.XMC_SCU_PARITY_Enable:0000000000000020 $d
     /tmp/cc9pKTSv.s:2095   .text.XMC_SCU_PARITY_Disable:0000000000000000 $t
     /tmp/cc9pKTSv.s:2102   .text.XMC_SCU_PARITY_Disable:0000000000000000 XMC_SCU_PARITY_Disable
     /tmp/cc9pKTSv.s:2145   .text.XMC_SCU_PARITY_Disable:0000000000000024 $d
     /tmp/cc9pKTSv.s:2150   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 $t
     /tmp/cc9pKTSv.s:2157   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000000 XMC_SCU_PARITY_EnableTrapGeneration
     /tmp/cc9pKTSv.s:2199   .text.XMC_SCU_PARITY_EnableTrapGeneration:0000000000000020 $d
     /tmp/cc9pKTSv.s:2204   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 $t
     /tmp/cc9pKTSv.s:2211   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000000 XMC_SCU_PARITY_DisableTrapGeneration
     /tmp/cc9pKTSv.s:2254   .text.XMC_SCU_PARITY_DisableTrapGeneration:0000000000000024 $d
     /tmp/cc9pKTSv.s:2259   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 $t
     /tmp/cc9pKTSv.s:2266   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_EnableNmiRequest
     /tmp/cc9pKTSv.s:2308   .text.XMC_SCU_INTERRUPT_EnableNmiRequest:0000000000000020 $d
     /tmp/cc9pKTSv.s:2313   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 $t
     /tmp/cc9pKTSv.s:2320   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000000 XMC_SCU_INTERRUPT_DisableNmiRequest
     /tmp/cc9pKTSv.s:2363   .text.XMC_SCU_INTERRUPT_DisableNmiRequest:0000000000000024 $d
     /tmp/cc9pKTSv.s:2368   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 $t
     /tmp/cc9pKTSv.s:2375   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000000 XMC_SCU_RESET_AssertPeripheralReset
     /tmp/cc9pKTSv.s:2429   .text.XMC_SCU_RESET_AssertPeripheralReset:0000000000000038 $d
     /tmp/cc9pKTSv.s:2434   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 $t
     /tmp/cc9pKTSv.s:2441   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000000 XMC_SCU_RESET_DeassertPeripheralReset
     /tmp/cc9pKTSv.s:2495   .text.XMC_SCU_RESET_DeassertPeripheralReset:0000000000000038 $d
     /tmp/cc9pKTSv.s:2500   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 $t
     /tmp/cc9pKTSv.s:2507   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000000 XMC_SCU_RESET_IsPeripheralResetAsserted
     /tmp/cc9pKTSv.s:2567   .text.XMC_SCU_RESET_IsPeripheralResetAsserted:0000000000000044 $d
     /tmp/cc9pKTSv.s:2572   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2579   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockFrequency
     /tmp/cc9pKTSv.s:2674   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency
     /tmp/cc9pKTSv.s:2662   .text.XMC_SCU_CLOCK_GetSystemPllClockFrequency:0000000000000078 $d
     /tmp/cc9pKTSv.s:2667   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2721   .text.XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency:0000000000000028 $d
     /tmp/cc9pKTSv.s:2727   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2734   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbPllClockFrequency
     /tmp/cc9pKTSv.s:2798   .text.XMC_SCU_CLOCK_GetUsbPllClockFrequency:0000000000000050 $d
     /tmp/cc9pKTSv.s:2803   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2810   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetCcuClockFrequency
     /tmp/cc9pKTSv.s:2852   .text.XMC_SCU_CLOCK_GetCcuClockFrequency:0000000000000028 $d
     /tmp/cc9pKTSv.s:2857   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2864   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetUsbClockFrequency
     /tmp/cc9pKTSv.s:2926   .text.XMC_SCU_CLOCK_GetUsbClockFrequency:0000000000000044 $d
     /tmp/cc9pKTSv.s:2931   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2938   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetEbuClockFrequency
     /tmp/cc9pKTSv.s:2980   .text.XMC_SCU_CLOCK_GetEbuClockFrequency:0000000000000024 $d
     /tmp/cc9pKTSv.s:2985   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:2992   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetWdtClockFrequency
     /tmp/cc9pKTSv.s:3063   .text.XMC_SCU_CLOCK_GetWdtClockFrequency:0000000000000050 $d
     /tmp/cc9pKTSv.s:3069   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:3076   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetExternalOutputClockFrequency
     /tmp/cc9pKTSv.s:3163   .text.XMC_SCU_CLOCK_GetExternalOutputClockFrequency:000000000000006c $d
     /tmp/cc9pKTSv.s:3168   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:3175   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:0000000000000000 XMC_SCU_CLOCK_GetPeripheralClockFrequency
     /tmp/cc9pKTSv.s:3204   .text.XMC_SCU_CLOCK_GetPeripheralClockFrequency:000000000000001c $d
     /tmp/cc9pKTSv.s:3209   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3259   .text.XMC_SCU_CLOCK_SetSystemClockSource:0000000000000024 $d
     /tmp/cc9pKTSv.s:3264   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3271   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000000 XMC_SCU_CLOCK_SetUsbClockSource
     /tmp/cc9pKTSv.s:3314   .text.XMC_SCU_CLOCK_SetUsbClockSource:0000000000000024 $d
     /tmp/cc9pKTSv.s:3319   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3326   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000000 XMC_SCU_CLOCK_SetWdtClockSource
     /tmp/cc9pKTSv.s:3369   .text.XMC_SCU_CLOCK_SetWdtClockSource:0000000000000024 $d
     /tmp/cc9pKTSv.s:3374   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3381   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockSource
     /tmp/cc9pKTSv.s:3427   .text.XMC_SCU_CLOCK_SetExternalOutputClockSource:0000000000000028 $d
     /tmp/cc9pKTSv.s:3432   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3439   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000000 XMC_SCU_CLOCK_SetSystemPllClockSource
     /tmp/cc9pKTSv.s:3497   .text.XMC_SCU_CLOCK_SetSystemPllClockSource:0000000000000040 $d
     /tmp/cc9pKTSv.s:3502   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3509   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000000 XMC_SCU_HIB_SetRtcClockSource
     /tmp/cc9pKTSv.s:3564   .text.XMC_SCU_HIB_SetRtcClockSource:0000000000000038 $d
     /tmp/cc9pKTSv.s:3570   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000000 $t
     /tmp/cc9pKTSv.s:3632   .text.XMC_SCU_HIB_SetStandbyClockSource:0000000000000038 $d
     /tmp/cc9pKTSv.s:3638   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3691   .text.XMC_SCU_CLOCK_SetSystemClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3696   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3749   .text.XMC_SCU_CLOCK_SetCcuClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3754   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3807   .text.XMC_SCU_CLOCK_SetCpuClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3812   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3865   .text.XMC_SCU_CLOCK_SetPeripheralClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3870   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3877   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000000 XMC_SCU_CLOCK_SetUsbClockDivider
     /tmp/cc9pKTSv.s:3923   .text.XMC_SCU_CLOCK_SetUsbClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3928   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3935   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000000 XMC_SCU_CLOCK_SetEbuClockDivider
     /tmp/cc9pKTSv.s:3981   .text.XMC_SCU_CLOCK_SetEbuClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:3986   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:3993   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000000 XMC_SCU_CLOCK_SetWdtClockDivider
     /tmp/cc9pKTSv.s:4039   .text.XMC_SCU_CLOCK_SetWdtClockDivider:0000000000000028 $d
     /tmp/cc9pKTSv.s:4044   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 $t
     /tmp/cc9pKTSv.s:4051   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:0000000000000000 XMC_SCU_CLOCK_SetExternalOutputClockDivider
     /tmp/cc9pKTSv.s:4099   .text.XMC_SCU_CLOCK_SetExternalOutputClockDivider:000000000000002c $d
     /tmp/cc9pKTSv.s:4104   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 $t
     /tmp/cc9pKTSv.s:4111   .text.XMC_SCU_CLOCK_EnableClock:0000000000000000 XMC_SCU_CLOCK_EnableClock
     /tmp/cc9pKTSv.s:4151   .text.XMC_SCU_CLOCK_EnableClock:000000000000001c $d
     /tmp/cc9pKTSv.s:4156   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 $t
     /tmp/cc9pKTSv.s:4163   .text.XMC_SCU_CLOCK_DisableClock:0000000000000000 XMC_SCU_CLOCK_DisableClock
     /tmp/cc9pKTSv.s:4203   .text.XMC_SCU_CLOCK_DisableClock:000000000000001c $d
     /tmp/cc9pKTSv.s:4208   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 $t
     /tmp/cc9pKTSv.s:4215   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000000 XMC_SCU_CLOCK_IsClockEnabled
     /tmp/cc9pKTSv.s:4261   .text.XMC_SCU_CLOCK_IsClockEnabled:0000000000000028 $d
     /tmp/cc9pKTSv.s:4266   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 $t
     /tmp/cc9pKTSv.s:4273   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000000 XMC_SCU_POWER_GetEVR13Voltage
     /tmp/cc9pKTSv.s:4310   .text.XMC_SCU_POWER_GetEVR13Voltage:0000000000000028 $d
     /tmp/cc9pKTSv.s:4316   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 $t
     /tmp/cc9pKTSv.s:4323   .text.XMC_SCU_POWER_GetEVR33Voltage:0000000000000000 XMC_SCU_POWER_GetEVR33Voltage
     /tmp/cc9pKTSv.s:4361   .text.XMC_SCU_POWER_GetEVR33Voltage:000000000000002c $d
     /tmp/cc9pKTSv.s:4367   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:4374   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000000 XMC_SCU_CLOCK_EnableUsbPll
     /tmp/cc9pKTSv.s:4409   .text.XMC_SCU_CLOCK_EnableUsbPll:0000000000000020 $d
     /tmp/cc9pKTSv.s:4414   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:4421   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000000 XMC_SCU_CLOCK_DisableUsbPll
     /tmp/cc9pKTSv.s:4456   .text.XMC_SCU_CLOCK_DisableUsbPll:0000000000000020 $d
     /tmp/cc9pKTSv.s:4461   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:4468   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000000 XMC_SCU_CLOCK_StartUsbPll
     /tmp/cc9pKTSv.s:4555   .text.XMC_SCU_CLOCK_StartUsbPll:0000000000000074 $d
     /tmp/cc9pKTSv.s:4560   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:4567   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000000 XMC_SCU_CLOCK_StopUsbPll
     /tmp/cc9pKTSv.s:4599   .text.XMC_SCU_CLOCK_StopUsbPll:0000000000000014 $d
     /tmp/cc9pKTSv.s:4605   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000000 $t
     /tmp/cc9pKTSv.s:4673   .text.XMC_SCU_CLOCK_SetBackupClockCalibrationMode:0000000000000048 $d
     /tmp/cc9pKTSv.s:4678   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 $t
     /tmp/cc9pKTSv.s:4685   .text.XMC_SCU_POWER_EnableUsb:0000000000000000 XMC_SCU_POWER_EnableUsb
     /tmp/cc9pKTSv.s:4717   .text.XMC_SCU_POWER_EnableUsb:0000000000000018 $d
     /tmp/cc9pKTSv.s:4722   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 $t
     /tmp/cc9pKTSv.s:4729   .text.XMC_SCU_POWER_DisableUsb:0000000000000000 XMC_SCU_POWER_DisableUsb
     /tmp/cc9pKTSv.s:4761   .text.XMC_SCU_POWER_DisableUsb:0000000000000018 $d
     /tmp/cc9pKTSv.s:4766   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 $t
     /tmp/cc9pKTSv.s:4773   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000000 XMC_SCU_CLOCK_IsUsbPllLocked
     /tmp/cc9pKTSv.s:4810   .text.XMC_SCU_CLOCK_IsUsbPllLocked:0000000000000020 $d
     /tmp/cc9pKTSv.s:4815   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000000 $t
     /tmp/cc9pKTSv.s:4890   .text.XMC_SCU_HIB_EnableHibernateDomain:0000000000000050 $d
     /tmp/cc9pKTSv.s:4896   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 $t
     /tmp/cc9pKTSv.s:4903   .text.XMC_SCU_HIB_DisableHibernateDomain:0000000000000000 XMC_SCU_HIB_DisableHibernateDomain
     /tmp/cc9pKTSv.s:4939   .text.XMC_SCU_HIB_DisableHibernateDomain:000000000000001c $d
     /tmp/cc9pKTSv.s:4945   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 $t
     /tmp/cc9pKTSv.s:4952   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000000 XMC_SCU_HIB_IsHibernateDomainEnabled
     /tmp/cc9pKTSv.s:5003   .text.XMC_SCU_HIB_IsHibernateDomainEnabled:0000000000000034 $d
     /tmp/cc9pKTSv.s:5009   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 $t
     /tmp/cc9pKTSv.s:5016   .text.XMC_SCU_HIB_EnableInternalSlowClock:0000000000000000 XMC_SCU_HIB_EnableInternalSlowClock
     /tmp/cc9pKTSv.s:5059   .text.XMC_SCU_HIB_EnableInternalSlowClock:000000000000002c $d
     /tmp/cc9pKTSv.s:5065   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 $t
     /tmp/cc9pKTSv.s:5072   .text.XMC_SCU_HIB_DisableInternalSlowClock:0000000000000000 XMC_SCU_HIB_DisableInternalSlowClock
     /tmp/cc9pKTSv.s:5115   .text.XMC_SCU_HIB_DisableInternalSlowClock:000000000000002c $d
     /tmp/cc9pKTSv.s:5121   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:5128   .text.XMC_SCU_HIB_ClearEventStatus:0000000000000000 XMC_SCU_HIB_ClearEventStatus
     /tmp/cc9pKTSv.s:5176   .text.XMC_SCU_HIB_ClearEventStatus:000000000000002c $d
     /tmp/cc9pKTSv.s:5182   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:5189   .text.XMC_SCU_HIB_TriggerEvent:0000000000000000 XMC_SCU_HIB_TriggerEvent
     /tmp/cc9pKTSv.s:5237   .text.XMC_SCU_HIB_TriggerEvent:000000000000002c $d
     /tmp/cc9pKTSv.s:5243   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:5250   .text.XMC_SCU_HIB_EnableEvent:0000000000000000 XMC_SCU_HIB_EnableEvent
     /tmp/cc9pKTSv.s:5301   .text.XMC_SCU_HIB_EnableEvent:0000000000000030 $d
     /tmp/cc9pKTSv.s:5307   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 $t
     /tmp/cc9pKTSv.s:5314   .text.XMC_SCU_HIB_DisableEvent:0000000000000000 XMC_SCU_HIB_DisableEvent
     /tmp/cc9pKTSv.s:5367   .text.XMC_SCU_HIB_DisableEvent:0000000000000034 $d
     /tmp/cc9pKTSv.s:5373   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 $t
     /tmp/cc9pKTSv.s:5380   .text.XMC_SCU_HIB_EnterHibernateState:0000000000000000 XMC_SCU_HIB_EnterHibernateState
     /tmp/cc9pKTSv.s:5423   .text.XMC_SCU_HIB_EnterHibernateState:000000000000002c $d
     /tmp/cc9pKTSv.s:5429   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 $t
     /tmp/cc9pKTSv.s:5436   .text.XMC_SCU_HIB_EnterHibernateStateEx:0000000000000000 XMC_SCU_HIB_EnterHibernateStateEx
     /tmp/cc9pKTSv.s:5476   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 $t
     /tmp/cc9pKTSv.s:5483   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000000 XMC_SCU_HIB_SetWakeupTriggerInput
     /tmp/cc9pKTSv.s:5548   .text.XMC_SCU_HIB_SetWakeupTriggerInput:0000000000000048 $d
     /tmp/cc9pKTSv.s:5554   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 $t
     /tmp/cc9pKTSv.s:5561   .text.XMC_SCU_HIB_SetPinMode:0000000000000000 XMC_SCU_HIB_SetPinMode
     /tmp/cc9pKTSv.s:5625   .text.XMC_SCU_HIB_SetPinMode:000000000000004c $d
     /tmp/cc9pKTSv.s:5631   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 $t
     /tmp/cc9pKTSv.s:5638   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000000 XMC_SCU_HIB_SetPinOutputLevel
     /tmp/cc9pKTSv.s:5703   .text.XMC_SCU_HIB_SetPinOutputLevel:0000000000000050 $d
     /tmp/cc9pKTSv.s:5709   .text.XMC_SCU_HIB_SetInput0:0000000000000000 $t
     /tmp/cc9pKTSv.s:5716   .text.XMC_SCU_HIB_SetInput0:0000000000000000 XMC_SCU_HIB_SetInput0
     /tmp/cc9pKTSv.s:5781   .text.XMC_SCU_HIB_SetInput0:0000000000000048 $d
     /tmp/cc9pKTSv.s:5787   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 $t
     /tmp/cc9pKTSv.s:5794   .text.XMC_SCU_HIB_SetSR0Input:0000000000000000 XMC_SCU_HIB_SetSR0Input
     /tmp/cc9pKTSv.s:5847   .text.XMC_SCU_HIB_SetSR0Input:0000000000000038 $d
     /tmp/cc9pKTSv.s:5853   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000000 $t
     /tmp/cc9pKTSv.s:5897   .text.XMC_SCU_CLOCK_IsLowPowerOscillatorStable:0000000000000020 $d
     /tmp/cc9pKTSv.s:5902   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000000 $t
     /tmp/cc9pKTSv.s:5980   .text.XMC_SCU_CLOCK_EnableLowPowerOscillator:0000000000000064 $d
     /tmp/cc9pKTSv.s:5986   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 $t
     /tmp/cc9pKTSv.s:5993   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillator
     /tmp/cc9pKTSv.s:6036   .text.XMC_SCU_CLOCK_DisableLowPowerOscillator:000000000000002c $d
     /tmp/cc9pKTSv.s:6042   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc9pKTSv.s:6049   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput
     /tmp/cc9pKTSv.s:6092   .text.XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput:000000000000002c $d
     /tmp/cc9pKTSv.s:6098   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc9pKTSv.s:6105   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput
     /tmp/cc9pKTSv.s:6149   .text.XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput:0000000000000030 $d
     /tmp/cc9pKTSv.s:6155   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:6162   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus
     /tmp/cc9pKTSv.s:6194   .text.XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus:0000000000000018 $d
     /tmp/cc9pKTSv.s:6199   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000000 $t
     /tmp/cc9pKTSv.s:6257   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillator:0000000000000044 $d
     /tmp/cc9pKTSv.s:6264   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000000 $t
     /tmp/cc9pKTSv.s:6308   .text.XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable:0000000000000024 $d
     /tmp/cc9pKTSv.s:6313   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 $t
     /tmp/cc9pKTSv.s:6320   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillator
     /tmp/cc9pKTSv.s:6354   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillator:000000000000001c $d
     /tmp/cc9pKTSv.s:6359   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc9pKTSv.s:6366   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/cc9pKTSv.s:6400   .text.XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/cc9pKTSv.s:6405   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 $t
     /tmp/cc9pKTSv.s:6412   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:0000000000000000 XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput
     /tmp/cc9pKTSv.s:6446   .text.XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput:000000000000001c $d
     /tmp/cc9pKTSv.s:6451   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 $t
     /tmp/cc9pKTSv.s:6458   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000000 XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus
     /tmp/cc9pKTSv.s:6490   .text.XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus:0000000000000018 $d
     /tmp/cc9pKTSv.s:6495   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:6537   .text.XMC_SCU_CLOCK_EnableSystemPll:0000000000000020 $d
     /tmp/cc9pKTSv.s:6542   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:6584   .text.XMC_SCU_CLOCK_DisableSystemPll:0000000000000020 $d
     /tmp/cc9pKTSv.s:6589   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:6879   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 XMC_SCU_CLOCK_StepSystemPllFrequency
     /tmp/cc9pKTSv.s:6816   .text.XMC_SCU_CLOCK_StartSystemPll:0000000000000160 $d
     /tmp/cc9pKTSv.s:6826   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 $t
     /tmp/cc9pKTSv.s:6833   .text.XMC_SCU_CLOCK_StopSystemPll:0000000000000000 XMC_SCU_CLOCK_StopSystemPll
     /tmp/cc9pKTSv.s:6867   .text.XMC_SCU_CLOCK_StopSystemPll:000000000000001c $d
     /tmp/cc9pKTSv.s:6872   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:0000000000000000 $t
     /tmp/cc9pKTSv.s:6925   .text.XMC_SCU_CLOCK_StepSystemPllFrequency:000000000000002c $d
     /tmp/cc9pKTSv.s:6930   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 $t
     /tmp/cc9pKTSv.s:6937   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000000 XMC_SCU_CLOCK_IsSystemPllLocked
     /tmp/cc9pKTSv.s:6974   .text.XMC_SCU_CLOCK_IsSystemPllLocked:0000000000000020 $d
     /tmp/cc9pKTSv.s:6979   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 $t
     /tmp/cc9pKTSv.s:6986   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000000 XMC_SCU_INTERRUPT_SetEventHandler
     /tmp/cc9pKTSv.s:7065   .text.XMC_SCU_INTERRUPT_SetEventHandler:0000000000000054 $d
     /tmp/cc9pKTSv.s:7070   .text.XMC_SCU_IRQHandler:0000000000000000 $t
     /tmp/cc9pKTSv.s:7077   .text.XMC_SCU_IRQHandler:0000000000000000 XMC_SCU_IRQHandler
     /tmp/cc9pKTSv.s:7157   .text.XMC_SCU_IRQHandler:000000000000005c $d
                           .group:0000000000000000 wm4.0.7a9f4dea188ccacb7d502cdcabb040c1
                           .group:0000000000000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:0000000000000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:0000000000000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.14fad0b327eb9dcf106599b738d85132
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:0000000000000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:0000000000000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:0000000000000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:0000000000000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:0000000000000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:0000000000000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:0000000000000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:0000000000000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:0000000000000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:0000000000000000 wm4.xmc4_scu.h.106.b7d8d773976d331f6820948fe093a27d

UNDEFINED SYMBOLS
SystemCoreClock
SystemCoreClockUpdate
OSCHP_GetFrequency
