// Seed: 1908818382
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output tri   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  assign id_2 = id_3 ? -1'b0 : id_4;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output wand id_2
    , id_10,
    output wor id_3
    , id_11,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    output supply0 id_8
);
  always @* begin : LABEL_0
    id_0 <= 1;
  end
  module_0 modCall_1 (
      id_7,
      id_2,
      id_1,
      id_6,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
