<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4604" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4604{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4604{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4604{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4604{left:69px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#t5_4604{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_4604{left:216px;bottom:1026px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t7_4604{left:292px;bottom:1026px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t8_4604{left:100px;bottom:1004px;letter-spacing:-0.12px;}
#t9_4604{left:101px;bottom:987px;letter-spacing:-0.14px;}
#ta_4604{left:214px;bottom:987px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tb_4604{left:429px;bottom:1004px;letter-spacing:-0.15px;}
#tc_4604{left:431px;bottom:987px;letter-spacing:-0.13px;}
#td_4604{left:630px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.05px;}
#te_4604{left:87px;bottom:962px;letter-spacing:-0.18px;}
#tf_4604{left:143px;bottom:962px;letter-spacing:-0.14px;}
#tg_4604{left:89px;bottom:938px;letter-spacing:-0.13px;}
#th_4604{left:150px;bottom:938px;}
#ti_4604{left:189px;bottom:938px;letter-spacing:-0.16px;}
#tj_4604{left:413px;bottom:938px;letter-spacing:-0.13px;}
#tk_4604{left:506px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_4604{left:89px;bottom:914px;letter-spacing:-0.13px;}
#tm_4604{left:150px;bottom:914px;}
#tn_4604{left:189px;bottom:914px;letter-spacing:-0.15px;}
#to_4604{left:413px;bottom:914px;letter-spacing:-0.13px;}
#tp_4604{left:506px;bottom:914px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_4604{left:89px;bottom:889px;letter-spacing:-0.17px;}
#tr_4604{left:150px;bottom:889px;}
#ts_4604{left:189px;bottom:889px;letter-spacing:-0.14px;}
#tt_4604{left:189px;bottom:872px;letter-spacing:-0.12px;}
#tu_4604{left:413px;bottom:889px;letter-spacing:-0.14px;}
#tv_4604{left:506px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_4604{left:506px;bottom:872px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_4604{left:85px;bottom:848px;letter-spacing:-0.18px;}
#ty_4604{left:146px;bottom:848px;letter-spacing:-0.12px;}
#tz_4604{left:189px;bottom:848px;letter-spacing:-0.15px;}
#t10_4604{left:189px;bottom:831px;letter-spacing:-0.15px;}
#t11_4604{left:413px;bottom:848px;letter-spacing:-0.15px;}
#t12_4604{left:506px;bottom:848px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t13_4604{left:506px;bottom:831px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t14_4604{left:85px;bottom:807px;letter-spacing:-0.17px;}
#t15_4604{left:146px;bottom:807px;letter-spacing:-0.12px;}
#t16_4604{left:189px;bottom:807px;letter-spacing:-0.14px;}
#t17_4604{left:413px;bottom:807px;letter-spacing:-0.14px;}
#t18_4604{left:506px;bottom:807px;letter-spacing:-0.1px;}
#t19_4604{left:506px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_4604{left:85px;bottom:765px;letter-spacing:-0.17px;}
#t1b_4604{left:146px;bottom:765px;letter-spacing:-0.12px;}
#t1c_4604{left:189px;bottom:765px;letter-spacing:-0.15px;}
#t1d_4604{left:413px;bottom:765px;letter-spacing:-0.12px;}
#t1e_4604{left:506px;bottom:765px;letter-spacing:-0.11px;}
#t1f_4604{left:189px;bottom:724px;letter-spacing:-0.09px;}
#t1g_4604{left:506px;bottom:724px;letter-spacing:-0.14px;}
#t1h_4604{left:189px;bottom:700px;letter-spacing:-0.14px;}
#t1i_4604{left:506px;bottom:700px;letter-spacing:-0.11px;}
#t1j_4604{left:506px;bottom:678px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4604{left:189px;bottom:654px;letter-spacing:-0.12px;}
#t1l_4604{left:506px;bottom:654px;letter-spacing:-0.14px;}
#t1m_4604{left:85px;bottom:629px;letter-spacing:-0.15px;}
#t1n_4604{left:146px;bottom:629px;letter-spacing:-0.12px;}
#t1o_4604{left:189px;bottom:629px;letter-spacing:-0.14px;}
#t1p_4604{left:413px;bottom:629px;letter-spacing:-0.15px;}
#t1q_4604{left:506px;bottom:629px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1r_4604{left:506px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1s_4604{left:85px;bottom:588px;letter-spacing:-0.16px;}
#t1t_4604{left:146px;bottom:588px;letter-spacing:-0.12px;}
#t1u_4604{left:189px;bottom:588px;letter-spacing:-0.15px;}
#t1v_4604{left:413px;bottom:588px;letter-spacing:-0.14px;}
#t1w_4604{left:506px;bottom:588px;letter-spacing:-0.12px;}
#t1x_4604{left:506px;bottom:567px;letter-spacing:-0.11px;}
#t1y_4604{left:506px;bottom:550px;letter-spacing:-0.11px;}
#t1z_4604{left:189px;bottom:525px;}
#t20_4604{left:506px;bottom:525px;letter-spacing:-0.14px;}
#t21_4604{left:189px;bottom:501px;}
#t22_4604{left:506px;bottom:501px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_4604{left:506px;bottom:484px;letter-spacing:-0.12px;}
#t24_4604{left:506px;bottom:464px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_4604{left:189px;bottom:440px;}
#t26_4604{left:506px;bottom:440px;letter-spacing:-0.12px;}
#t27_4604{left:506px;bottom:423px;letter-spacing:-0.12px;}
#t28_4604{left:506px;bottom:403px;letter-spacing:-0.12px;}
#t29_4604{left:189px;bottom:379px;}
#t2a_4604{left:506px;bottom:379px;letter-spacing:-0.12px;}
#t2b_4604{left:506px;bottom:357px;letter-spacing:-0.12px;}
#t2c_4604{left:506px;bottom:338px;letter-spacing:-0.12px;}
#t2d_4604{left:189px;bottom:313px;}
#t2e_4604{left:506px;bottom:313px;letter-spacing:-0.12px;}
#t2f_4604{left:506px;bottom:292px;letter-spacing:-0.12px;}
#t2g_4604{left:506px;bottom:272px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2h_4604{left:189px;bottom:247px;}
#t2i_4604{left:506px;bottom:247px;letter-spacing:-0.14px;}
#t2j_4604{left:189px;bottom:223px;}
#t2k_4604{left:506px;bottom:223px;letter-spacing:-0.14px;}
#t2l_4604{left:189px;bottom:199px;}
#t2m_4604{left:506px;bottom:199px;letter-spacing:-0.12px;}
#t2n_4604{left:506px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2o_4604{left:506px;bottom:157px;letter-spacing:-0.12px;}
#t2p_4604{left:189px;bottom:133px;}
#t2q_4604{left:506px;bottom:133px;letter-spacing:-0.14px;}

.s1_4604{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4604{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4604{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4604{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4604{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4604{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4604" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4604Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4604" style="-webkit-user-select: none;"><object width="935" height="1210" data="4604/4604.svg" type="image/svg+xml" id="pdf4604" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4604" class="t s1_4604">2-82 </span><span id="t2_4604" class="t s1_4604">Vol. 4 </span>
<span id="t3_4604" class="t s2_4604">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4604" class="t s3_4604">governs only a logical processor. “Shared” means the MSR or the bit field in an MSR address governs the operation </span>
<span id="t5_4604" class="t s3_4604">of both logical processors in the same core. </span>
<span id="t6_4604" class="t s4_4604">Table 2-4. </span><span id="t7_4604" class="t s4_4604">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family </span>
<span id="t8_4604" class="t s5_4604">Register </span>
<span id="t9_4604" class="t s5_4604">Address </span><span id="ta_4604" class="t s5_4604">Register Name / Bit Fields </span>
<span id="tb_4604" class="t s5_4604">Shared/ </span>
<span id="tc_4604" class="t s5_4604">Unique </span><span id="td_4604" class="t s5_4604">Bit Description </span>
<span id="te_4604" class="t s5_4604">Hex </span><span id="tf_4604" class="t s5_4604">Dec </span>
<span id="tg_4604" class="t s6_4604">0H </span><span id="th_4604" class="t s6_4604">0 </span><span id="ti_4604" class="t s6_4604">IA32_P5_MC_ADDR </span><span id="tj_4604" class="t s6_4604">Shared </span><span id="tk_4604" class="t s6_4604">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tl_4604" class="t s6_4604">1H </span><span id="tm_4604" class="t s6_4604">1 </span><span id="tn_4604" class="t s6_4604">IA32_P5_MC_TYPE </span><span id="to_4604" class="t s6_4604">Shared </span><span id="tp_4604" class="t s6_4604">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tq_4604" class="t s6_4604">6H </span><span id="tr_4604" class="t s6_4604">6 </span><span id="ts_4604" class="t s6_4604">IA32_MONITOR_FILTER_ </span>
<span id="tt_4604" class="t s6_4604">SIZE </span>
<span id="tu_4604" class="t s6_4604">Unique </span><span id="tv_4604" class="t s6_4604">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="tw_4604" class="t s6_4604">Determination,” and Table 2-2. </span>
<span id="tx_4604" class="t s6_4604">10H </span><span id="ty_4604" class="t s6_4604">16 </span><span id="tz_4604" class="t s6_4604">IA32_TIME_STAMP_ </span>
<span id="t10_4604" class="t s6_4604">COUNTER </span>
<span id="t11_4604" class="t s6_4604">Unique </span><span id="t12_4604" class="t s6_4604">See Section 18.17, “Time-Stamp Counter,” and see </span>
<span id="t13_4604" class="t s6_4604">Table 2-2. </span>
<span id="t14_4604" class="t s6_4604">17H </span><span id="t15_4604" class="t s6_4604">23 </span><span id="t16_4604" class="t s6_4604">IA32_PLATFORM_ID </span><span id="t17_4604" class="t s6_4604">Shared </span><span id="t18_4604" class="t s6_4604">Platform ID (R) </span>
<span id="t19_4604" class="t s6_4604">See Table 2-2. </span>
<span id="t1a_4604" class="t s6_4604">17H </span><span id="t1b_4604" class="t s6_4604">23 </span><span id="t1c_4604" class="t s6_4604">MSR_PLATFORM_ID </span><span id="t1d_4604" class="t s6_4604">Shared </span><span id="t1e_4604" class="t s6_4604">Model Specific Platform ID (R) </span>
<span id="t1f_4604" class="t s6_4604">7:0 </span><span id="t1g_4604" class="t s6_4604">Reserved </span>
<span id="t1h_4604" class="t s6_4604">12:8 </span><span id="t1i_4604" class="t s6_4604">Maximum Qualified Ratio (R) </span>
<span id="t1j_4604" class="t s6_4604">The maximum allowed bus ratio. </span>
<span id="t1k_4604" class="t s6_4604">63:13 </span><span id="t1l_4604" class="t s6_4604">Reserved </span>
<span id="t1m_4604" class="t s6_4604">1BH </span><span id="t1n_4604" class="t s6_4604">27 </span><span id="t1o_4604" class="t s6_4604">IA32_APIC_BASE </span><span id="t1p_4604" class="t s6_4604">Unique </span><span id="t1q_4604" class="t s6_4604">See Section 11.4.4, “Local APIC Status and Location,” and </span>
<span id="t1r_4604" class="t s6_4604">Table 2-2. </span>
<span id="t1s_4604" class="t s6_4604">2AH </span><span id="t1t_4604" class="t s6_4604">42 </span><span id="t1u_4604" class="t s6_4604">MSR_EBL_CR_POWERON </span><span id="t1v_4604" class="t s6_4604">Shared </span><span id="t1w_4604" class="t s6_4604">Processor Hard Power-On Configuration (R/W) </span>
<span id="t1x_4604" class="t s6_4604">Enables and disables processor features; (R) indicates </span>
<span id="t1y_4604" class="t s6_4604">current processor configuration. </span>
<span id="t1z_4604" class="t s6_4604">0 </span><span id="t20_4604" class="t s6_4604">Reserved </span>
<span id="t21_4604" class="t s6_4604">1 </span><span id="t22_4604" class="t s6_4604">Data Error Checking Enable (R/W) </span>
<span id="t23_4604" class="t s6_4604">1 = Enabled; 0 = Disabled </span>
<span id="t24_4604" class="t s6_4604">Always 0. </span>
<span id="t25_4604" class="t s6_4604">2 </span><span id="t26_4604" class="t s6_4604">Response Error Checking Enable (R/W) </span>
<span id="t27_4604" class="t s6_4604">1 = Enabled; 0 = Disabled </span>
<span id="t28_4604" class="t s6_4604">Always 0. </span>
<span id="t29_4604" class="t s6_4604">3 </span><span id="t2a_4604" class="t s6_4604">AERR# Drive Enable (R/W) </span>
<span id="t2b_4604" class="t s6_4604">1 = Enabled; 0 = Disabled </span>
<span id="t2c_4604" class="t s6_4604">Always 0. </span>
<span id="t2d_4604" class="t s6_4604">4 </span><span id="t2e_4604" class="t s6_4604">BERR# Enable for initiator bus requests (R/W) </span>
<span id="t2f_4604" class="t s6_4604">1 = Enabled; 0 = Disabled </span>
<span id="t2g_4604" class="t s6_4604">Always 0. </span>
<span id="t2h_4604" class="t s6_4604">5 </span><span id="t2i_4604" class="t s6_4604">Reserved </span>
<span id="t2j_4604" class="t s6_4604">6 </span><span id="t2k_4604" class="t s6_4604">Reserved </span>
<span id="t2l_4604" class="t s6_4604">7 </span><span id="t2m_4604" class="t s6_4604">BINIT# Driver Enable (R/W) </span>
<span id="t2n_4604" class="t s6_4604">1 = Enabled; 0 = Disabled </span>
<span id="t2o_4604" class="t s6_4604">Always 0. </span>
<span id="t2p_4604" class="t s6_4604">8 </span><span id="t2q_4604" class="t s6_4604">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
